
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035778                       # Number of seconds simulated
sim_ticks                                 35778160482                       # Number of ticks simulated
final_tick                               565342540419                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 262885                       # Simulator instruction rate (inst/s)
host_op_rate                                   338365                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2172938                       # Simulator tick rate (ticks/s)
host_mem_usage                               16919684                       # Number of bytes of host memory used
host_seconds                                 16465.34                       # Real time elapsed on the host
sim_insts                                  4328499503                       # Number of instructions simulated
sim_ops                                    5571298167                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2849280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2472192                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      3069184                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1864576                       # Number of bytes read from this memory
system.physmem.bytes_read::total             10261888                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6656                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      2681216                       # Number of bytes written to this memory
system.physmem.bytes_written::total           2681216                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        22260                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        19314                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        23978                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        14567                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 80171                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           20947                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                20947                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        39354                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     79637409                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        53664                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     69097795                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        46509                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     85783728                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        46509                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     52114921                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               286819888                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        39354                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        53664                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        46509                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        46509                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             186035                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          74940018                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               74940018                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          74940018                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        39354                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     79637409                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        53664                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     69097795                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        46509                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     85783728                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        46509                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     52114921                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              361759907                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                85798947                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31015269                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25446070                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2016359                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     12839227                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12079772                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3156442                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        86858                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32004222                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170287985                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31015269                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15236214                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36587257                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10803900                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6938631                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15657053                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       807735                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     84286247                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.483137                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.333160                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        47698990     56.59%     56.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3658284      4.34%     60.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3194331      3.79%     64.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3433660      4.07%     68.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3000863      3.56%     72.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1565103      1.86%     74.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1021490      1.21%     75.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2719745      3.23%     78.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17993781     21.35%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     84286247                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.361488                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.984733                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33670928                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6514605                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34799497                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       551521                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8749687                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5077290                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6477                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     201994066                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51035                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8749687                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35344393                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        2998250                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       798340                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33648742                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2746827                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     195137205                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         9561                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1730441                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       746230                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          100                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    271081504                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    909859224                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    909859224                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102822240                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33460                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17438                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7263031                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19244710                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10021829                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       243503                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2933622                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183975369                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33442                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147766992                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       283230                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     61113176                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186744420                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1398                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     84286247                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.753157                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.910975                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     30114081     35.73%     35.73% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17915492     21.26%     56.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11832490     14.04%     71.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7606384      9.02%     80.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7596464      9.01%     89.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4414508      5.24%     94.30% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3398094      4.03%     98.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       749464      0.89%     99.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       659270      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     84286247                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1085272     70.06%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            40      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        203683     13.15%     83.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       259964     16.78%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121556216     82.26%     82.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2016116      1.36%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15722509     10.64%     94.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8456129      5.72%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147766992                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.722247                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1548959                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010482                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381652416                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    245123033                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143616885                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149315951                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       260358                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7032581                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          405                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1068                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2280156                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          576                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8749687                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        2245773                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       166629                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    184008811                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       304980                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19244710                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10021829                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17420                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        121050                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         8114                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1068                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1230005                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1132203                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2362208                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145181851                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14777883                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2585137                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            22985819                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20579545                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8207936                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.692117                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143762216                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143616885                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93689057                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261806197                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.673877                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.357857                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61590495                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2040570                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75536560                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.620698                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.171378                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     30233750     40.03%     40.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20454078     27.08%     67.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8378219     11.09%     78.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4291398      5.68%     83.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3681100      4.87%     88.75% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1800014      2.38%     91.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1982183      2.62%     93.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1006902      1.33%     95.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3708916      4.91%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75536560                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3708916                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           255840059                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376782936                       # The number of ROB writes
system.switch_cpus0.timesIdled                  43375                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1512700                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.857989                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.857989                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.165515                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.165515                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655452011                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      197001027                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189407081                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                85798947                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        31089889                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     27186228                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1964993                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     15628209                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        14968674                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2233506                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        61957                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     36673582                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             173018104                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           31089889                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     17202180                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             35623774                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        9649802                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4366999                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         18078705                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       778467                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     84337985                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.361195                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.169492                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        48714211     57.76%     57.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1765117      2.09%     59.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3234599      3.84%     63.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3026340      3.59%     67.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         4997587      5.93%     73.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         5193964      6.16%     79.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1228869      1.46%     80.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          926695      1.10%     81.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        15250603     18.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     84337985                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.362357                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.016553                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        37836919                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4218303                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         34478029                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       136782                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       7667951                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3378147                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         5662                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     193556310                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1382                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       7667951                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        39425101                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1535520                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       467651                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         33015761                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2226000                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     188487792                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           31                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        752516                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       915141                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    250168216                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    857937824                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    857937824                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    163038361                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        87129781                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        22198                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        10857                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5924562                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     29051678                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      6303077                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       104180                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2023198                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         178419183                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        21695                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        150688937                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       200927                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     53326625                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    146512779                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           19                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     84337985                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.786727                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.840197                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     29195922     34.62%     34.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     15776511     18.71%     53.32% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13693913     16.24%     69.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8389687      9.95%     79.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8800430     10.43%     89.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      5177959      6.14%     96.08% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2279910      2.70%     98.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       604660      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       418993      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     84337985                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         590619     66.21%     66.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        190623     21.37%     87.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       110779     12.42%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    118158324     78.41%     78.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1185842      0.79%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        10839      0.01%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     25977762     17.24%     96.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      5356170      3.55%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     150688937                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.756303                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             892021                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005920                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    386808801                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    231767968                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    145797865                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     151580958                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       368246                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      8270955                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          989                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          466                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      1543158                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       7667951                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         852920                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        69262                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    178440882                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       209182                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     29051678                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      6303077                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        10857                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         34183                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          246                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          466                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1049281                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1154312                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2203593                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    147889532                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     24975372                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2799399                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            30199686                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        22359952                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           5224314                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.723675                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             145959758                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            145797865                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         89561745                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        218441127                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.699297                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.410004                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    109573392                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    124443486                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     53998107                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        21676                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1970206                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     76670034                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.623105                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.320837                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     35293807     46.03%     46.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     16235091     21.18%     67.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9089370     11.86%     79.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      3074976      4.01%     83.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2948098      3.85%     86.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1224758      1.60%     88.52% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      3293751      4.30%     92.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       955425      1.25%     94.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      4554758      5.94%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     76670034                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    109573392                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     124443486                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              25540636                       # Number of memory references committed
system.switch_cpus1.commit.loads             20780717                       # Number of loads committed
system.switch_cpus1.commit.membars              10838                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19490648                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        108622937                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1679527                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      4554758                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           250556869                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          364557609                       # The number of ROB writes
system.switch_cpus1.timesIdled                  36466                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1460962                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          109573392                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            124443486                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    109573392                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.783027                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.783027                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.277095                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.277095                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       684222257                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      191039747                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      199600754                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         21676                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                85798947                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        30771863                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     25007632                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2102949                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     13008895                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12007722                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3250200                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        89213                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     30906457                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             170714572                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           30771863                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15257922                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             37547137                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11280455                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       6378232                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           22                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         15137145                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       904840                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     83962753                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.512032                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.305281                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        46415616     55.28%     55.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3304192      3.94%     59.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2658525      3.17%     62.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         6481480      7.72%     70.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1748291      2.08%     72.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2264075      2.70%     74.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1635522      1.95%     76.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          915641      1.09%     77.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18539411     22.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     83962753                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.358651                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.989705                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        32335117                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      6188740                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         36105125                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       244877                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       9088885                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5257662                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        42392                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     204098223                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        83168                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       9088885                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        34702191                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1425651                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1269491                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         33925270                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      3551257                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     196889885                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        36185                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1469613                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents      1102598                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents         2491                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    275680664                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    919199771                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    919199771                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    168967842                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       106712752                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        39889                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        22270                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          9719894                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18360040                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9344614                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       146362                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3060880                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         186184281                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        38367                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        147922220                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       285114                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     64322334                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    196397761                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         5631                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     83962753                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.761760                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.886535                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     29135233     34.70%     34.70% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     18085837     21.54%     56.24% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11851039     14.11%     70.36% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8761056     10.43%     80.79% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7538030      8.98%     89.77% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3905253      4.65%     94.42% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3345261      3.98%     98.40% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       627166      0.75%     99.15% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       713878      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     83962753                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         866912     71.12%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             9      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        176521     14.48%     85.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       175580     14.40%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    123253603     83.32%     83.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2104878      1.42%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16367      0.01%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14688393      9.93%     94.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7858979      5.31%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     147922220                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.724056                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1219022                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008241                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    381311325                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    250545638                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    144151282                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     149141242                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       554632                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7239811                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         2983                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          659                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2389977                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       9088885                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         573445                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        81160                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    186222650                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       411401                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18360040                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9344614                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        21999                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         72453                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          659                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1259205                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1179773                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2438978                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    145566188                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13776340                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2356028                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21429558                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20533921                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7653218                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.696596                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             144247414                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            144151282                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         93932520                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        265235565                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.680105                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.354148                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     98987379                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    121565944                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     64657421                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        32736                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2107114                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     74873868                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.623610                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.139672                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     29118848     38.89%     38.89% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     20742440     27.70%     66.59% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8440366     11.27%     77.87% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4739426      6.33%     84.20% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3881352      5.18%     89.38% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1574750      2.10%     91.48% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1874077      2.50%     93.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       939998      1.26%     95.24% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3562611      4.76%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     74873868                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     98987379                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     121565944                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18074848                       # Number of memory references committed
system.switch_cpus2.commit.loads             11120219                       # Number of loads committed
system.switch_cpus2.commit.membars              16368                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17466669                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        109535338                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2474877                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3562611                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           257534622                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          381541482                       # The number of ROB writes
system.switch_cpus2.timesIdled                  47817                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1836194                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           98987379                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            121565944                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     98987379                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.866767                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.866767                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.153713                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.153713                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       654867319                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      199253356                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      188325909                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         32736                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                85798947                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        31130631                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     25337698                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2079952                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     13281114                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        12274826                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         3205920                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        91889                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     34409226                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             170003127                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           31130631                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     15480746                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             35726183                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles       10669755                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       5579481                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           31                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines         16820651                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       836210                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     84269440                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.484600                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.297336                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        48543257     57.60%     57.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1929228      2.29%     59.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         2516419      2.99%     62.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3786747      4.49%     67.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         3676129      4.36%     71.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2794372      3.32%     75.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1661146      1.97%     77.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2486857      2.95%     79.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        16875285     20.03%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     84269440                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.362832                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.981413                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        35545753                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      5460410                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         34440620                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       268379                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       8554277                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      5269753                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          265                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     203386270                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1367                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       8554277                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        37431185                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1070172                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      1645420                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         32779801                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      2788579                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     197466355                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          893                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       1208044                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       873697                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents          291                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    275171378                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    919611763                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    919611763                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    171119773                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps       104051602                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        41869                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        23618                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          7864609                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     18297308                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      9699004                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       188356                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      3266852                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         183530039                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        39796                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        147854667                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       275860                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     59649318                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    181365113                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         6388                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     84269440                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.754547                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.896402                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     29326596     34.80%     34.80% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     18512986     21.97%     56.77% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     11981651     14.22%     70.99% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8138635      9.66%     80.65% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7610122      9.03%     89.68% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      4064321      4.82%     94.50% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      2991896      3.55%     98.05% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       896859      1.06%     99.11% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       746374      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     84269440                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         726916     69.22%     69.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             5      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        149755     14.26%     83.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       173542     16.52%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    123036039     83.21%     83.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2089426      1.41%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        16704      0.01%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     14596045      9.87%     94.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      8116453      5.49%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     147854667                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.723269                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            1050218                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007103                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    381304852                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    243219985                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    143711196                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     148904885                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       502769                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      7005355                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         2130                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          873                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      2461315                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked          112                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       8554277                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         636223                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        99173                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    183569840                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1261825                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     18297308                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      9699004                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        23092                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         74764                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          873                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1274292                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1171006                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2445298                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    145031021                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     13742994                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2823646                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            21681575                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        20315466                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7938581                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.690359                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             143749272                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            143711196                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         92336514                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        259267528                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.674976                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356144                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    100215910                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    123169654                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     60400434                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        33408                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2114270                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     75715163                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.626750                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.151143                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     29239856     38.62%     38.62% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     21738698     28.71%     67.33% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      8002067     10.57%     77.90% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4583682      6.05%     83.95% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3826969      5.05%     89.01% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1899208      2.51%     91.51% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1862153      2.46%     93.97% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       801298      1.06%     95.03% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3761232      4.97%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     75715163                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    100215910                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     123169654                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18529642                       # Number of memory references committed
system.switch_cpus3.commit.loads             11291953                       # Number of loads committed
system.switch_cpus3.commit.membars              16704                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17665421                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        111020708                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2513179                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3761232                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           255524019                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          375698868                       # The number of ROB writes
system.switch_cpus3.timesIdled                  36273                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                1529507                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          100215910                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            123169654                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    100215910                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.856141                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.856141                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.168032                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.168032                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       652655720                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      198497387                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      187851394                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         33408                       # number of misc regfile writes
system.l2.replacements                          80177                       # number of replacements
system.l2.tagsinuse                      16383.981465                       # Cycle average of tags in use
system.l2.total_refs                           954459                       # Total number of references to valid blocks.
system.l2.sampled_refs                          96561                       # Sample count of references to valid blocks.
system.l2.avg_refs                           9.884519                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            73.174897                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      2.246866                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   3653.307558                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      2.396858                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   3110.618878                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      2.784434                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   3218.852756                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst      3.017502                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   2426.769186                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           1208.952221                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data            749.219967                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           1030.150520                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data            902.489821                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.004466                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000137                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.222980                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000146                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.189857                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000170                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.196463                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000184                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.148118                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.073789                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.045729                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.062875                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.055084                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999999                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        73614                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        34756                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        48042                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        37796                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  194208                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            55738                       # number of Writeback hits
system.l2.Writeback_hits::total                 55738                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        73614                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        34756                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        48042                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        37796                       # number of demand (read+write) hits
system.l2.demand_hits::total                   194208                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        73614                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        34756                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        48042                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        37796                       # number of overall hits
system.l2.overall_hits::total                  194208                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        22260                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        19314                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        23978                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data        14562                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 80166                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus3.data            5                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   5                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        22260                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        19314                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        23978                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data        14567                       # number of demand (read+write) misses
system.l2.demand_misses::total                  80171                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        22260                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        19314                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        23978                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data        14567                       # number of overall misses
system.l2.overall_misses::total                 80171                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       526174                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   1243580604                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       779265                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   1039815144                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       612172                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   1266179663                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst       496047                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    777402143                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      4329391212                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data       213050                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        213050                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       526174                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   1243580604                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       779265                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   1039815144                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       612172                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   1266179663                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst       496047                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    777615193                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4329604262                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       526174                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   1243580604                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       779265                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   1039815144                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       612172                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   1266179663                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst       496047                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    777615193                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4329604262                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        95874                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        54070                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        72020                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        52358                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              274374                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        55738                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             55738                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data            5                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 5                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        95874                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        54070                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        72020                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        52363                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               274379                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        95874                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        54070                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        72020                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        52363                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              274379                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.232180                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.357204                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.332935                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.278124                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.292178                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.232180                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.357204                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.332935                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.278193                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.292191                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.232180                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.357204                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.332935                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.278193                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.292191                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst        47834                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 55866.154717                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst        51951                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 53837.379310                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 47090.153846                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 52805.891359                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 38157.461538                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 53385.671130                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 54005.329092                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data        42610                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        42610                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst        47834                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 55866.154717                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst        51951                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 53837.379310                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 47090.153846                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 52805.891359                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 38157.461538                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 53381.972472                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 54004.618403                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst        47834                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 55866.154717                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst        51951                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 53837.379310                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 47090.153846                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 52805.891359                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 38157.461538                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 53381.972472                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 54004.618403                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                20947                       # number of writebacks
system.l2.writebacks::total                     20947                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        22260                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        19314                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        23978                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data        14562                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            80166                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data            5                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              5                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        22260                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        19314                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        23978                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data        14567                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             80171                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        22260                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        19314                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        23978                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data        14567                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            80171                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       463145                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   1116264417                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       691709                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    928031167                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       537978                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data   1127960228                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst       419838                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    692794552                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   3867163034                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data       184139                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       184139                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       463145                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   1116264417                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       691709                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    928031167                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       537978                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data   1127960228                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst       419838                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    692978691                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3867347173                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       463145                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   1116264417                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       691709                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    928031167                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       537978                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data   1127960228                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst       419838                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    692978691                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3867347173                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.232180                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.357204                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.332935                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.278124                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.292178                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.232180                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.357204                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.332935                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.278193                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.292191                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.232180                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.357204                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.332935                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.278193                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.292191                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 42104.090909                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 50146.649461                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 46113.933333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 48049.661748                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 41382.923077                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 47041.464175                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 32295.230769                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 47575.508309                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 48239.441085                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 36827.800000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 36827.800000                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 42104.090909                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 50146.649461                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 46113.933333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 48049.661748                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 41382.923077                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 47041.464175                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 32295.230769                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 47571.819249                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 48238.729378                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 42104.090909                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 50146.649461                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 46113.933333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 48049.661748                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 41382.923077                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 47041.464175                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 32295.230769                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 47571.819249                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 48238.729378                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               550.996556                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015664702                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1843311.618875                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.996556                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.017623                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.883007                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15657041                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15657041                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15657041                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15657041                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15657041                       # number of overall hits
system.cpu0.icache.overall_hits::total       15657041                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           12                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           12                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           12                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            12                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           12                       # number of overall misses
system.cpu0.icache.overall_misses::total           12                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       616603                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       616603                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       616603                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       616603                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       616603                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       616603                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15657053                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15657053                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15657053                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15657053                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15657053                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15657053                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 51383.583333                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 51383.583333                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 51383.583333                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 51383.583333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 51383.583333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 51383.583333                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       538514                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       538514                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       538514                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       538514                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       538514                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       538514                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 48955.818182                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 48955.818182                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 48955.818182                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 48955.818182                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 48955.818182                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 48955.818182                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95874                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191876858                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 96130                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1996.014335                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.488829                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.511171                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.915972                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084028                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11612790                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11612790                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709475                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709475                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16749                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16749                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19322265                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19322265                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19322265                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19322265                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       360730                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       360730                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           50                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           50                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       360780                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        360780                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       360780                       # number of overall misses
system.cpu0.dcache.overall_misses::total       360780                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  11650837942                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  11650837942                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      2069965                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      2069965                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  11652907907                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  11652907907                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  11652907907                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  11652907907                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11973520                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11973520                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16749                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16749                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19683045                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19683045                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19683045                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19683045                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.030127                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.030127                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000006                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000006                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018329                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018329                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018329                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018329                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 32297.945671                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 32297.945671                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 41399.300000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 41399.300000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 32299.207015                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 32299.207015                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 32299.207015                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 32299.207015                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        14814                       # number of writebacks
system.cpu0.dcache.writebacks::total            14814                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       264856                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       264856                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           50                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           50                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       264906                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       264906                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       264906                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       264906                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95874                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95874                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95874                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95874                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95874                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95874                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1977284391                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1977284391                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1977284391                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1977284391                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1977284391                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1977284391                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008007                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008007                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004871                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004871                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004871                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004871                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 20623.781119                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 20623.781119                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 20623.781119                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 20623.781119                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 20623.781119                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 20623.781119                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               541.993947                       # Cycle average of tags in use
system.cpu1.icache.total_refs               929544679                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1715027.083026                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.993947                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024029                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.868580                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     18078689                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       18078689                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     18078689                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        18078689                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     18078689                       # number of overall hits
system.cpu1.icache.overall_hits::total       18078689                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       896001                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       896001                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       896001                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       896001                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       896001                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       896001                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     18078705                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     18078705                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     18078705                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     18078705                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     18078705                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     18078705                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 56000.062500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 56000.062500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 56000.062500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 56000.062500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 56000.062500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 56000.062500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       822959                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       822959                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       822959                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       822959                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       822959                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       822959                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 54863.933333                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 54863.933333                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 54863.933333                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 54863.933333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 54863.933333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 54863.933333                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 54070                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               232399314                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 54326                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4277.865368                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   212.078622                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    43.921378                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.828432                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.171568                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     22670191                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       22670191                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4738224                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4738224                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        10857                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        10857                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        10838                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        10838                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     27408415                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        27408415                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     27408415                       # number of overall hits
system.cpu1.dcache.overall_hits::total       27408415                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       184650                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       184650                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       184650                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        184650                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       184650                       # number of overall misses
system.cpu1.dcache.overall_misses::total       184650                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   8253123874                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   8253123874                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   8253123874                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   8253123874                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   8253123874                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   8253123874                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     22854841                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     22854841                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4738224                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4738224                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        10857                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        10857                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        10838                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        10838                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     27593065                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     27593065                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     27593065                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     27593065                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.008079                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.008079                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006692                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006692                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006692                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006692                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 44696.040477                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 44696.040477                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 44696.040477                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 44696.040477                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 44696.040477                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 44696.040477                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         8546                       # number of writebacks
system.cpu1.dcache.writebacks::total             8546                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       130580                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       130580                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       130580                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       130580                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       130580                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       130580                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        54070                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        54070                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        54070                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        54070                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        54070                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        54070                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1380416227                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1380416227                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1380416227                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1380416227                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1380416227                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1380416227                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002366                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002366                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001960                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001960                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001960                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001960                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 25530.168800                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 25530.168800                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 25530.168800                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 25530.168800                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 25530.168800                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 25530.168800                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               495.996966                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1020217884                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2056890.895161                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.996966                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020828                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     15137129                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       15137129                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     15137129                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        15137129                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     15137129                       # number of overall hits
system.cpu2.icache.overall_hits::total       15137129                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       821159                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       821159                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       821159                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       821159                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       821159                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       821159                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     15137145                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     15137145                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     15137145                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     15137145                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     15137145                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     15137145                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 51322.437500                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 51322.437500                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 51322.437500                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 51322.437500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 51322.437500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 51322.437500                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       627930                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       627930                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       627930                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       627930                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       627930                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       627930                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 48302.307692                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 48302.307692                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 48302.307692                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 48302.307692                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 48302.307692                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 48302.307692                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 72020                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               181158637                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 72276                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2506.483992                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   230.710933                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    25.289067                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.901215                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.098785                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10465256                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10465256                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6921894                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6921894                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        21559                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        21559                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16368                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16368                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17387150                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17387150                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17387150                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17387150                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       154111                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       154111                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       154111                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        154111                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       154111                       # number of overall misses
system.cpu2.dcache.overall_misses::total       154111                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   5524865465                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   5524865465                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   5524865465                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   5524865465                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   5524865465                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   5524865465                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10619367                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10619367                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6921894                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6921894                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        21559                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        21559                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16368                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16368                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17541261                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17541261                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17541261                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17541261                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.014512                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.014512                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008786                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008786                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008786                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008786                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 35849.909903                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 35849.909903                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 35849.909903                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 35849.909903                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 35849.909903                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 35849.909903                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        11541                       # number of writebacks
system.cpu2.dcache.writebacks::total            11541                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        82091                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        82091                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        82091                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        82091                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        82091                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        82091                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        72020                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        72020                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        72020                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        72020                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        72020                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        72020                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   1746920925                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   1746920925                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   1746920925                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   1746920925                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   1746920925                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   1746920925                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006782                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006782                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004106                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004106                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004106                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004106                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 24256.052833                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 24256.052833                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 24256.052833                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 24256.052833                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 24256.052833                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 24256.052833                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.997080                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1020044056                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2056540.435484                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.997080                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020829                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     16820635                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       16820635                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     16820635                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        16820635                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     16820635                       # number of overall hits
system.cpu3.icache.overall_hits::total       16820635                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           16                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           16                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           16                       # number of overall misses
system.cpu3.icache.overall_misses::total           16                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst       657332                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total       657332                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst       657332                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total       657332                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst       657332                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total       657332                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     16820651                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     16820651                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     16820651                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     16820651                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     16820651                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     16820651                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 41083.250000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 41083.250000                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 41083.250000                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 41083.250000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 41083.250000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 41083.250000                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            3                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst       518191                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total       518191                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst       518191                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total       518191                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst       518191                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total       518191                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 39860.846154                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 39860.846154                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 39860.846154                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 39860.846154                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 39860.846154                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 39860.846154                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 52363                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               174157334                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 52619                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3309.780384                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.219865                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.780135                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.911015                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.088985                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     10453418                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       10453418                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7200383                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7200383                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17668                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17668                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        16704                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        16704                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     17653801                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        17653801                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     17653801                       # number of overall hits
system.cpu3.dcache.overall_hits::total       17653801                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       134489                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       134489                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         2889                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         2889                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       137378                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        137378                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       137378                       # number of overall misses
system.cpu3.dcache.overall_misses::total       137378                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   5313889040                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   5313889040                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    174410906                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    174410906                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   5488299946                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   5488299946                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   5488299946                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   5488299946                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     10587907                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     10587907                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7203272                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7203272                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17668                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17668                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        16704                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        16704                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     17791179                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     17791179                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     17791179                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     17791179                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012702                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012702                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000401                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000401                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007722                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007722                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007722                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007722                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 39511.700139                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 39511.700139                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 60370.683974                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 60370.683974                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 39950.355559                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 39950.355559                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 39950.355559                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 39950.355559                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       450503                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             11                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 40954.818182                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        20837                       # number of writebacks
system.cpu3.dcache.writebacks::total            20837                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        82130                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        82130                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         2885                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         2885                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        85015                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        85015                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        85015                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        85015                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        52359                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        52359                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            4                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            4                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        52363                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        52363                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        52363                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        52363                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   1169822805                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   1169822805                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       186707                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       186707                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   1170009512                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   1170009512                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   1170009512                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   1170009512                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004945                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004945                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002943                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002943                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002943                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002943                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 22342.344296                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 22342.344296                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 46676.750000                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 46676.750000                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 22344.203197                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 22344.203197                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 22344.203197                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 22344.203197                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
