Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=C:/Projects/SD/Problema_1/ --output-directory=C:/Projects/SD/Problema_1/nios/ --report-file=bsf:C:/Projects/SD/Problema_1/nios.bsf --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE6E22C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=C:/Projects/SD/Problema_1/nios.qsys
Progress: Loading Problema_1/nios.qsys
Progress: Reading input file
Progress: Adding LCD_DATA [altera_avalon_pio 13.1]
Progress: Parameterizing module LCD_DATA
Progress: Adding LCD_EN [altera_avalon_pio 13.1]
Progress: Parameterizing module LCD_EN
Progress: Adding LCD_RS [altera_avalon_pio 13.1]
Progress: Parameterizing module LCD_RS
Progress: Adding LCD_RW [altera_avalon_pio 13.1]
Progress: Parameterizing module LCD_RW
Progress: Adding buttons [altera_avalon_pio 13.1]
Progress: Parameterizing module buttons
Progress: Adding clock [clock_source 13.1]
Progress: Parameterizing module clock
Progress: Adding jtag [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module jtag
Progress: Adding leds [altera_avalon_pio 13.1]
Progress: Parameterizing module leds
Progress: Adding memory [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module memory
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 13.1]
Progress: Parameterizing module nios2_qsys_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios.buttons: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=C:/Projects/SD/Problema_1/ --output-directory=C:/Projects/SD/Problema_1/nios/synthesis/ --file-set=QUARTUS_SYNTH --report-file=html:C:/Projects/SD/Problema_1/nios.html --report-file=sopcinfo:C:/Projects/SD/Problema_1/nios.sopcinfo --report-file=cmp:C:/Projects/SD/Problema_1/nios.cmp --report-file=qip:C:/Projects/SD/Problema_1/nios/synthesis/nios.qip --report-file=svd --report-file=regmap:C:/Projects/SD/Problema_1/nios/synthesis/nios.regmap --report-file=debuginfo:C:/Projects/SD/Problema_1/nios/synthesis/nios.debuginfo --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE6E22C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=C:/Projects/SD/Problema_1/nios.qsys --language=VERILOG
Progress: Loading Problema_1/nios.qsys
Progress: Reading input file
Progress: Adding LCD_DATA [altera_avalon_pio 13.1]
Progress: Parameterizing module LCD_DATA
Progress: Adding LCD_EN [altera_avalon_pio 13.1]
Progress: Parameterizing module LCD_EN
Progress: Adding LCD_RS [altera_avalon_pio 13.1]
Progress: Parameterizing module LCD_RS
Progress: Adding LCD_RW [altera_avalon_pio 13.1]
Progress: Parameterizing module LCD_RW
Progress: Adding buttons [altera_avalon_pio 13.1]
Progress: Parameterizing module buttons
Progress: Adding clock [clock_source 13.1]
Progress: Parameterizing module clock
Progress: Adding jtag [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module jtag
Progress: Adding leds [altera_avalon_pio 13.1]
Progress: Parameterizing module leds
Progress: Adding memory [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module memory
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 13.1]
Progress: Parameterizing module nios2_qsys_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios.buttons: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios: Generating nios "nios" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 10 modules, 47 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 10 modules, 45 connections
Info: merlin_translator_transform: After transform: 21 modules, 89 connections
Info: merlin_domain_transform: After transform: 42 modules, 224 connections
Info: merlin_router_transform: After transform: 53 modules, 268 connections
Info: merlin_network_to_switch_transform: After transform: 74 modules, 337 connections
Info: merlin_clock_and_reset_bridge_transform: After transform: 76 modules, 412 connections
Info: merlin_hierarchy_transform: After transform: 11 modules, 43 connections
Info: merlin_mm_transform: After transform: 11 modules, 43 connections
Info: merlin_interrupt_mapper_transform: After transform: 12 modules, 47 connections
Info: reset_adaptation_transform: After transform: 14 modules, 49 connections
Info: LCD_DATA: Starting RTL generation for module 'nios_LCD_DATA'
Info: LCD_DATA:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_LCD_DATA --dir=C:/Users/mathe/AppData/Local/Temp/alt7826_2584944658650938602.dir/0001_LCD_DATA_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/mathe/AppData/Local/Temp/alt7826_2584944658650938602.dir/0001_LCD_DATA_gen//nios_LCD_DATA_component_configuration.pl  --do_build_sim=0  ]
Info: LCD_DATA: Done RTL generation for module 'nios_LCD_DATA'
Info: LCD_DATA: "nios" instantiated altera_avalon_pio "LCD_DATA"
Info: LCD_EN: Starting RTL generation for module 'nios_LCD_EN'
Info: LCD_EN:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_LCD_EN --dir=C:/Users/mathe/AppData/Local/Temp/alt7826_2584944658650938602.dir/0002_LCD_EN_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/mathe/AppData/Local/Temp/alt7826_2584944658650938602.dir/0002_LCD_EN_gen//nios_LCD_EN_component_configuration.pl  --do_build_sim=0  ]
Info: LCD_EN: Done RTL generation for module 'nios_LCD_EN'
Info: LCD_EN: "nios" instantiated altera_avalon_pio "LCD_EN"
Info: buttons: Starting RTL generation for module 'nios_buttons'
Info: buttons:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_buttons --dir=C:/Users/mathe/AppData/Local/Temp/alt7826_2584944658650938602.dir/0003_buttons_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/mathe/AppData/Local/Temp/alt7826_2584944658650938602.dir/0003_buttons_gen//nios_buttons_component_configuration.pl  --do_build_sim=0  ]
Info: buttons: Done RTL generation for module 'nios_buttons'
Info: buttons: "nios" instantiated altera_avalon_pio "buttons"
Info: jtag: Starting RTL generation for module 'nios_jtag'
Info: jtag:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_jtag --dir=C:/Users/mathe/AppData/Local/Temp/alt7826_2584944658650938602.dir/0004_jtag_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/mathe/AppData/Local/Temp/alt7826_2584944658650938602.dir/0004_jtag_gen//nios_jtag_component_configuration.pl  --do_build_sim=0  ]
Info: jtag: Done RTL generation for module 'nios_jtag'
Info: jtag: "nios" instantiated altera_avalon_jtag_uart "jtag"
Info: leds: Starting RTL generation for module 'nios_leds'
Info: leds:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_leds --dir=C:/Users/mathe/AppData/Local/Temp/alt7826_2584944658650938602.dir/0005_leds_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/mathe/AppData/Local/Temp/alt7826_2584944658650938602.dir/0005_leds_gen//nios_leds_component_configuration.pl  --do_build_sim=0  ]
Info: leds: Done RTL generation for module 'nios_leds'
Info: leds: "nios" instantiated altera_avalon_pio "leds"
Info: memory: Starting RTL generation for module 'nios_memory'
Info: memory:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_memory --dir=C:/Users/mathe/AppData/Local/Temp/alt7826_2584944658650938602.dir/0006_memory_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/mathe/AppData/Local/Temp/alt7826_2584944658650938602.dir/0006_memory_gen//nios_memory_component_configuration.pl  --do_build_sim=0  ]
Info: memory: Done RTL generation for module 'nios_memory'
Info: memory: "nios" instantiated altera_avalon_onchip_memory2 "memory"
Info: nios2_qsys_0: Starting RTL generation for module 'nios_nios2_qsys_0'
Info: nios2_qsys_0:   Generation command is [exec C:/altera/13.1/quartus/bin/eperlcmd.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=nios_nios2_qsys_0 --dir=C:/Users/mathe/AppData/Local/Temp/alt7826_2584944658650938602.dir/0007_nios2_qsys_0_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/mathe/AppData/Local/Temp/alt7826_2584944658650938602.dir/0007_nios2_qsys_0_gen//nios_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0  ]
Info: nios2_qsys_0: # 2018.10.22 18:18:13 (*) Starting Nios II generation
Info: nios2_qsys_0: # 2018.10.22 18:18:13 (*)   Checking for plaintext license.
Info: nios2_qsys_0: # 2018.10.22 18:18:16 (*)   Couldn't query license setup in Quartus directory C:/altera/13.1/quartus
Info: nios2_qsys_0: # 2018.10.22 18:18:16 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_qsys_0: # 2018.10.22 18:18:16 (*)   LM_LICENSE_FILE environment variable is empty
Info: nios2_qsys_0: # 2018.10.22 18:18:17 (*)   Plaintext license not found.
Info: nios2_qsys_0: # 2018.10.22 18:18:17 (*)   No license required to generate encrypted Nios II/e.
Info: nios2_qsys_0: # 2018.10.22 18:18:17 (*)   Elaborating CPU configuration settings
Info: nios2_qsys_0: # 2018.10.22 18:18:17 (*)   Creating all objects for CPU
Info: nios2_qsys_0: # 2018.10.22 18:18:19 (*)   Generating RTL from CPU objects
Info: nios2_qsys_0: # 2018.10.22 18:18:19 (*)   Creating plain-text RTL
Info: nios2_qsys_0: # 2018.10.22 18:18:21 (*) Done Nios II generation
Info: nios2_qsys_0: Done RTL generation for module 'nios_nios2_qsys_0'
Info: nios2_qsys_0: "nios" instantiated altera_nios2_qsys "nios2_qsys_0"
Info: pipeline_bridge_swap_transform: After transform: 66 modules, 236 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 66 modules, 236 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 66 modules, 236 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 66 modules, 236 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 66 modules, 236 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 66 modules, 236 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 66 modules, 236 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 66 modules, 236 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 66 modules, 236 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 66 modules, 236 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 66 modules, 236 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 66 modules, 236 connections
Info: mm_interconnect_0: "nios" instantiated altera_merlin_interconnect_wrapper "mm_interconnect_0"
Info: irq_mapper: "nios" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "nios" instantiated altera_reset_controller "rst_controller"
Info: nios2_qsys_0_instruction_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_qsys_0_instruction_master_translator"
Info: nios2_qsys_0_jtag_debug_module_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "nios2_qsys_0_jtag_debug_module_translator"
Info: nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent"
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "mm_interconnect_0" instantiated altera_merlin_router "addr_router"
Info: id_router: "mm_interconnect_0" instantiated altera_merlin_router "id_router"
Info: cmd_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: rsp_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file C:/Projects/SD/Problema_1/nios/synthesis/submodules/altera_merlin_arbitrator.sv
Info: nios: Done "nios" with 22 modules, 36 files, 986171 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
