<stg><name>ClefiaF1Xor.3</name>


<trans_list>

<trans id="191" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="192" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="193" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="194" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="195" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="196" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="197" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="198" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:0 %rk_offset_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %rk_offset

]]></Node>
<StgValue><ssdm name="rk_offset_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="64" op_0_bw="8">
<![CDATA[
entry:1 %zext_ln165 = zext i8 %rk_offset_read

]]></Node>
<StgValue><ssdm name="zext_ln165"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:2 %rk_addr = getelementptr i8 %rk, i64 0, i64 %zext_ln165

]]></Node>
<StgValue><ssdm name="rk_addr"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:3 %src_addr = getelementptr i8 %src, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="src_addr"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="8" op_0_bw="4">
<![CDATA[
entry:4 %src_load = load i4 %src_addr

]]></Node>
<StgValue><ssdm name="src_load"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="8" op_0_bw="8">
<![CDATA[
entry:5 %rk_load = load i8 %rk_addr

]]></Node>
<StgValue><ssdm name="rk_load"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:7 %add_ln121 = add i8 %rk_offset_read, i8 1

]]></Node>
<StgValue><ssdm name="add_ln121"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="8">
<![CDATA[
entry:8 %zext_ln121 = zext i8 %add_ln121

]]></Node>
<StgValue><ssdm name="zext_ln121"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:9 %rk_addr_16 = getelementptr i8 %rk, i64 0, i64 %zext_ln121

]]></Node>
<StgValue><ssdm name="rk_addr_16"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:10 %src_addr_1 = getelementptr i8 %src, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="src_addr_1"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="4">
<![CDATA[
entry:11 %src_load_1 = load i4 %src_addr_1

]]></Node>
<StgValue><ssdm name="src_load_1"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="8">
<![CDATA[
entry:12 %rk_load_1 = load i8 %rk_addr_16

]]></Node>
<StgValue><ssdm name="rk_load_1"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="22" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="8" op_0_bw="4">
<![CDATA[
entry:4 %src_load = load i4 %src_addr

]]></Node>
<StgValue><ssdm name="src_load"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="8" op_0_bw="8">
<![CDATA[
entry:5 %rk_load = load i8 %rk_addr

]]></Node>
<StgValue><ssdm name="rk_load"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:6 %xor_ln124 = xor i8 %rk_load, i8 %src_load

]]></Node>
<StgValue><ssdm name="xor_ln124"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="4">
<![CDATA[
entry:11 %src_load_1 = load i4 %src_addr_1

]]></Node>
<StgValue><ssdm name="src_load_1"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="8">
<![CDATA[
entry:12 %rk_load_1 = load i8 %rk_addr_16

]]></Node>
<StgValue><ssdm name="rk_load_1"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:13 %xor_ln124_1 = xor i8 %rk_load_1, i8 %src_load_1

]]></Node>
<StgValue><ssdm name="xor_ln124_1"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:14 %add_ln121_24 = add i8 %rk_offset_read, i8 2

]]></Node>
<StgValue><ssdm name="add_ln121_24"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="8">
<![CDATA[
entry:15 %zext_ln121_59 = zext i8 %add_ln121_24

]]></Node>
<StgValue><ssdm name="zext_ln121_59"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:16 %rk_addr_17 = getelementptr i8 %rk, i64 0, i64 %zext_ln121_59

]]></Node>
<StgValue><ssdm name="rk_addr_17"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:17 %src_addr_2 = getelementptr i8 %src, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="src_addr_2"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="4">
<![CDATA[
entry:18 %src_load_2 = load i4 %src_addr_2

]]></Node>
<StgValue><ssdm name="src_load_2"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="8">
<![CDATA[
entry:19 %rk_load_2 = load i8 %rk_addr_17

]]></Node>
<StgValue><ssdm name="rk_load_2"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:21 %add_ln121_25 = add i8 %rk_offset_read, i8 3

]]></Node>
<StgValue><ssdm name="add_ln121_25"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="8">
<![CDATA[
entry:22 %zext_ln121_60 = zext i8 %add_ln121_25

]]></Node>
<StgValue><ssdm name="zext_ln121_60"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:23 %rk_addr_18 = getelementptr i8 %rk, i64 0, i64 %zext_ln121_60

]]></Node>
<StgValue><ssdm name="rk_addr_18"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:24 %src_addr_3 = getelementptr i8 %src, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="src_addr_3"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="4">
<![CDATA[
entry:25 %src_load_3 = load i4 %src_addr_3

]]></Node>
<StgValue><ssdm name="src_load_3"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="8">
<![CDATA[
entry:26 %rk_load_3 = load i8 %rk_addr_18

]]></Node>
<StgValue><ssdm name="rk_load_3"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:113 %dst_addr = getelementptr i8 %dst, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="dst_addr"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
entry:114 %store_ln117 = store i8 %src_load, i4 %dst_addr

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:115 %dst_addr_1 = getelementptr i8 %dst, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="dst_addr_1"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
entry:116 %store_ln117 = store i8 %src_load_1, i4 %dst_addr_1

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="44" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="4">
<![CDATA[
entry:18 %src_load_2 = load i4 %src_addr_2

]]></Node>
<StgValue><ssdm name="src_load_2"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="8">
<![CDATA[
entry:19 %rk_load_2 = load i8 %rk_addr_17

]]></Node>
<StgValue><ssdm name="rk_load_2"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:20 %xor_ln124_31 = xor i8 %rk_load_2, i8 %src_load_2

]]></Node>
<StgValue><ssdm name="xor_ln124_31"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="4">
<![CDATA[
entry:25 %src_load_3 = load i4 %src_addr_3

]]></Node>
<StgValue><ssdm name="src_load_3"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="8">
<![CDATA[
entry:26 %rk_load_3 = load i8 %rk_addr_18

]]></Node>
<StgValue><ssdm name="rk_load_3"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:27 %xor_ln124_3 = xor i8 %rk_load_3, i8 %src_load_3

]]></Node>
<StgValue><ssdm name="xor_ln124_3"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="8">
<![CDATA[
entry:28 %zext_ln173 = zext i8 %xor_ln124

]]></Node>
<StgValue><ssdm name="zext_ln173"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:29 %clefia_s1_addr = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln173

]]></Node>
<StgValue><ssdm name="clefia_s1_addr"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="8">
<![CDATA[
entry:30 %z = load i8 %clefia_s1_addr

]]></Node>
<StgValue><ssdm name="z"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="8">
<![CDATA[
entry:31 %zext_ln174 = zext i8 %xor_ln124_1

]]></Node>
<StgValue><ssdm name="zext_ln174"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:32 %clefia_s0_addr = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln174

]]></Node>
<StgValue><ssdm name="clefia_s0_addr"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="8">
<![CDATA[
entry:33 %z_1 = load i8 %clefia_s0_addr

]]></Node>
<StgValue><ssdm name="z_1"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:117 %dst_addr_2 = getelementptr i8 %dst, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="dst_addr_2"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
entry:118 %store_ln117 = store i8 %src_load_2, i4 %dst_addr_2

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:119 %dst_addr_3 = getelementptr i8 %dst, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="dst_addr_3"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
entry:120 %store_ln117 = store i8 %src_load_3, i4 %dst_addr_3

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="60" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="8">
<![CDATA[
entry:30 %z = load i8 %clefia_s1_addr

]]></Node>
<StgValue><ssdm name="z"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="8">
<![CDATA[
entry:33 %z_1 = load i8 %clefia_s0_addr

]]></Node>
<StgValue><ssdm name="z_1"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="8">
<![CDATA[
entry:34 %zext_ln175 = zext i8 %xor_ln124_31

]]></Node>
<StgValue><ssdm name="zext_ln175"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:35 %clefia_s1_addr_1 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln175

]]></Node>
<StgValue><ssdm name="clefia_s1_addr_1"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="8">
<![CDATA[
entry:36 %z_2 = load i8 %clefia_s1_addr_1

]]></Node>
<StgValue><ssdm name="z_2"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="8">
<![CDATA[
entry:37 %zext_ln176 = zext i8 %xor_ln124_3

]]></Node>
<StgValue><ssdm name="zext_ln176"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:38 %clefia_s0_addr_1 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln176

]]></Node>
<StgValue><ssdm name="clefia_s0_addr_1"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="8">
<![CDATA[
entry:39 %z_3 = load i8 %clefia_s0_addr_1

]]></Node>
<StgValue><ssdm name="z_3"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:40 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_1, i32 7

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:41 %xor_ln132 = xor i8 %z_1, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:42 %select_ln131 = select i1 %tmp, i8 %xor_ln132, i8 %z_1

]]></Node>
<StgValue><ssdm name="select_ln131"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="7" op_0_bw="8">
<![CDATA[
entry:43 %trunc_ln134 = trunc i8 %select_ln131

]]></Node>
<StgValue><ssdm name="trunc_ln134"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:44 %tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131, i32 7

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
entry:45 %x_assign_3 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134, i1 %tmp_8

]]></Node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:46 %tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131, i32 6

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:47 %xor_ln132_1 = xor i8 %x_assign_3, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_1"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:48 %select_ln131_1 = select i1 %tmp_9, i8 %xor_ln132_1, i8 %x_assign_3

]]></Node>
<StgValue><ssdm name="select_ln131_1"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="7" op_0_bw="8">
<![CDATA[
entry:49 %trunc_ln134_1 = trunc i8 %select_ln131_1

]]></Node>
<StgValue><ssdm name="trunc_ln134_1"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:50 %tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_1, i32 7

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
entry:51 %x_assign_6 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1, i1 %tmp_10

]]></Node>
<StgValue><ssdm name="x_assign_6"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:52 %tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_1, i32 6

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:53 %xor_ln132_2 = xor i8 %x_assign_6, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_2"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:54 %select_ln131_2 = select i1 %tmp_11, i8 %xor_ln132_2, i8 %x_assign_6

]]></Node>
<StgValue><ssdm name="select_ln131_2"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="7" op_0_bw="8">
<![CDATA[
entry:55 %trunc_ln134_2 = trunc i8 %select_ln131_2

]]></Node>
<StgValue><ssdm name="trunc_ln134_2"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:56 %tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_2, i32 7

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:82 %tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z, i32 7

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:83 %xor_ln132_7 = xor i8 %z, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_7"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:84 %select_ln131_7 = select i1 %tmp_21, i8 %xor_ln132_7, i8 %z

]]></Node>
<StgValue><ssdm name="select_ln131_7"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="7" op_0_bw="8">
<![CDATA[
entry:85 %trunc_ln134_7 = trunc i8 %select_ln131_7

]]></Node>
<StgValue><ssdm name="trunc_ln134_7"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:86 %tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_7, i32 7

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
entry:87 %x_assign_4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_7, i1 %tmp_22

]]></Node>
<StgValue><ssdm name="x_assign_4"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:88 %tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_7, i32 6

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:89 %xor_ln132_8 = xor i8 %x_assign_4, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_8"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:90 %select_ln131_8 = select i1 %tmp_23, i8 %xor_ln132_8, i8 %x_assign_4

]]></Node>
<StgValue><ssdm name="select_ln131_8"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="7" op_0_bw="8">
<![CDATA[
entry:91 %trunc_ln134_8 = trunc i8 %select_ln131_8

]]></Node>
<StgValue><ssdm name="trunc_ln134_8"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:92 %tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_8, i32 7

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
entry:93 %x_assign_5 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_8, i1 %tmp_24

]]></Node>
<StgValue><ssdm name="x_assign_5"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:94 %tmp_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_8, i32 6

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:95 %xor_ln132_9 = xor i8 %x_assign_5, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_9"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:96 %select_ln131_9 = select i1 %tmp_25, i8 %xor_ln132_9, i8 %x_assign_5

]]></Node>
<StgValue><ssdm name="select_ln131_9"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="7" op_0_bw="8">
<![CDATA[
entry:97 %trunc_ln134_9 = trunc i8 %select_ln131_9

]]></Node>
<StgValue><ssdm name="trunc_ln134_9"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:98 %tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_9, i32 7

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:112 %xor_ln180 = xor i8 %x_assign_3, i8 %x_assign_4

]]></Node>
<StgValue><ssdm name="xor_ln180"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="103" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="8">
<![CDATA[
entry:36 %z_2 = load i8 %clefia_s1_addr_1

]]></Node>
<StgValue><ssdm name="z_2"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="8">
<![CDATA[
entry:39 %z_3 = load i8 %clefia_s0_addr_1

]]></Node>
<StgValue><ssdm name="z_3"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:58 %tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_2, i32 7

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:59 %xor_ln132_3 = xor i8 %z_2, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_3"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:60 %select_ln131_3 = select i1 %tmp_13, i8 %xor_ln132_3, i8 %z_2

]]></Node>
<StgValue><ssdm name="select_ln131_3"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="7" op_0_bw="8">
<![CDATA[
entry:61 %trunc_ln134_3 = trunc i8 %select_ln131_3

]]></Node>
<StgValue><ssdm name="trunc_ln134_3"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:62 %tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_3, i32 7

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
entry:63 %x_assign_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_3, i1 %tmp_14

]]></Node>
<StgValue><ssdm name="x_assign_s"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:64 %tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_3, i32 7

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:65 %xor_ln132_4 = xor i8 %z_3, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_4"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:66 %select_ln131_4 = select i1 %tmp_15, i8 %xor_ln132_4, i8 %z_3

]]></Node>
<StgValue><ssdm name="select_ln131_4"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="7" op_0_bw="8">
<![CDATA[
entry:67 %trunc_ln134_4 = trunc i8 %select_ln131_4

]]></Node>
<StgValue><ssdm name="trunc_ln134_4"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:68 %tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_4, i32 7

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
entry:69 %x_assign_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_4, i1 %tmp_16

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:70 %tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_4, i32 6

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:71 %xor_ln132_5 = xor i8 %x_assign_1, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_5"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:72 %select_ln131_5 = select i1 %tmp_17, i8 %xor_ln132_5, i8 %x_assign_1

]]></Node>
<StgValue><ssdm name="select_ln131_5"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="7" op_0_bw="8">
<![CDATA[
entry:73 %trunc_ln134_5 = trunc i8 %select_ln131_5

]]></Node>
<StgValue><ssdm name="trunc_ln134_5"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:74 %tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_5, i32 7

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
entry:75 %x_assign_2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_5, i1 %tmp_18

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:76 %tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_5, i32 6

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:77 %xor_ln132_6 = xor i8 %x_assign_2, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_6"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:78 %select_ln131_6 = select i1 %tmp_19, i8 %xor_ln132_6, i8 %x_assign_2

]]></Node>
<StgValue><ssdm name="select_ln131_6"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="7" op_0_bw="8">
<![CDATA[
entry:79 %trunc_ln134_6 = trunc i8 %select_ln131_6

]]></Node>
<StgValue><ssdm name="trunc_ln134_6"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:80 %tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_6, i32 7

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:100 %tmp_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_3, i32 6

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:101 %xor_ln132_10 = xor i8 %x_assign_s, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_10"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:102 %select_ln131_10 = select i1 %tmp_27, i8 %xor_ln132_10, i8 %x_assign_s

]]></Node>
<StgValue><ssdm name="select_ln131_10"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="7" op_0_bw="8">
<![CDATA[
entry:103 %trunc_ln134_10 = trunc i8 %select_ln131_10

]]></Node>
<StgValue><ssdm name="trunc_ln134_10"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:104 %tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_10, i32 7

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
entry:105 %x_assign_7 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_10, i1 %tmp_28

]]></Node>
<StgValue><ssdm name="x_assign_7"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:106 %tmp_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_10, i32 6

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:107 %xor_ln132_11 = xor i8 %x_assign_7, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_11"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:108 %select_ln131_11 = select i1 %tmp_29, i8 %xor_ln132_11, i8 %x_assign_7

]]></Node>
<StgValue><ssdm name="select_ln131_11"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="7" op_0_bw="8">
<![CDATA[
entry:109 %trunc_ln134_11 = trunc i8 %select_ln131_11

]]></Node>
<StgValue><ssdm name="trunc_ln134_11"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:110 %tmp_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_11, i32 7

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">
</state>

<state id="7" st_id="7">

<operation id="139" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:121 %src_addr_4 = getelementptr i8 %src, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="src_addr_4"/></StgValue>
</operation>

<operation id="140" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="8" op_0_bw="4">
<![CDATA[
entry:123 %src_load_4 = load i4 %src_addr_4

]]></Node>
<StgValue><ssdm name="src_load_4"/></StgValue>
</operation>

<operation id="141" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:130 %src_addr_5 = getelementptr i8 %src, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="src_addr_5"/></StgValue>
</operation>

<operation id="142" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="4">
<![CDATA[
entry:132 %src_load_5 = load i4 %src_addr_5

]]></Node>
<StgValue><ssdm name="src_load_5"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="143" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
entry:57 %or_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_2, i1 %tmp_12

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="144" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
entry:81 %or_ln134_4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_6, i1 %tmp_20

]]></Node>
<StgValue><ssdm name="or_ln134_4"/></StgValue>
</operation>

<operation id="145" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
entry:99 %or_ln134_7 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_9, i1 %tmp_26

]]></Node>
<StgValue><ssdm name="or_ln134_7"/></StgValue>
</operation>

<operation id="146" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
entry:111 %or_ln134_9 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_11, i1 %tmp_30

]]></Node>
<StgValue><ssdm name="or_ln134_9"/></StgValue>
</operation>

<operation id="147" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:122 %dst_addr_4 = getelementptr i8 %dst, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="dst_addr_4"/></StgValue>
</operation>

<operation id="148" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="8" op_0_bw="4">
<![CDATA[
entry:123 %src_load_4 = load i4 %src_addr_4

]]></Node>
<StgValue><ssdm name="src_load_4"/></StgValue>
</operation>

<operation id="149" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:124 %xor_ln124_36 = xor i8 %src_load_4, i8 %x_assign_s

]]></Node>
<StgValue><ssdm name="xor_ln124_36"/></StgValue>
</operation>

<operation id="150" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:125 %xor_ln124_37 = xor i8 %xor_ln124_36, i8 %z

]]></Node>
<StgValue><ssdm name="xor_ln124_37"/></StgValue>
</operation>

<operation id="151" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:126 %xor_ln124_38 = xor i8 %x_assign_1, i8 %or_ln134_4

]]></Node>
<StgValue><ssdm name="xor_ln124_38"/></StgValue>
</operation>

<operation id="152" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:127 %xor_ln124_39 = xor i8 %xor_ln124_38, i8 %or_ln

]]></Node>
<StgValue><ssdm name="xor_ln124_39"/></StgValue>
</operation>

<operation id="153" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:128 %xor_ln124_32 = xor i8 %xor_ln124_39, i8 %xor_ln124_37

]]></Node>
<StgValue><ssdm name="xor_ln124_32"/></StgValue>
</operation>

<operation id="154" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
entry:129 %store_ln124 = store i8 %xor_ln124_32, i4 %dst_addr_4

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="155" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:131 %dst_addr_5 = getelementptr i8 %dst, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="dst_addr_5"/></StgValue>
</operation>

<operation id="156" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="4">
<![CDATA[
entry:132 %src_load_5 = load i4 %src_addr_5

]]></Node>
<StgValue><ssdm name="src_load_5"/></StgValue>
</operation>

<operation id="157" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:133 %xor_ln124_40 = xor i8 %src_load_5, i8 %or_ln134_7

]]></Node>
<StgValue><ssdm name="xor_ln124_40"/></StgValue>
</operation>

<operation id="158" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:134 %xor_ln124_41 = xor i8 %xor_ln124_40, i8 %z_1

]]></Node>
<StgValue><ssdm name="xor_ln124_41"/></StgValue>
</operation>

<operation id="159" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:135 %xor_ln124_42 = xor i8 %x_assign_1, i8 %or_ln134_9

]]></Node>
<StgValue><ssdm name="xor_ln124_42"/></StgValue>
</operation>

<operation id="160" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:136 %xor_ln124_43 = xor i8 %xor_ln124_42, i8 %x_assign_s

]]></Node>
<StgValue><ssdm name="xor_ln124_43"/></StgValue>
</operation>

<operation id="161" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:137 %xor_ln124_33 = xor i8 %xor_ln124_43, i8 %xor_ln124_41

]]></Node>
<StgValue><ssdm name="xor_ln124_33"/></StgValue>
</operation>

<operation id="162" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
entry:138 %store_ln124 = store i8 %xor_ln124_33, i4 %dst_addr_5

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="163" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:139 %src_addr_6 = getelementptr i8 %src, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="src_addr_6"/></StgValue>
</operation>

<operation id="164" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="8" op_0_bw="4">
<![CDATA[
entry:141 %src_load_6 = load i4 %src_addr_6

]]></Node>
<StgValue><ssdm name="src_load_6"/></StgValue>
</operation>

<operation id="165" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:147 %src_addr_7 = getelementptr i8 %src, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="src_addr_7"/></StgValue>
</operation>

<operation id="166" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="4">
<![CDATA[
entry:149 %src_load_7 = load i4 %src_addr_7

]]></Node>
<StgValue><ssdm name="src_load_7"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="167" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:140 %dst_addr_6 = getelementptr i8 %dst, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="dst_addr_6"/></StgValue>
</operation>

<operation id="168" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="8" op_0_bw="4">
<![CDATA[
entry:141 %src_load_6 = load i4 %src_addr_6

]]></Node>
<StgValue><ssdm name="src_load_6"/></StgValue>
</operation>

<operation id="169" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:142 %xor_ln124_44 = xor i8 %z_2, i8 %src_load_6

]]></Node>
<StgValue><ssdm name="xor_ln124_44"/></StgValue>
</operation>

<operation id="170" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:143 %xor_ln124_45 = xor i8 %or_ln, i8 %or_ln134_4

]]></Node>
<StgValue><ssdm name="xor_ln124_45"/></StgValue>
</operation>

<operation id="171" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:144 %xor_ln124_46 = xor i8 %xor_ln124_45, i8 %xor_ln180

]]></Node>
<StgValue><ssdm name="xor_ln124_46"/></StgValue>
</operation>

<operation id="172" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:145 %xor_ln124_34 = xor i8 %xor_ln124_46, i8 %xor_ln124_44

]]></Node>
<StgValue><ssdm name="xor_ln124_34"/></StgValue>
</operation>

<operation id="173" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
entry:146 %store_ln124 = store i8 %xor_ln124_34, i4 %dst_addr_6

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="174" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:148 %dst_addr_7 = getelementptr i8 %dst, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="dst_addr_7"/></StgValue>
</operation>

<operation id="175" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="4">
<![CDATA[
entry:149 %src_load_7 = load i4 %src_addr_7

]]></Node>
<StgValue><ssdm name="src_load_7"/></StgValue>
</operation>

<operation id="176" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:150 %xor_ln124_47 = xor i8 %z_3, i8 %src_load_7

]]></Node>
<StgValue><ssdm name="xor_ln124_47"/></StgValue>
</operation>

<operation id="177" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:151 %xor_ln124_48 = xor i8 %or_ln134_7, i8 %or_ln134_9

]]></Node>
<StgValue><ssdm name="xor_ln124_48"/></StgValue>
</operation>

<operation id="178" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:152 %xor_ln124_49 = xor i8 %xor_ln124_48, i8 %xor_ln180

]]></Node>
<StgValue><ssdm name="xor_ln124_49"/></StgValue>
</operation>

<operation id="179" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:153 %xor_ln124_35 = xor i8 %xor_ln124_49, i8 %xor_ln124_47

]]></Node>
<StgValue><ssdm name="xor_ln124_35"/></StgValue>
</operation>

<operation id="180" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
entry:154 %store_ln124 = store i8 %xor_ln124_35, i4 %dst_addr_7

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="181" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0">
<![CDATA[
entry:155 %ret_ln186 = ret

]]></Node>
<StgValue><ssdm name="ret_ln186"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="199" name="dst" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="dst"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</port>
<port id="200" name="src" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="src"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="201" name="rk" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="rk"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="202" name="rk_offset" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="rk_offset"/></StgValue>
</port>
<port id="203" name="clefia_s1" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="clefia_s1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="204" name="clefia_s0" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="clefia_s0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="206" from="_ssdm_op_Read.ap_auto.i8" to="rk_offset_read" fromId="205" toId="10">
</dataflow>
<dataflow id="207" from="rk_offset" to="rk_offset_read" fromId="202" toId="10">
</dataflow>
<dataflow id="208" from="rk_offset_read" to="zext_ln165" fromId="10" toId="11">
</dataflow>
<dataflow id="209" from="rk" to="rk_addr" fromId="201" toId="12">
</dataflow>
<dataflow id="211" from="StgValue_210" to="rk_addr" fromId="210" toId="12">
</dataflow>
<dataflow id="212" from="zext_ln165" to="rk_addr" fromId="11" toId="12">
</dataflow>
<dataflow id="213" from="src" to="src_addr" fromId="200" toId="13">
</dataflow>
<dataflow id="214" from="StgValue_210" to="src_addr" fromId="210" toId="13">
</dataflow>
<dataflow id="216" from="StgValue_215" to="src_addr" fromId="215" toId="13">
</dataflow>
<dataflow id="217" from="src_addr" to="src_load" fromId="13" toId="14">
</dataflow>
<dataflow id="218" from="rk_addr" to="rk_load" fromId="12" toId="15">
</dataflow>
<dataflow id="219" from="rk_offset_read" to="add_ln121" fromId="10" toId="16">
</dataflow>
<dataflow id="221" from="StgValue_220" to="add_ln121" fromId="220" toId="16">
</dataflow>
<dataflow id="222" from="add_ln121" to="zext_ln121" fromId="16" toId="17">
</dataflow>
<dataflow id="223" from="rk" to="rk_addr_16" fromId="201" toId="18">
</dataflow>
<dataflow id="224" from="StgValue_210" to="rk_addr_16" fromId="210" toId="18">
</dataflow>
<dataflow id="225" from="zext_ln121" to="rk_addr_16" fromId="17" toId="18">
</dataflow>
<dataflow id="226" from="src" to="src_addr_1" fromId="200" toId="19">
</dataflow>
<dataflow id="227" from="StgValue_210" to="src_addr_1" fromId="210" toId="19">
</dataflow>
<dataflow id="229" from="StgValue_228" to="src_addr_1" fromId="228" toId="19">
</dataflow>
<dataflow id="230" from="src_addr_1" to="src_load_1" fromId="19" toId="20">
</dataflow>
<dataflow id="231" from="rk_addr_16" to="rk_load_1" fromId="18" toId="21">
</dataflow>
<dataflow id="232" from="src_addr" to="src_load" fromId="13" toId="22">
</dataflow>
<dataflow id="233" from="rk_addr" to="rk_load" fromId="12" toId="23">
</dataflow>
<dataflow id="234" from="rk_load" to="xor_ln124" fromId="23" toId="24">
</dataflow>
<dataflow id="235" from="src_load" to="xor_ln124" fromId="22" toId="24">
</dataflow>
<dataflow id="236" from="src_addr_1" to="src_load_1" fromId="19" toId="25">
</dataflow>
<dataflow id="237" from="rk_addr_16" to="rk_load_1" fromId="18" toId="26">
</dataflow>
<dataflow id="238" from="rk_load_1" to="xor_ln124_1" fromId="26" toId="27">
</dataflow>
<dataflow id="239" from="src_load_1" to="xor_ln124_1" fromId="25" toId="27">
</dataflow>
<dataflow id="240" from="rk_offset_read" to="add_ln121_24" fromId="10" toId="28">
</dataflow>
<dataflow id="242" from="StgValue_241" to="add_ln121_24" fromId="241" toId="28">
</dataflow>
<dataflow id="243" from="add_ln121_24" to="zext_ln121_59" fromId="28" toId="29">
</dataflow>
<dataflow id="244" from="rk" to="rk_addr_17" fromId="201" toId="30">
</dataflow>
<dataflow id="245" from="StgValue_210" to="rk_addr_17" fromId="210" toId="30">
</dataflow>
<dataflow id="246" from="zext_ln121_59" to="rk_addr_17" fromId="29" toId="30">
</dataflow>
<dataflow id="247" from="src" to="src_addr_2" fromId="200" toId="31">
</dataflow>
<dataflow id="248" from="StgValue_210" to="src_addr_2" fromId="210" toId="31">
</dataflow>
<dataflow id="250" from="StgValue_249" to="src_addr_2" fromId="249" toId="31">
</dataflow>
<dataflow id="251" from="src_addr_2" to="src_load_2" fromId="31" toId="32">
</dataflow>
<dataflow id="252" from="rk_addr_17" to="rk_load_2" fromId="30" toId="33">
</dataflow>
<dataflow id="253" from="rk_offset_read" to="add_ln121_25" fromId="10" toId="34">
</dataflow>
<dataflow id="255" from="StgValue_254" to="add_ln121_25" fromId="254" toId="34">
</dataflow>
<dataflow id="256" from="add_ln121_25" to="zext_ln121_60" fromId="34" toId="35">
</dataflow>
<dataflow id="257" from="rk" to="rk_addr_18" fromId="201" toId="36">
</dataflow>
<dataflow id="258" from="StgValue_210" to="rk_addr_18" fromId="210" toId="36">
</dataflow>
<dataflow id="259" from="zext_ln121_60" to="rk_addr_18" fromId="35" toId="36">
</dataflow>
<dataflow id="260" from="src" to="src_addr_3" fromId="200" toId="37">
</dataflow>
<dataflow id="261" from="StgValue_210" to="src_addr_3" fromId="210" toId="37">
</dataflow>
<dataflow id="263" from="StgValue_262" to="src_addr_3" fromId="262" toId="37">
</dataflow>
<dataflow id="264" from="src_addr_3" to="src_load_3" fromId="37" toId="38">
</dataflow>
<dataflow id="265" from="rk_addr_18" to="rk_load_3" fromId="36" toId="39">
</dataflow>
<dataflow id="266" from="dst" to="dst_addr" fromId="199" toId="40">
</dataflow>
<dataflow id="267" from="StgValue_210" to="dst_addr" fromId="210" toId="40">
</dataflow>
<dataflow id="268" from="StgValue_215" to="dst_addr" fromId="215" toId="40">
</dataflow>
<dataflow id="269" from="src_load" to="store_ln117" fromId="22" toId="41">
</dataflow>
<dataflow id="270" from="dst_addr" to="store_ln117" fromId="40" toId="41">
</dataflow>
<dataflow id="271" from="dst" to="dst_addr_1" fromId="199" toId="42">
</dataflow>
<dataflow id="272" from="StgValue_210" to="dst_addr_1" fromId="210" toId="42">
</dataflow>
<dataflow id="273" from="StgValue_228" to="dst_addr_1" fromId="228" toId="42">
</dataflow>
<dataflow id="274" from="src_load_1" to="store_ln117" fromId="25" toId="43">
</dataflow>
<dataflow id="275" from="dst_addr_1" to="store_ln117" fromId="42" toId="43">
</dataflow>
<dataflow id="276" from="src_addr_2" to="src_load_2" fromId="31" toId="44">
</dataflow>
<dataflow id="277" from="rk_addr_17" to="rk_load_2" fromId="30" toId="45">
</dataflow>
<dataflow id="278" from="rk_load_2" to="xor_ln124_31" fromId="45" toId="46">
</dataflow>
<dataflow id="279" from="src_load_2" to="xor_ln124_31" fromId="44" toId="46">
</dataflow>
<dataflow id="280" from="src_addr_3" to="src_load_3" fromId="37" toId="47">
</dataflow>
<dataflow id="281" from="rk_addr_18" to="rk_load_3" fromId="36" toId="48">
</dataflow>
<dataflow id="282" from="rk_load_3" to="xor_ln124_3" fromId="48" toId="49">
</dataflow>
<dataflow id="283" from="src_load_3" to="xor_ln124_3" fromId="47" toId="49">
</dataflow>
<dataflow id="284" from="xor_ln124" to="zext_ln173" fromId="24" toId="50">
</dataflow>
<dataflow id="285" from="clefia_s1" to="clefia_s1_addr" fromId="203" toId="51">
</dataflow>
<dataflow id="286" from="StgValue_210" to="clefia_s1_addr" fromId="210" toId="51">
</dataflow>
<dataflow id="287" from="zext_ln173" to="clefia_s1_addr" fromId="50" toId="51">
</dataflow>
<dataflow id="288" from="clefia_s1_addr" to="z" fromId="51" toId="52">
</dataflow>
<dataflow id="289" from="xor_ln124_1" to="zext_ln174" fromId="27" toId="53">
</dataflow>
<dataflow id="290" from="clefia_s0" to="clefia_s0_addr" fromId="204" toId="54">
</dataflow>
<dataflow id="291" from="StgValue_210" to="clefia_s0_addr" fromId="210" toId="54">
</dataflow>
<dataflow id="292" from="zext_ln174" to="clefia_s0_addr" fromId="53" toId="54">
</dataflow>
<dataflow id="293" from="clefia_s0_addr" to="z_1" fromId="54" toId="55">
</dataflow>
<dataflow id="294" from="dst" to="dst_addr_2" fromId="199" toId="56">
</dataflow>
<dataflow id="295" from="StgValue_210" to="dst_addr_2" fromId="210" toId="56">
</dataflow>
<dataflow id="296" from="StgValue_249" to="dst_addr_2" fromId="249" toId="56">
</dataflow>
<dataflow id="297" from="src_load_2" to="store_ln117" fromId="44" toId="57">
</dataflow>
<dataflow id="298" from="dst_addr_2" to="store_ln117" fromId="56" toId="57">
</dataflow>
<dataflow id="299" from="dst" to="dst_addr_3" fromId="199" toId="58">
</dataflow>
<dataflow id="300" from="StgValue_210" to="dst_addr_3" fromId="210" toId="58">
</dataflow>
<dataflow id="301" from="StgValue_262" to="dst_addr_3" fromId="262" toId="58">
</dataflow>
<dataflow id="302" from="src_load_3" to="store_ln117" fromId="47" toId="59">
</dataflow>
<dataflow id="303" from="dst_addr_3" to="store_ln117" fromId="58" toId="59">
</dataflow>
<dataflow id="304" from="clefia_s1_addr" to="z" fromId="51" toId="60">
</dataflow>
<dataflow id="305" from="clefia_s0_addr" to="z_1" fromId="54" toId="61">
</dataflow>
<dataflow id="306" from="xor_ln124_31" to="zext_ln175" fromId="46" toId="62">
</dataflow>
<dataflow id="307" from="clefia_s1" to="clefia_s1_addr_1" fromId="203" toId="63">
</dataflow>
<dataflow id="308" from="StgValue_210" to="clefia_s1_addr_1" fromId="210" toId="63">
</dataflow>
<dataflow id="309" from="zext_ln175" to="clefia_s1_addr_1" fromId="62" toId="63">
</dataflow>
<dataflow id="310" from="clefia_s1_addr_1" to="z_2" fromId="63" toId="64">
</dataflow>
<dataflow id="311" from="xor_ln124_3" to="zext_ln176" fromId="49" toId="65">
</dataflow>
<dataflow id="312" from="clefia_s0" to="clefia_s0_addr_1" fromId="204" toId="66">
</dataflow>
<dataflow id="313" from="StgValue_210" to="clefia_s0_addr_1" fromId="210" toId="66">
</dataflow>
<dataflow id="314" from="zext_ln176" to="clefia_s0_addr_1" fromId="65" toId="66">
</dataflow>
<dataflow id="315" from="clefia_s0_addr_1" to="z_3" fromId="66" toId="67">
</dataflow>
<dataflow id="317" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp" fromId="316" toId="68">
</dataflow>
<dataflow id="318" from="z_1" to="tmp" fromId="61" toId="68">
</dataflow>
<dataflow id="320" from="StgValue_319" to="tmp" fromId="319" toId="68">
</dataflow>
<dataflow id="321" from="z_1" to="xor_ln132" fromId="61" toId="69">
</dataflow>
<dataflow id="323" from="StgValue_322" to="xor_ln132" fromId="322" toId="69">
</dataflow>
<dataflow id="324" from="tmp" to="select_ln131" fromId="68" toId="70">
</dataflow>
<dataflow id="325" from="xor_ln132" to="select_ln131" fromId="69" toId="70">
</dataflow>
<dataflow id="326" from="z_1" to="select_ln131" fromId="61" toId="70">
</dataflow>
<dataflow id="327" from="select_ln131" to="trunc_ln134" fromId="70" toId="71">
</dataflow>
<dataflow id="328" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_8" fromId="316" toId="72">
</dataflow>
<dataflow id="329" from="select_ln131" to="tmp_8" fromId="70" toId="72">
</dataflow>
<dataflow id="330" from="StgValue_319" to="tmp_8" fromId="319" toId="72">
</dataflow>
<dataflow id="332" from="_ssdm_op_BitConcatenate.i8.i7.i1" to="x_assign_3" fromId="331" toId="73">
</dataflow>
<dataflow id="333" from="trunc_ln134" to="x_assign_3" fromId="71" toId="73">
</dataflow>
<dataflow id="334" from="tmp_8" to="x_assign_3" fromId="72" toId="73">
</dataflow>
<dataflow id="335" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_9" fromId="316" toId="74">
</dataflow>
<dataflow id="336" from="select_ln131" to="tmp_9" fromId="70" toId="74">
</dataflow>
<dataflow id="338" from="StgValue_337" to="tmp_9" fromId="337" toId="74">
</dataflow>
<dataflow id="339" from="x_assign_3" to="xor_ln132_1" fromId="73" toId="75">
</dataflow>
<dataflow id="340" from="StgValue_322" to="xor_ln132_1" fromId="322" toId="75">
</dataflow>
<dataflow id="341" from="tmp_9" to="select_ln131_1" fromId="74" toId="76">
</dataflow>
<dataflow id="342" from="xor_ln132_1" to="select_ln131_1" fromId="75" toId="76">
</dataflow>
<dataflow id="343" from="x_assign_3" to="select_ln131_1" fromId="73" toId="76">
</dataflow>
<dataflow id="344" from="select_ln131_1" to="trunc_ln134_1" fromId="76" toId="77">
</dataflow>
<dataflow id="345" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_10" fromId="316" toId="78">
</dataflow>
<dataflow id="346" from="select_ln131_1" to="tmp_10" fromId="76" toId="78">
</dataflow>
<dataflow id="347" from="StgValue_319" to="tmp_10" fromId="319" toId="78">
</dataflow>
<dataflow id="348" from="_ssdm_op_BitConcatenate.i8.i7.i1" to="x_assign_6" fromId="331" toId="79">
</dataflow>
<dataflow id="349" from="trunc_ln134_1" to="x_assign_6" fromId="77" toId="79">
</dataflow>
<dataflow id="350" from="tmp_10" to="x_assign_6" fromId="78" toId="79">
</dataflow>
<dataflow id="351" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_11" fromId="316" toId="80">
</dataflow>
<dataflow id="352" from="select_ln131_1" to="tmp_11" fromId="76" toId="80">
</dataflow>
<dataflow id="353" from="StgValue_337" to="tmp_11" fromId="337" toId="80">
</dataflow>
<dataflow id="354" from="x_assign_6" to="xor_ln132_2" fromId="79" toId="81">
</dataflow>
<dataflow id="355" from="StgValue_322" to="xor_ln132_2" fromId="322" toId="81">
</dataflow>
<dataflow id="356" from="tmp_11" to="select_ln131_2" fromId="80" toId="82">
</dataflow>
<dataflow id="357" from="xor_ln132_2" to="select_ln131_2" fromId="81" toId="82">
</dataflow>
<dataflow id="358" from="x_assign_6" to="select_ln131_2" fromId="79" toId="82">
</dataflow>
<dataflow id="359" from="select_ln131_2" to="trunc_ln134_2" fromId="82" toId="83">
</dataflow>
<dataflow id="360" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_12" fromId="316" toId="84">
</dataflow>
<dataflow id="361" from="select_ln131_2" to="tmp_12" fromId="82" toId="84">
</dataflow>
<dataflow id="362" from="StgValue_319" to="tmp_12" fromId="319" toId="84">
</dataflow>
<dataflow id="363" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_21" fromId="316" toId="85">
</dataflow>
<dataflow id="364" from="z" to="tmp_21" fromId="60" toId="85">
</dataflow>
<dataflow id="365" from="StgValue_319" to="tmp_21" fromId="319" toId="85">
</dataflow>
<dataflow id="366" from="z" to="xor_ln132_7" fromId="60" toId="86">
</dataflow>
<dataflow id="367" from="StgValue_322" to="xor_ln132_7" fromId="322" toId="86">
</dataflow>
<dataflow id="368" from="tmp_21" to="select_ln131_7" fromId="85" toId="87">
</dataflow>
<dataflow id="369" from="xor_ln132_7" to="select_ln131_7" fromId="86" toId="87">
</dataflow>
<dataflow id="370" from="z" to="select_ln131_7" fromId="60" toId="87">
</dataflow>
<dataflow id="371" from="select_ln131_7" to="trunc_ln134_7" fromId="87" toId="88">
</dataflow>
<dataflow id="372" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_22" fromId="316" toId="89">
</dataflow>
<dataflow id="373" from="select_ln131_7" to="tmp_22" fromId="87" toId="89">
</dataflow>
<dataflow id="374" from="StgValue_319" to="tmp_22" fromId="319" toId="89">
</dataflow>
<dataflow id="375" from="_ssdm_op_BitConcatenate.i8.i7.i1" to="x_assign_4" fromId="331" toId="90">
</dataflow>
<dataflow id="376" from="trunc_ln134_7" to="x_assign_4" fromId="88" toId="90">
</dataflow>
<dataflow id="377" from="tmp_22" to="x_assign_4" fromId="89" toId="90">
</dataflow>
<dataflow id="378" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_23" fromId="316" toId="91">
</dataflow>
<dataflow id="379" from="select_ln131_7" to="tmp_23" fromId="87" toId="91">
</dataflow>
<dataflow id="380" from="StgValue_337" to="tmp_23" fromId="337" toId="91">
</dataflow>
<dataflow id="381" from="x_assign_4" to="xor_ln132_8" fromId="90" toId="92">
</dataflow>
<dataflow id="382" from="StgValue_322" to="xor_ln132_8" fromId="322" toId="92">
</dataflow>
<dataflow id="383" from="tmp_23" to="select_ln131_8" fromId="91" toId="93">
</dataflow>
<dataflow id="384" from="xor_ln132_8" to="select_ln131_8" fromId="92" toId="93">
</dataflow>
<dataflow id="385" from="x_assign_4" to="select_ln131_8" fromId="90" toId="93">
</dataflow>
<dataflow id="386" from="select_ln131_8" to="trunc_ln134_8" fromId="93" toId="94">
</dataflow>
<dataflow id="387" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_24" fromId="316" toId="95">
</dataflow>
<dataflow id="388" from="select_ln131_8" to="tmp_24" fromId="93" toId="95">
</dataflow>
<dataflow id="389" from="StgValue_319" to="tmp_24" fromId="319" toId="95">
</dataflow>
<dataflow id="390" from="_ssdm_op_BitConcatenate.i8.i7.i1" to="x_assign_5" fromId="331" toId="96">
</dataflow>
<dataflow id="391" from="trunc_ln134_8" to="x_assign_5" fromId="94" toId="96">
</dataflow>
<dataflow id="392" from="tmp_24" to="x_assign_5" fromId="95" toId="96">
</dataflow>
<dataflow id="393" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_25" fromId="316" toId="97">
</dataflow>
<dataflow id="394" from="select_ln131_8" to="tmp_25" fromId="93" toId="97">
</dataflow>
<dataflow id="395" from="StgValue_337" to="tmp_25" fromId="337" toId="97">
</dataflow>
<dataflow id="396" from="x_assign_5" to="xor_ln132_9" fromId="96" toId="98">
</dataflow>
<dataflow id="397" from="StgValue_322" to="xor_ln132_9" fromId="322" toId="98">
</dataflow>
<dataflow id="398" from="tmp_25" to="select_ln131_9" fromId="97" toId="99">
</dataflow>
<dataflow id="399" from="xor_ln132_9" to="select_ln131_9" fromId="98" toId="99">
</dataflow>
<dataflow id="400" from="x_assign_5" to="select_ln131_9" fromId="96" toId="99">
</dataflow>
<dataflow id="401" from="select_ln131_9" to="trunc_ln134_9" fromId="99" toId="100">
</dataflow>
<dataflow id="402" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_26" fromId="316" toId="101">
</dataflow>
<dataflow id="403" from="select_ln131_9" to="tmp_26" fromId="99" toId="101">
</dataflow>
<dataflow id="404" from="StgValue_319" to="tmp_26" fromId="319" toId="101">
</dataflow>
<dataflow id="405" from="x_assign_3" to="xor_ln180" fromId="73" toId="102">
</dataflow>
<dataflow id="406" from="x_assign_4" to="xor_ln180" fromId="90" toId="102">
</dataflow>
<dataflow id="407" from="clefia_s1_addr_1" to="z_2" fromId="63" toId="103">
</dataflow>
<dataflow id="408" from="clefia_s0_addr_1" to="z_3" fromId="66" toId="104">
</dataflow>
<dataflow id="409" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_13" fromId="316" toId="105">
</dataflow>
<dataflow id="410" from="z_2" to="tmp_13" fromId="103" toId="105">
</dataflow>
<dataflow id="411" from="StgValue_319" to="tmp_13" fromId="319" toId="105">
</dataflow>
<dataflow id="412" from="z_2" to="xor_ln132_3" fromId="103" toId="106">
</dataflow>
<dataflow id="413" from="StgValue_322" to="xor_ln132_3" fromId="322" toId="106">
</dataflow>
<dataflow id="414" from="tmp_13" to="select_ln131_3" fromId="105" toId="107">
</dataflow>
<dataflow id="415" from="xor_ln132_3" to="select_ln131_3" fromId="106" toId="107">
</dataflow>
<dataflow id="416" from="z_2" to="select_ln131_3" fromId="103" toId="107">
</dataflow>
<dataflow id="417" from="select_ln131_3" to="trunc_ln134_3" fromId="107" toId="108">
</dataflow>
<dataflow id="418" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_14" fromId="316" toId="109">
</dataflow>
<dataflow id="419" from="select_ln131_3" to="tmp_14" fromId="107" toId="109">
</dataflow>
<dataflow id="420" from="StgValue_319" to="tmp_14" fromId="319" toId="109">
</dataflow>
<dataflow id="421" from="_ssdm_op_BitConcatenate.i8.i7.i1" to="x_assign_s" fromId="331" toId="110">
</dataflow>
<dataflow id="422" from="trunc_ln134_3" to="x_assign_s" fromId="108" toId="110">
</dataflow>
<dataflow id="423" from="tmp_14" to="x_assign_s" fromId="109" toId="110">
</dataflow>
<dataflow id="424" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_15" fromId="316" toId="111">
</dataflow>
<dataflow id="425" from="z_3" to="tmp_15" fromId="104" toId="111">
</dataflow>
<dataflow id="426" from="StgValue_319" to="tmp_15" fromId="319" toId="111">
</dataflow>
<dataflow id="427" from="z_3" to="xor_ln132_4" fromId="104" toId="112">
</dataflow>
<dataflow id="428" from="StgValue_322" to="xor_ln132_4" fromId="322" toId="112">
</dataflow>
<dataflow id="429" from="tmp_15" to="select_ln131_4" fromId="111" toId="113">
</dataflow>
<dataflow id="430" from="xor_ln132_4" to="select_ln131_4" fromId="112" toId="113">
</dataflow>
<dataflow id="431" from="z_3" to="select_ln131_4" fromId="104" toId="113">
</dataflow>
<dataflow id="432" from="select_ln131_4" to="trunc_ln134_4" fromId="113" toId="114">
</dataflow>
<dataflow id="433" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_16" fromId="316" toId="115">
</dataflow>
<dataflow id="434" from="select_ln131_4" to="tmp_16" fromId="113" toId="115">
</dataflow>
<dataflow id="435" from="StgValue_319" to="tmp_16" fromId="319" toId="115">
</dataflow>
<dataflow id="436" from="_ssdm_op_BitConcatenate.i8.i7.i1" to="x_assign_1" fromId="331" toId="116">
</dataflow>
<dataflow id="437" from="trunc_ln134_4" to="x_assign_1" fromId="114" toId="116">
</dataflow>
<dataflow id="438" from="tmp_16" to="x_assign_1" fromId="115" toId="116">
</dataflow>
<dataflow id="439" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_17" fromId="316" toId="117">
</dataflow>
<dataflow id="440" from="select_ln131_4" to="tmp_17" fromId="113" toId="117">
</dataflow>
<dataflow id="441" from="StgValue_337" to="tmp_17" fromId="337" toId="117">
</dataflow>
<dataflow id="442" from="x_assign_1" to="xor_ln132_5" fromId="116" toId="118">
</dataflow>
<dataflow id="443" from="StgValue_322" to="xor_ln132_5" fromId="322" toId="118">
</dataflow>
<dataflow id="444" from="tmp_17" to="select_ln131_5" fromId="117" toId="119">
</dataflow>
<dataflow id="445" from="xor_ln132_5" to="select_ln131_5" fromId="118" toId="119">
</dataflow>
<dataflow id="446" from="x_assign_1" to="select_ln131_5" fromId="116" toId="119">
</dataflow>
<dataflow id="447" from="select_ln131_5" to="trunc_ln134_5" fromId="119" toId="120">
</dataflow>
<dataflow id="448" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_18" fromId="316" toId="121">
</dataflow>
<dataflow id="449" from="select_ln131_5" to="tmp_18" fromId="119" toId="121">
</dataflow>
<dataflow id="450" from="StgValue_319" to="tmp_18" fromId="319" toId="121">
</dataflow>
<dataflow id="451" from="_ssdm_op_BitConcatenate.i8.i7.i1" to="x_assign_2" fromId="331" toId="122">
</dataflow>
<dataflow id="452" from="trunc_ln134_5" to="x_assign_2" fromId="120" toId="122">
</dataflow>
<dataflow id="453" from="tmp_18" to="x_assign_2" fromId="121" toId="122">
</dataflow>
<dataflow id="454" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_19" fromId="316" toId="123">
</dataflow>
<dataflow id="455" from="select_ln131_5" to="tmp_19" fromId="119" toId="123">
</dataflow>
<dataflow id="456" from="StgValue_337" to="tmp_19" fromId="337" toId="123">
</dataflow>
<dataflow id="457" from="x_assign_2" to="xor_ln132_6" fromId="122" toId="124">
</dataflow>
<dataflow id="458" from="StgValue_322" to="xor_ln132_6" fromId="322" toId="124">
</dataflow>
<dataflow id="459" from="tmp_19" to="select_ln131_6" fromId="123" toId="125">
</dataflow>
<dataflow id="460" from="xor_ln132_6" to="select_ln131_6" fromId="124" toId="125">
</dataflow>
<dataflow id="461" from="x_assign_2" to="select_ln131_6" fromId="122" toId="125">
</dataflow>
<dataflow id="462" from="select_ln131_6" to="trunc_ln134_6" fromId="125" toId="126">
</dataflow>
<dataflow id="463" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_20" fromId="316" toId="127">
</dataflow>
<dataflow id="464" from="select_ln131_6" to="tmp_20" fromId="125" toId="127">
</dataflow>
<dataflow id="465" from="StgValue_319" to="tmp_20" fromId="319" toId="127">
</dataflow>
<dataflow id="466" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_27" fromId="316" toId="128">
</dataflow>
<dataflow id="467" from="select_ln131_3" to="tmp_27" fromId="107" toId="128">
</dataflow>
<dataflow id="468" from="StgValue_337" to="tmp_27" fromId="337" toId="128">
</dataflow>
<dataflow id="469" from="x_assign_s" to="xor_ln132_10" fromId="110" toId="129">
</dataflow>
<dataflow id="470" from="StgValue_322" to="xor_ln132_10" fromId="322" toId="129">
</dataflow>
<dataflow id="471" from="tmp_27" to="select_ln131_10" fromId="128" toId="130">
</dataflow>
<dataflow id="472" from="xor_ln132_10" to="select_ln131_10" fromId="129" toId="130">
</dataflow>
<dataflow id="473" from="x_assign_s" to="select_ln131_10" fromId="110" toId="130">
</dataflow>
<dataflow id="474" from="select_ln131_10" to="trunc_ln134_10" fromId="130" toId="131">
</dataflow>
<dataflow id="475" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_28" fromId="316" toId="132">
</dataflow>
<dataflow id="476" from="select_ln131_10" to="tmp_28" fromId="130" toId="132">
</dataflow>
<dataflow id="477" from="StgValue_319" to="tmp_28" fromId="319" toId="132">
</dataflow>
<dataflow id="478" from="_ssdm_op_BitConcatenate.i8.i7.i1" to="x_assign_7" fromId="331" toId="133">
</dataflow>
<dataflow id="479" from="trunc_ln134_10" to="x_assign_7" fromId="131" toId="133">
</dataflow>
<dataflow id="480" from="tmp_28" to="x_assign_7" fromId="132" toId="133">
</dataflow>
<dataflow id="481" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_29" fromId="316" toId="134">
</dataflow>
<dataflow id="482" from="select_ln131_10" to="tmp_29" fromId="130" toId="134">
</dataflow>
<dataflow id="483" from="StgValue_337" to="tmp_29" fromId="337" toId="134">
</dataflow>
<dataflow id="484" from="x_assign_7" to="xor_ln132_11" fromId="133" toId="135">
</dataflow>
<dataflow id="485" from="StgValue_322" to="xor_ln132_11" fromId="322" toId="135">
</dataflow>
<dataflow id="486" from="tmp_29" to="select_ln131_11" fromId="134" toId="136">
</dataflow>
<dataflow id="487" from="xor_ln132_11" to="select_ln131_11" fromId="135" toId="136">
</dataflow>
<dataflow id="488" from="x_assign_7" to="select_ln131_11" fromId="133" toId="136">
</dataflow>
<dataflow id="489" from="select_ln131_11" to="trunc_ln134_11" fromId="136" toId="137">
</dataflow>
<dataflow id="490" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_30" fromId="316" toId="138">
</dataflow>
<dataflow id="491" from="select_ln131_11" to="tmp_30" fromId="136" toId="138">
</dataflow>
<dataflow id="492" from="StgValue_319" to="tmp_30" fromId="319" toId="138">
</dataflow>
<dataflow id="493" from="src" to="src_addr_4" fromId="200" toId="139">
</dataflow>
<dataflow id="494" from="StgValue_210" to="src_addr_4" fromId="210" toId="139">
</dataflow>
<dataflow id="496" from="StgValue_495" to="src_addr_4" fromId="495" toId="139">
</dataflow>
<dataflow id="497" from="src_addr_4" to="src_load_4" fromId="139" toId="140">
</dataflow>
<dataflow id="498" from="src" to="src_addr_5" fromId="200" toId="141">
</dataflow>
<dataflow id="499" from="StgValue_210" to="src_addr_5" fromId="210" toId="141">
</dataflow>
<dataflow id="501" from="StgValue_500" to="src_addr_5" fromId="500" toId="141">
</dataflow>
<dataflow id="502" from="src_addr_5" to="src_load_5" fromId="141" toId="142">
</dataflow>
<dataflow id="503" from="_ssdm_op_BitConcatenate.i8.i7.i1" to="or_ln" fromId="331" toId="143">
</dataflow>
<dataflow id="504" from="trunc_ln134_2" to="or_ln" fromId="83" toId="143">
</dataflow>
<dataflow id="505" from="tmp_12" to="or_ln" fromId="84" toId="143">
</dataflow>
<dataflow id="506" from="_ssdm_op_BitConcatenate.i8.i7.i1" to="or_ln134_4" fromId="331" toId="144">
</dataflow>
<dataflow id="507" from="trunc_ln134_6" to="or_ln134_4" fromId="126" toId="144">
</dataflow>
<dataflow id="508" from="tmp_20" to="or_ln134_4" fromId="127" toId="144">
</dataflow>
<dataflow id="509" from="_ssdm_op_BitConcatenate.i8.i7.i1" to="or_ln134_7" fromId="331" toId="145">
</dataflow>
<dataflow id="510" from="trunc_ln134_9" to="or_ln134_7" fromId="100" toId="145">
</dataflow>
<dataflow id="511" from="tmp_26" to="or_ln134_7" fromId="101" toId="145">
</dataflow>
<dataflow id="512" from="_ssdm_op_BitConcatenate.i8.i7.i1" to="or_ln134_9" fromId="331" toId="146">
</dataflow>
<dataflow id="513" from="trunc_ln134_11" to="or_ln134_9" fromId="137" toId="146">
</dataflow>
<dataflow id="514" from="tmp_30" to="or_ln134_9" fromId="138" toId="146">
</dataflow>
<dataflow id="515" from="dst" to="dst_addr_4" fromId="199" toId="147">
</dataflow>
<dataflow id="516" from="StgValue_210" to="dst_addr_4" fromId="210" toId="147">
</dataflow>
<dataflow id="517" from="StgValue_495" to="dst_addr_4" fromId="495" toId="147">
</dataflow>
<dataflow id="518" from="src_addr_4" to="src_load_4" fromId="139" toId="148">
</dataflow>
<dataflow id="519" from="src_load_4" to="xor_ln124_36" fromId="148" toId="149">
</dataflow>
<dataflow id="520" from="x_assign_s" to="xor_ln124_36" fromId="110" toId="149">
</dataflow>
<dataflow id="521" from="xor_ln124_36" to="xor_ln124_37" fromId="149" toId="150">
</dataflow>
<dataflow id="522" from="z" to="xor_ln124_37" fromId="60" toId="150">
</dataflow>
<dataflow id="523" from="x_assign_1" to="xor_ln124_38" fromId="116" toId="151">
</dataflow>
<dataflow id="524" from="or_ln134_4" to="xor_ln124_38" fromId="144" toId="151">
</dataflow>
<dataflow id="525" from="xor_ln124_38" to="xor_ln124_39" fromId="151" toId="152">
</dataflow>
<dataflow id="526" from="or_ln" to="xor_ln124_39" fromId="143" toId="152">
</dataflow>
<dataflow id="527" from="xor_ln124_39" to="xor_ln124_32" fromId="152" toId="153">
</dataflow>
<dataflow id="528" from="xor_ln124_37" to="xor_ln124_32" fromId="150" toId="153">
</dataflow>
<dataflow id="529" from="xor_ln124_32" to="store_ln124" fromId="153" toId="154">
</dataflow>
<dataflow id="530" from="dst_addr_4" to="store_ln124" fromId="147" toId="154">
</dataflow>
<dataflow id="531" from="dst" to="dst_addr_5" fromId="199" toId="155">
</dataflow>
<dataflow id="532" from="StgValue_210" to="dst_addr_5" fromId="210" toId="155">
</dataflow>
<dataflow id="533" from="StgValue_500" to="dst_addr_5" fromId="500" toId="155">
</dataflow>
<dataflow id="534" from="src_addr_5" to="src_load_5" fromId="141" toId="156">
</dataflow>
<dataflow id="535" from="src_load_5" to="xor_ln124_40" fromId="156" toId="157">
</dataflow>
<dataflow id="536" from="or_ln134_7" to="xor_ln124_40" fromId="145" toId="157">
</dataflow>
<dataflow id="537" from="xor_ln124_40" to="xor_ln124_41" fromId="157" toId="158">
</dataflow>
<dataflow id="538" from="z_1" to="xor_ln124_41" fromId="61" toId="158">
</dataflow>
<dataflow id="539" from="x_assign_1" to="xor_ln124_42" fromId="116" toId="159">
</dataflow>
<dataflow id="540" from="or_ln134_9" to="xor_ln124_42" fromId="146" toId="159">
</dataflow>
<dataflow id="541" from="xor_ln124_42" to="xor_ln124_43" fromId="159" toId="160">
</dataflow>
<dataflow id="542" from="x_assign_s" to="xor_ln124_43" fromId="110" toId="160">
</dataflow>
<dataflow id="543" from="xor_ln124_43" to="xor_ln124_33" fromId="160" toId="161">
</dataflow>
<dataflow id="544" from="xor_ln124_41" to="xor_ln124_33" fromId="158" toId="161">
</dataflow>
<dataflow id="545" from="xor_ln124_33" to="store_ln124" fromId="161" toId="162">
</dataflow>
<dataflow id="546" from="dst_addr_5" to="store_ln124" fromId="155" toId="162">
</dataflow>
<dataflow id="547" from="src" to="src_addr_6" fromId="200" toId="163">
</dataflow>
<dataflow id="548" from="StgValue_210" to="src_addr_6" fromId="210" toId="163">
</dataflow>
<dataflow id="550" from="StgValue_549" to="src_addr_6" fromId="549" toId="163">
</dataflow>
<dataflow id="551" from="src_addr_6" to="src_load_6" fromId="163" toId="164">
</dataflow>
<dataflow id="552" from="src" to="src_addr_7" fromId="200" toId="165">
</dataflow>
<dataflow id="553" from="StgValue_210" to="src_addr_7" fromId="210" toId="165">
</dataflow>
<dataflow id="555" from="StgValue_554" to="src_addr_7" fromId="554" toId="165">
</dataflow>
<dataflow id="556" from="src_addr_7" to="src_load_7" fromId="165" toId="166">
</dataflow>
<dataflow id="557" from="dst" to="dst_addr_6" fromId="199" toId="167">
</dataflow>
<dataflow id="558" from="StgValue_210" to="dst_addr_6" fromId="210" toId="167">
</dataflow>
<dataflow id="559" from="StgValue_549" to="dst_addr_6" fromId="549" toId="167">
</dataflow>
<dataflow id="560" from="src_addr_6" to="src_load_6" fromId="163" toId="168">
</dataflow>
<dataflow id="561" from="z_2" to="xor_ln124_44" fromId="103" toId="169">
</dataflow>
<dataflow id="562" from="src_load_6" to="xor_ln124_44" fromId="168" toId="169">
</dataflow>
<dataflow id="563" from="or_ln" to="xor_ln124_45" fromId="143" toId="170">
</dataflow>
<dataflow id="564" from="or_ln134_4" to="xor_ln124_45" fromId="144" toId="170">
</dataflow>
<dataflow id="565" from="xor_ln124_45" to="xor_ln124_46" fromId="170" toId="171">
</dataflow>
<dataflow id="566" from="xor_ln180" to="xor_ln124_46" fromId="102" toId="171">
</dataflow>
<dataflow id="567" from="xor_ln124_46" to="xor_ln124_34" fromId="171" toId="172">
</dataflow>
<dataflow id="568" from="xor_ln124_44" to="xor_ln124_34" fromId="169" toId="172">
</dataflow>
<dataflow id="569" from="xor_ln124_34" to="store_ln124" fromId="172" toId="173">
</dataflow>
<dataflow id="570" from="dst_addr_6" to="store_ln124" fromId="167" toId="173">
</dataflow>
<dataflow id="571" from="dst" to="dst_addr_7" fromId="199" toId="174">
</dataflow>
<dataflow id="572" from="StgValue_210" to="dst_addr_7" fromId="210" toId="174">
</dataflow>
<dataflow id="573" from="StgValue_554" to="dst_addr_7" fromId="554" toId="174">
</dataflow>
<dataflow id="574" from="src_addr_7" to="src_load_7" fromId="165" toId="175">
</dataflow>
<dataflow id="575" from="z_3" to="xor_ln124_47" fromId="104" toId="176">
</dataflow>
<dataflow id="576" from="src_load_7" to="xor_ln124_47" fromId="175" toId="176">
</dataflow>
<dataflow id="577" from="or_ln134_7" to="xor_ln124_48" fromId="145" toId="177">
</dataflow>
<dataflow id="578" from="or_ln134_9" to="xor_ln124_48" fromId="146" toId="177">
</dataflow>
<dataflow id="579" from="xor_ln124_48" to="xor_ln124_49" fromId="177" toId="178">
</dataflow>
<dataflow id="580" from="xor_ln180" to="xor_ln124_49" fromId="102" toId="178">
</dataflow>
<dataflow id="581" from="xor_ln124_49" to="xor_ln124_35" fromId="178" toId="179">
</dataflow>
<dataflow id="582" from="xor_ln124_47" to="xor_ln124_35" fromId="176" toId="179">
</dataflow>
<dataflow id="583" from="xor_ln124_35" to="store_ln124" fromId="179" toId="180">
</dataflow>
<dataflow id="584" from="dst_addr_7" to="store_ln124" fromId="174" toId="180">
</dataflow>
</dataflows>


</stg>
