//! AxVM x86_64 adapter.
//!
//! This module owns the AxVM/ArceOS glue for the OS-neutral `x86_vcpu` and
//! `x86_vlapic` cores.

use std::{
    arch::asm,
    boxed::Box,
    collections::BTreeMap,
    sync::{
        Arc,
        atomic::{AtomicUsize, Ordering},
    },
    time::Duration,
};

use ax_std::os::arceos::sync::{RawSpinLock, RawSpinLockGuard};
use axdevice::*;
use axdevice_base::*;
use axvm_types::{VmBackendError as BackendError, VmBackendResult as BackendResult, *};
use x86_vcpu::{
    X86AccessWidth, X86GuestPhysAddr, X86HostPhysAddr, X86HostVirtAddr, X86MsrAddr, X86Port, *,
};
use x86_vlapic::*;

use super::*;
use crate::{host::*, irq::deferred::*, vcpu::*};

mod acpi_pm_timer;
pub(crate) mod boot;
mod capabilities;
mod cmos;
mod exit;
pub(crate) mod fdt;
mod host_irq;
pub(crate) mod irq;
mod nested_paging;
mod pci_config;
mod pic;
pub(crate) mod port;
mod resource_pools;
#[path = "../../architecture/sysreg.rs"]
mod sysreg;
mod vm;
use exit::*;
use sysreg::{SysRegReadExit, SysRegWriteExit};
pub(crate) use vm::X86VmPlan;

const RFLAGS_INTERRUPT_FLAG: u64 = 1 << 9;

pub(crate) struct X86_64Arch;

impl ArchOps for X86_64Arch {
    type VCpu = AxvmX86Vcpu;
    type PerCpu = AxvmX86PerCpu;
    type DeferredRunWork = DeferredRunWork;
    type NestedPageTable = nested_paging::NestedPageTable<crate::HostPagingHandler>;

    fn has_hardware_support() -> bool {
        x86_vcpu::initialize_hardware_support().is_ok()
    }

    fn before_first_run(vm: &crate::AxVMRef, vcpu: &crate::vm::AxVCpuRef<Self::VCpu>) {
        irq::start_deferred_irq_delivery(vm);
        irq::enable_ioapic_irq_forwarding(vm, vcpu);
    }

    fn before_vcpu_run(vm: &crate::AxVMRef, vcpu: &crate::vm::AxVCpuRef<Self::VCpu>) -> AxVmResult {
        irq::drain_pending_wired_irqs(vm, vcpu);
        irq::drain_pending_ioapic_irqs(vm, vcpu);
        irq::activate_ready_ioapic_forwarding_routes(vm);
        Ok(())
    }

    fn after_external_interrupt(
        _vm: &crate::AxVMRef,
        _vcpu: &crate::vm::AxVCpuRef<Self::VCpu>,
        vector: usize,
    ) {
        crate::host::arceos::dispatch_host_irq(vector);
        crate::check_timer_events();
    }

    fn on_last_vcpu_exit(vm: &crate::AxVMRef) -> AxVmResult {
        irq::disable_ioapic_irq_forwarding_for_vm(vm);
        irq::stop_deferred_irq_delivery(vm);
        Ok(())
    }

    fn handle_vcpu_exit_bound(
        vm: &crate::AxVMRef,
        vcpu: &crate::vm::AxVCpuRef<Self::VCpu>,
        exit: <Self::VCpu as VmArchVcpuOps>::Exit,
    ) -> AxVmResult<BoundVcpuExit<Self::DeferredRunWork>> {
        match exit {
            X86VmExit::Hypercall { nr, args } => super::handle_hypercall(
                vm,
                vcpu,
                HypercallExit { nr, args },
                crate::runtime::hvc::HyperCallAbi::Generic,
            ),
            X86VmExit::PortIoRead { port, width } => exit::handle_io_read(
                vm,
                vcpu,
                IoReadExit {
                    port: x86_port_to_ax(port),
                    width: x86_access_width_to_ax(width),
                },
            ),
            X86VmExit::PortIoWrite { port, width, data } => exit::handle_io_write(
                vm,
                IoWriteExit {
                    port: x86_port_to_ax(port),
                    width: x86_access_width_to_ax(width),
                    data,
                },
            ),
            X86VmExit::PortIoString(exit) => exit::handle_io_string(vm, vcpu, exit),
            X86VmExit::MmioRead {
                addr,
                width,
                reg,
                reg_width,
                signed_ext,
            } => super::handle_mmio_read(
                vm,
                vcpu,
                MmioReadExit {
                    addr: x86_guest_phys_addr_to_ax(addr),
                    width: x86_access_width_to_ax(width),
                    reg,
                    reg_width: x86_access_width_to_ax(reg_width),
                    signed_ext,
                },
            ),
            X86VmExit::MmioWrite { addr, width, data } => super::handle_mmio_write::<Self>(
                vm,
                MmioWriteExit {
                    addr: x86_guest_phys_addr_to_ax(addr),
                    width: x86_access_width_to_ax(width),
                    data,
                },
            ),
            X86VmExit::MsrRead { addr } => sysreg::handle_read(
                vm,
                vcpu,
                SysRegReadExit {
                    addr: x86_msr_addr_to_ax(addr),
                    reg: 0,
                },
            ),
            X86VmExit::MsrWrite { addr, value } => sysreg::handle_write(
                vm,
                SysRegWriteExit {
                    addr: x86_msr_addr_to_ax(addr),
                    value,
                },
            ),
            X86VmExit::NestedPageFault { addr, access_flags } => handle_x86_nested_page_fault(
                vm,
                NestedPageFaultExit {
                    addr: x86_guest_phys_addr_to_ax(addr),
                    access_flags: x86_access_flags_to_ax(access_flags),
                },
            ),
            X86VmExit::ExternalInterrupt { vector } => {
                debug!("VM[{}] run VCpu[{}] get irq {vector}", vm.id(), vcpu.id());
                Ok(BoundVcpuExit::Defer(DeferredRunWork::ExternalInterrupt {
                    vector: vector as usize,
                }))
            }
            X86VmExit::PreemptionTimer => {
                Ok(BoundVcpuExit::Defer(DeferredRunWork::PreemptionTimer))
            }
            X86VmExit::InterruptEnd { vector } => {
                Ok(BoundVcpuExit::Defer(DeferredRunWork::InterruptEnd {
                    vector,
                }))
            }
            X86VmExit::Halt => {
                debug!("VM[{}] run VCpu[{}] Halt", vm.id(), vcpu.id());
                Ok(BoundVcpuExit::Complete(x86_halt_action()))
            }
            X86VmExit::SystemDown => {
                warn!("VM[{}] run VCpu[{}] SystemDown", vm.id(), vcpu.id());
                Ok(BoundVcpuExit::Complete(VcpuRunAction {
                    waits_for_event: false,
                    stop_reason: Some(StopReason::SystemDown),
                    resets_vm: false,
                    exits_vcpu: false,
                }))
            }
            X86VmExit::FailEntry {
                hardware_entry_failure_reason,
            } => {
                warn!(
                    "VM[{}] VCpu[{}] run failed with exit code {hardware_entry_failure_reason}",
                    vm.id(),
                    vcpu.id()
                );
                Ok(BoundVcpuExit::Complete(VcpuRunAction {
                    waits_for_event: false,
                    stop_reason: None,
                    resets_vm: false,
                    exits_vcpu: false,
                }))
            }
            X86VmExit::Nothing => Ok(BoundVcpuExit::Continue),
            _ => Err(AxVmError::unsupported(
                "handle x86 VM exit",
                "unsupported VM exit reason",
            )),
        }
    }

    fn finish_deferred_run_work(
        vm: &crate::AxVMRef,
        vcpu: &crate::vm::AxVCpuRef<Self::VCpu>,
        work: Self::DeferredRunWork,
    ) -> AxVmResult<VcpuRunAction> {
        exit::finish(vm, vcpu, work)
    }
}

fn x86_halt_action() -> VcpuRunAction {
    VcpuRunAction {
        waits_for_event: true,
        stop_reason: None,
        resets_vm: false,
        exits_vcpu: false,
    }
}

pub(crate) struct AxvmX86HostOps;

impl X86VlapicHostOps for AxvmX86HostOps {
    fn alloc_frame() -> Option<x86_vlapic::X86HostPhysAddr> {
        default_host()
            .alloc_frame()
            .map(|addr| x86_vlapic::X86HostPhysAddr::from_usize(addr.as_usize()))
    }

    fn dealloc_frame(paddr: x86_vlapic::X86HostPhysAddr) {
        default_host().dealloc_frame(axvm_types::HostPhysAddr::from(paddr.as_usize()));
    }

    fn phys_to_virt(paddr: x86_vlapic::X86HostPhysAddr) -> x86_vlapic::X86HostVirtAddr {
        let vaddr = default_host().phys_to_virt(axvm_types::HostPhysAddr::from(paddr.as_usize()));
        x86_vlapic::X86HostVirtAddr::from_usize(vaddr.as_usize())
    }

    fn virt_to_phys(vaddr: x86_vlapic::X86HostVirtAddr) -> x86_vlapic::X86HostPhysAddr {
        let paddr = default_host().virt_to_phys(axvm_types::HostVirtAddr::from(vaddr.as_usize()));
        x86_vlapic::X86HostPhysAddr::from_usize(paddr.as_usize())
    }

    fn current_time_nanos() -> u64 {
        ax_std::os::arceos::modules::ax_hal::time::monotonic_time_nanos()
    }

    fn register_timer(deadline_nanos: u64, callback: X86TimerCallback) -> Option<usize> {
        Some(crate::timer::register_timer(
            deadline_nanos,
            Box::new(move |deadline: Duration| callback(deadline.as_nanos() as u64)),
        ))
    }

    fn cancel_timer(token: usize) {
        crate::timer::cancel_timer(token);
    }

    fn current_vm_id() -> X86VmId {
        with_current_vcpu::<AxvmX86Vcpu, _>(|vcpu| {
            vcpu.expect("current x86 vCPU is not set").vm_id()
        })
    }

    fn current_vm_vcpu_num() -> usize {
        let vm_id = Self::current_vm_id();
        manager::with_vm(vm_id, |vm| vm.vcpu_num()).unwrap_or(0)
    }

    fn current_vm_active_vcpus() -> usize {
        manager::active_vcpu_mask(Self::current_vm_id()).unwrap_or(0)
    }

    fn active_vcpus(vm_id: X86VmId) -> Option<usize> {
        manager::active_vcpu_mask(vm_id)
    }

    fn inject_interrupt(
        vm_id: X86VmId,
        vcpu_id: X86VcpuId,
        vector: X86InterruptVector,
    ) -> X86VlapicResult {
        manager::inject_interrupt(vm_id, vcpu_id, vector as usize).map_err(ax_error_to_vlapic)
    }

    fn inject_pit_irq(vm_id: X86VmId, vcpu_id: X86VcpuId) -> X86VlapicResult {
        manager::with_vm(vm_id, |vm| {
            let devices = vm.get_devices().map_err(ax_error_to_vlapic)?;
            if let Some(vector) = devices
                .services()
                .require::<X86PicServiceKey>()
                .ok()
                .and_then(|pic| pic.pulse_irq(0))
            {
                return manager::inject_interrupt(vm_id, vcpu_id, vector as usize)
                    .map_err(ax_error_to_vlapic);
            }

            if let Some(interrupt) = devices
                .services()
                .require::<X86InterruptDomainKey>()
                .ok()
                .and_then(|ioapic| ioapic.assert_gsi(0))
            {
                return manager::inject_interrupt(vm_id, vcpu_id, interrupt.vector as usize)
                    .map_err(ax_error_to_vlapic);
            }
            Ok(())
        })
        .unwrap_or(Err(X86VlapicError::BadState))
    }
}

impl X86HostOps for AxvmX86HostOps {
    fn alloc_frame() -> Option<X86HostPhysAddr> {
        default_host()
            .alloc_frame()
            .map(|addr| X86HostPhysAddr::from_usize(addr.as_usize()))
    }

    fn dealloc_frame(paddr: X86HostPhysAddr) {
        default_host().dealloc_frame(axvm_types::HostPhysAddr::from(paddr.as_usize()));
    }

    fn alloc_contiguous_frames(frame_count: usize, frame_align: usize) -> Option<X86HostPhysAddr> {
        default_host()
            .alloc_contiguous_frames(frame_count, frame_align)
            .map(|addr| X86HostPhysAddr::from_usize(addr.as_usize()))
    }

    fn dealloc_contiguous_frames(start_paddr: X86HostPhysAddr, frame_count: usize) {
        default_host().dealloc_contiguous_frames(
            axvm_types::HostPhysAddr::from(start_paddr.as_usize()),
            frame_count,
        );
    }

    fn phys_to_virt(paddr: X86HostPhysAddr) -> X86HostVirtAddr {
        let vaddr = default_host().phys_to_virt(axvm_types::HostPhysAddr::from(paddr.as_usize()));
        X86HostVirtAddr::from_usize(vaddr.as_usize())
    }

    fn read_guest_u8(paddr: X86GuestPhysAddr) -> X86VcpuResult<u8> {
        let vm_id = with_current_vcpu::<AxvmX86Vcpu, _>(|vcpu| vcpu.map(|vcpu| vcpu.vm_id()))
            .ok_or(X86VcpuError::BadState)?;
        let mut byte = [0u8; 1];
        let result = manager::with_vm(vm_id, |vm| {
            vm.read_from_guest(GuestPhysAddr::from(paddr.as_usize()), &mut byte)
        })
        .ok_or(X86VcpuError::BadState)?;
        result.map_err(|_| X86VcpuError::BadState)?;
        Ok(byte[0])
    }

    fn nanos_to_ticks(nanos: u64) -> u64 {
        ax_std::os::arceos::modules::ax_hal::time::nanos_to_ticks(nanos)
    }

    fn poll_host_interrupt() -> Option<u8> {
        let host_rflags = current_rflags();
        unsafe {
            asm!("sti", "nop", options(nomem, nostack));
        }
        restore_host_interrupt_flag(host_rflags);
        None
    }
}

pub(crate) struct AxvmX86Vcpu(X86Vcpu<AxvmX86HostOps>);

impl AxvmX86Vcpu {
    fn complete_port_io_string(&mut self, exit: X86PortIoStringExit) -> AxVmResult {
        x86_result(self.0.complete_port_io_string(exit))
            .map_err(|error| crate::vcpu::map_vcpu_backend_error("complete x86 string I/O", error))
    }
}

impl VmArchVcpuOps for AxvmX86Vcpu {
    type CreateConfig = X86VcpuCreateConfig;
    type SetupConfig = X86VcpuSetupConfig;
    type Exit = X86VmExit;

    fn new(vm_id: VMId, vcpu_id: VCpuId, config: Self::CreateConfig) -> BackendResult<Self> {
        x86_result(X86Vcpu::new_with_config(vm_id, vcpu_id, config)).map(Self)
    }

    fn set_entry(&mut self, entry: GuestPhysAddr) -> BackendResult {
        x86_result(self.0.set_entry(ax_guest_phys_addr_to_x86(entry)))
    }

    fn set_nested_page_table(&mut self, config: NestedPagingConfig) -> BackendResult {
        x86_result(
            self.0
                .set_nested_page_table(ax_nested_paging_to_x86(config)),
        )
    }

    fn setup(&mut self, config: Self::SetupConfig) -> BackendResult {
        x86_result(self.0.setup(config))
    }

    fn run(&mut self) -> BackendResult<Self::Exit> {
        x86_result(self.0.run())
    }

    fn bind(&mut self) -> BackendResult {
        x86_result(self.0.bind())
    }

    fn unbind(&mut self) -> BackendResult {
        x86_result(self.0.unbind())
    }

    fn set_gpr(&mut self, reg: usize, val: usize) {
        self.0.set_gpr(reg, val);
    }

    fn inject_interrupt(&mut self, vector: usize) -> BackendResult {
        x86_result(self.0.inject_interrupt(vector))
    }

    fn inject_interrupt_with_trigger(
        &mut self,
        vector: usize,
        trigger: InterruptTriggerMode,
    ) -> BackendResult {
        x86_result(
            self.0
                .inject_interrupt_with_trigger(vector, x86_interrupt_is_level_triggered(trigger)),
        )
    }

    fn handle_eoi(&mut self) -> Option<u8> {
        self.0.handle_eoi()
    }

    fn set_return_value(&mut self, val: usize) {
        self.0.set_return_value(val);
    }
}

const fn x86_interrupt_is_level_triggered(trigger: InterruptTriggerMode) -> bool {
    match trigger {
        InterruptTriggerMode::EdgeTriggered => false,
        InterruptTriggerMode::LevelTriggered => true,
    }
}

pub(crate) struct AxvmX86PerCpu(X86PerCpuState<AxvmX86HostOps>);

impl VmArchPerCpuOps for AxvmX86PerCpu {
    fn new(cpu_id: usize) -> BackendResult<Self> {
        x86_result(X86PerCpuState::new(cpu_id)).map(Self)
    }

    fn is_enabled(&self) -> bool {
        self.0.is_enabled()
    }

    fn hardware_enable(&mut self) -> BackendResult {
        x86_result(self.0.hardware_enable())
    }

    fn hardware_disable(&mut self) -> BackendResult {
        x86_result(self.0.hardware_disable())
    }
}

/// Provides the canonical x86 interrupt-controller device model.
pub(crate) fn ioapic_model(vm_id: usize, base: usize, length: usize) -> Arc<dyn DeviceModel> {
    Arc::new(X86IoApicModel {
        vm_id,
        base,
        length,
    })
}

pub(crate) fn pit_model(vm_id: usize) -> Arc<dyn DeviceModel> {
    Arc::new(X86PitModel { vm_id })
}

struct X86IoApicModel {
    vm_id: usize,
    base: usize,
    length: usize,
}

/// Adapts the IOAPIC device capability to the x86 interrupt-runtime boundary.
///
/// Guest-visible IOAPIC operations are exposed through the public interrupt
/// domain service, while host IRQ forwarding state stays in this concrete
/// VM-owned domain.
pub(super) struct X86InterruptDomain {
    wired: Arc<X86WiredState>,
    inputs: RawSpinLock<BTreeMap<usize, (InterruptTriggerMode, WiredIrqInput)>>,
    forwarding: RawSpinLock<irq::X86IoApicForwardingState>,
    forwarding_hooks: RawSpinLock<std::vec::Vec<host_irq::IrqHandle>>,
}

struct X86WiredState {
    ioapic: Arc<dyn X86IoApicDeviceOps>,
    pending: AtomicUsize,
    pending_level: AtomicUsize,
    kick: Arc<DeferredVcpuKick>,
}

/// Private key for the concrete VM-owned x86 forwarding domain.
///
/// The public `X86InterruptDomainKey` exposes only injection operations. This
/// key is intentionally architecture-private because hook ownership and
/// teardown are runtime implementation details.
pub(super) struct X86InterruptDomainRuntimeKey;

impl ServiceKey for X86InterruptDomainRuntimeKey {
    type Service = X86InterruptDomain;

    const NAME: &'static str = "x86-interrupt-domain-runtime";
    const CARDINALITY: ServiceCardinality = ServiceCardinality::Single;
}

impl X86InterruptDomain {
    fn inputs(
        &self,
    ) -> RawSpinLockGuard<'_, BTreeMap<usize, (InterruptTriggerMode, WiredIrqInput)>> {
        // SAFETY: x86 interrupt-domain callers already run with local
        // preemption/IRQ re-entry excluded by the guest-entry or IRQ path.
        unsafe { self.inputs.lock_raw() }
    }

    fn forwarding(&self) -> RawSpinLockGuard<'_, irq::X86IoApicForwardingState> {
        // SAFETY: forwarding state is accessed only from guest-entry and host
        // IRQ paths that exclude same-CPU re-entry.
        unsafe { self.forwarding.lock_raw() }
    }

    fn forwarding_hooks(&self) -> RawSpinLockGuard<'_, std::vec::Vec<host_irq::IrqHandle>> {
        // SAFETY: hook publication and teardown are serialized by the VM
        // lifecycle before the raw lock is acquired.
        unsafe { self.forwarding_hooks.lock_raw() }
    }

    fn new(vm_id: usize, ioapic: Arc<dyn X86IoApicDeviceOps>) -> Self {
        Self {
            wired: Arc::new(X86WiredState {
                ioapic,
                pending: AtomicUsize::new(0),
                pending_level: AtomicUsize::new(0),
                kick: DeferredVcpuKick::new(vm_id),
            }),
            inputs: RawSpinLock::new(BTreeMap::new()),
            forwarding: RawSpinLock::new(irq::X86IoApicForwardingState::new()),
            forwarding_hooks: RawSpinLock::new(std::vec::Vec::new()),
        }
    }

    fn start_kick_worker(&self) {
        self.wired.kick.start();
    }

    fn stop_kick_worker(&self) {
        self.wired.kick.stop();
    }

    fn take_pending_wired_gsis(&self) -> (usize, usize) {
        let pending = self.wired.pending.swap(0, Ordering::AcqRel);
        let pending_level = self
            .wired
            .pending_level
            .fetch_and(!pending, Ordering::AcqRel);
        (pending, pending_level & pending)
    }

    pub(super) fn add_forwarding_hook(&self, hook: host_irq::IrqHandle) {
        self.forwarding_hooks().push(hook);
    }

    pub(super) fn take_forwarding_hooks(&self) -> std::vec::Vec<host_irq::IrqHandle> {
        std::mem::take(&mut *self.forwarding_hooks())
    }
}

impl X86InterruptDomainOps for X86InterruptDomain {
    fn vector_for_gsi(&self, gsi: usize) -> Option<u8> {
        self.wired.ioapic.vector_for_gsi(gsi)
    }

    fn assert_gsi(&self, gsi: usize) -> Option<x86_vlapic::IoApicInterrupt> {
        self.wired.ioapic.assert_gsi(gsi)
    }

    fn end_of_interrupt(&self, vector: u8) -> Option<x86_vlapic::IoApicEoi> {
        self.wired.ioapic.end_of_interrupt(vector)
    }
}

impl VirtualInterruptController for X86InterruptDomain {
    fn id(&self) -> InterruptControllerId {
        InterruptControllerId::new(0)
    }

    fn wired_input(
        &self,
        input: ControllerInputId,
        trigger: InterruptTriggerMode,
    ) -> IrqResult<WiredIrqInput> {
        let gsi = input.value();
        if gsi >= irq::IOAPIC_GSI_COUNT {
            return Err(IrqError::InvalidInput {
                endpoint: InterruptEndpoint::Wired {
                    controller: self.id(),
                    input,
                },
                operation: "open x86 IOAPIC input",
                detail: std::format!("GSI {gsi} is outside 0..{}", irq::IOAPIC_GSI_COUNT),
            });
        }
        let mut inputs = self.inputs();
        if let Some((registered_trigger, registered)) = inputs.get(&gsi) {
            if *registered_trigger != trigger {
                return Err(IrqError::InvalidInput {
                    endpoint: InterruptEndpoint::Wired {
                        controller: self.id(),
                        input,
                    },
                    operation: "open x86 IOAPIC input",
                    detail: std::format!(
                        "GSI {gsi} is already registered as {registered_trigger:?}"
                    ),
                });
            }
            return Ok(registered.clone());
        }
        let sink: Arc<dyn WiredIrqSink> = self.wired.clone();
        let registered = WiredIrqInput::new(self.id(), input, trigger, sink);
        inputs.insert(gsi, (trigger, registered.clone()));
        Ok(registered)
    }
}

impl X86WiredState {
    fn publish(
        &self,
        input: ControllerInputId,
        interrupt: x86_vlapic::IoApicInterrupt,
    ) -> IrqResult {
        let bit = 1usize << input.value();
        if interrupt.level_triggered {
            self.pending_level.fetch_or(bit, Ordering::Release);
        }
        self.pending.fetch_or(bit, Ordering::Release);
        self.kick
            .publish_from_irq(0)
            .map_err(|error| IrqError::Backend {
                endpoint: InterruptEndpoint::Wired {
                    controller: InterruptControllerId::new(0),
                    input,
                },
                operation: "publish x86 IOAPIC vCPU kick",
                detail: std::format!("{error}"),
            })
    }
}

impl WiredIrqSink for X86WiredState {
    fn set_level(&self, input: ControllerInputId, asserted: bool) -> IrqResult {
        if let Some(interrupt) = self.ioapic.set_gsi_level(input.value(), asserted) {
            self.publish(input, interrupt)?;
        }
        Ok(())
    }

    fn pulse(&self, input: ControllerInputId) -> IrqResult {
        if let Some(interrupt) = self.ioapic.assert_gsi(input.value()) {
            self.publish(input, interrupt)?;
        }
        Ok(())
    }
}

impl DeviceModel for X86IoApicModel {
    fn requirements(&self) -> DeviceManagerResult<DeviceRequirements> {
        fixed_mmio_declaration(self.base, self.length, "declare x86 virtual IOAPIC")
    }

    fn build(&self, context: &mut DeviceBuildContext<'_>) -> DeviceManagerResult<DeviceBundle> {
        let (base, length) =
            consume_mmio_config(context, self.base, self.length, "build x86 virtual IOAPIC")?;
        let ioapic = Arc::new(axdevice::X86IoApicDevice::new(
            x86_vlapic::X86GuestPhysAddr::from_usize(base),
            Some(length),
        ));
        let service: Arc<dyn X86IoApicDeviceOps> = ioapic.clone();
        let runtime = Arc::new(X86InterruptDomain::new(self.vm_id, service.clone()));
        let domain: Arc<dyn X86InterruptDomainOps> = runtime.clone();
        let controller: Arc<dyn VirtualInterruptController> = runtime.clone();
        let mut bundle = DeviceBundle::from_registration(DeviceRegistration::Device(ioapic))
            .with_service::<X86IoApicServiceKey>(service)?;
        bundle.push(DeviceRegistration::InterruptController(
            ControllerRegistration::new(runtime.id(), controller),
        ));
        bundle
            .with_service::<X86InterruptDomainKey>(domain)?
            .with_service::<X86InterruptDomainRuntimeKey>(runtime)
    }
}

struct X86PitModel {
    vm_id: usize,
}

impl DeviceModel for X86PitModel {
    fn requirements(&self) -> DeviceManagerResult<DeviceRequirements> {
        let [timer, speaker] = x86_vlapic::EmulatedPit::<AxvmX86HostOps>::port_ranges();
        let timer_size = timer.end.number() - timer.start.number() + 1;
        let speaker_size = speaker.end.number() - speaker.start.number() + 1;
        DeviceRequirements::new()
            .with_pio(
                ResourceSlot::new("timer-registers")?,
                timer_size,
                1,
                ResourceRequest::Fixed(timer.start.number()),
            )?
            .with_pio(
                ResourceSlot::new("speaker-control")?,
                speaker_size,
                1,
                ResourceRequest::Fixed(speaker.start.number()),
            )
    }

    fn build(&self, context: &mut DeviceBuildContext<'_>) -> DeviceManagerResult<DeviceBundle> {
        let timer = context.pio(&ResourceSlot::new("timer-registers")?)?;
        let speaker = context.pio(&ResourceSlot::new("speaker-control")?)?;
        let [expected_timer, expected_speaker] =
            x86_vlapic::EmulatedPit::<AxvmX86HostOps>::port_ranges();
        if timer != pio_range_parts(expected_timer) || speaker != pio_range_parts(expected_speaker)
        {
            return Err(DeviceManagerError::InvalidConfig {
                operation: "build x86 virtual PIT",
                detail: "planned port ranges differ from the PIT hardware model".into(),
            });
        }
        let pit = Arc::new(axdevice::X86PitDevice::<AxvmX86HostOps>::new_for_vcpu(
            self.vm_id, 0,
        ));
        let service: Arc<dyn X86PitDeviceOps> = pit.clone();
        DeviceBundle::from_registration(DeviceRegistration::Device(pit))
            .with_service::<X86PitServiceKey>(service)
    }
}

fn pio_range_parts(range: x86_vlapic::X86PortRange) -> (u16, u16) {
    (
        range.start.number(),
        range.end.number() - range.start.number() + 1,
    )
}

fn consume_mmio_config(
    context: &mut DeviceBuildContext<'_>,
    expected_base: usize,
    expected_length: usize,
    operation: &'static str,
) -> DeviceManagerResult<(usize, usize)> {
    let (base, length) = context.mmio(&ResourceSlot::new("registers")?)?;
    if base != expected_base as u64 || length != expected_length as u64 {
        return Err(DeviceManagerError::InvalidConfig {
            operation,
            detail: "planned MMIO range differs from the machine descriptor".into(),
        });
    }
    Ok((
        usize::try_from(base).map_err(|_| declaration_range_error(operation))?,
        usize::try_from(length).map_err(|_| declaration_range_error(operation))?,
    ))
}

fn fixed_mmio_declaration(
    base: usize,
    length: usize,
    operation: &'static str,
) -> DeviceManagerResult<DeviceRequirements> {
    let size = u64::try_from(length).map_err(|_| declaration_range_error(operation))?;
    let base = u64::try_from(base).map_err(|_| declaration_range_error(operation))?;
    DeviceRequirements::new().with_mmio(
        ResourceSlot::new("registers")?,
        size,
        1,
        ResourceRequest::Fixed(base),
    )
}

fn declaration_range_error(operation: &'static str) -> DeviceManagerError {
    DeviceManagerError::InvalidConfig {
        operation,
        detail: "configured address or length exceeds the selected bus width".into(),
    }
}

pub(crate) fn x86_apic_access_page_addr() -> AxVmResult<axvm_types::HostPhysAddr> {
    x86_result(x86_vcpu::apic_access_page_addr::<AxvmX86HostOps>())
        .map(|addr| axvm_types::HostPhysAddr::from(addr.as_usize()))
        .map_err(|error| AxVmError::vcpu("get x86 APIC access page", error))
}

pub(crate) fn x86_apic_access_page_gpa() -> AxVmResult<axvm_types::GuestPhysAddr> {
    x86_result(x86_vcpu::apic_access_page_gpa())
        .map(|addr| axvm_types::GuestPhysAddr::from(addr.as_usize()))
        .map_err(|error| AxVmError::vcpu("get x86 APIC access page", error))
}

pub(crate) fn x86_requires_apic_access_page() -> AxVmResult<bool> {
    x86_result(x86_vcpu::requires_apic_access_page())
        .map_err(|error| AxVmError::vcpu("check x86 APIC access page", error))
}

fn handle_x86_nested_page_fault(
    vm: &crate::AxVMRef,
    exit: NestedPageFaultExit,
) -> AxVmResult<BoundVcpuExit<DeferredRunWork>> {
    if vm.handle_nested_page_fault(exit.addr, exit.access_flags) {
        Ok(BoundVcpuExit::Continue)
    } else {
        warn!(
            "VM[{}] unhandled x86 nested page fault at {:#x}, access={:?}",
            vm.id(),
            exit.addr.as_usize(),
            exit.access_flags
        );
        Ok(BoundVcpuExit::Complete(VcpuRunAction {
            waits_for_event: false,
            stop_reason: None,
            resets_vm: false,
            exits_vcpu: false,
        }))
    }
}

fn x86_result<T>(result: X86VcpuResult<T>) -> BackendResult<T> {
    result.map_err(x86_error_to_backend)
}

fn x86_error_to_backend(err: X86VcpuError) -> BackendError {
    match err {
        X86VcpuError::InvalidInput => BackendError::InvalidInput,
        X86VcpuError::InvalidData => BackendError::InvalidData,
        X86VcpuError::Unsupported => BackendError::Unsupported,
        X86VcpuError::BadState => BackendError::InvalidState,
        X86VcpuError::NoMemory => BackendError::OutOfMemory,
        X86VcpuError::ResourceBusy => BackendError::ResourceBusy,
    }
}

fn ax_error_to_vlapic(_err: crate::AxVmError) -> X86VlapicError {
    X86VlapicError::BadState
}

fn ax_guest_phys_addr_to_x86(addr: GuestPhysAddr) -> X86GuestPhysAddr {
    X86GuestPhysAddr::from_usize(addr.as_usize())
}

fn x86_guest_phys_addr_to_ax(addr: X86GuestPhysAddr) -> GuestPhysAddr {
    GuestPhysAddr::from(addr.as_usize())
}

fn ax_nested_paging_to_x86(config: NestedPagingConfig) -> X86NestedPagingConfig {
    X86NestedPagingConfig::new(
        X86HostPhysAddr::from_usize(config.root_paddr.as_usize()),
        config.levels,
        config.gpa_bits,
        config.mode,
    )
}

fn x86_access_width_to_ax(width: X86AccessWidth) -> AccessWidth {
    match width {
        X86AccessWidth::Byte => AccessWidth::Byte,
        X86AccessWidth::Word => AccessWidth::Word,
        X86AccessWidth::Dword => AccessWidth::Dword,
        X86AccessWidth::Qword => AccessWidth::Qword,
    }
}

fn x86_access_flags_to_ax(flags: X86AccessFlags) -> MappingFlags {
    let mut out = MappingFlags::empty();
    if flags.contains(X86AccessFlags::READ) {
        out |= MappingFlags::READ;
    }
    if flags.contains(X86AccessFlags::WRITE) {
        out |= MappingFlags::WRITE;
    }
    if flags.contains(X86AccessFlags::EXECUTE) {
        out |= MappingFlags::EXECUTE;
    }
    out
}

fn x86_port_to_ax(port: X86Port) -> Port {
    Port::new(port.number())
}

fn x86_msr_addr_to_ax(addr: X86MsrAddr) -> SysRegAddr {
    SysRegAddr::new(addr.addr())
}

fn current_rflags() -> u64 {
    let flags: u64;
    unsafe {
        asm!(
            "pushfq",
            "pop {flags}",
            flags = lateout(reg) flags,
            options(nomem, preserves_flags),
        );
    }
    flags
}

fn restore_host_interrupt_flag(host_rflags: u64) {
    if host_rflags & RFLAGS_INTERRUPT_FLAG != 0 {
        unsafe {
            asm!("sti", options(nomem, nostack));
        }
    } else {
        unsafe {
            asm!("cli", options(nomem, nostack));
        }
    }
}

#[cfg(test)]
mod tests {
    use super::*;
    fn assert_x86_exit_type<T: VmArchVcpuOps<Exit = X86VmExit>>() {}

    #[test]
    fn axvm_x86_vcpu_uses_x86_exit_type() {
        assert_x86_exit_type::<AxvmX86Vcpu>();
    }

    #[test]
    fn x86_halt_waits_until_an_interrupt_or_lifecycle_event() {
        assert!(x86_halt_action().waits_for_event);
    }

    #[test]
    fn converts_x86_vcpu_errors_to_backend_errors() {
        assert_eq!(
            x86_error_to_backend(X86VcpuError::InvalidInput),
            BackendError::InvalidInput
        );
        assert_eq!(
            x86_error_to_backend(X86VcpuError::NoMemory),
            BackendError::OutOfMemory
        );
        assert_eq!(
            x86_error_to_backend(X86VcpuError::ResourceBusy),
            BackendError::ResourceBusy
        );
    }

    #[test]
    fn converts_x86_value_types_to_axvm_value_types() {
        assert_eq!(
            x86_guest_phys_addr_to_ax(X86GuestPhysAddr::from_usize(0x4000)).as_usize(),
            0x4000
        );
        assert_eq!(
            x86_access_width_to_ax(X86AccessWidth::Dword),
            AccessWidth::Dword
        );
        assert_eq!(x86_port_to_ax(X86Port::new(0x3f8)).0, 0x3f8);
        assert_eq!(x86_msr_addr_to_ax(X86MsrAddr::new(0x800)).0, 0x800);
    }

    #[test]
    fn maps_edge_and_level_triggers_to_x86_backend_modes() {
        assert!(!x86_interrupt_is_level_triggered(
            InterruptTriggerMode::EdgeTriggered
        ));
        assert!(x86_interrupt_is_level_triggered(
            InterruptTriggerMode::LevelTriggered
        ));
    }
}
