// Seed: 3105151705
module module_0 (
    input tri id_0,
    input wor id_1,
    input tri1 id_2,
    output tri1 id_3,
    output uwire id_4,
    input wor id_5,
    input supply1 id_6,
    output tri1 id_7,
    input uwire id_8,
    input tri id_9,
    input tri id_10,
    input wor id_11,
    output tri0 id_12
);
  tri id_14 = id_9;
  assign id_3 = id_9;
endmodule
module module_1 (
    output logic id_0,
    output supply1 id_1,
    input wor id_2,
    output tri0 id_3,
    input uwire id_4,
    input wire id_5,
    input tri1 id_6,
    output wire id_7,
    input wor id_8,
    input tri0 id_9,
    output tri1 id_10
);
  always @(id_6) begin
    id_0 <= 1;
  end
  module_0(
      id_2, id_2, id_2, id_7, id_7, id_2, id_8, id_10, id_9, id_6, id_9, id_8, id_7
  );
endmodule
