Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Apr  3 19:13:10 2025
| Host         : Shri running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file seven_seg_display_timing_summary_routed.rpt -pb seven_seg_display_timing_summary_routed.pb -rpx seven_seg_display_timing_summary_routed.rpx -warn_on_violation
| Design       : seven_seg_display
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  28          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (28)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (48)
5. checking no_input_delay (4)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (28)
-------------------------
 There are 21 register/latch pins with no clock driven by root clock pin: clk100M (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: k/clk_1k_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (48)
-------------------------------------------------
 There are 48 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   57          inf        0.000                      0                   57           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            57 Endpoints
Min Delay            57 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 digit_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.467ns  (logic 3.549ns (54.872%)  route 2.919ns (45.128%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE                         0.000     0.000 r  digit_reg[3]/C
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.419     0.419 r  digit_reg[3]/Q
                         net (fo=7, routed)           1.099     1.518    digit[3]
    SLICE_X0Y4           LUT4 (Prop_lut4_I0_O)        0.324     1.842 r  seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.820     3.662    seg_OBUF[3]
    U16                  OBUF (Prop_obuf_I_O)         2.806     6.467 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.467    seg[3]
    U16                                                               r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.367ns  (logic 3.542ns (55.632%)  route 2.825ns (44.368%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE                         0.000     0.000 r  digit_reg[3]/C
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.419     0.419 r  digit_reg[3]/Q
                         net (fo=7, routed)           1.107     1.526    digit[3]
    SLICE_X0Y4           LUT4 (Prop_lut4_I0_O)        0.322     1.848 r  seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.718     3.566    seg_OBUF[0]
    U14                  OBUF (Prop_obuf_I_O)         2.801     6.367 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.367    seg[0]
    U14                                                               r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.242ns  (logic 3.548ns (56.834%)  route 2.694ns (43.166%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE                         0.000     0.000 r  digit_reg[2]/C
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.419     0.419 r  digit_reg[2]/Q
                         net (fo=7, routed)           1.023     1.442    digit[2]
    SLICE_X0Y4           LUT4 (Prop_lut4_I1_O)        0.328     1.770 r  seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.672     3.441    seg_OBUF[5]
    W14                  OBUF (Prop_obuf_I_O)         2.801     6.242 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.242    seg[5]
    W14                                                               r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.140ns  (logic 3.309ns (53.889%)  route 2.831ns (46.111%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE                         0.000     0.000 r  digit_reg[3]/C
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.419     0.419 r  digit_reg[3]/Q
                         net (fo=7, routed)           1.107     1.526    digit[3]
    SLICE_X0Y4           LUT4 (Prop_lut4_I0_O)        0.296     1.822 r  seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.725     3.546    seg_OBUF[1]
    V14                  OBUF (Prop_obuf_I_O)         2.594     6.140 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.140    seg[1]
    V14                                                               r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.082ns  (logic 3.312ns (54.455%)  route 2.770ns (45.545%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE                         0.000     0.000 r  digit_reg[3]/C
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.419     0.419 r  digit_reg[3]/Q
                         net (fo=7, routed)           1.099     1.518    digit[3]
    SLICE_X0Y4           LUT4 (Prop_lut4_I0_O)        0.296     1.814 r  seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.671     3.485    seg_OBUF[2]
    V13                  OBUF (Prop_obuf_I_O)         2.597     6.082 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.082    seg[2]
    V13                                                               r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.062ns  (logic 3.325ns (54.844%)  route 2.737ns (45.156%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE                         0.000     0.000 r  digit_reg[2]/C
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.419     0.419 r  digit_reg[2]/Q
                         net (fo=7, routed)           1.070     1.489    digit[2]
    SLICE_X0Y5           LUT4 (Prop_lut4_I2_O)        0.299     1.788 r  seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.668     3.455    seg_OBUF[6]
    W13                  OBUF (Prop_obuf_I_O)         2.607     6.062 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.062    seg[6]
    W13                                                               r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.016ns  (logic 3.325ns (55.282%)  route 2.690ns (44.718%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE                         0.000     0.000 r  digit_reg[2]/C
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.419     0.419 r  digit_reg[2]/Q
                         net (fo=7, routed)           1.023     1.442    digit[2]
    SLICE_X0Y4           LUT4 (Prop_lut4_I2_O)        0.299     1.741 r  seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.668     3.408    seg_OBUF[4]
    U15                  OBUF (Prop_obuf_I_O)         2.607     6.016 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.016    seg[4]
    U15                                                               r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 an_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.811ns  (logic 3.117ns (64.781%)  route 1.694ns (35.219%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDRE                         0.000     0.000 r  an_reg[0]/C
    SLICE_X2Y7           FDRE (Prop_fdre_C_Q)         0.518     0.518 r  an_reg[0]/Q
                         net (fo=1, routed)           1.694     2.212    an_OBUF[0]
    W15                  OBUF (Prop_obuf_I_O)         2.599     4.811 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.811    an[0]
    W15                                                               r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 an_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.603ns  (logic 3.070ns (66.693%)  route 1.533ns (33.307%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE                         0.000     0.000 r  an_reg[1]/C
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  an_reg[1]/Q
                         net (fo=1, routed)           1.533     1.989    an_OBUF[1]
    V15                  OBUF (Prop_obuf_I_O)         2.614     4.603 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.603    an[1]
    V15                                                               r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 k/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            k/counter_reg[17]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.461ns  (logic 0.842ns (24.331%)  route 2.619ns (75.669%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE                         0.000     0.000 r  k/counter_reg[0]/C
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.419     0.419 r  k/counter_reg[0]/Q
                         net (fo=3, routed)           0.826     1.245    k/counter[0]
    SLICE_X2Y7           LUT4 (Prop_lut4_I2_O)        0.299     1.544 f  k/counter[19]_i_5/O
                         net (fo=2, routed)           0.802     2.346    k/counter[19]_i_5_n_0
    SLICE_X0Y7           LUT5 (Prop_lut5_I3_O)        0.124     2.470 r  k/counter[19]_i_1/O
                         net (fo=20, routed)          0.991     3.461    k/clk_1k_0
    SLICE_X1Y9           FDRE                                         r  k/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 k/counter_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            k/counter_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDRE                         0.000     0.000 r  k/counter_reg[16]/C
    SLICE_X1Y8           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  k/counter_reg[16]/Q
                         net (fo=2, routed)           0.118     0.259    k/counter[16]
    SLICE_X1Y8           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.367 r  k/counter0_carry__2/O[3]
                         net (fo=1, routed)           0.000     0.367    k/p_1_in[16]
    SLICE_X1Y8           FDRE                                         r  k/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 k/counter_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            k/counter_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE                         0.000     0.000 r  k/counter_reg[12]/C
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  k/counter_reg[12]/Q
                         net (fo=2, routed)           0.119     0.260    k/counter[12]
    SLICE_X1Y7           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  k/counter0_carry__1/O[3]
                         net (fo=1, routed)           0.000     0.368    k/p_1_in[12]
    SLICE_X1Y7           FDRE                                         r  k/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 k/counter_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            k/counter_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE                         0.000     0.000 r  k/counter_reg[8]/C
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  k/counter_reg[8]/Q
                         net (fo=2, routed)           0.119     0.260    k/counter[8]
    SLICE_X1Y6           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  k/counter0_carry__0/O[3]
                         net (fo=1, routed)           0.000     0.368    k/p_1_in[8]
    SLICE_X1Y6           FDRE                                         r  k/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 k/counter_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            k/counter_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE                         0.000     0.000 r  k/counter_reg[4]/C
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  k/counter_reg[4]/Q
                         net (fo=2, routed)           0.120     0.261    k/counter[4]
    SLICE_X1Y5           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  k/counter0_carry/O[3]
                         net (fo=1, routed)           0.000     0.369    k/p_1_in[4]
    SLICE_X1Y5           FDRE                                         r  k/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 k/counter_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            k/counter_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.256ns (68.994%)  route 0.115ns (31.006%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE                         0.000     0.000 r  k/counter_reg[5]/C
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  k/counter_reg[5]/Q
                         net (fo=2, routed)           0.115     0.256    k/counter[5]
    SLICE_X1Y6           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.371 r  k/counter0_carry__0/O[0]
                         net (fo=1, routed)           0.000     0.371    k/p_1_in[5]
    SLICE_X1Y6           FDRE                                         r  k/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 k/counter_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            k/counter_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE                         0.000     0.000 r  k/counter_reg[7]/C
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  k/counter_reg[7]/Q
                         net (fo=2, routed)           0.120     0.261    k/counter[7]
    SLICE_X1Y6           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.372 r  k/counter0_carry__0/O[2]
                         net (fo=1, routed)           0.000     0.372    k/p_1_in[7]
    SLICE_X1Y6           FDRE                                         r  k/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 k/counter_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            k/counter_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDRE                         0.000     0.000 r  k/counter_reg[13]/C
    SLICE_X1Y8           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  k/counter_reg[13]/Q
                         net (fo=2, routed)           0.117     0.258    k/counter[13]
    SLICE_X1Y8           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.373 r  k/counter0_carry__2/O[0]
                         net (fo=1, routed)           0.000     0.373    k/p_1_in[13]
    SLICE_X1Y8           FDRE                                         r  k/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 k/counter_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            k/counter_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE                         0.000     0.000 r  k/counter_reg[17]/C
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  k/counter_reg[17]/Q
                         net (fo=2, routed)           0.117     0.258    k/counter[17]
    SLICE_X1Y9           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.373 r  k/counter0_carry__3/O[0]
                         net (fo=1, routed)           0.000     0.373    k/p_1_in[17]
    SLICE_X1Y9           FDRE                                         r  k/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 k/counter_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            k/counter_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE                         0.000     0.000 r  k/counter_reg[11]/C
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  k/counter_reg[11]/Q
                         net (fo=2, routed)           0.122     0.263    k/counter[11]
    SLICE_X1Y7           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.374 r  k/counter0_carry__1/O[2]
                         net (fo=1, routed)           0.000     0.374    k/p_1_in[11]
    SLICE_X1Y7           FDRE                                         r  k/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 k/counter_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            k/counter_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.374ns  (logic 0.252ns (67.456%)  route 0.122ns (32.544%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDRE                         0.000     0.000 r  k/counter_reg[15]/C
    SLICE_X1Y8           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  k/counter_reg[15]/Q
                         net (fo=2, routed)           0.122     0.263    k/counter[15]
    SLICE_X1Y8           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.374 r  k/counter0_carry__2/O[2]
                         net (fo=1, routed)           0.000     0.374    k/p_1_in[15]
    SLICE_X1Y8           FDRE                                         r  k/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------





