#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Mon Apr 24 14:49:13 2023
# Process ID: 12032
# Current directory: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/atax/vivado_scripts
# Command line: vivado.exe -mode tcl -source synthesize_4.tcl
# Log file: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/atax/vivado_scripts/vivado.log
# Journal file: C:/Users/Elija/Documents/LAP_hls_benchmarks/Dynamatic/atax/vivado_scripts\vivado.jou
# Running On: Frostspark, OS: Windows, CPU Frequency: 3504 MHz, CPU Physical cores: 4, Host memory: 17116 MB
#-----------------------------------------------------------
source synthesize_4.tcl
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/arithmetic_units.vhd
read_vhdl: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 374.770 ; gain = 62.195
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/delay_buffer.vhd
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/elastic_components.vhd
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/MemCont.vhd
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/multipliers.vhd
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/mul_wrapper.vhd
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/sharing_components.vhd
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/simpackage.vhd
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/single_argument.vhd
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/two_port_RAM.vhd
# read_verilog  ../sim/VHDL_SRC/LSQ_y.v
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/atax.vhd
# read_xdc period_4.xdc
# synth_design -top atax -part xc7k160tfbg484-1 -no_iobuf -mode out_of_context
Command: synth_design -top atax -part xc7k160tfbg484-1 -no_iobuf -mode out_of_context
WARNING: [Device 21-436] No parts matched 'xc7k160tfbg484-1'
0 Infos, 1 Warnings, 0 Critical Warnings and 1 Errors encountered.
synth_design failed
ERROR: [Common 17-162] Invalid option value specified for '-part'.
Vivado% exit
INFO: [Common 17-206] Exiting Vivado at Mon Apr 24 14:49:24 2023...
