{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Full Version " "Info: Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 29 14:43:10 2023 " "Info: Processing started: Thu Jun 29 14:43:10 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off traffic_led -c traffic_led " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off traffic_led -c traffic_led" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "sys_clk " "Info: Assuming node \"sys_clk\" is an undefined clock" {  } { { "traffic_led.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/traffic_led.v" 2 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "sys_clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "state_trans_model:u0_state_trans_model\|clk_t " "Info: Detected ripple clock \"state_trans_model:u0_state_trans_model\|clk_t\" as buffer" {  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 30 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "state_trans_model:u0_state_trans_model\|clk_t" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "sys_clk register state_trans_model:u0_state_trans_model\|s_time\[7\] register bit_seg_module:u1_bit_seg_module\|num\[3\] 16.98 MHz 58.9 ns Internal " "Info: Clock \"sys_clk\" has Internal fmax of 16.98 MHz between source register \"state_trans_model:u0_state_trans_model\|s_time\[7\]\" and destination register \"bit_seg_module:u1_bit_seg_module\|num\[3\]\" (period= 58.9 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "53.900 ns + Longest register register " "Info: + Longest register to register delay is 53.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns state_trans_model:u0_state_trans_model\|s_time\[7\] 1 REG LC3_E3 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC3_E3; Fanout = 8; REG Node = 'state_trans_model:u0_state_trans_model\|s_time\[7\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { state_trans_model:u0_state_trans_model|s_time[7] } "NODE_NAME" } } { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.400 ns) 1.700 ns bit_seg_module:u1_bit_seg_module\|lpm_divide:Mod2\|lpm_divide_7pl:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_m7c:add_sub_3\|add_sub_cella\[1\]~38 2 COMB LC1_E3 2 " "Info: 2: + IC(0.300 ns) + CELL(1.400 ns) = 1.700 ns; Loc. = LC1_E3; Fanout = 2; COMB Node = 'bit_seg_module:u1_bit_seg_module\|lpm_divide:Mod2\|lpm_divide_7pl:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_m7c:add_sub_3\|add_sub_cella\[1\]~38'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.700 ns" { state_trans_model:u0_state_trans_model|s_time[7] bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_m7c:add_sub_3|add_sub_cella[1]~38 } "NODE_NAME" } } { "db/add_sub_m7c.tdf" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/db/add_sub_m7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.400 ns) 3.400 ns bit_seg_module:u1_bit_seg_module\|lpm_divide:Mod2\|lpm_divide_7pl:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_m7c:add_sub_3\|add_sub_cella\[2\]~50 3 COMB LC2_E3 2 " "Info: 3: + IC(0.300 ns) + CELL(1.400 ns) = 3.400 ns; Loc. = LC2_E3; Fanout = 2; COMB Node = 'bit_seg_module:u1_bit_seg_module\|lpm_divide:Mod2\|lpm_divide_7pl:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_m7c:add_sub_3\|add_sub_cella\[2\]~50'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.700 ns" { bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_m7c:add_sub_3|add_sub_cella[1]~38 bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_m7c:add_sub_3|add_sub_cella[2]~50 } "NODE_NAME" } } { "db/add_sub_m7c.tdf" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/db/add_sub_m7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.400 ns) 5.100 ns bit_seg_module:u1_bit_seg_module\|lpm_divide:Mod2\|lpm_divide_7pl:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_m7c:add_sub_3\|add_sub_cella\[3\]~44 4 COMB LC6_E3 7 " "Info: 4: + IC(0.300 ns) + CELL(1.400 ns) = 5.100 ns; Loc. = LC6_E3; Fanout = 7; COMB Node = 'bit_seg_module:u1_bit_seg_module\|lpm_divide:Mod2\|lpm_divide_7pl:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_m7c:add_sub_3\|add_sub_cella\[3\]~44'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.700 ns" { bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_m7c:add_sub_3|add_sub_cella[2]~50 bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_m7c:add_sub_3|add_sub_cella[3]~44 } "NODE_NAME" } } { "db/add_sub_m7c.tdf" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/db/add_sub_m7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(1.600 ns) 7.700 ns bit_seg_module:u1_bit_seg_module\|lpm_divide:Mod2\|lpm_divide_7pl:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|StageOut\[17\]~1148 5 COMB LC8_E2 2 " "Info: 5: + IC(1.000 ns) + CELL(1.600 ns) = 7.700 ns; Loc. = LC8_E2; Fanout = 2; COMB Node = 'bit_seg_module:u1_bit_seg_module\|lpm_divide:Mod2\|lpm_divide_7pl:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|StageOut\[17\]~1148'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.600 ns" { bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_m7c:add_sub_3|add_sub_cella[3]~44 bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|StageOut[17]~1148 } "NODE_NAME" } } { "db/alt_u_div_4le.tdf" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/db/alt_u_div_4le.tdf" 63 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.600 ns) 9.600 ns bit_seg_module:u1_bit_seg_module\|lpm_divide:Mod2\|lpm_divide_7pl:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[3\]~98 6 COMB LC7_E2 1 " "Info: 6: + IC(0.300 ns) + CELL(1.600 ns) = 9.600 ns; Loc. = LC7_E2; Fanout = 1; COMB Node = 'bit_seg_module:u1_bit_seg_module\|lpm_divide:Mod2\|lpm_divide_7pl:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[3\]~98'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.900 ns" { bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|StageOut[17]~1148 bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_4|add_sub_cella[3]~98 } "NODE_NAME" } } { "db/add_sub_n7c.tdf" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/db/add_sub_n7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.400 ns) 11.300 ns bit_seg_module:u1_bit_seg_module\|lpm_divide:Mod2\|lpm_divide_7pl:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[4\]~78 7 COMB LC1_E2 8 " "Info: 7: + IC(0.300 ns) + CELL(1.400 ns) = 11.300 ns; Loc. = LC1_E2; Fanout = 8; COMB Node = 'bit_seg_module:u1_bit_seg_module\|lpm_divide:Mod2\|lpm_divide_7pl:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_n7c:add_sub_4\|add_sub_cella\[4\]~78'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.700 ns" { bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_4|add_sub_cella[3]~98 bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_4|add_sub_cella[4]~78 } "NODE_NAME" } } { "db/add_sub_n7c.tdf" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/db/add_sub_n7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(1.600 ns) 14.800 ns bit_seg_module:u1_bit_seg_module\|lpm_divide:Mod2\|lpm_divide_7pl:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|StageOut\[22\]~1147 8 COMB LC1_A3 2 " "Info: 8: + IC(1.900 ns) + CELL(1.600 ns) = 14.800 ns; Loc. = LC1_A3; Fanout = 2; COMB Node = 'bit_seg_module:u1_bit_seg_module\|lpm_divide:Mod2\|lpm_divide_7pl:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|StageOut\[22\]~1147'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.500 ns" { bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_4|add_sub_cella[4]~78 bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|StageOut[22]~1147 } "NODE_NAME" } } { "db/alt_u_div_4le.tdf" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/db/alt_u_div_4le.tdf" 63 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(0.700 ns) 16.700 ns bit_seg_module:u1_bit_seg_module\|lpm_divide:Mod2\|lpm_divide_7pl:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_n7c:add_sub_5\|add_sub_cella\[3\]~COUT 9 COMB LC4_A1 1 " "Info: 9: + IC(1.200 ns) + CELL(0.700 ns) = 16.700 ns; Loc. = LC4_A1; Fanout = 1; COMB Node = 'bit_seg_module:u1_bit_seg_module\|lpm_divide:Mod2\|lpm_divide_7pl:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_n7c:add_sub_5\|add_sub_cella\[3\]~COUT'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.900 ns" { bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|StageOut[22]~1147 bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_5|add_sub_cella[3]~COUT } "NODE_NAME" } } { "db/add_sub_n7c.tdf" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/db/add_sub_n7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.200 ns) 16.900 ns bit_seg_module:u1_bit_seg_module\|lpm_divide:Mod2\|lpm_divide_7pl:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_n7c:add_sub_5\|cout 10 COMB LC5_A1 1 " "Info: 10: + IC(0.000 ns) + CELL(0.200 ns) = 16.900 ns; Loc. = LC5_A1; Fanout = 1; COMB Node = 'bit_seg_module:u1_bit_seg_module\|lpm_divide:Mod2\|lpm_divide_7pl:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_n7c:add_sub_5\|cout'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.200 ns" { bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_5|add_sub_cella[3]~COUT bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_5|cout } "NODE_NAME" } } { "db/add_sub_n7c.tdf" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/db/add_sub_n7c.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 18.300 ns bit_seg_module:u1_bit_seg_module\|lpm_divide:Mod2\|lpm_divide_7pl:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_n7c:add_sub_5\|add_sub_cella\[4\]~128 11 COMB LC6_A1 8 " "Info: 11: + IC(0.000 ns) + CELL(1.400 ns) = 18.300 ns; Loc. = LC6_A1; Fanout = 8; COMB Node = 'bit_seg_module:u1_bit_seg_module\|lpm_divide:Mod2\|lpm_divide_7pl:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_n7c:add_sub_5\|add_sub_cella\[4\]~128'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.400 ns" { bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_5|cout bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_5|add_sub_cella[4]~128 } "NODE_NAME" } } { "db/add_sub_n7c.tdf" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/db/add_sub_n7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(1.400 ns) 20.700 ns bit_seg_module:u1_bit_seg_module\|lpm_divide:Mod2\|lpm_divide_7pl:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|StageOut\[26\]~1127 12 COMB LC8_A3 2 " "Info: 12: + IC(1.000 ns) + CELL(1.400 ns) = 20.700 ns; Loc. = LC8_A3; Fanout = 2; COMB Node = 'bit_seg_module:u1_bit_seg_module\|lpm_divide:Mod2\|lpm_divide_7pl:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|StageOut\[26\]~1127'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.400 ns" { bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_5|add_sub_cella[4]~128 bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|StageOut[26]~1127 } "NODE_NAME" } } { "db/alt_u_div_4le.tdf" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/db/alt_u_div_4le.tdf" 63 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(0.700 ns) 22.700 ns bit_seg_module:u1_bit_seg_module\|lpm_divide:Mod2\|lpm_divide_7pl:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_n7c:add_sub_6\|add_sub_cella\[2\]~COUT 13 COMB LC3_A2 2 " "Info: 13: + IC(1.300 ns) + CELL(0.700 ns) = 22.700 ns; Loc. = LC3_A2; Fanout = 2; COMB Node = 'bit_seg_module:u1_bit_seg_module\|lpm_divide:Mod2\|lpm_divide_7pl:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_n7c:add_sub_6\|add_sub_cella\[2\]~COUT'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.000 ns" { bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|StageOut[26]~1127 bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_6|add_sub_cella[2]~COUT } "NODE_NAME" } } { "db/add_sub_n7c.tdf" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/db/add_sub_n7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.200 ns) 22.900 ns bit_seg_module:u1_bit_seg_module\|lpm_divide:Mod2\|lpm_divide_7pl:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_n7c:add_sub_6\|add_sub_cella\[3\]~COUT 14 COMB LC4_A2 1 " "Info: 14: + IC(0.000 ns) + CELL(0.200 ns) = 22.900 ns; Loc. = LC4_A2; Fanout = 1; COMB Node = 'bit_seg_module:u1_bit_seg_module\|lpm_divide:Mod2\|lpm_divide_7pl:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_n7c:add_sub_6\|add_sub_cella\[3\]~COUT'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.200 ns" { bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_6|add_sub_cella[2]~COUT bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_6|add_sub_cella[3]~COUT } "NODE_NAME" } } { "db/add_sub_n7c.tdf" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/db/add_sub_n7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.200 ns) 23.100 ns bit_seg_module:u1_bit_seg_module\|lpm_divide:Mod2\|lpm_divide_7pl:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_n7c:add_sub_6\|cout 15 COMB LC5_A2 1 " "Info: 15: + IC(0.000 ns) + CELL(0.200 ns) = 23.100 ns; Loc. = LC5_A2; Fanout = 1; COMB Node = 'bit_seg_module:u1_bit_seg_module\|lpm_divide:Mod2\|lpm_divide_7pl:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_n7c:add_sub_6\|cout'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.200 ns" { bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_6|add_sub_cella[3]~COUT bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_6|cout } "NODE_NAME" } } { "db/add_sub_n7c.tdf" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/db/add_sub_n7c.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 24.500 ns bit_seg_module:u1_bit_seg_module\|lpm_divide:Mod2\|lpm_divide_7pl:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_n7c:add_sub_6\|add_sub_cella\[4\]~134 16 COMB LC6_A2 8 " "Info: 16: + IC(0.000 ns) + CELL(1.400 ns) = 24.500 ns; Loc. = LC6_A2; Fanout = 8; COMB Node = 'bit_seg_module:u1_bit_seg_module\|lpm_divide:Mod2\|lpm_divide_7pl:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_n7c:add_sub_6\|add_sub_cella\[4\]~134'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.400 ns" { bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_6|cout bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_6|add_sub_cella[4]~134 } "NODE_NAME" } } { "db/add_sub_n7c.tdf" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/db/add_sub_n7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(1.600 ns) 28.400 ns bit_seg_module:u1_bit_seg_module\|lpm_divide:Mod2\|lpm_divide_7pl:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|StageOut\[31\]~1137 17 COMB LC5_A34 2 " "Info: 17: + IC(2.300 ns) + CELL(1.600 ns) = 28.400 ns; Loc. = LC5_A34; Fanout = 2; COMB Node = 'bit_seg_module:u1_bit_seg_module\|lpm_divide:Mod2\|lpm_divide_7pl:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|StageOut\[31\]~1137'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.900 ns" { bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_6|add_sub_cella[4]~134 bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|StageOut[31]~1137 } "NODE_NAME" } } { "db/alt_u_div_4le.tdf" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/db/alt_u_div_4le.tdf" 63 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(0.700 ns) 30.300 ns bit_seg_module:u1_bit_seg_module\|lpm_divide:Mod2\|lpm_divide_7pl:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_n7c:add_sub_7\|add_sub_cella\[2\]~COUT 18 COMB LC2_A35 2 " "Info: 18: + IC(1.200 ns) + CELL(0.700 ns) = 30.300 ns; Loc. = LC2_A35; Fanout = 2; COMB Node = 'bit_seg_module:u1_bit_seg_module\|lpm_divide:Mod2\|lpm_divide_7pl:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_n7c:add_sub_7\|add_sub_cella\[2\]~COUT'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.900 ns" { bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|StageOut[31]~1137 bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_7|add_sub_cella[2]~COUT } "NODE_NAME" } } { "db/add_sub_n7c.tdf" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/db/add_sub_n7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.200 ns) 30.500 ns bit_seg_module:u1_bit_seg_module\|lpm_divide:Mod2\|lpm_divide_7pl:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_n7c:add_sub_7\|add_sub_cella\[3\]~COUT 19 COMB LC3_A35 1 " "Info: 19: + IC(0.000 ns) + CELL(0.200 ns) = 30.500 ns; Loc. = LC3_A35; Fanout = 1; COMB Node = 'bit_seg_module:u1_bit_seg_module\|lpm_divide:Mod2\|lpm_divide_7pl:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_n7c:add_sub_7\|add_sub_cella\[3\]~COUT'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.200 ns" { bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_7|add_sub_cella[2]~COUT bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_7|add_sub_cella[3]~COUT } "NODE_NAME" } } { "db/add_sub_n7c.tdf" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/db/add_sub_n7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.200 ns) 30.700 ns bit_seg_module:u1_bit_seg_module\|lpm_divide:Mod2\|lpm_divide_7pl:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_n7c:add_sub_7\|cout 20 COMB LC4_A35 1 " "Info: 20: + IC(0.000 ns) + CELL(0.200 ns) = 30.700 ns; Loc. = LC4_A35; Fanout = 1; COMB Node = 'bit_seg_module:u1_bit_seg_module\|lpm_divide:Mod2\|lpm_divide_7pl:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_n7c:add_sub_7\|cout'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.200 ns" { bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_7|add_sub_cella[3]~COUT bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_7|cout } "NODE_NAME" } } { "db/add_sub_n7c.tdf" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/db/add_sub_n7c.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 32.100 ns bit_seg_module:u1_bit_seg_module\|lpm_divide:Mod2\|lpm_divide_7pl:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_n7c:add_sub_7\|add_sub_cella\[4\]~144 21 COMB LC5_A35 8 " "Info: 21: + IC(0.000 ns) + CELL(1.400 ns) = 32.100 ns; Loc. = LC5_A35; Fanout = 8; COMB Node = 'bit_seg_module:u1_bit_seg_module\|lpm_divide:Mod2\|lpm_divide_7pl:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_n7c:add_sub_7\|add_sub_cella\[4\]~144'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.400 ns" { bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_7|cout bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_7|add_sub_cella[4]~144 } "NODE_NAME" } } { "db/add_sub_n7c.tdf" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/db/add_sub_n7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.900 ns) + CELL(1.600 ns) 34.600 ns bit_seg_module:u1_bit_seg_module\|lpm_divide:Mod2\|lpm_divide_7pl:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|StageOut\[36\]~1133 22 COMB LC5_A36 2 " "Info: 22: + IC(0.900 ns) + CELL(1.600 ns) = 34.600 ns; Loc. = LC5_A36; Fanout = 2; COMB Node = 'bit_seg_module:u1_bit_seg_module\|lpm_divide:Mod2\|lpm_divide_7pl:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|StageOut\[36\]~1133'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.500 ns" { bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_7|add_sub_cella[4]~144 bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|StageOut[36]~1133 } "NODE_NAME" } } { "db/alt_u_div_4le.tdf" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/db/alt_u_div_4le.tdf" 63 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(0.700 ns) 36.300 ns bit_seg_module:u1_bit_seg_module\|lpm_divide:Mod2\|lpm_divide_7pl:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_n7c:add_sub_8\|add_sub_cella\[2\]~COUT 23 COMB LC2_A33 2 " "Info: 23: + IC(1.000 ns) + CELL(0.700 ns) = 36.300 ns; Loc. = LC2_A33; Fanout = 2; COMB Node = 'bit_seg_module:u1_bit_seg_module\|lpm_divide:Mod2\|lpm_divide_7pl:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_n7c:add_sub_8\|add_sub_cella\[2\]~COUT'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.700 ns" { bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|StageOut[36]~1133 bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_8|add_sub_cella[2]~COUT } "NODE_NAME" } } { "db/add_sub_n7c.tdf" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/db/add_sub_n7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.200 ns) 36.500 ns bit_seg_module:u1_bit_seg_module\|lpm_divide:Mod2\|lpm_divide_7pl:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_n7c:add_sub_8\|add_sub_cella\[3\]~COUT 24 COMB LC3_A33 1 " "Info: 24: + IC(0.000 ns) + CELL(0.200 ns) = 36.500 ns; Loc. = LC3_A33; Fanout = 1; COMB Node = 'bit_seg_module:u1_bit_seg_module\|lpm_divide:Mod2\|lpm_divide_7pl:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_n7c:add_sub_8\|add_sub_cella\[3\]~COUT'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.200 ns" { bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_8|add_sub_cella[2]~COUT bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_8|add_sub_cella[3]~COUT } "NODE_NAME" } } { "db/add_sub_n7c.tdf" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/db/add_sub_n7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.200 ns) 36.700 ns bit_seg_module:u1_bit_seg_module\|lpm_divide:Mod2\|lpm_divide_7pl:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_n7c:add_sub_8\|cout 25 COMB LC4_A33 1 " "Info: 25: + IC(0.000 ns) + CELL(0.200 ns) = 36.700 ns; Loc. = LC4_A33; Fanout = 1; COMB Node = 'bit_seg_module:u1_bit_seg_module\|lpm_divide:Mod2\|lpm_divide_7pl:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_n7c:add_sub_8\|cout'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.200 ns" { bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_8|add_sub_cella[3]~COUT bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_8|cout } "NODE_NAME" } } { "db/add_sub_n7c.tdf" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/db/add_sub_n7c.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 38.100 ns bit_seg_module:u1_bit_seg_module\|lpm_divide:Mod2\|lpm_divide_7pl:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_n7c:add_sub_8\|add_sub_cella\[4\]~144 26 COMB LC5_A33 6 " "Info: 26: + IC(0.000 ns) + CELL(1.400 ns) = 38.100 ns; Loc. = LC5_A33; Fanout = 6; COMB Node = 'bit_seg_module:u1_bit_seg_module\|lpm_divide:Mod2\|lpm_divide_7pl:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_n7c:add_sub_8\|add_sub_cella\[4\]~144'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.400 ns" { bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_8|cout bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_8|add_sub_cella[4]~144 } "NODE_NAME" } } { "db/add_sub_n7c.tdf" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/db/add_sub_n7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.100 ns) + CELL(1.400 ns) 41.600 ns bit_seg_module:u1_bit_seg_module\|lpm_divide:Mod2\|lpm_divide_7pl:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|StageOut\[41\]~1118 27 COMB LC4_A17 3 " "Info: 27: + IC(2.100 ns) + CELL(1.400 ns) = 41.600 ns; Loc. = LC4_A17; Fanout = 3; COMB Node = 'bit_seg_module:u1_bit_seg_module\|lpm_divide:Mod2\|lpm_divide_7pl:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|StageOut\[41\]~1118'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.500 ns" { bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_8|add_sub_cella[4]~144 bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|StageOut[41]~1118 } "NODE_NAME" } } { "db/alt_u_div_4le.tdf" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/db/alt_u_div_4le.tdf" 63 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(0.700 ns) 43.500 ns bit_seg_module:u1_bit_seg_module\|lpm_divide:Mod2\|lpm_divide_7pl:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_n7c:add_sub_9\|add_sub_cella\[2\]~COUT 28 COMB LC2_A15 2 " "Info: 28: + IC(1.200 ns) + CELL(0.700 ns) = 43.500 ns; Loc. = LC2_A15; Fanout = 2; COMB Node = 'bit_seg_module:u1_bit_seg_module\|lpm_divide:Mod2\|lpm_divide_7pl:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_n7c:add_sub_9\|add_sub_cella\[2\]~COUT'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.900 ns" { bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|StageOut[41]~1118 bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_9|add_sub_cella[2]~COUT } "NODE_NAME" } } { "db/add_sub_n7c.tdf" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/db/add_sub_n7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.200 ns) 43.700 ns bit_seg_module:u1_bit_seg_module\|lpm_divide:Mod2\|lpm_divide_7pl:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_n7c:add_sub_9\|add_sub_cella\[3\]~COUT 29 COMB LC3_A15 1 " "Info: 29: + IC(0.000 ns) + CELL(0.200 ns) = 43.700 ns; Loc. = LC3_A15; Fanout = 1; COMB Node = 'bit_seg_module:u1_bit_seg_module\|lpm_divide:Mod2\|lpm_divide_7pl:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_n7c:add_sub_9\|add_sub_cella\[3\]~COUT'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.200 ns" { bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_9|add_sub_cella[2]~COUT bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_9|add_sub_cella[3]~COUT } "NODE_NAME" } } { "db/add_sub_n7c.tdf" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/db/add_sub_n7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.200 ns) 43.900 ns bit_seg_module:u1_bit_seg_module\|lpm_divide:Mod2\|lpm_divide_7pl:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_n7c:add_sub_9\|cout 30 COMB LC4_A15 1 " "Info: 30: + IC(0.000 ns) + CELL(0.200 ns) = 43.900 ns; Loc. = LC4_A15; Fanout = 1; COMB Node = 'bit_seg_module:u1_bit_seg_module\|lpm_divide:Mod2\|lpm_divide_7pl:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_n7c:add_sub_9\|cout'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.200 ns" { bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_9|add_sub_cella[3]~COUT bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_9|cout } "NODE_NAME" } } { "db/add_sub_n7c.tdf" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/db/add_sub_n7c.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 45.300 ns bit_seg_module:u1_bit_seg_module\|lpm_divide:Mod2\|lpm_divide_7pl:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_n7c:add_sub_9\|add_sub_cella\[4\]~144 31 COMB LC5_A15 3 " "Info: 31: + IC(0.000 ns) + CELL(1.400 ns) = 45.300 ns; Loc. = LC5_A15; Fanout = 3; COMB Node = 'bit_seg_module:u1_bit_seg_module\|lpm_divide:Mod2\|lpm_divide_7pl:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|add_sub_n7c:add_sub_9\|add_sub_cella\[4\]~144'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.400 ns" { bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_9|cout bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_9|add_sub_cella[4]~144 } "NODE_NAME" } } { "db/add_sub_n7c.tdf" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/db/add_sub_n7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.400 ns) 47.000 ns bit_seg_module:u1_bit_seg_module\|lpm_divide:Mod2\|lpm_divide_7pl:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|StageOut\[48\]~1123 32 COMB LC6_A15 1 " "Info: 32: + IC(0.300 ns) + CELL(1.400 ns) = 47.000 ns; Loc. = LC6_A15; Fanout = 1; COMB Node = 'bit_seg_module:u1_bit_seg_module\|lpm_divide:Mod2\|lpm_divide_7pl:auto_generated\|sign_div_unsign_glh:divider\|alt_u_div_4le:divider\|StageOut\[48\]~1123'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.700 ns" { bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_9|add_sub_cella[4]~144 bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|StageOut[48]~1123 } "NODE_NAME" } } { "db/alt_u_div_4le.tdf" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/db/alt_u_div_4le.tdf" 63 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.100 ns) + CELL(1.600 ns) 50.700 ns bit_seg_module:u1_bit_seg_module\|Selector0~12 33 COMB LC1_D6 1 " "Info: 33: + IC(2.100 ns) + CELL(1.600 ns) = 50.700 ns; Loc. = LC1_D6; Fanout = 1; COMB Node = 'bit_seg_module:u1_bit_seg_module\|Selector0~12'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.700 ns" { bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|StageOut[48]~1123 bit_seg_module:u1_bit_seg_module|Selector0~12 } "NODE_NAME" } } { "bit_seg_module.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/bit_seg_module.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.600 ns) 52.600 ns bit_seg_module:u1_bit_seg_module\|Selector0~13 34 COMB LC2_D6 1 " "Info: 34: + IC(0.300 ns) + CELL(1.600 ns) = 52.600 ns; Loc. = LC2_D6; Fanout = 1; COMB Node = 'bit_seg_module:u1_bit_seg_module\|Selector0~13'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.900 ns" { bit_seg_module:u1_bit_seg_module|Selector0~12 bit_seg_module:u1_bit_seg_module|Selector0~13 } "NODE_NAME" } } { "bit_seg_module.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/bit_seg_module.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.000 ns) 53.900 ns bit_seg_module:u1_bit_seg_module\|num\[3\] 35 REG LC5_D6 7 " "Info: 35: + IC(0.300 ns) + CELL(1.000 ns) = 53.900 ns; Loc. = LC5_D6; Fanout = 7; REG Node = 'bit_seg_module:u1_bit_seg_module\|num\[3\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.300 ns" { bit_seg_module:u1_bit_seg_module|Selector0~13 bit_seg_module:u1_bit_seg_module|num[3] } "NODE_NAME" } } { "bit_seg_module.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/bit_seg_module.v" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "34.300 ns ( 63.64 % ) " "Info: Total cell delay = 34.300 ns ( 63.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "19.600 ns ( 36.36 % ) " "Info: Total interconnect delay = 19.600 ns ( 36.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "53.900 ns" { state_trans_model:u0_state_trans_model|s_time[7] bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_m7c:add_sub_3|add_sub_cella[1]~38 bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_m7c:add_sub_3|add_sub_cella[2]~50 bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_m7c:add_sub_3|add_sub_cella[3]~44 bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|StageOut[17]~1148 bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_4|add_sub_cella[3]~98 bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_4|add_sub_cella[4]~78 bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|StageOut[22]~1147 bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_5|add_sub_cella[3]~COUT bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_5|cout bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_5|add_sub_cella[4]~128 bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|StageOut[26]~1127 bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_6|add_sub_cella[2]~COUT bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_6|add_sub_cella[3]~COUT bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_6|cout bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_6|add_sub_cella[4]~134 bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|StageOut[31]~1137 bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_7|add_sub_cella[2]~COUT bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_7|add_sub_cella[3]~COUT bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_7|cout bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_7|add_sub_cella[4]~144 bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|StageOut[36]~1133 bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_8|add_sub_cella[2]~COUT bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_8|add_sub_cella[3]~COUT bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_8|cout bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_8|add_sub_cella[4]~144 bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|StageOut[41]~1118 bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_9|add_sub_cella[2]~COUT bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_9|add_sub_cella[3]~COUT bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_9|cout bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_9|add_sub_cella[4]~144 bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|StageOut[48]~1123 bit_seg_module:u1_bit_seg_module|Selector0~12 bit_seg_module:u1_bit_seg_module|Selector0~13 bit_seg_module:u1_bit_seg_module|num[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "53.900 ns" { state_trans_model:u0_state_trans_model|s_time[7] bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_m7c:add_sub_3|add_sub_cella[1]~38 bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_m7c:add_sub_3|add_sub_cella[2]~50 bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_m7c:add_sub_3|add_sub_cella[3]~44 bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|StageOut[17]~1148 bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_4|add_sub_cella[3]~98 bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_4|add_sub_cella[4]~78 bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|StageOut[22]~1147 bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_5|add_sub_cella[3]~COUT bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_5|cout bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_5|add_sub_cella[4]~128 bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|StageOut[26]~1127 bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_6|add_sub_cella[2]~COUT bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_6|add_sub_cella[3]~COUT bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_6|cout bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_6|add_sub_cella[4]~134 bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|StageOut[31]~1137 bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_7|add_sub_cella[2]~COUT bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_7|add_sub_cella[3]~COUT bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_7|cout bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_7|add_sub_cella[4]~144 bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|StageOut[36]~1133 bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_8|add_sub_cella[2]~COUT bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_8|add_sub_cella[3]~COUT bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_8|cout bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_8|add_sub_cella[4]~144 bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|StageOut[41]~1118 bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_9|add_sub_cella[2]~COUT bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_9|add_sub_cella[3]~COUT bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_9|cout bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_9|add_sub_cella[4]~144 bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|StageOut[48]~1123 bit_seg_module:u1_bit_seg_module|Selector0~12 bit_seg_module:u1_bit_seg_module|Selector0~13 bit_seg_module:u1_bit_seg_module|num[3] } { 0.000ns 0.300ns 0.300ns 0.300ns 1.000ns 0.300ns 0.300ns 1.900ns 1.200ns 0.000ns 0.000ns 1.000ns 1.300ns 0.000ns 0.000ns 0.000ns 2.300ns 1.200ns 0.000ns 0.000ns 0.000ns 0.900ns 1.000ns 0.000ns 0.000ns 0.000ns 2.100ns 1.200ns 0.000ns 0.000ns 0.000ns 0.300ns 2.100ns 0.300ns 0.300ns } { 0.000ns 1.400ns 1.400ns 1.400ns 1.600ns 1.600ns 1.400ns 1.600ns 0.700ns 0.200ns 1.400ns 1.400ns 0.700ns 0.200ns 0.200ns 1.400ns 1.600ns 0.700ns 0.200ns 0.200ns 1.400ns 1.600ns 0.700ns 0.200ns 0.200ns 1.400ns 1.400ns 0.700ns 0.200ns 0.200ns 1.400ns 1.400ns 1.600ns 1.600ns 1.000ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.900 ns - Smallest " "Info: - Smallest clock skew is -3.900 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sys_clk destination 8.100 ns + Shortest register " "Info: + Shortest clock path from clock \"sys_clk\" to destination register is 8.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.900 ns) 4.900 ns sys_clk 1 CLK PIN_51 109 " "Info: 1: + IC(0.000 ns) + CELL(4.900 ns) = 4.900 ns; Loc. = PIN_51; Fanout = 109; CLK Node = 'sys_clk'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { sys_clk } "NODE_NAME" } } { "traffic_led.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/traffic_led.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.200 ns) + CELL(0.000 ns) 8.100 ns bit_seg_module:u1_bit_seg_module\|num\[3\] 2 REG LC5_D6 7 " "Info: 2: + IC(3.200 ns) + CELL(0.000 ns) = 8.100 ns; Loc. = LC5_D6; Fanout = 7; REG Node = 'bit_seg_module:u1_bit_seg_module\|num\[3\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.200 ns" { sys_clk bit_seg_module:u1_bit_seg_module|num[3] } "NODE_NAME" } } { "bit_seg_module.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/bit_seg_module.v" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.900 ns ( 60.49 % ) " "Info: Total cell delay = 4.900 ns ( 60.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.200 ns ( 39.51 % ) " "Info: Total interconnect delay = 3.200 ns ( 39.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "8.100 ns" { sys_clk bit_seg_module:u1_bit_seg_module|num[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "8.100 ns" { sys_clk sys_clk~out bit_seg_module:u1_bit_seg_module|num[3] } { 0.000ns 0.000ns 3.200ns } { 0.000ns 4.900ns 0.000ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sys_clk source 12.000 ns - Longest register " "Info: - Longest clock path from clock \"sys_clk\" to source register is 12.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.900 ns) 4.900 ns sys_clk 1 CLK PIN_51 109 " "Info: 1: + IC(0.000 ns) + CELL(4.900 ns) = 4.900 ns; Loc. = PIN_51; Fanout = 109; CLK Node = 'sys_clk'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { sys_clk } "NODE_NAME" } } { "traffic_led.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/traffic_led.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.000 ns) + CELL(0.500 ns) 8.400 ns state_trans_model:u0_state_trans_model\|clk_t 2 REG LC1_E10 37 " "Info: 2: + IC(3.000 ns) + CELL(0.500 ns) = 8.400 ns; Loc. = LC1_E10; Fanout = 37; REG Node = 'state_trans_model:u0_state_trans_model\|clk_t'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.500 ns" { sys_clk state_trans_model:u0_state_trans_model|clk_t } "NODE_NAME" } } { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.600 ns) + CELL(0.000 ns) 12.000 ns state_trans_model:u0_state_trans_model\|s_time\[7\] 3 REG LC3_E3 8 " "Info: 3: + IC(3.600 ns) + CELL(0.000 ns) = 12.000 ns; Loc. = LC3_E3; Fanout = 8; REG Node = 'state_trans_model:u0_state_trans_model\|s_time\[7\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.600 ns" { state_trans_model:u0_state_trans_model|clk_t state_trans_model:u0_state_trans_model|s_time[7] } "NODE_NAME" } } { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.400 ns ( 45.00 % ) " "Info: Total cell delay = 5.400 ns ( 45.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.600 ns ( 55.00 % ) " "Info: Total interconnect delay = 6.600 ns ( 55.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "12.000 ns" { sys_clk state_trans_model:u0_state_trans_model|clk_t state_trans_model:u0_state_trans_model|s_time[7] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "12.000 ns" { sys_clk sys_clk~out state_trans_model:u0_state_trans_model|clk_t state_trans_model:u0_state_trans_model|s_time[7] } { 0.000ns 0.000ns 3.000ns 3.600ns } { 0.000ns 4.900ns 0.500ns 0.000ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "8.100 ns" { sys_clk bit_seg_module:u1_bit_seg_module|num[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "8.100 ns" { sys_clk sys_clk~out bit_seg_module:u1_bit_seg_module|num[3] } { 0.000ns 0.000ns 3.200ns } { 0.000ns 4.900ns 0.000ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "12.000 ns" { sys_clk state_trans_model:u0_state_trans_model|clk_t state_trans_model:u0_state_trans_model|s_time[7] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "12.000 ns" { sys_clk sys_clk~out state_trans_model:u0_state_trans_model|clk_t state_trans_model:u0_state_trans_model|s_time[7] } { 0.000ns 0.000ns 3.000ns 3.600ns } { 0.000ns 4.900ns 0.500ns 0.000ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.500 ns + " "Info: + Micro clock to output delay of source is 0.500 ns" {  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 57 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.600 ns + " "Info: + Micro setup delay of destination is 0.600 ns" {  } { { "bit_seg_module.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/bit_seg_module.v" 67 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "53.900 ns" { state_trans_model:u0_state_trans_model|s_time[7] bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_m7c:add_sub_3|add_sub_cella[1]~38 bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_m7c:add_sub_3|add_sub_cella[2]~50 bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_m7c:add_sub_3|add_sub_cella[3]~44 bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|StageOut[17]~1148 bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_4|add_sub_cella[3]~98 bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_4|add_sub_cella[4]~78 bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|StageOut[22]~1147 bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_5|add_sub_cella[3]~COUT bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_5|cout bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_5|add_sub_cella[4]~128 bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|StageOut[26]~1127 bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_6|add_sub_cella[2]~COUT bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_6|add_sub_cella[3]~COUT bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_6|cout bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_6|add_sub_cella[4]~134 bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|StageOut[31]~1137 bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_7|add_sub_cella[2]~COUT bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_7|add_sub_cella[3]~COUT bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_7|cout bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_7|add_sub_cella[4]~144 bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|StageOut[36]~1133 bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_8|add_sub_cella[2]~COUT bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_8|add_sub_cella[3]~COUT bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_8|cout bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_8|add_sub_cella[4]~144 bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|StageOut[41]~1118 bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_9|add_sub_cella[2]~COUT bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_9|add_sub_cella[3]~COUT bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_9|cout bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_9|add_sub_cella[4]~144 bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|StageOut[48]~1123 bit_seg_module:u1_bit_seg_module|Selector0~12 bit_seg_module:u1_bit_seg_module|Selector0~13 bit_seg_module:u1_bit_seg_module|num[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "53.900 ns" { state_trans_model:u0_state_trans_model|s_time[7] bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_m7c:add_sub_3|add_sub_cella[1]~38 bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_m7c:add_sub_3|add_sub_cella[2]~50 bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_m7c:add_sub_3|add_sub_cella[3]~44 bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|StageOut[17]~1148 bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_4|add_sub_cella[3]~98 bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_4|add_sub_cella[4]~78 bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|StageOut[22]~1147 bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_5|add_sub_cella[3]~COUT bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_5|cout bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_5|add_sub_cella[4]~128 bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|StageOut[26]~1127 bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_6|add_sub_cella[2]~COUT bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_6|add_sub_cella[3]~COUT bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_6|cout bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_6|add_sub_cella[4]~134 bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|StageOut[31]~1137 bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_7|add_sub_cella[2]~COUT bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_7|add_sub_cella[3]~COUT bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_7|cout bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_7|add_sub_cella[4]~144 bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|StageOut[36]~1133 bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_8|add_sub_cella[2]~COUT bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_8|add_sub_cella[3]~COUT bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_8|cout bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_8|add_sub_cella[4]~144 bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|StageOut[41]~1118 bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_9|add_sub_cella[2]~COUT bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_9|add_sub_cella[3]~COUT bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_9|cout bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_9|add_sub_cella[4]~144 bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|StageOut[48]~1123 bit_seg_module:u1_bit_seg_module|Selector0~12 bit_seg_module:u1_bit_seg_module|Selector0~13 bit_seg_module:u1_bit_seg_module|num[3] } { 0.000ns 0.300ns 0.300ns 0.300ns 1.000ns 0.300ns 0.300ns 1.900ns 1.200ns 0.000ns 0.000ns 1.000ns 1.300ns 0.000ns 0.000ns 0.000ns 2.300ns 1.200ns 0.000ns 0.000ns 0.000ns 0.900ns 1.000ns 0.000ns 0.000ns 0.000ns 2.100ns 1.200ns 0.000ns 0.000ns 0.000ns 0.300ns 2.100ns 0.300ns 0.300ns } { 0.000ns 1.400ns 1.400ns 1.400ns 1.600ns 1.600ns 1.400ns 1.600ns 0.700ns 0.200ns 1.400ns 1.400ns 0.700ns 0.200ns 0.200ns 1.400ns 1.600ns 0.700ns 0.200ns 0.200ns 1.400ns 1.600ns 0.700ns 0.200ns 0.200ns 1.400ns 1.400ns 0.700ns 0.200ns 0.200ns 1.400ns 1.400ns 1.600ns 1.600ns 1.000ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "8.100 ns" { sys_clk bit_seg_module:u1_bit_seg_module|num[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "8.100 ns" { sys_clk sys_clk~out bit_seg_module:u1_bit_seg_module|num[3] } { 0.000ns 0.000ns 3.200ns } { 0.000ns 4.900ns 0.000ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "12.000 ns" { sys_clk state_trans_model:u0_state_trans_model|clk_t state_trans_model:u0_state_trans_model|s_time[7] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "12.000 ns" { sys_clk sys_clk~out state_trans_model:u0_state_trans_model|clk_t state_trans_model:u0_state_trans_model|s_time[7] } { 0.000ns 0.000ns 3.000ns 3.600ns } { 0.000ns 4.900ns 0.500ns 0.000ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_TSU_RESULT" "led_module:u2_led_module\|led\[0\] key\[0\] sys_clk 7.300 ns register " "Info: tsu for register \"led_module:u2_led_module\|led\[0\]\" (data pin = \"key\[0\]\", clock pin = \"sys_clk\") is 7.300 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.700 ns + Longest pin register " "Info: + Longest pin to register delay is 13.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.900 ns) 4.900 ns key\[0\] 1 PIN PIN_137 15 " "Info: 1: + IC(0.000 ns) + CELL(4.900 ns) = 4.900 ns; Loc. = PIN_137; Fanout = 15; PIN Node = 'key\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { key[0] } "NODE_NAME" } } { "traffic_led.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/traffic_led.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.300 ns) + CELL(1.600 ns) 9.800 ns led_module:u2_led_module\|led~452 2 COMB LC4_D7 10 " "Info: 2: + IC(3.300 ns) + CELL(1.600 ns) = 9.800 ns; Loc. = LC4_D7; Fanout = 10; COMB Node = 'led_module:u2_led_module\|led~452'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.900 ns" { key[0] led_module:u2_led_module|led~452 } "NODE_NAME" } } { "led_module.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/led_module.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(1.100 ns) 13.700 ns led_module:u2_led_module\|led\[0\] 3 REG LC6_E25 1 " "Info: 3: + IC(2.800 ns) + CELL(1.100 ns) = 13.700 ns; Loc. = LC6_E25; Fanout = 1; REG Node = 'led_module:u2_led_module\|led\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.900 ns" { led_module:u2_led_module|led~452 led_module:u2_led_module|led[0] } "NODE_NAME" } } { "led_module.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/led_module.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.600 ns ( 55.47 % ) " "Info: Total cell delay = 7.600 ns ( 55.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.100 ns ( 44.53 % ) " "Info: Total interconnect delay = 6.100 ns ( 44.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "13.700 ns" { key[0] led_module:u2_led_module|led~452 led_module:u2_led_module|led[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "13.700 ns" { key[0] key[0]~out led_module:u2_led_module|led~452 led_module:u2_led_module|led[0] } { 0.000ns 0.000ns 3.300ns 2.800ns } { 0.000ns 4.900ns 1.600ns 1.100ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.600 ns + " "Info: + Micro setup delay of destination is 0.600 ns" {  } { { "led_module.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/led_module.v" 28 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sys_clk destination 7.000 ns - Shortest register " "Info: - Shortest clock path from clock \"sys_clk\" to destination register is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.900 ns) 4.900 ns sys_clk 1 CLK PIN_51 109 " "Info: 1: + IC(0.000 ns) + CELL(4.900 ns) = 4.900 ns; Loc. = PIN_51; Fanout = 109; CLK Node = 'sys_clk'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { sys_clk } "NODE_NAME" } } { "traffic_led.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/traffic_led.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.100 ns) + CELL(0.000 ns) 7.000 ns led_module:u2_led_module\|led\[0\] 2 REG LC6_E25 1 " "Info: 2: + IC(2.100 ns) + CELL(0.000 ns) = 7.000 ns; Loc. = LC6_E25; Fanout = 1; REG Node = 'led_module:u2_led_module\|led\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.100 ns" { sys_clk led_module:u2_led_module|led[0] } "NODE_NAME" } } { "led_module.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/led_module.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.900 ns ( 70.00 % ) " "Info: Total cell delay = 4.900 ns ( 70.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.100 ns ( 30.00 % ) " "Info: Total interconnect delay = 2.100 ns ( 30.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.000 ns" { sys_clk led_module:u2_led_module|led[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "7.000 ns" { sys_clk sys_clk~out led_module:u2_led_module|led[0] } { 0.000ns 0.000ns 2.100ns } { 0.000ns 4.900ns 0.000ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "13.700 ns" { key[0] led_module:u2_led_module|led~452 led_module:u2_led_module|led[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "13.700 ns" { key[0] key[0]~out led_module:u2_led_module|led~452 led_module:u2_led_module|led[0] } { 0.000ns 0.000ns 3.300ns 2.800ns } { 0.000ns 4.900ns 1.600ns 1.100ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.000 ns" { sys_clk led_module:u2_led_module|led[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "7.000 ns" { sys_clk sys_clk~out led_module:u2_led_module|led[0] } { 0.000ns 0.000ns 2.100ns } { 0.000ns 4.900ns 0.000ns } } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "sys_clk led\[23\] led_module:u2_led_module\|led\[17\]~499 17.700 ns register " "Info: tco from clock \"sys_clk\" to destination pin \"led\[23\]\" through register \"led_module:u2_led_module\|led\[17\]~499\" is 17.700 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sys_clk source 8.100 ns + Longest register " "Info: + Longest clock path from clock \"sys_clk\" to source register is 8.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.900 ns) 4.900 ns sys_clk 1 CLK PIN_51 109 " "Info: 1: + IC(0.000 ns) + CELL(4.900 ns) = 4.900 ns; Loc. = PIN_51; Fanout = 109; CLK Node = 'sys_clk'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { sys_clk } "NODE_NAME" } } { "traffic_led.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/traffic_led.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.200 ns) + CELL(0.000 ns) 8.100 ns led_module:u2_led_module\|led\[17\]~499 2 REG LC3_D7 1 " "Info: 2: + IC(3.200 ns) + CELL(0.000 ns) = 8.100 ns; Loc. = LC3_D7; Fanout = 1; REG Node = 'led_module:u2_led_module\|led\[17\]~499'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.200 ns" { sys_clk led_module:u2_led_module|led[17]~499 } "NODE_NAME" } } { "led_module.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/led_module.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.900 ns ( 60.49 % ) " "Info: Total cell delay = 4.900 ns ( 60.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.200 ns ( 39.51 % ) " "Info: Total interconnect delay = 3.200 ns ( 39.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "8.100 ns" { sys_clk led_module:u2_led_module|led[17]~499 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "8.100 ns" { sys_clk sys_clk~out led_module:u2_led_module|led[17]~499 } { 0.000ns 0.000ns 3.200ns } { 0.000ns 4.900ns 0.000ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.500 ns + " "Info: + Micro clock to output delay of source is 0.500 ns" {  } { { "led_module.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/led_module.v" 28 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.100 ns + Longest register pin " "Info: + Longest register to pin delay is 9.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns led_module:u2_led_module\|led\[17\]~499 1 REG LC3_D7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC3_D7; Fanout = 1; REG Node = 'led_module:u2_led_module\|led\[17\]~499'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { led_module:u2_led_module|led[17]~499 } "NODE_NAME" } } { "led_module.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/led_module.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(6.300 ns) 9.100 ns led\[23\] 2 PIN PIN_27 0 " "Info: 2: + IC(2.800 ns) + CELL(6.300 ns) = 9.100 ns; Loc. = PIN_27; Fanout = 0; PIN Node = 'led\[23\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "9.100 ns" { led_module:u2_led_module|led[17]~499 led[23] } "NODE_NAME" } } { "traffic_led.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/traffic_led.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.300 ns ( 69.23 % ) " "Info: Total cell delay = 6.300 ns ( 69.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.800 ns ( 30.77 % ) " "Info: Total interconnect delay = 2.800 ns ( 30.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "9.100 ns" { led_module:u2_led_module|led[17]~499 led[23] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "9.100 ns" { led_module:u2_led_module|led[17]~499 led[23] } { 0.000ns 2.800ns } { 0.000ns 6.300ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "8.100 ns" { sys_clk led_module:u2_led_module|led[17]~499 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "8.100 ns" { sys_clk sys_clk~out led_module:u2_led_module|led[17]~499 } { 0.000ns 0.000ns 3.200ns } { 0.000ns 4.900ns 0.000ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "9.100 ns" { led_module:u2_led_module|led[17]~499 led[23] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "9.100 ns" { led_module:u2_led_module|led[17]~499 led[23] } { 0.000ns 2.800ns } { 0.000ns 6.300ns } } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "ITDB_TH_RESULT" "state_trans_model:u0_state_trans_model\|n_time\[9\] sys_rst_n sys_clk 5.500 ns register " "Info: th for register \"state_trans_model:u0_state_trans_model\|n_time\[9\]\" (data pin = \"sys_rst_n\", clock pin = \"sys_clk\") is 5.500 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sys_clk destination 12.000 ns + Longest register " "Info: + Longest clock path from clock \"sys_clk\" to destination register is 12.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.900 ns) 4.900 ns sys_clk 1 CLK PIN_51 109 " "Info: 1: + IC(0.000 ns) + CELL(4.900 ns) = 4.900 ns; Loc. = PIN_51; Fanout = 109; CLK Node = 'sys_clk'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { sys_clk } "NODE_NAME" } } { "traffic_led.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/traffic_led.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.000 ns) + CELL(0.500 ns) 8.400 ns state_trans_model:u0_state_trans_model\|clk_t 2 REG LC1_E10 37 " "Info: 2: + IC(3.000 ns) + CELL(0.500 ns) = 8.400 ns; Loc. = LC1_E10; Fanout = 37; REG Node = 'state_trans_model:u0_state_trans_model\|clk_t'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.500 ns" { sys_clk state_trans_model:u0_state_trans_model|clk_t } "NODE_NAME" } } { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.600 ns) + CELL(0.000 ns) 12.000 ns state_trans_model:u0_state_trans_model\|n_time\[9\] 3 REG LC4_F23 12 " "Info: 3: + IC(3.600 ns) + CELL(0.000 ns) = 12.000 ns; Loc. = LC4_F23; Fanout = 12; REG Node = 'state_trans_model:u0_state_trans_model\|n_time\[9\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.600 ns" { state_trans_model:u0_state_trans_model|clk_t state_trans_model:u0_state_trans_model|n_time[9] } "NODE_NAME" } } { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.400 ns ( 45.00 % ) " "Info: Total cell delay = 5.400 ns ( 45.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.600 ns ( 55.00 % ) " "Info: Total interconnect delay = 6.600 ns ( 55.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "12.000 ns" { sys_clk state_trans_model:u0_state_trans_model|clk_t state_trans_model:u0_state_trans_model|n_time[9] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "12.000 ns" { sys_clk sys_clk~out state_trans_model:u0_state_trans_model|clk_t state_trans_model:u0_state_trans_model|n_time[9] } { 0.000ns 0.000ns 3.000ns 3.600ns } { 0.000ns 4.900ns 0.500ns 0.000ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "1.300 ns + " "Info: + Micro hold delay of destination is 1.300 ns" {  } { { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 57 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.800 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.900 ns) 4.900 ns sys_rst_n 1 PIN PIN_49 133 " "Info: 1: + IC(0.000 ns) + CELL(4.900 ns) = 4.900 ns; Loc. = PIN_49; Fanout = 133; PIN Node = 'sys_rst_n'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { sys_rst_n } "NODE_NAME" } } { "traffic_led.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/traffic_led.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(1.000 ns) 7.800 ns state_trans_model:u0_state_trans_model\|n_time\[9\] 2 REG LC4_F23 12 " "Info: 2: + IC(1.900 ns) + CELL(1.000 ns) = 7.800 ns; Loc. = LC4_F23; Fanout = 12; REG Node = 'state_trans_model:u0_state_trans_model\|n_time\[9\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.900 ns" { sys_rst_n state_trans_model:u0_state_trans_model|n_time[9] } "NODE_NAME" } } { "state_trans_model.v" "" { Text "C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.900 ns ( 75.64 % ) " "Info: Total cell delay = 5.900 ns ( 75.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.900 ns ( 24.36 % ) " "Info: Total interconnect delay = 1.900 ns ( 24.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.800 ns" { sys_rst_n state_trans_model:u0_state_trans_model|n_time[9] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "7.800 ns" { sys_rst_n sys_rst_n~out state_trans_model:u0_state_trans_model|n_time[9] } { 0.000ns 0.000ns 1.900ns } { 0.000ns 4.900ns 1.000ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "12.000 ns" { sys_clk state_trans_model:u0_state_trans_model|clk_t state_trans_model:u0_state_trans_model|n_time[9] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "12.000 ns" { sys_clk sys_clk~out state_trans_model:u0_state_trans_model|clk_t state_trans_model:u0_state_trans_model|n_time[9] } { 0.000ns 0.000ns 3.000ns 3.600ns } { 0.000ns 4.900ns 0.500ns 0.000ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.800 ns" { sys_rst_n state_trans_model:u0_state_trans_model|n_time[9] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "7.800 ns" { sys_rst_n sys_rst_n~out state_trans_model:u0_state_trans_model|n_time[9] } { 0.000ns 0.000ns 1.900ns } { 0.000ns 4.900ns 1.000ns } } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 29 14:43:11 2023 " "Info: Processing ended: Thu Jun 29 14:43:11 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
