Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.1 (lin64) Build 881834 Fri Apr  4 14:00:25 MDT 2014
| Date         : Fri Sep  5 05:01:55 2014
| Host         : umma running 64-bit Ubuntu 12.04.5 LTS
| Command      : report_timing_summary -verbose -file ./hw/mkcontrollertop_post_synth_timing_summary.rpt
| Design       : mkControllerTop
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.12 2014-03-13
---------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 125 register/latch pins with no clock driven by root clock pin: CLK_sys_clk_p (HIGH)

 There are 175 register/latch pins with no clock driven by root clock pin: dbg_hub/sl_iport0_o[1] (HIGH)

 There are 1435 register/latch pins with no clock driven by root clock pin: dbg_hub/sl_iport1_o[1] (HIGH)


2. checking constant clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 4 register/latch pins which need pulse_width check. (LOW)


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 5524 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but has a clock definition.


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.834        0.000                      0                10127        0.195        0.000                      0                 9083        1.515        0.000                       0                  3299  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                  Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                  ------------         ----------      --------------
GT_REFCLK1                                                             {0.000 1.818}        3.636           275.028         
auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/gt_refclk1  {0.000 1.818}        3.636           275.028         
drp_clk_i                                                              {0.000 10.000}       20.000          50.000          
init_clk_i                                                             {0.000 10.000}       20.000          50.000          
sync_clk_i                                                             {0.000 2.272}        4.545           220.022         
user_clk_i                                                             {0.000 4.545}        9.091           109.999         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
GT_REFCLK1                                                                                                                                                      2.098        0.000                       0                     1  
drp_clk_i          16.032        0.000                      0                 1026                                                                              9.468        0.000                       0                   525  
init_clk_i         16.032        0.000                      0                 1026                                                                              9.468        0.000                       0                   525  
sync_clk_i          1.834        0.000                      0                   12        0.801        0.000                      0                   12        1.515        0.000                       0                     8  
user_clk_i          4.608        0.000                      0                 9036        0.195        0.000                      0                 9036        3.031        0.000                       0                  2765  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
init_clk_i    drp_clk_i          16.032        0.000                      0                 1026                                                                        
user_clk_i    drp_clk_i           7.071        0.000                      0                   12                                                                        
drp_clk_i     init_clk_i         16.032        0.000                      0                 1026                                                                        
user_clk_i    init_clk_i          7.071        0.000                      0                   12                                                                        
drp_clk_i     user_clk_i          7.858        0.000                      0                    8                                                                        
init_clk_i    user_clk_i          7.858        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  user_clk_i         user_clk_i               5.822        0.000                      0                   35        0.756        0.000                      0                   35  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  GT_REFCLK1
  To Clock:  GT_REFCLK1

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        2.098ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GT_REFCLK1
Waveform:           { 0 1.818 }
Period:             3.636
Sources:            { gtp_clk_0/O }

Check Type  Corner  Lib Pin                 Reference Pin  Required  Actual  Slack  Location  Pin
Min Period  n/a     GTPE2_COMMON/GTREFCLK0  n/a            1.538     3.636   2.098            auroraIfc/auroraIntraImport/aurora_module_i/gt_common_support/gtpe2_common_0_i/GTREFCLK0



---------------------------------------------------------------------------------------------------
From Clock:  drp_clk_i
  To Clock:  drp_clk_i

Setup :            0  Failing Endpoints,  Worst Slack       16.032ns,  Total Violation        0.000ns
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        9.468ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.032ns  (required time - arrival time)
  Source:                 auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/gt_rxresetfsm_i/mmcm_lock_reclocked_reg/C
                            (rising edge-triggered cell FDRE clocked by drp_clk_i)
  Destination:            auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/gt_rxresetfsm_i/FSM_onehot_rx_state_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by drp_clk_i)
  Path Group:             drp_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        3.832ns  (logic 1.030ns (26.879%)  route 2.802ns (73.121%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/gt_rxresetfsm_i/mmcm_lock_reclocked_reg/C
                         FDRE (Prop_fdre_C_Q)         0.415     0.415 r  auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/gt_rxresetfsm_i/mmcm_lock_reclocked_reg/Q
                         net (fo=3, unplaced)         0.798     1.213    auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/gt_rxresetfsm_i/mmcm_lock_reclocked
                         LUT5 (Prop_lut5_I0_O)        0.246     1.459 r  auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/gt_rxresetfsm_i/FSM_onehot_rx_state[9]_i_14/O
                         net (fo=1, unplaced)         0.658     2.117    auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/gt_rxresetfsm_i/pll0lock_cdc_sync/I3
                         LUT6 (Prop_lut6_I1_O)        0.264     2.381 r  auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/gt_rxresetfsm_i/pll0lock_cdc_sync/FSM_onehot_rx_state[9]_i_6/O
                         net (fo=1, unplaced)         0.939     3.320    auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/gt_rxresetfsm_i/data_valid_cdc_sync/I9
                         LUT6 (Prop_lut6_I1_O)        0.105     3.425 r  auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/gt_rxresetfsm_i/data_valid_cdc_sync/FSM_onehot_rx_state[9]_i_2/O
                         net (fo=9, unplaced)         0.407     3.832    auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/gt_rxresetfsm_i/n_22_data_valid_cdc_sync
                         FDSE                                         r  auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/gt_rxresetfsm_i/FSM_onehot_rx_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         FDSE (Setup_fdse_C_CE)      -0.136    19.864    auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/gt_rxresetfsm_i/FSM_onehot_rx_state_reg[1]
  -------------------------------------------------------------------
                         required time                         19.864    
                         arrival time                          -3.832    
  -------------------------------------------------------------------
                         slack                                 16.032    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         drp_clk_i
Waveform:           { 0 10 }
Period:             20.000
Sources:            { auroraIfc/auroraIntraClockDiv2_slowbuf/O }

Check Type        Corner  Lib Pin               Reference Pin  Required  Actual  Slack   Location            Pin
Min Period        n/a     GTPE2_CHANNEL/DRPCLK  n/a            5.714     20.000  14.286  GTPE2_CHANNEL_X0Y4  auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/DRPCLK
Low Pulse Width   Slow    FDRE/C                n/a            0.500     9.968   9.468                       auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/aurora_8b10b_aurora_lane_4byte_0_i/aurora_8b10b_hotplug_i/count_for_reset_r_reg[0]/C
High Pulse Width  Slow    FDRE/C                n/a            0.500     9.968   9.468                       auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/aurora_8b10b_aurora_lane_4byte_0_i/aurora_8b10b_hotplug_i/count_for_reset_r_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  init_clk_i
  To Clock:  init_clk_i

Setup :            0  Failing Endpoints,  Worst Slack       16.032ns,  Total Violation        0.000ns
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        9.468ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.032ns  (required time - arrival time)
  Source:                 auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/gt_rxresetfsm_i/mmcm_lock_reclocked_reg/C
                            (rising edge-triggered cell FDRE clocked by init_clk_i)
  Destination:            auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/gt_rxresetfsm_i/FSM_onehot_rx_state_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by init_clk_i)
  Path Group:             init_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        3.832ns  (logic 1.030ns (26.879%)  route 2.802ns (73.121%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/gt_rxresetfsm_i/mmcm_lock_reclocked_reg/C
                         FDRE (Prop_fdre_C_Q)         0.415     0.415 r  auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/gt_rxresetfsm_i/mmcm_lock_reclocked_reg/Q
                         net (fo=3, unplaced)         0.798     1.213    auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/gt_rxresetfsm_i/mmcm_lock_reclocked
                         LUT5 (Prop_lut5_I0_O)        0.246     1.459 r  auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/gt_rxresetfsm_i/FSM_onehot_rx_state[9]_i_14/O
                         net (fo=1, unplaced)         0.658     2.117    auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/gt_rxresetfsm_i/pll0lock_cdc_sync/I3
                         LUT6 (Prop_lut6_I1_O)        0.264     2.381 r  auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/gt_rxresetfsm_i/pll0lock_cdc_sync/FSM_onehot_rx_state[9]_i_6/O
                         net (fo=1, unplaced)         0.939     3.320    auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/gt_rxresetfsm_i/data_valid_cdc_sync/I9
                         LUT6 (Prop_lut6_I1_O)        0.105     3.425 r  auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/gt_rxresetfsm_i/data_valid_cdc_sync/FSM_onehot_rx_state[9]_i_2/O
                         net (fo=9, unplaced)         0.407     3.832    auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/gt_rxresetfsm_i/n_22_data_valid_cdc_sync
                         FDSE                                         r  auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/gt_rxresetfsm_i/FSM_onehot_rx_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         FDSE (Setup_fdse_C_CE)      -0.136    19.864    auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/gt_rxresetfsm_i/FSM_onehot_rx_state_reg[1]
  -------------------------------------------------------------------
                         required time                         19.864    
                         arrival time                          -3.832    
  -------------------------------------------------------------------
                         slack                                 16.032    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         init_clk_i
Waveform:           { 0 10 }
Period:             20.000
Sources:            { auroraIfc/auroraIntraClockDiv2_slowbuf/O }

Check Type        Corner  Lib Pin               Reference Pin  Required  Actual  Slack   Location            Pin
Min Period        n/a     GTPE2_CHANNEL/DRPCLK  n/a            5.714     20.000  14.286  GTPE2_CHANNEL_X0Y4  auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/DRPCLK
Low Pulse Width   Slow    FDRE/C                n/a            0.500     9.968   9.468                       auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/aurora_8b10b_aurora_lane_4byte_0_i/aurora_8b10b_hotplug_i/count_for_reset_r_reg[0]/C
High Pulse Width  Slow    FDRE/C                n/a            0.500     9.968   9.468                       auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/aurora_8b10b_aurora_lane_4byte_0_i/aurora_8b10b_hotplug_i/count_for_reset_r_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  sync_clk_i
  To Clock:  sync_clk_i

Setup :            0  Failing Endpoints,  Worst Slack        1.834ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.801ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.515ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.834ns  (required time - arrival time)
  Source:                 auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtpe2_i/RXUSRCLK
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by sync_clk_i  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtpe2_i/RXCHBONDI[2]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by sync_clk_i  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             sync_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (sync_clk_i rise@4.545ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        2.304ns  (logic 1.103ns (47.873%)  route 1.201ns (52.127%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.614ns = ( 5.159 - 4.545 ) 
    Source Clock Delay      (SCD):    0.646ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
                         BUFG                         0.000     0.000 r  auroraIfc/auroraIntraImport/aurora_module_i/clock_module_i/clkout1_buf/O
                         net (fo=8, unplaced)         0.646     0.646    auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/sync_clk
    GTPE2_CHANNEL_X0Y5                                                r  auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtpe2_i/RXUSRCLK
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL (Prop_gtpe2_channel_RXUSRCLK_RXCHBONDO[2])
                                                      1.103     1.749 r  auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtpe2_i/RXCHBONDO[2]
                         net (fo=2, estimated)        1.201     2.950    auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/I1[2]
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                                r  auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtpe2_i/RXCHBONDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      4.545     4.545 r  
                         BUFG                         0.000     4.545 r  auroraIfc/auroraIntraImport/aurora_module_i/clock_module_i/clkout1_buf/O
                         net (fo=8, unplaced)         0.614     5.159    auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/sync_clk
    GTPE2_CHANNEL_X0Y6                                                r  auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtpe2_i/RXUSRCLK
                         clock pessimism              0.000     5.159    
                         clock uncertainty           -0.056     5.103    
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL (Setup_gtpe2_channel_RXUSRCLK_RXCHBONDI[2])
                                                     -0.319     4.784    auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtpe2_i
  -------------------------------------------------------------------
                         required time                          4.784    
                         arrival time                          -2.950    
  -------------------------------------------------------------------
                         slack                                  1.834    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.801ns  (arrival time - required time)
  Source:                 auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtpe2_i/RXUSRCLK
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by sync_clk_i  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/RXCHBONDI[3]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by sync_clk_i  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             sync_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sync_clk_i rise@0.000ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        0.959ns  (logic 0.532ns (55.447%)  route 0.427ns (44.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.337ns
    Source Clock Delay      (SCD):    0.321ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
                         BUFG                         0.000     0.000 r  auroraIfc/auroraIntraImport/aurora_module_i/clock_module_i/clkout1_buf/O
                         net (fo=8, unplaced)         0.321     0.321    auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/sync_clk
    GTPE2_CHANNEL_X0Y5                                                r  auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtpe2_i/RXUSRCLK
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL (Prop_gtpe2_channel_RXUSRCLK_RXCHBONDO[3])
                                                      0.532     0.853 r  auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtpe2_i/RXCHBONDO[3]
                         net (fo=2, estimated)        0.427     1.280    auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/RXCHBONDO[3]
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/RXCHBONDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
                         BUFG                         0.000     0.000 r  auroraIfc/auroraIntraImport/aurora_module_i/clock_module_i/clkout1_buf/O
                         net (fo=8, unplaced)         0.337     0.337    auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/sync_clk
    GTPE2_CHANNEL_X0Y4                                                r  auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/RXUSRCLK
                         clock pessimism              0.000     0.337    
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Hold_gtpe2_channel_RXUSRCLK_RXCHBONDI[3])
                                                      0.142     0.479    auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i
  -------------------------------------------------------------------
                         required time                         -0.479    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.801    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sync_clk_i
Waveform:           { 0 2.2725 }
Period:             4.545
Sources:            { auroraIfc/auroraIntraImport/aurora_module_i/clock_module_i/clkout1_buf/O }

Check Type  Corner  Lib Pin                 Reference Pin  Required  Actual  Slack  Location            Pin
Min Period  n/a     GTPE2_CHANNEL/RXUSRCLK  n/a            3.030     4.545   1.515  GTPE2_CHANNEL_X0Y4  auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/RXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  user_clk_i
  To Clock:  user_clk_i

Setup :            0  Failing Endpoints,  Worst Slack        4.608ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.195ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.031ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.608ns  (required time - arrival time)
  Source:                 auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/core_reset_logic_i/tx_lock_cdc_sync/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            auroraIfc/sendQ/fifoMem_reg_0/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by user_clk_i  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (user_clk_i rise@9.091ns - user_clk_i rise@0.000ns)
  Data Path Delay:        4.002ns  (logic 1.131ns (28.258%)  route 2.871ns (71.742%))
  Logic Levels:           4  (LUT1=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.614ns = ( 9.705 - 9.091 ) 
    Source Clock Delay      (SCD):    0.646ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
                         BUFG                         0.000     0.000 r  auroraIfc/auroraIntraImport/aurora_module_i/clock_module_i/clkout0_buf/O
                         net (fo=2765, unplaced)      0.646     0.646    auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/core_reset_logic_i/tx_lock_cdc_sync/user_clk
                                                                      r  auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/core_reset_logic_i/tx_lock_cdc_sync/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.415     1.061 r  auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/core_reset_logic_i/tx_lock_cdc_sync/s_level_out_d3_reg/Q
                         net (fo=2, unplaced)         0.252     1.313    auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/core_reset_logic_i/tx_lock_cdc_sync/s_level_out_d3
                         LUT1 (Prop_lut1_I0_O)        0.232     1.545 r  auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/core_reset_logic_i/tx_lock_cdc_sync/i_0/O
                         net (fo=1, unplaced)         0.583     2.128    auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/core_reset_logic_i/link_reset_cdc_sync/tx_lock_sync
                         LUT6 (Prop_lut6_I3_O)        0.105     2.233 f  auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/core_reset_logic_i/link_reset_cdc_sync/sys_reset_out_INST_0/O
                         net (fo=20, unplaced)        0.999     3.232    auroraIfc/auroraIntraImport/standard_cc_module_i/I2
                         LUT5 (Prop_lut5_I1_O)        0.115     3.347 f  auroraIfc/auroraIntraImport/standard_cc_module_i/tx_src_rdy_n_i_inferred_i_1/O
                         net (fo=5, unplaced)         0.391     3.738    auroraIfc/sendQ/I2
                         LUT5 (Prop_lut5_I3_O)        0.264     4.002 r  auroraIfc/sendQ/fifoMem_reg_0_i_1/O
                         net (fo=22, unplaced)        0.646     4.649    auroraIfc/sendQ/n_0_fifoMem_reg_0_i_1
                         RAMB36E1                                     r  auroraIfc/sendQ/fifoMem_reg_0/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      9.091     9.091 r  
                         BUFG                         0.000     9.091 r  auroraIfc/auroraIntraImport/aurora_module_i/clock_module_i/clkout0_buf/O
                         net (fo=2765, unplaced)      0.614     9.705    auroraIfc/sendQ/I1
                                                                      r  auroraIfc/sendQ/fifoMem_reg_0/CLKARDCLK
                         clock pessimism              0.000     9.705    
                         clock uncertainty           -0.061     9.644    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387     9.257    auroraIfc/sendQ/fifoMem_reg_0
  -------------------------------------------------------------------
                         required time                          9.257    
                         arrival time                          -4.649    
  -------------------------------------------------------------------
                         slack                                  4.608    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/core_reset_logic_i/link_reset_cdc_sync/s_level_out_d1_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/core_reset_logic_i/link_reset_cdc_sync/s_level_out_d2_reg/D
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             user_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.427%)  route 0.128ns (47.573%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.337ns
    Source Clock Delay      (SCD):    0.321ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
                         BUFG                         0.000     0.000 r  auroraIfc/auroraIntraImport/aurora_module_i/clock_module_i/clkout0_buf/O
                         net (fo=2765, unplaced)      0.321     0.321    auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/core_reset_logic_i/link_reset_cdc_sync/user_clk
                                                                      r  auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/core_reset_logic_i/link_reset_cdc_sync/s_level_out_d1_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.462 r  auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/core_reset_logic_i/link_reset_cdc_sync/s_level_out_d1_cdc_to_reg/Q
                         net (fo=1, unplaced)         0.128     0.590    auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/core_reset_logic_i/link_reset_cdc_sync/s_level_out_d1_cdc_to
                         FDRE                                         r  auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/core_reset_logic_i/link_reset_cdc_sync/s_level_out_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
                         BUFG                         0.000     0.000 r  auroraIfc/auroraIntraImport/aurora_module_i/clock_module_i/clkout0_buf/O
                         net (fo=2765, unplaced)      0.337     0.337    auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/core_reset_logic_i/link_reset_cdc_sync/user_clk
                                                                      r  auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/core_reset_logic_i/link_reset_cdc_sync/s_level_out_d2_reg/C
                         clock pessimism              0.000     0.337    
                         FDRE (Hold_fdre_C_D)         0.057     0.394    auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/core_reset_logic_i/link_reset_cdc_sync/s_level_out_d2_reg
  -------------------------------------------------------------------
                         required time                         -0.394    
                         arrival time                           0.590    
  -------------------------------------------------------------------
                         slack                                  0.195    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         user_clk_i
Waveform:           { 0 4.5455 }
Period:             9.091
Sources:            { auroraIfc/auroraIntraImport/aurora_module_i/clock_module_i/clkout0_buf/O }

Check Type        Corner  Lib Pin                  Reference Pin  Required  Actual  Slack  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/RXUSRCLK2  n/a            6.060     9.091   3.031  GTPE2_CHANNEL_X0Y4  auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/RXUSRCLK2
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.854     4.513   3.659                      auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/aurora_8b10b_aurora_lane_4byte_0_i/aurora_8b10b_lane_init_sm_4byte_i/counter2_r_reg[14]_srl14/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.854     4.513   3.659                      auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/aurora_8b10b_aurora_lane_4byte_0_i/aurora_8b10b_lane_init_sm_4byte_i/counter2_r_reg[14]_srl14/CLK



---------------------------------------------------------------------------------------------------
From Clock:  init_clk_i
  To Clock:  drp_clk_i

Setup :            0  Failing Endpoints,  Worst Slack       16.032ns,  Total Violation        0.000ns
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.032ns  (required time - arrival time)
  Source:                 auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/gt_rxresetfsm_i/mmcm_lock_reclocked_reg/C
                            (rising edge-triggered cell FDRE clocked by init_clk_i)
  Destination:            auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/gt_rxresetfsm_i/FSM_onehot_rx_state_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by drp_clk_i)
  Path Group:             drp_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        3.832ns  (logic 1.030ns (26.879%)  route 2.802ns (73.121%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/gt_rxresetfsm_i/mmcm_lock_reclocked_reg/C
                         FDRE (Prop_fdre_C_Q)         0.415     0.415 r  auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/gt_rxresetfsm_i/mmcm_lock_reclocked_reg/Q
                         net (fo=3, unplaced)         0.798     1.213    auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/gt_rxresetfsm_i/mmcm_lock_reclocked
                         LUT5 (Prop_lut5_I0_O)        0.246     1.459 r  auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/gt_rxresetfsm_i/FSM_onehot_rx_state[9]_i_14/O
                         net (fo=1, unplaced)         0.658     2.117    auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/gt_rxresetfsm_i/pll0lock_cdc_sync/I3
                         LUT6 (Prop_lut6_I1_O)        0.264     2.381 r  auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/gt_rxresetfsm_i/pll0lock_cdc_sync/FSM_onehot_rx_state[9]_i_6/O
                         net (fo=1, unplaced)         0.939     3.320    auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/gt_rxresetfsm_i/data_valid_cdc_sync/I9
                         LUT6 (Prop_lut6_I1_O)        0.105     3.425 r  auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/gt_rxresetfsm_i/data_valid_cdc_sync/FSM_onehot_rx_state[9]_i_2/O
                         net (fo=9, unplaced)         0.407     3.832    auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/gt_rxresetfsm_i/n_22_data_valid_cdc_sync
                         FDSE                                         r  auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/gt_rxresetfsm_i/FSM_onehot_rx_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         FDSE (Setup_fdse_C_CE)      -0.136    19.864    auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/gt_rxresetfsm_i/FSM_onehot_rx_state_reg[1]
  -------------------------------------------------------------------
                         required time                         19.864    
                         arrival time                          -3.832    
  -------------------------------------------------------------------
                         slack                                 16.032    





---------------------------------------------------------------------------------------------------
From Clock:  user_clk_i
  To Clock:  drp_clk_i

Setup :            0  Failing Endpoints,  Worst Slack        7.071ns,  Total Violation        0.000ns
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.071ns  (required time - arrival time)
  Source:                 auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/aurora_8b10b_aurora_lane_4byte_3_i/aurora_8b10b_lane_init_sm_4byte_i/lane_up_flop_i/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i)
  Destination:            auroraIfc/auroraIntraImport/chipscope1.i_vio/inst/PROBE_IN_INST/probe_in_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by drp_clk_i)
  Path Group:             drp_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (MaxDelay Path 9.091ns)
  Data Path Delay:        2.004ns  (logic 0.752ns (37.525%)  route 1.252ns (62.475%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Timing Exception:       MaxDelay Path 9.091ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/aurora_8b10b_aurora_lane_4byte_3_i/aurora_8b10b_lane_init_sm_4byte_i/lane_up_flop_i/C
                         FDRE (Prop_fdre_C_Q)         0.415     0.415 r  auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/aurora_8b10b_aurora_lane_4byte_3_i/aurora_8b10b_lane_init_sm_4byte_i/lane_up_flop_i/Q
                         net (fo=5, unplaced)         0.628     1.043    auroraIfc/auroraIntraImport/lane_up_i[3]
                         LUT4 (Prop_lut4_I1_O)        0.232     1.275 r  auroraIfc/auroraIntraImport/lane_up_i_i_inferred_i_1/O
                         net (fo=3, unplaced)         0.366     1.641    auroraIfc/auroraIntraImport/chipscope1.i_vio/inst/PROBE_IN_INST/probe_in1[0]
                         LUT3 (Prop_lut3_I2_O)        0.105     1.746 r  auroraIfc/auroraIntraImport/chipscope1.i_vio/inst/PROBE_IN_INST/probe_in_reg[1]_i_1/O
                         net (fo=1, unplaced)         0.258     2.004    auroraIfc/auroraIntraImport/chipscope1.i_vio/inst/PROBE_IN_INST/n_0_probe_in_reg[1]_i_1
                         FDRE                                         r  auroraIfc/auroraIntraImport/chipscope1.i_vio/inst/PROBE_IN_INST/probe_in_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.091     9.091    
                         FDRE (Setup_fdre_C_D)       -0.016     9.075    auroraIfc/auroraIntraImport/chipscope1.i_vio/inst/PROBE_IN_INST/probe_in_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.075    
                         arrival time                          -2.004    
  -------------------------------------------------------------------
                         slack                                  7.071    





---------------------------------------------------------------------------------------------------
From Clock:  drp_clk_i
  To Clock:  init_clk_i

Setup :            0  Failing Endpoints,  Worst Slack       16.032ns,  Total Violation        0.000ns
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.032ns  (required time - arrival time)
  Source:                 auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/gt_rxresetfsm_i/mmcm_lock_reclocked_reg/C
                            (rising edge-triggered cell FDRE clocked by drp_clk_i)
  Destination:            auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/gt_rxresetfsm_i/FSM_onehot_rx_state_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by init_clk_i)
  Path Group:             init_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        3.832ns  (logic 1.030ns (26.879%)  route 2.802ns (73.121%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/gt_rxresetfsm_i/mmcm_lock_reclocked_reg/C
                         FDRE (Prop_fdre_C_Q)         0.415     0.415 r  auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/gt_rxresetfsm_i/mmcm_lock_reclocked_reg/Q
                         net (fo=3, unplaced)         0.798     1.213    auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/gt_rxresetfsm_i/mmcm_lock_reclocked
                         LUT5 (Prop_lut5_I0_O)        0.246     1.459 r  auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/gt_rxresetfsm_i/FSM_onehot_rx_state[9]_i_14/O
                         net (fo=1, unplaced)         0.658     2.117    auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/gt_rxresetfsm_i/pll0lock_cdc_sync/I3
                         LUT6 (Prop_lut6_I1_O)        0.264     2.381 r  auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/gt_rxresetfsm_i/pll0lock_cdc_sync/FSM_onehot_rx_state[9]_i_6/O
                         net (fo=1, unplaced)         0.939     3.320    auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/gt_rxresetfsm_i/data_valid_cdc_sync/I9
                         LUT6 (Prop_lut6_I1_O)        0.105     3.425 r  auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/gt_rxresetfsm_i/data_valid_cdc_sync/FSM_onehot_rx_state[9]_i_2/O
                         net (fo=9, unplaced)         0.407     3.832    auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/gt_rxresetfsm_i/n_22_data_valid_cdc_sync
                         FDSE                                         r  auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/gt_rxresetfsm_i/FSM_onehot_rx_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         FDSE (Setup_fdse_C_CE)      -0.136    19.864    auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/gt_rxresetfsm_i/FSM_onehot_rx_state_reg[1]
  -------------------------------------------------------------------
                         required time                         19.864    
                         arrival time                          -3.832    
  -------------------------------------------------------------------
                         slack                                 16.032    





---------------------------------------------------------------------------------------------------
From Clock:  user_clk_i
  To Clock:  init_clk_i

Setup :            0  Failing Endpoints,  Worst Slack        7.071ns,  Total Violation        0.000ns
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.071ns  (required time - arrival time)
  Source:                 auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/aurora_8b10b_aurora_lane_4byte_3_i/aurora_8b10b_lane_init_sm_4byte_i/lane_up_flop_i/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i)
  Destination:            auroraIfc/auroraIntraImport/chipscope1.i_vio/inst/PROBE_IN_INST/probe_in_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by init_clk_i)
  Path Group:             init_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (MaxDelay Path 9.091ns)
  Data Path Delay:        2.004ns  (logic 0.752ns (37.525%)  route 1.252ns (62.475%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Timing Exception:       MaxDelay Path 9.091ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/aurora_8b10b_aurora_lane_4byte_3_i/aurora_8b10b_lane_init_sm_4byte_i/lane_up_flop_i/C
                         FDRE (Prop_fdre_C_Q)         0.415     0.415 r  auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/aurora_8b10b_aurora_lane_4byte_3_i/aurora_8b10b_lane_init_sm_4byte_i/lane_up_flop_i/Q
                         net (fo=5, unplaced)         0.628     1.043    auroraIfc/auroraIntraImport/lane_up_i[3]
                         LUT4 (Prop_lut4_I1_O)        0.232     1.275 r  auroraIfc/auroraIntraImport/lane_up_i_i_inferred_i_1/O
                         net (fo=3, unplaced)         0.366     1.641    auroraIfc/auroraIntraImport/chipscope1.i_vio/inst/PROBE_IN_INST/probe_in1[0]
                         LUT3 (Prop_lut3_I2_O)        0.105     1.746 r  auroraIfc/auroraIntraImport/chipscope1.i_vio/inst/PROBE_IN_INST/probe_in_reg[1]_i_1/O
                         net (fo=1, unplaced)         0.258     2.004    auroraIfc/auroraIntraImport/chipscope1.i_vio/inst/PROBE_IN_INST/n_0_probe_in_reg[1]_i_1
                         FDRE                                         r  auroraIfc/auroraIntraImport/chipscope1.i_vio/inst/PROBE_IN_INST/probe_in_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.091     9.091    
                         FDRE (Setup_fdre_C_D)       -0.016     9.075    auroraIfc/auroraIntraImport/chipscope1.i_vio/inst/PROBE_IN_INST/probe_in_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.075    
                         arrival time                          -2.004    
  -------------------------------------------------------------------
                         slack                                  7.071    





---------------------------------------------------------------------------------------------------
From Clock:  drp_clk_i
  To Clock:  user_clk_i

Setup :            0  Failing Endpoints,  Worst Slack        7.858ns,  Total Violation        0.000ns
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.858ns  (required time - arrival time)
  Source:                 auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/gt_txresetfsm_i/MMCM_RESET_reg/C
                            (rising edge-triggered cell FDSE clocked by drp_clk_i)
  Destination:            auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/core_reset_logic_i/tx_lock_cdc_sync/s_level_out_d1_cdc_to_reg/D
                            (rising edge-triggered cell FDRE clocked by user_clk_i)
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (MaxDelay Path 9.091ns)
  Data Path Delay:        1.175ns  (logic 0.647ns (55.064%)  route 0.528ns (44.936%))
  Logic Levels:           1  (LUT2=1)
  Timing Exception:       MaxDelay Path 9.091ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/gt_txresetfsm_i/MMCM_RESET_reg/C
                         FDSE (Prop_fdse_C_Q)         0.415     0.415 f  auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/gt_txresetfsm_i/MMCM_RESET_reg/Q
                         net (fo=2, unplaced)         0.252     0.667    auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/gt_txresetfsm_i/mmcm_reset_i
                         LUT2 (Prop_lut2_I1_O)        0.232     0.899 r  auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/gt_txresetfsm_i/tx_lock_INST_0/O
                         net (fo=3, unplaced)         0.276     1.175    auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/core_reset_logic_i/tx_lock_cdc_sync/tx_lock
                         FDRE                                         r  auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/core_reset_logic_i/tx_lock_cdc_sync/s_level_out_d1_cdc_to_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.091     9.091    
                         FDRE (Setup_fdre_C_D)       -0.058     9.033    auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/core_reset_logic_i/tx_lock_cdc_sync/s_level_out_d1_cdc_to_reg
  -------------------------------------------------------------------
                         required time                          9.033    
                         arrival time                          -1.175    
  -------------------------------------------------------------------
                         slack                                  7.858    





---------------------------------------------------------------------------------------------------
From Clock:  init_clk_i
  To Clock:  user_clk_i

Setup :            0  Failing Endpoints,  Worst Slack        7.858ns,  Total Violation        0.000ns
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.858ns  (required time - arrival time)
  Source:                 auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/gt_txresetfsm_i/MMCM_RESET_reg/C
                            (rising edge-triggered cell FDSE clocked by init_clk_i)
  Destination:            auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/core_reset_logic_i/tx_lock_cdc_sync/s_level_out_d1_cdc_to_reg/D
                            (rising edge-triggered cell FDRE clocked by user_clk_i)
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (MaxDelay Path 9.091ns)
  Data Path Delay:        1.175ns  (logic 0.647ns (55.064%)  route 0.528ns (44.936%))
  Logic Levels:           1  (LUT2=1)
  Timing Exception:       MaxDelay Path 9.091ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/gt_txresetfsm_i/MMCM_RESET_reg/C
                         FDSE (Prop_fdse_C_Q)         0.415     0.415 f  auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/gt_txresetfsm_i/MMCM_RESET_reg/Q
                         net (fo=2, unplaced)         0.252     0.667    auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/gt_txresetfsm_i/mmcm_reset_i
                         LUT2 (Prop_lut2_I1_O)        0.232     0.899 r  auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/gt_txresetfsm_i/tx_lock_INST_0/O
                         net (fo=3, unplaced)         0.276     1.175    auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/core_reset_logic_i/tx_lock_cdc_sync/tx_lock
                         FDRE                                         r  auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/core_reset_logic_i/tx_lock_cdc_sync/s_level_out_d1_cdc_to_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.091     9.091    
                         FDRE (Setup_fdre_C_D)       -0.058     9.033    auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/core_reset_logic_i/tx_lock_cdc_sync/s_level_out_d1_cdc_to_reg
  -------------------------------------------------------------------
                         required time                          9.033    
                         arrival time                          -1.175    
  -------------------------------------------------------------------
                         slack                                  7.858    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  user_clk_i
  To Clock:  user_clk_i

Setup :            0  Failing Endpoints,  Worst Slack        5.822ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.756ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.822ns  (required time - arrival time)
  Source:                 auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/core_reset_logic_i/tx_lock_cdc_sync/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            auroraIfc/recvQ/sDeqPtr_reg[0]/CLR
                            (recovery check against rising-edge clock user_clk_i  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.091ns  (user_clk_i rise@9.091ns - user_clk_i rise@0.000ns)
  Data Path Delay:        2.871ns  (logic 0.857ns (29.850%)  route 2.014ns (70.150%))
  Logic Levels:           3  (LUT1=2 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.614ns = ( 9.705 - 9.091 ) 
    Source Clock Delay      (SCD):    0.646ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
                         BUFG                         0.000     0.000 r  auroraIfc/auroraIntraImport/aurora_module_i/clock_module_i/clkout0_buf/O
                         net (fo=2765, unplaced)      0.646     0.646    auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/core_reset_logic_i/tx_lock_cdc_sync/user_clk
                                                                      r  auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/core_reset_logic_i/tx_lock_cdc_sync/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.415     1.061 r  auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/core_reset_logic_i/tx_lock_cdc_sync/s_level_out_d3_reg/Q
                         net (fo=2, unplaced)         0.252     1.313    auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/core_reset_logic_i/tx_lock_cdc_sync/s_level_out_d3
                         LUT1 (Prop_lut1_I0_O)        0.232     1.545 r  auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/core_reset_logic_i/tx_lock_cdc_sync/i_0/O
                         net (fo=1, unplaced)         0.583     2.128    auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/core_reset_logic_i/link_reset_cdc_sync/tx_lock_sync
                         LUT6 (Prop_lut6_I3_O)        0.105     2.233 f  auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/core_reset_logic_i/link_reset_cdc_sync/sys_reset_out_INST_0/O
                         net (fo=20, unplaced)        0.408     2.641    auroraIfc/auroraIntraImport/system_reset_i
                         LUT1 (Prop_lut1_I0_O)        0.105     2.746 f  auroraIfc/auroraIntraImport/i_0/O
                         net (fo=300, unplaced)       0.771     3.517    auroraIfc/recvQ/I2
                         FDCE                                         f  auroraIfc/recvQ/sDeqPtr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      9.091     9.091 r  
                         BUFG                         0.000     9.091 r  auroraIfc/auroraIntraImport/aurora_module_i/clock_module_i/clkout0_buf/O
                         net (fo=2765, unplaced)      0.614     9.705    auroraIfc/recvQ/I1
                                                                      r  auroraIfc/recvQ/sDeqPtr_reg[0]/C
                         clock pessimism              0.000     9.705    
                         clock uncertainty           -0.061     9.644    
                         FDCE (Recov_fdce_C_CLR)     -0.305     9.339    auroraIfc/recvQ/sDeqPtr_reg[0]
  -------------------------------------------------------------------
                         required time                          9.339    
                         arrival time                          -3.517    
  -------------------------------------------------------------------
                         slack                                  5.822    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.756ns  (arrival time - required time)
  Source:                 auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/core_reset_logic_i/gt_rxresetdone_r2_reg/CLR
                            (removal check against rising-edge clock user_clk_i  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.700ns  (logic 0.256ns (36.554%)  route 0.444ns (63.446%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.337ns
    Source Clock Delay      (SCD):    0.321ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
                         BUFG                         0.000     0.000 r  auroraIfc/auroraIntraImport/aurora_module_i/clock_module_i/clkout0_buf/O
                         net (fo=2765, unplaced)      0.321     0.321    auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/user_clk
                                                                      r  auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.158     0.479 r  auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/Q
                         net (fo=1, unplaced)         0.120     0.598    auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/rx_resetdone_out
                         LUT1 (Prop_lut1_I0_O)        0.098     0.696 f  auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/gt_rxresetdone_r2_i_1/O
                         net (fo=2, unplaced)         0.325     1.021    auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/core_reset_logic_i/I1
                         FDCE                                         f  auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/core_reset_logic_i/gt_rxresetdone_r2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
                         BUFG                         0.000     0.000 r  auroraIfc/auroraIntraImport/aurora_module_i/clock_module_i/clkout0_buf/O
                         net (fo=2765, unplaced)      0.337     0.337    auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/core_reset_logic_i/user_clk
                                                                      r  auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/core_reset_logic_i/gt_rxresetdone_r2_reg/C
                         clock pessimism              0.000     0.337    
                         FDCE (Remov_fdce_C_CLR)     -0.073     0.264    auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/core_reset_logic_i/gt_rxresetdone_r2_reg
  -------------------------------------------------------------------
                         required time                         -0.264    
                         arrival time                           1.021    
  -------------------------------------------------------------------
                         slack                                  0.756    





