{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1761521983801 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761521983801 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 27 10:39:43 2025 " "Processing started: Mon Oct 27 10:39:43 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1761521983801 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761521983801 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mips_fpga_top -c mips_fpga_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off mips_fpga_top -c mips_fpga_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761521983801 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1761521984196 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1761521984196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kyeen/documents/elec4720/modelsim_projects/assignment_2/modules/signextend.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/kyeen/documents/elec4720/modelsim_projects/assignment_2/modules/signextend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 signExtend " "Found entity 1: signExtend" {  } { { "../../modelsim_projects/Assignment_2/modules/signExtend.sv" "" { Text "C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_2/modules/signExtend.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761521989802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761521989802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kyeen/documents/elec4720/modelsim_projects/assignment_2/modules/shifter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/kyeen/documents/elec4720/modelsim_projects/assignment_2/modules/shifter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "../../modelsim_projects/Assignment_2/modules/shifter.sv" "" { Text "C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_2/modules/shifter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761521989809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761521989809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kyeen/documents/elec4720/modelsim_projects/assignment_2/modules/multiplexer.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/kyeen/documents/elec4720/modelsim_projects/assignment_2/modules/multiplexer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexer " "Found entity 1: multiplexer" {  } { { "../../modelsim_projects/Assignment_2/modules/multiplexer.sv" "" { Text "C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_2/modules/multiplexer.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761521989809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761521989809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kyeen/documents/elec4720/modelsim_projects/assignment_2/modules/instruction_classifier.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/kyeen/documents/elec4720/modelsim_projects/assignment_2/modules/instruction_classifier.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_classifier " "Found entity 1: instruction_classifier" {  } { { "../../modelsim_projects/Assignment_2/modules/instruction_classifier.sv" "" { Text "C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_2/modules/instruction_classifier.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761521989809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761521989809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kyeen/documents/elec4720/modelsim_projects/assignment_2/modules/hex7seg.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/kyeen/documents/elec4720/modelsim_projects/assignment_2/modules/hex7seg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hex7seg " "Found entity 1: hex7seg" {  } { { "../../modelsim_projects/Assignment_2/modules/hex7seg.sv" "" { Text "C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_2/modules/hex7seg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761521989809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761521989809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kyeen/documents/elec4720/modelsim_projects/assignment_2/modules/edge_pulse.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/kyeen/documents/elec4720/modelsim_projects/assignment_2/modules/edge_pulse.sv" { { "Info" "ISGN_ENTITY_NAME" "1 edge_pulse " "Found entity 1: edge_pulse" {  } { { "../../modelsim_projects/Assignment_2/modules/edge_pulse.sv" "" { Text "C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_2/modules/edge_pulse.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761521989809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761521989809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kyeen/documents/elec4720/modelsim_projects/assignment_2/modules/datamemory.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/kyeen/documents/elec4720/modelsim_projects/assignment_2/modules/datamemory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dataMemory " "Found entity 1: dataMemory" {  } { { "../../modelsim_projects/Assignment_2/modules/dataMemory.sv" "" { Text "C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_2/modules/dataMemory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761521989809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761521989809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kyeen/documents/elec4720/modelsim_projects/assignment_2/modules/controlunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/kyeen/documents/elec4720/modelsim_projects/assignment_2/modules/controlunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "../../modelsim_projects/Assignment_2/modules/controlUnit.sv" "" { Text "C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_2/modules/controlUnit.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761521989809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761521989809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kyeen/documents/elec4720/modelsim_projects/assignment_2/modules/button_debouncer.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/kyeen/documents/elec4720/modelsim_projects/assignment_2/modules/button_debouncer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 button_debouncer " "Found entity 1: button_debouncer" {  } { { "../../modelsim_projects/Assignment_2/modules/button_debouncer.sv" "" { Text "C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_2/modules/button_debouncer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761521989809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761521989809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kyeen/documents/elec4720/modelsim_projects/assignment_2/modules/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/kyeen/documents/elec4720/modelsim_projects/assignment_2/modules/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../../modelsim_projects/Assignment_2/modules/alu.sv" "" { Text "C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_2/modules/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761521989809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761521989809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kyeen/documents/elec4720/modelsim_projects/assignment_2/modules/adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/kyeen/documents/elec4720/modelsim_projects/assignment_2/modules/adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "../../modelsim_projects/Assignment_2/modules/adder.sv" "" { Text "C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_2/modules/adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761521989818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761521989818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kyeen/documents/elec4720/modelsim_projects/assignment_2/1_register_instructions/rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/kyeen/documents/elec4720/modelsim_projects/assignment_2/1_register_instructions/rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "../../modelsim_projects/Assignment_2/1_Register_Instructions/ROM.sv" "" { Text "C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_2/1_Register_Instructions/ROM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761521989818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761521989818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kyeen/documents/elec4720/modelsim_projects/assignment_2/1_register_instructions/regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/kyeen/documents/elec4720/modelsim_projects/assignment_2/1_register_instructions/regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "../../modelsim_projects/Assignment_2/1_Register_Instructions/regfile.sv" "" { Text "C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_2/1_Register_Instructions/regfile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761521989818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761521989818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kyeen/documents/elec4720/modelsim_projects/assignment_2/1_register_instructions/pc.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/kyeen/documents/elec4720/modelsim_projects/assignment_2/1_register_instructions/pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "../../modelsim_projects/Assignment_2/1_Register_Instructions/PC.sv" "" { Text "C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_2/1_Register_Instructions/PC.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761521989818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761521989818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kyeen/documents/elec4720/modelsim_projects/assignment_2/1_register_instructions/byteim.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/kyeen/documents/elec4720/modelsim_projects/assignment_2/1_register_instructions/byteim.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ByteIM " "Found entity 1: ByteIM" {  } { { "../../modelsim_projects/Assignment_2/1_Register_Instructions/ByteIM.sv" "" { Text "C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_2/1_Register_Instructions/ByteIM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761521989818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761521989818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kyeen/documents/elec4720/modelsim_projects/assignment_2/mips.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/kyeen/documents/elec4720/modelsim_projects/assignment_2/mips.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mips " "Found entity 1: mips" {  } { { "../../modelsim_projects/Assignment_2/mips.sv" "" { Text "C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_2/mips.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761521989818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761521989818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kyeen/documents/elec4720/modelsim_projects/assignment_2/mips_fpga_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/kyeen/documents/elec4720/modelsim_projects/assignment_2/mips_fpga_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mips_fpga_top " "Found entity 1: mips_fpga_top" {  } { { "../../modelsim_projects/Assignment_2/mips_fpga_top.sv" "" { Text "C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_2/mips_fpga_top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761521989818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761521989818 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mips_fpga_top " "Elaborating entity \"mips_fpga_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1761521989842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "button_debouncer button_debouncer:reset_db " "Elaborating entity \"button_debouncer\" for hierarchy \"button_debouncer:reset_db\"" {  } { { "../../modelsim_projects/Assignment_2/mips_fpga_top.sv" "reset_db" { Text "C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_2/mips_fpga_top.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761521989842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_pulse edge_pulse:step_edge " "Elaborating entity \"edge_pulse\" for hierarchy \"edge_pulse:step_edge\"" {  } { { "../../modelsim_projects/Assignment_2/mips_fpga_top.sv" "step_edge" { Text "C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_2/mips_fpga_top.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761521989844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mips mips:cpu_core " "Elaborating entity \"mips\" for hierarchy \"mips:cpu_core\"" {  } { { "../../modelsim_projects/Assignment_2/mips_fpga_top.sv" "cpu_core" { Text "C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_2/mips_fpga_top.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761521989844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit mips:cpu_core\|ControlUnit:CU " "Elaborating entity \"ControlUnit\" for hierarchy \"mips:cpu_core\|ControlUnit:CU\"" {  } { { "../../modelsim_projects/Assignment_2/mips.sv" "CU" { Text "C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_2/mips.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761521989844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_classifier mips:cpu_core\|ControlUnit:CU\|instruction_classifier:opcode_decoder " "Elaborating entity \"instruction_classifier\" for hierarchy \"mips:cpu_core\|ControlUnit:CU\|instruction_classifier:opcode_decoder\"" {  } { { "../../modelsim_projects/Assignment_2/modules/controlUnit.sv" "opcode_decoder" { Text "C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_2/modules/controlUnit.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761521989844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC mips:cpu_core\|PC:pc_inst " "Elaborating entity \"PC\" for hierarchy \"mips:cpu_core\|PC:pc_inst\"" {  } { { "../../modelsim_projects/Assignment_2/mips.sv" "pc_inst" { Text "C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_2/mips.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761521989844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ByteIM mips:cpu_core\|ByteIM:rom_inst " "Elaborating entity \"ByteIM\" for hierarchy \"mips:cpu_core\|ByteIM:rom_inst\"" {  } { { "../../modelsim_projects/Assignment_2/mips.sv" "rom_inst" { Text "C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_2/mips.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761521989844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM mips:cpu_core\|ByteIM:rom_inst\|ROM:wordrom " "Elaborating entity \"ROM\" for hierarchy \"mips:cpu_core\|ByteIM:rom_inst\|ROM:wordrom\"" {  } { { "../../modelsim_projects/Assignment_2/1_Register_Instructions/ByteIM.sv" "wordrom" { Text "C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_2/1_Register_Instructions/ByteIM.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761521989850 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "21 0 63 ROM.sv(12) " "Verilog HDL warning at ROM.sv(12): number of words (21) in memory file does not match the number of elements in the address range \[0:63\]" {  } { { "../../modelsim_projects/Assignment_2/1_Register_Instructions/ROM.sv" "" { Text "C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_2/1_Register_Instructions/ROM.sv" 12 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1761521989850 "|mips_fpga_top|mips:cpu_core|ByteIM:rom_inst|ROM:wordrom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 ROM.sv(5) " "Net \"mem.data_a\" at ROM.sv(5) has no driver or initial value, using a default initial value '0'" {  } { { "../../modelsim_projects/Assignment_2/1_Register_Instructions/ROM.sv" "" { Text "C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_2/1_Register_Instructions/ROM.sv" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1761521989850 "|mips_fpga_top|mips:cpu_core|ByteIM:rom_inst|ROM:wordrom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 ROM.sv(5) " "Net \"mem.waddr_a\" at ROM.sv(5) has no driver or initial value, using a default initial value '0'" {  } { { "../../modelsim_projects/Assignment_2/1_Register_Instructions/ROM.sv" "" { Text "C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_2/1_Register_Instructions/ROM.sv" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1761521989850 "|mips_fpga_top|mips:cpu_core|ByteIM:rom_inst|ROM:wordrom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 ROM.sv(5) " "Net \"mem.we_a\" at ROM.sv(5) has no driver or initial value, using a default initial value '0'" {  } { { "../../modelsim_projects/Assignment_2/1_Register_Instructions/ROM.sv" "" { Text "C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_2/1_Register_Instructions/ROM.sv" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1761521989850 "|mips_fpga_top|mips:cpu_core|ByteIM:rom_inst|ROM:wordrom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer mips:cpu_core\|multiplexer:writeReg_multiplexer " "Elaborating entity \"multiplexer\" for hierarchy \"mips:cpu_core\|multiplexer:writeReg_multiplexer\"" {  } { { "../../modelsim_projects/Assignment_2/mips.sv" "writeReg_multiplexer" { Text "C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_2/mips.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761521989883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer mips:cpu_core\|multiplexer:ALU_srcB_multiplexer " "Elaborating entity \"multiplexer\" for hierarchy \"mips:cpu_core\|multiplexer:ALU_srcB_multiplexer\"" {  } { { "../../modelsim_projects/Assignment_2/mips.sv" "ALU_srcB_multiplexer" { Text "C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_2/mips.sv" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761521989883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile mips:cpu_core\|regfile:regfile_inst " "Elaborating entity \"regfile\" for hierarchy \"mips:cpu_core\|regfile:regfile_inst\"" {  } { { "../../modelsim_projects/Assignment_2/mips.sv" "regfile_inst" { Text "C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_2/mips.sv" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761521989883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signExtend mips:cpu_core\|signExtend:signExtend_inst " "Elaborating entity \"signExtend\" for hierarchy \"mips:cpu_core\|signExtend:signExtend_inst\"" {  } { { "../../modelsim_projects/Assignment_2/mips.sv" "signExtend_inst" { Text "C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_2/mips.sv" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761521989892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder mips:cpu_core\|adder:PCPlus4_adder " "Elaborating entity \"adder\" for hierarchy \"mips:cpu_core\|adder:PCPlus4_adder\"" {  } { { "../../modelsim_projects/Assignment_2/mips.sv" "PCPlus4_adder" { Text "C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_2/mips.sv" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761521989898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu mips:cpu_core\|alu:ALU_inst " "Elaborating entity \"alu\" for hierarchy \"mips:cpu_core\|alu:ALU_inst\"" {  } { { "../../modelsim_projects/Assignment_2/mips.sv" "ALU_inst" { Text "C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_2/mips.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761521989899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataMemory mips:cpu_core\|dataMemory:data_mem " "Elaborating entity \"dataMemory\" for hierarchy \"mips:cpu_core\|dataMemory:data_mem\"" {  } { { "../../modelsim_projects/Assignment_2/mips.sv" "data_mem" { Text "C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_2/mips.sv" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761521989900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex7seg hex7seg:h0 " "Elaborating entity \"hex7seg\" for hierarchy \"hex7seg:h0\"" {  } { { "../../modelsim_projects/Assignment_2/mips_fpga_top.sv" "h0" { Text "C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_2/mips_fpga_top.sv" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761521989900 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "mips:cpu_core\|dataMemory:data_mem\|mem " "RAM logic \"mips:cpu_core\|dataMemory:data_mem\|mem\" is uninferred due to asynchronous read logic" {  } { { "../../modelsim_projects/Assignment_2/modules/dataMemory.sv" "mem" { Text "C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_2/modules/dataMemory.sv" 14 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1761521990251 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mips:cpu_core\|ByteIM:rom_inst\|ROM:wordrom\|mem " "RAM logic \"mips:cpu_core\|ByteIM:rom_inst\|ROM:wordrom\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../../modelsim_projects/Assignment_2/1_Register_Instructions/ROM.sv" "mem" { Text "C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_2/1_Register_Instructions/ROM.sv" 5 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1761521990251 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1761521990251 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/kyeen/Documents/ELEC4720/quartus_projects/Assignment_2/db/mips_fpga_top.ram0_ROM_129fe666.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/kyeen/Documents/ELEC4720/quartus_projects/Assignment_2/db/mips_fpga_top.ram0_ROM_129fe666.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1761521990251 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1761521997801 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1761522001048 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761522001048 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[7\] " "No output dependent on input pin \"sw\[7\]\"" {  } { { "../../modelsim_projects/Assignment_2/mips_fpga_top.sv" "" { Text "C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_2/mips_fpga_top.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1761522001614 "|mips_fpga_top|sw[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[8\] " "No output dependent on input pin \"sw\[8\]\"" {  } { { "../../modelsim_projects/Assignment_2/mips_fpga_top.sv" "" { Text "C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_2/mips_fpga_top.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1761522001614 "|mips_fpga_top|sw[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[9\] " "No output dependent on input pin \"sw\[9\]\"" {  } { { "../../modelsim_projects/Assignment_2/mips_fpga_top.sv" "" { Text "C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_2/mips_fpga_top.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1761522001614 "|mips_fpga_top|sw[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1761522001614 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "13015 " "Implemented 13015 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1761522001630 ""} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Implemented 38 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1761522001630 ""} { "Info" "ICUT_CUT_TM_LCELLS" "12964 " "Implemented 12964 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1761522001630 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1761522001630 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4989 " "Peak virtual memory: 4989 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1761522001712 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 27 10:40:01 2025 " "Processing ended: Mon Oct 27 10:40:01 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1761522001712 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1761522001712 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1761522001712 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1761522001712 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1761522002861 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761522002861 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 27 10:40:02 2025 " "Processing started: Mon Oct 27 10:40:02 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1761522002861 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1761522002861 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off mips_fpga_top -c mips_fpga_top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off mips_fpga_top -c mips_fpga_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1761522002861 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1761522002944 ""}
{ "Info" "0" "" "Project  = mips_fpga_top" {  } {  } 0 0 "Project  = mips_fpga_top" 0 0 "Fitter" 0 0 1761522002944 ""}
{ "Info" "0" "" "Revision = mips_fpga_top" {  } {  } 0 0 "Revision = mips_fpga_top" 0 0 "Fitter" 0 0 1761522002944 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1761522003155 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1761522003155 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "mips_fpga_top 5CGXFC5C6F27C7 " "Selected device 5CGXFC5C6F27C7 for design \"mips_fpga_top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1761522003220 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1761522003261 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1761522003261 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1761522003573 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1761522003580 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1761522003770 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "4 51 " "No exact pin location assignment(s) for 4 pins of 51 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1761522004001 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1761522007696 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "edge_pulse:step_edge\|pulse~CLKENA0 8734 global CLKCTRL_G3 " "edge_pulse:step_edge\|pulse~CLKENA0 with 8734 fanout uses global clock CLKCTRL_G3" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1761522007925 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1761522007925 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk_50~inputCLKENA0 43 global CLKCTRL_G9 " "clk_50~inputCLKENA0 with 43 fanout uses global clock CLKCTRL_G9" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1761522007925 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1761522007925 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1761522007925 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1761522007957 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1761522007982 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1761522008015 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1761522008047 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1761522008047 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1761522008055 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "mips_fpga_top.sdc " "Synopsys Design Constraints File file not found: 'mips_fpga_top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1761522008685 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1761522008685 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1761522008791 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1761522008791 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1761522008791 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1761522009228 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1761522009256 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1761522009256 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1761522009407 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1761522012092 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1761522012951 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:05:13 " "Fitter placement preparation operations ending: elapsed time is 00:05:13" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1761522325325 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1761522672602 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1761522718368 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:46 " "Fitter placement operations ending: elapsed time is 00:00:46" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1761522718368 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1761522723253 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "9 " "Router estimated average interconnect usage is 9% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "54 X46_Y12 X56_Y23 " "Router estimated peak interconnect usage is 54% of the available device resources in the region that extends from location X46_Y12 to location X56_Y23" {  } { { "loc" "" { Generic "C:/Users/kyeen/Documents/ELEC4720/quartus_projects/Assignment_2/" { { 1 { 0 "Router estimated peak interconnect usage is 54% of the available device resources in the region that extends from location X46_Y12 to location X56_Y23"} { { 12 { 0 ""} 46 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1761522756629 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1761522756629 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1761522860635 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1761522860635 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:02:11 " "Fitter routing operations ending: elapsed time is 00:02:11" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1761522860645 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 31.57 " "Total time spent on timing analysis during the Fitter is 31.57 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1761522871237 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1761522871301 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1761522873047 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1761522873047 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1761522875520 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:42 " "Fitter post-fit operations ending: elapsed time is 00:00:42" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1761522913556 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/kyeen/Documents/ELEC4720/quartus_projects/Assignment_2/output_files/mips_fpga_top.fit.smsg " "Generated suppressed messages file C:/Users/kyeen/Documents/ELEC4720/quartus_projects/Assignment_2/output_files/mips_fpga_top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1761522917017 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7838 " "Peak virtual memory: 7838 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1761522924679 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 27 10:55:24 2025 " "Processing ended: Mon Oct 27 10:55:24 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1761522924679 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:15:22 " "Elapsed time: 00:15:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1761522924679 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "01:07:00 " "Total CPU time (on all processors): 01:07:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1761522924679 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1761522924679 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1761522926055 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761522926055 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 27 10:55:25 2025 " "Processing started: Mon Oct 27 10:55:25 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1761522926055 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1761522926055 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off mips_fpga_top -c mips_fpga_top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off mips_fpga_top -c mips_fpga_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1761522926055 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1761522927043 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1761522931945 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4910 " "Peak virtual memory: 4910 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1761522932288 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 27 10:55:32 2025 " "Processing ended: Mon Oct 27 10:55:32 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1761522932288 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1761522932288 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1761522932288 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1761522932288 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1761522933107 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1761522933515 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761522933515 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 27 10:55:33 2025 " "Processing started: Mon Oct 27 10:55:33 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1761522933515 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1761522933515 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta mips_fpga_top -c mips_fpga_top " "Command: quartus_sta mips_fpga_top -c mips_fpga_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1761522933515 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1761522933578 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1761522934431 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1761522934431 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761522934499 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761522934499 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "mips_fpga_top.sdc " "Synopsys Design Constraints File file not found: 'mips_fpga_top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1761522935250 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1761522935250 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name edge_pulse:step_edge\|pulse edge_pulse:step_edge\|pulse " "create_clock -period 1.000 -name edge_pulse:step_edge\|pulse edge_pulse:step_edge\|pulse" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1761522935273 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_50 clk_50 " "create_clock -period 1.000 -name clk_50 clk_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1761522935273 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1761522935273 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1761522935328 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1761522935328 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1761522935335 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1761522935335 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1761522936899 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1761522936899 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -14.868 " "Worst-case setup slack is -14.868" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761522936908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761522936908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.868         -103351.484 edge_pulse:step_edge\|pulse  " "  -14.868         -103351.484 edge_pulse:step_edge\|pulse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761522936908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.303            -117.644 clk_50  " "   -2.303            -117.644 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761522936908 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761522936908 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.438 " "Worst-case hold slack is 0.438" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761522936990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761522936990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.438               0.000 clk_50  " "    0.438               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761522936990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.897               0.000 edge_pulse:step_edge\|pulse  " "    0.897               0.000 edge_pulse:step_edge\|pulse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761522936990 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761522936990 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.018 " "Worst-case recovery slack is -3.018" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761522936998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761522936998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.018            -106.722 edge_pulse:step_edge\|pulse  " "   -3.018            -106.722 edge_pulse:step_edge\|pulse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761522936998 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761522936998 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.579 " "Worst-case removal slack is 0.579" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761522937006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761522937006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.579               0.000 edge_pulse:step_edge\|pulse  " "    0.579               0.000 edge_pulse:step_edge\|pulse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761522937006 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761522937006 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761522937012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761522937012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538           -7072.472 edge_pulse:step_edge\|pulse  " "   -0.538           -7072.472 edge_pulse:step_edge\|pulse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761522937012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -43.526 clk_50  " "   -0.538             -43.526 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761522937012 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761522937012 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1761522937031 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1761522937031 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1761522937031 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1761522937080 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1761522939906 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1761522940369 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1761522940635 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1761522940635 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -14.830 " "Worst-case setup slack is -14.830" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761522940635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761522940635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.830         -102336.604 edge_pulse:step_edge\|pulse  " "  -14.830         -102336.604 edge_pulse:step_edge\|pulse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761522940635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.328            -119.592 clk_50  " "   -2.328            -119.592 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761522940635 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761522940635 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.442 " "Worst-case hold slack is 0.442" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761522940708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761522940708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.442               0.000 clk_50  " "    0.442               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761522940708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.896               0.000 edge_pulse:step_edge\|pulse  " "    0.896               0.000 edge_pulse:step_edge\|pulse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761522940708 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761522940708 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.976 " "Worst-case recovery slack is -2.976" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761522940713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761522940713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.976            -104.961 edge_pulse:step_edge\|pulse  " "   -2.976            -104.961 edge_pulse:step_edge\|pulse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761522940713 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761522940713 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.548 " "Worst-case removal slack is 0.548" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761522940718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761522940718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.548               0.000 edge_pulse:step_edge\|pulse  " "    0.548               0.000 edge_pulse:step_edge\|pulse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761522940718 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761522940718 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761522940720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761522940720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538           -7887.185 edge_pulse:step_edge\|pulse  " "   -0.538           -7887.185 edge_pulse:step_edge\|pulse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761522940720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -48.083 clk_50  " "   -0.538             -48.083 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761522940720 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761522940720 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1761522940749 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1761522940749 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1761522940752 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1761522940954 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1761522947989 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1761522949345 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1761522949742 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1761522949742 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.481 " "Worst-case setup slack is -7.481" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761522949766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761522949766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.481          -50828.837 edge_pulse:step_edge\|pulse  " "   -7.481          -50828.837 edge_pulse:step_edge\|pulse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761522949766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.926             -31.623 clk_50  " "   -0.926             -31.623 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761522949766 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761522949766 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.179 " "Worst-case hold slack is 0.179" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761522950063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761522950063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 clk_50  " "    0.179               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761522950063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.413               0.000 edge_pulse:step_edge\|pulse  " "    0.413               0.000 edge_pulse:step_edge\|pulse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761522950063 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761522950063 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.183 " "Worst-case recovery slack is -1.183" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761522950066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761522950066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.183             -40.479 edge_pulse:step_edge\|pulse  " "   -1.183             -40.479 edge_pulse:step_edge\|pulse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761522950066 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761522950066 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.238 " "Worst-case removal slack is 0.238" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761522950084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761522950084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.238               0.000 edge_pulse:step_edge\|pulse  " "    0.238               0.000 edge_pulse:step_edge\|pulse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761522950084 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761522950084 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.423 " "Worst-case minimum pulse width slack is -0.423" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761522950099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761522950099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.423              -5.035 clk_50  " "   -0.423              -5.035 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761522950099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.044               0.000 edge_pulse:step_edge\|pulse  " "    0.044               0.000 edge_pulse:step_edge\|pulse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761522950099 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761522950099 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1761522950173 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1761522950173 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1761522950181 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1761522951182 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1761522951873 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1761522951873 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.641 " "Worst-case setup slack is -6.641" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761522951881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761522951881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.641          -44884.195 edge_pulse:step_edge\|pulse  " "   -6.641          -44884.195 edge_pulse:step_edge\|pulse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761522951881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.824             -27.083 clk_50  " "   -0.824             -27.083 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761522951881 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761522951881 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.170 " "Worst-case hold slack is 0.170" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761522952206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761522952206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.170               0.000 clk_50  " "    0.170               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761522952206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.383               0.000 edge_pulse:step_edge\|pulse  " "    0.383               0.000 edge_pulse:step_edge\|pulse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761522952206 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761522952206 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.038 " "Worst-case recovery slack is -1.038" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761522952222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761522952222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.038             -35.374 edge_pulse:step_edge\|pulse  " "   -1.038             -35.374 edge_pulse:step_edge\|pulse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761522952222 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761522952222 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.125 " "Worst-case removal slack is 0.125" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761522952246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761522952246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.125               0.000 edge_pulse:step_edge\|pulse  " "    0.125               0.000 edge_pulse:step_edge\|pulse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761522952246 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761522952246 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.420 " "Worst-case minimum pulse width slack is -0.420" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761522952263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761522952263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.420              -4.992 clk_50  " "   -0.420              -4.992 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761522952263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.038               0.000 edge_pulse:step_edge\|pulse  " "    0.038               0.000 edge_pulse:step_edge\|pulse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761522952263 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761522952263 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1761522952349 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1761522952349 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1761522956716 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1761522956744 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5514 " "Peak virtual memory: 5514 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1761522957033 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 27 10:55:57 2025 " "Processing ended: Mon Oct 27 10:55:57 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1761522957033 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1761522957033 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:55 " "Total CPU time (on all processors): 00:00:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1761522957033 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1761522957033 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1761522958432 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761522958432 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 27 10:55:58 2025 " "Processing started: Mon Oct 27 10:55:58 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1761522958432 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1761522958432 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off mips_fpga_top -c mips_fpga_top " "Command: quartus_eda --read_settings_files=off --write_settings_files=off mips_fpga_top -c mips_fpga_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1761522958432 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1761522959561 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mips_fpga_top.vo C:/Users/kyeen/Documents/ELEC4720/quartus_projects/Assignment_2/simulation/modelsim/ simulation " "Generated file mips_fpga_top.vo in folder \"C:/Users/kyeen/Documents/ELEC4720/quartus_projects/Assignment_2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1761522960873 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4806 " "Peak virtual memory: 4806 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1761522960977 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 27 10:56:00 2025 " "Processing ended: Mon Oct 27 10:56:00 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1761522960977 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1761522960977 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1761522960977 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1761522960977 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 23 s " "Quartus Prime Full Compilation was successful. 0 errors, 23 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1761522961843 ""}
