Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Dec 15 23:35:14 2025
| Host         : SimiBook running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file tbs_core_board_timing_summary_routed.rpt -pb tbs_core_board_timing_summary_routed.pb -rpx tbs_core_board_timing_summary_routed.rpx -warn_on_violation
| Design       : tbs_core_board
| Device       : 7s25-ftgb196
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule     Severity  Description                   Violations  
-------  --------  ----------------------------  ----------  
LUTAR-1  Warning   LUT drives async reset alert  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (37)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (37)
--------------------------------
 There are 37 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    104.628        0.000                      0                 5897        0.121        0.000                      0                 5897        3.000        0.000                       0                  2092  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                ------------         ----------      --------------
clock_i              {0.000 5.000}        10.000          100.000         
  clk_out1_pll_8MHz  {0.000 62.500}       125.000         8.000           
  clkfbout_pll_8MHz  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock_i                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out1_pll_8MHz      111.466        0.000                      0                 3813        0.121        0.000                      0                 3813       62.000        0.000                       0                  2088  
  clkfbout_pll_8MHz                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_out1_pll_8MHz  clk_out1_pll_8MHz      104.628        0.000                      0                 2084        0.661        0.000                      0                 2084  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock         
----------         ----------         --------         
(none)                                                   
(none)             clk_out1_pll_8MHz                     
(none)             clkfbout_pll_8MHz                     
(none)                                clk_out1_pll_8MHz  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock_i
  To Clock:  clock_i

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock_i
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_i }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  PLL100to8/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  PLL100to8/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  PLL100to8/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  PLL100to8/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  PLL100to8/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  PLL100to8/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_pll_8MHz
  To Clock:  clk_out1_pll_8MHz

Setup :            0  Failing Endpoints,  Worst Slack      111.466ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       62.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             111.466ns  (required time - arrival time)
  Source:                 tbs_core_0/debouncer_2/n1245_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/dac_control_0/n1652_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        13.163ns  (logic 2.759ns (20.961%)  route 10.404ns (79.039%))
  Logic Levels:           11  (CARRY4=3 LUT2=2 LUT3=2 LUT6=4)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 123.614 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    0.704ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        1.625    -0.631    tbs_core_0/debouncer_2/clk_out1
    SLICE_X5Y37          FDCE                                         r  tbs_core_0/debouncer_2/n1245_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDCE (Prop_fdce_C_Q)         0.456    -0.175 r  tbs_core_0/debouncer_2/n1245_reg/Q
                         net (fo=43, routed)          1.701     1.526    tbs_core_0/debouncer_2/control_mode_debounced
    SLICE_X4Y27          LUT3 (Prop_lut3_I1_O)        0.152     1.678 r  tbs_core_0/debouncer_2/n1652[10]_i_3/O
                         net (fo=43, routed)          1.853     3.531    tbs_core_0/sync_chain_1/n1095
    SLICE_X12Y29         LUT6 (Prop_lut6_I4_O)        0.326     3.857 f  tbs_core_0/sync_chain_1/n2592[269]_i_3/O
                         net (fo=54, routed)          1.570     5.427    tbs_core_0/adaptive_ctrl_0/n2593_reg[29]_0
    SLICE_X18Y23         LUT3 (Prop_lut3_I1_O)        0.124     5.551 r  tbs_core_0/adaptive_ctrl_0/n1327_i_1/O
                         net (fo=34, routed)          1.312     6.863    tbs_core_0/adaptive_ctrl_0/spike
    SLICE_X13Y29         LUT2 (Prop_lut2_I0_O)        0.124     6.987 r  tbs_core_0/adaptive_ctrl_0/n1517[9]_i_5/O
                         net (fo=11, routed)          1.342     8.329    tbs_core_0/adaptive_ctrl_0/n1517[9]_i_5_n_0
    SLICE_X9Y26          LUT6 (Prop_lut6_I2_O)        0.124     8.453 r  tbs_core_0/adaptive_ctrl_0/n1519[3]_i_14/O
                         net (fo=7, routed)           0.696     9.148    tbs_core_0/adaptive_ctrl_0/n1519[3]_i_14_n_0
    SLICE_X5Y25          LUT6 (Prop_lut6_I2_O)        0.124     9.272 r  tbs_core_0/adaptive_ctrl_0/n1651[2]_i_2/O
                         net (fo=5, routed)           0.599     9.871    tbs_core_0/adaptive_ctrl_0/n214[1]
    SLICE_X5Y22          LUT2 (Prop_lut2_I0_O)        0.124     9.995 r  tbs_core_0/adaptive_ctrl_0/n1652[3]_i_6/O
                         net (fo=1, routed)           0.000     9.995    tbs_core_0/dac_control_0/n1652_reg[3]_0[1]
    SLICE_X5Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.545 r  tbs_core_0/dac_control_0/n1652_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.545    tbs_core_0/dac_control_0/n1652_reg[3]_i_2_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.659 r  tbs_core_0/dac_control_0/n1652_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.659    tbs_core_0/dac_control_0/n1652_reg[7]_i_2_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.898 f  tbs_core_0/dac_control_0/n1652_reg[10]_i_4/O[2]
                         net (fo=2, routed)           0.595    11.493    tbs_core_0/adaptive_ctrl_0/n1652_reg[0][0]
    SLICE_X5Y26          LUT6 (Prop_lut6_I3_O)        0.302    11.795 r  tbs_core_0/adaptive_ctrl_0/n1652[10]_i_1/O
                         net (fo=11, routed)          0.736    12.532    tbs_core_0/dac_control_0/E[0]
    SLICE_X1Y24          FDCE                                         r  tbs_core_0/dac_control_0/n1652_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        1.494   123.614    tbs_core_0/dac_control_0/clk_out1
    SLICE_X1Y24          FDCE                                         r  tbs_core_0/dac_control_0/n1652_reg[10]/C
                         clock pessimism              0.704   124.318    
                         clock uncertainty           -0.115   124.203    
    SLICE_X1Y24          FDCE (Setup_fdce_C_CE)      -0.205   123.998    tbs_core_0/dac_control_0/n1652_reg[10]
  -------------------------------------------------------------------
                         required time                        123.998    
                         arrival time                         -12.532    
  -------------------------------------------------------------------
                         slack                                111.466    

Slack (MET) :             111.474ns  (required time - arrival time)
  Source:                 tbs_core_0/debouncer_2/n1245_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/dac_control_0/n1652_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        13.157ns  (logic 2.759ns (20.969%)  route 10.398ns (79.031%))
  Logic Levels:           11  (CARRY4=3 LUT2=2 LUT3=2 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns = ( 123.616 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    0.704ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        1.625    -0.631    tbs_core_0/debouncer_2/clk_out1
    SLICE_X5Y37          FDCE                                         r  tbs_core_0/debouncer_2/n1245_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDCE (Prop_fdce_C_Q)         0.456    -0.175 r  tbs_core_0/debouncer_2/n1245_reg/Q
                         net (fo=43, routed)          1.701     1.526    tbs_core_0/debouncer_2/control_mode_debounced
    SLICE_X4Y27          LUT3 (Prop_lut3_I1_O)        0.152     1.678 r  tbs_core_0/debouncer_2/n1652[10]_i_3/O
                         net (fo=43, routed)          1.853     3.531    tbs_core_0/sync_chain_1/n1095
    SLICE_X12Y29         LUT6 (Prop_lut6_I4_O)        0.326     3.857 f  tbs_core_0/sync_chain_1/n2592[269]_i_3/O
                         net (fo=54, routed)          1.570     5.427    tbs_core_0/adaptive_ctrl_0/n2593_reg[29]_0
    SLICE_X18Y23         LUT3 (Prop_lut3_I1_O)        0.124     5.551 r  tbs_core_0/adaptive_ctrl_0/n1327_i_1/O
                         net (fo=34, routed)          1.312     6.863    tbs_core_0/adaptive_ctrl_0/spike
    SLICE_X13Y29         LUT2 (Prop_lut2_I0_O)        0.124     6.987 r  tbs_core_0/adaptive_ctrl_0/n1517[9]_i_5/O
                         net (fo=11, routed)          1.342     8.329    tbs_core_0/adaptive_ctrl_0/n1517[9]_i_5_n_0
    SLICE_X9Y26          LUT6 (Prop_lut6_I2_O)        0.124     8.453 r  tbs_core_0/adaptive_ctrl_0/n1519[3]_i_14/O
                         net (fo=7, routed)           0.696     9.148    tbs_core_0/adaptive_ctrl_0/n1519[3]_i_14_n_0
    SLICE_X5Y25          LUT6 (Prop_lut6_I2_O)        0.124     9.272 r  tbs_core_0/adaptive_ctrl_0/n1651[2]_i_2/O
                         net (fo=5, routed)           0.599     9.871    tbs_core_0/adaptive_ctrl_0/n214[1]
    SLICE_X5Y22          LUT2 (Prop_lut2_I0_O)        0.124     9.995 r  tbs_core_0/adaptive_ctrl_0/n1652[3]_i_6/O
                         net (fo=1, routed)           0.000     9.995    tbs_core_0/dac_control_0/n1652_reg[3]_0[1]
    SLICE_X5Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.545 r  tbs_core_0/dac_control_0/n1652_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.545    tbs_core_0/dac_control_0/n1652_reg[3]_i_2_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.659 r  tbs_core_0/dac_control_0/n1652_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.659    tbs_core_0/dac_control_0/n1652_reg[7]_i_2_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.898 f  tbs_core_0/dac_control_0/n1652_reg[10]_i_4/O[2]
                         net (fo=2, routed)           0.595    11.493    tbs_core_0/adaptive_ctrl_0/n1652_reg[0][0]
    SLICE_X5Y26          LUT6 (Prop_lut6_I3_O)        0.302    11.795 r  tbs_core_0/adaptive_ctrl_0/n1652[10]_i_1/O
                         net (fo=11, routed)          0.731    12.527    tbs_core_0/dac_control_0/E[0]
    SLICE_X4Y22          FDCE                                         r  tbs_core_0/dac_control_0/n1652_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        1.496   123.616    tbs_core_0/dac_control_0/clk_out1
    SLICE_X4Y22          FDCE                                         r  tbs_core_0/dac_control_0/n1652_reg[0]/C
                         clock pessimism              0.704   124.320    
                         clock uncertainty           -0.115   124.205    
    SLICE_X4Y22          FDCE (Setup_fdce_C_CE)      -0.205   124.000    tbs_core_0/dac_control_0/n1652_reg[0]
  -------------------------------------------------------------------
                         required time                        124.000    
                         arrival time                         -12.527    
  -------------------------------------------------------------------
                         slack                                111.474    

Slack (MET) :             111.474ns  (required time - arrival time)
  Source:                 tbs_core_0/debouncer_2/n1245_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/dac_control_0/n1652_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        13.157ns  (logic 2.759ns (20.969%)  route 10.398ns (79.031%))
  Logic Levels:           11  (CARRY4=3 LUT2=2 LUT3=2 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns = ( 123.616 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    0.704ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        1.625    -0.631    tbs_core_0/debouncer_2/clk_out1
    SLICE_X5Y37          FDCE                                         r  tbs_core_0/debouncer_2/n1245_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDCE (Prop_fdce_C_Q)         0.456    -0.175 r  tbs_core_0/debouncer_2/n1245_reg/Q
                         net (fo=43, routed)          1.701     1.526    tbs_core_0/debouncer_2/control_mode_debounced
    SLICE_X4Y27          LUT3 (Prop_lut3_I1_O)        0.152     1.678 r  tbs_core_0/debouncer_2/n1652[10]_i_3/O
                         net (fo=43, routed)          1.853     3.531    tbs_core_0/sync_chain_1/n1095
    SLICE_X12Y29         LUT6 (Prop_lut6_I4_O)        0.326     3.857 f  tbs_core_0/sync_chain_1/n2592[269]_i_3/O
                         net (fo=54, routed)          1.570     5.427    tbs_core_0/adaptive_ctrl_0/n2593_reg[29]_0
    SLICE_X18Y23         LUT3 (Prop_lut3_I1_O)        0.124     5.551 r  tbs_core_0/adaptive_ctrl_0/n1327_i_1/O
                         net (fo=34, routed)          1.312     6.863    tbs_core_0/adaptive_ctrl_0/spike
    SLICE_X13Y29         LUT2 (Prop_lut2_I0_O)        0.124     6.987 r  tbs_core_0/adaptive_ctrl_0/n1517[9]_i_5/O
                         net (fo=11, routed)          1.342     8.329    tbs_core_0/adaptive_ctrl_0/n1517[9]_i_5_n_0
    SLICE_X9Y26          LUT6 (Prop_lut6_I2_O)        0.124     8.453 r  tbs_core_0/adaptive_ctrl_0/n1519[3]_i_14/O
                         net (fo=7, routed)           0.696     9.148    tbs_core_0/adaptive_ctrl_0/n1519[3]_i_14_n_0
    SLICE_X5Y25          LUT6 (Prop_lut6_I2_O)        0.124     9.272 r  tbs_core_0/adaptive_ctrl_0/n1651[2]_i_2/O
                         net (fo=5, routed)           0.599     9.871    tbs_core_0/adaptive_ctrl_0/n214[1]
    SLICE_X5Y22          LUT2 (Prop_lut2_I0_O)        0.124     9.995 r  tbs_core_0/adaptive_ctrl_0/n1652[3]_i_6/O
                         net (fo=1, routed)           0.000     9.995    tbs_core_0/dac_control_0/n1652_reg[3]_0[1]
    SLICE_X5Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.545 r  tbs_core_0/dac_control_0/n1652_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.545    tbs_core_0/dac_control_0/n1652_reg[3]_i_2_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.659 r  tbs_core_0/dac_control_0/n1652_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.659    tbs_core_0/dac_control_0/n1652_reg[7]_i_2_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.898 f  tbs_core_0/dac_control_0/n1652_reg[10]_i_4/O[2]
                         net (fo=2, routed)           0.595    11.493    tbs_core_0/adaptive_ctrl_0/n1652_reg[0][0]
    SLICE_X5Y26          LUT6 (Prop_lut6_I3_O)        0.302    11.795 r  tbs_core_0/adaptive_ctrl_0/n1652[10]_i_1/O
                         net (fo=11, routed)          0.731    12.527    tbs_core_0/dac_control_0/E[0]
    SLICE_X4Y22          FDCE                                         r  tbs_core_0/dac_control_0/n1652_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        1.496   123.616    tbs_core_0/dac_control_0/clk_out1
    SLICE_X4Y22          FDCE                                         r  tbs_core_0/dac_control_0/n1652_reg[1]/C
                         clock pessimism              0.704   124.320    
                         clock uncertainty           -0.115   124.205    
    SLICE_X4Y22          FDCE (Setup_fdce_C_CE)      -0.205   124.000    tbs_core_0/dac_control_0/n1652_reg[1]
  -------------------------------------------------------------------
                         required time                        124.000    
                         arrival time                         -12.527    
  -------------------------------------------------------------------
                         slack                                111.474    

Slack (MET) :             111.474ns  (required time - arrival time)
  Source:                 tbs_core_0/debouncer_2/n1245_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/dac_control_0/n1652_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        13.157ns  (logic 2.759ns (20.969%)  route 10.398ns (79.031%))
  Logic Levels:           11  (CARRY4=3 LUT2=2 LUT3=2 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns = ( 123.616 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    0.704ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        1.625    -0.631    tbs_core_0/debouncer_2/clk_out1
    SLICE_X5Y37          FDCE                                         r  tbs_core_0/debouncer_2/n1245_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDCE (Prop_fdce_C_Q)         0.456    -0.175 r  tbs_core_0/debouncer_2/n1245_reg/Q
                         net (fo=43, routed)          1.701     1.526    tbs_core_0/debouncer_2/control_mode_debounced
    SLICE_X4Y27          LUT3 (Prop_lut3_I1_O)        0.152     1.678 r  tbs_core_0/debouncer_2/n1652[10]_i_3/O
                         net (fo=43, routed)          1.853     3.531    tbs_core_0/sync_chain_1/n1095
    SLICE_X12Y29         LUT6 (Prop_lut6_I4_O)        0.326     3.857 f  tbs_core_0/sync_chain_1/n2592[269]_i_3/O
                         net (fo=54, routed)          1.570     5.427    tbs_core_0/adaptive_ctrl_0/n2593_reg[29]_0
    SLICE_X18Y23         LUT3 (Prop_lut3_I1_O)        0.124     5.551 r  tbs_core_0/adaptive_ctrl_0/n1327_i_1/O
                         net (fo=34, routed)          1.312     6.863    tbs_core_0/adaptive_ctrl_0/spike
    SLICE_X13Y29         LUT2 (Prop_lut2_I0_O)        0.124     6.987 r  tbs_core_0/adaptive_ctrl_0/n1517[9]_i_5/O
                         net (fo=11, routed)          1.342     8.329    tbs_core_0/adaptive_ctrl_0/n1517[9]_i_5_n_0
    SLICE_X9Y26          LUT6 (Prop_lut6_I2_O)        0.124     8.453 r  tbs_core_0/adaptive_ctrl_0/n1519[3]_i_14/O
                         net (fo=7, routed)           0.696     9.148    tbs_core_0/adaptive_ctrl_0/n1519[3]_i_14_n_0
    SLICE_X5Y25          LUT6 (Prop_lut6_I2_O)        0.124     9.272 r  tbs_core_0/adaptive_ctrl_0/n1651[2]_i_2/O
                         net (fo=5, routed)           0.599     9.871    tbs_core_0/adaptive_ctrl_0/n214[1]
    SLICE_X5Y22          LUT2 (Prop_lut2_I0_O)        0.124     9.995 r  tbs_core_0/adaptive_ctrl_0/n1652[3]_i_6/O
                         net (fo=1, routed)           0.000     9.995    tbs_core_0/dac_control_0/n1652_reg[3]_0[1]
    SLICE_X5Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.545 r  tbs_core_0/dac_control_0/n1652_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.545    tbs_core_0/dac_control_0/n1652_reg[3]_i_2_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.659 r  tbs_core_0/dac_control_0/n1652_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.659    tbs_core_0/dac_control_0/n1652_reg[7]_i_2_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.898 f  tbs_core_0/dac_control_0/n1652_reg[10]_i_4/O[2]
                         net (fo=2, routed)           0.595    11.493    tbs_core_0/adaptive_ctrl_0/n1652_reg[0][0]
    SLICE_X5Y26          LUT6 (Prop_lut6_I3_O)        0.302    11.795 r  tbs_core_0/adaptive_ctrl_0/n1652[10]_i_1/O
                         net (fo=11, routed)          0.731    12.527    tbs_core_0/dac_control_0/E[0]
    SLICE_X4Y22          FDCE                                         r  tbs_core_0/dac_control_0/n1652_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        1.496   123.616    tbs_core_0/dac_control_0/clk_out1
    SLICE_X4Y22          FDCE                                         r  tbs_core_0/dac_control_0/n1652_reg[3]/C
                         clock pessimism              0.704   124.320    
                         clock uncertainty           -0.115   124.205    
    SLICE_X4Y22          FDCE (Setup_fdce_C_CE)      -0.205   124.000    tbs_core_0/dac_control_0/n1652_reg[3]
  -------------------------------------------------------------------
                         required time                        124.000    
                         arrival time                         -12.527    
  -------------------------------------------------------------------
                         slack                                111.474    

Slack (MET) :             111.474ns  (required time - arrival time)
  Source:                 tbs_core_0/debouncer_2/n1245_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/dac_control_0/n1652_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        13.157ns  (logic 2.759ns (20.969%)  route 10.398ns (79.031%))
  Logic Levels:           11  (CARRY4=3 LUT2=2 LUT3=2 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns = ( 123.616 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    0.704ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        1.625    -0.631    tbs_core_0/debouncer_2/clk_out1
    SLICE_X5Y37          FDCE                                         r  tbs_core_0/debouncer_2/n1245_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDCE (Prop_fdce_C_Q)         0.456    -0.175 r  tbs_core_0/debouncer_2/n1245_reg/Q
                         net (fo=43, routed)          1.701     1.526    tbs_core_0/debouncer_2/control_mode_debounced
    SLICE_X4Y27          LUT3 (Prop_lut3_I1_O)        0.152     1.678 r  tbs_core_0/debouncer_2/n1652[10]_i_3/O
                         net (fo=43, routed)          1.853     3.531    tbs_core_0/sync_chain_1/n1095
    SLICE_X12Y29         LUT6 (Prop_lut6_I4_O)        0.326     3.857 f  tbs_core_0/sync_chain_1/n2592[269]_i_3/O
                         net (fo=54, routed)          1.570     5.427    tbs_core_0/adaptive_ctrl_0/n2593_reg[29]_0
    SLICE_X18Y23         LUT3 (Prop_lut3_I1_O)        0.124     5.551 r  tbs_core_0/adaptive_ctrl_0/n1327_i_1/O
                         net (fo=34, routed)          1.312     6.863    tbs_core_0/adaptive_ctrl_0/spike
    SLICE_X13Y29         LUT2 (Prop_lut2_I0_O)        0.124     6.987 r  tbs_core_0/adaptive_ctrl_0/n1517[9]_i_5/O
                         net (fo=11, routed)          1.342     8.329    tbs_core_0/adaptive_ctrl_0/n1517[9]_i_5_n_0
    SLICE_X9Y26          LUT6 (Prop_lut6_I2_O)        0.124     8.453 r  tbs_core_0/adaptive_ctrl_0/n1519[3]_i_14/O
                         net (fo=7, routed)           0.696     9.148    tbs_core_0/adaptive_ctrl_0/n1519[3]_i_14_n_0
    SLICE_X5Y25          LUT6 (Prop_lut6_I2_O)        0.124     9.272 r  tbs_core_0/adaptive_ctrl_0/n1651[2]_i_2/O
                         net (fo=5, routed)           0.599     9.871    tbs_core_0/adaptive_ctrl_0/n214[1]
    SLICE_X5Y22          LUT2 (Prop_lut2_I0_O)        0.124     9.995 r  tbs_core_0/adaptive_ctrl_0/n1652[3]_i_6/O
                         net (fo=1, routed)           0.000     9.995    tbs_core_0/dac_control_0/n1652_reg[3]_0[1]
    SLICE_X5Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.545 r  tbs_core_0/dac_control_0/n1652_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.545    tbs_core_0/dac_control_0/n1652_reg[3]_i_2_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.659 r  tbs_core_0/dac_control_0/n1652_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.659    tbs_core_0/dac_control_0/n1652_reg[7]_i_2_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.898 f  tbs_core_0/dac_control_0/n1652_reg[10]_i_4/O[2]
                         net (fo=2, routed)           0.595    11.493    tbs_core_0/adaptive_ctrl_0/n1652_reg[0][0]
    SLICE_X5Y26          LUT6 (Prop_lut6_I3_O)        0.302    11.795 r  tbs_core_0/adaptive_ctrl_0/n1652[10]_i_1/O
                         net (fo=11, routed)          0.731    12.527    tbs_core_0/dac_control_0/E[0]
    SLICE_X4Y22          FDCE                                         r  tbs_core_0/dac_control_0/n1652_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        1.496   123.616    tbs_core_0/dac_control_0/clk_out1
    SLICE_X4Y22          FDCE                                         r  tbs_core_0/dac_control_0/n1652_reg[7]/C
                         clock pessimism              0.704   124.320    
                         clock uncertainty           -0.115   124.205    
    SLICE_X4Y22          FDCE (Setup_fdce_C_CE)      -0.205   124.000    tbs_core_0/dac_control_0/n1652_reg[7]
  -------------------------------------------------------------------
                         required time                        124.000    
                         arrival time                         -12.527    
  -------------------------------------------------------------------
                         slack                                111.474    

Slack (MET) :             111.482ns  (required time - arrival time)
  Source:                 tbs_core_0/debouncer_2/n1245_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/dac_control_0/n1652_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        13.147ns  (logic 2.759ns (20.985%)  route 10.388ns (79.015%))
  Logic Levels:           11  (CARRY4=3 LUT2=2 LUT3=2 LUT6=4)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 123.614 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    0.704ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        1.625    -0.631    tbs_core_0/debouncer_2/clk_out1
    SLICE_X5Y37          FDCE                                         r  tbs_core_0/debouncer_2/n1245_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDCE (Prop_fdce_C_Q)         0.456    -0.175 r  tbs_core_0/debouncer_2/n1245_reg/Q
                         net (fo=43, routed)          1.701     1.526    tbs_core_0/debouncer_2/control_mode_debounced
    SLICE_X4Y27          LUT3 (Prop_lut3_I1_O)        0.152     1.678 r  tbs_core_0/debouncer_2/n1652[10]_i_3/O
                         net (fo=43, routed)          1.853     3.531    tbs_core_0/sync_chain_1/n1095
    SLICE_X12Y29         LUT6 (Prop_lut6_I4_O)        0.326     3.857 f  tbs_core_0/sync_chain_1/n2592[269]_i_3/O
                         net (fo=54, routed)          1.570     5.427    tbs_core_0/adaptive_ctrl_0/n2593_reg[29]_0
    SLICE_X18Y23         LUT3 (Prop_lut3_I1_O)        0.124     5.551 r  tbs_core_0/adaptive_ctrl_0/n1327_i_1/O
                         net (fo=34, routed)          1.312     6.863    tbs_core_0/adaptive_ctrl_0/spike
    SLICE_X13Y29         LUT2 (Prop_lut2_I0_O)        0.124     6.987 r  tbs_core_0/adaptive_ctrl_0/n1517[9]_i_5/O
                         net (fo=11, routed)          1.342     8.329    tbs_core_0/adaptive_ctrl_0/n1517[9]_i_5_n_0
    SLICE_X9Y26          LUT6 (Prop_lut6_I2_O)        0.124     8.453 r  tbs_core_0/adaptive_ctrl_0/n1519[3]_i_14/O
                         net (fo=7, routed)           0.696     9.148    tbs_core_0/adaptive_ctrl_0/n1519[3]_i_14_n_0
    SLICE_X5Y25          LUT6 (Prop_lut6_I2_O)        0.124     9.272 r  tbs_core_0/adaptive_ctrl_0/n1651[2]_i_2/O
                         net (fo=5, routed)           0.599     9.871    tbs_core_0/adaptive_ctrl_0/n214[1]
    SLICE_X5Y22          LUT2 (Prop_lut2_I0_O)        0.124     9.995 r  tbs_core_0/adaptive_ctrl_0/n1652[3]_i_6/O
                         net (fo=1, routed)           0.000     9.995    tbs_core_0/dac_control_0/n1652_reg[3]_0[1]
    SLICE_X5Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.545 r  tbs_core_0/dac_control_0/n1652_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.545    tbs_core_0/dac_control_0/n1652_reg[3]_i_2_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.659 r  tbs_core_0/dac_control_0/n1652_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.659    tbs_core_0/dac_control_0/n1652_reg[7]_i_2_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.898 f  tbs_core_0/dac_control_0/n1652_reg[10]_i_4/O[2]
                         net (fo=2, routed)           0.595    11.493    tbs_core_0/adaptive_ctrl_0/n1652_reg[0][0]
    SLICE_X5Y26          LUT6 (Prop_lut6_I3_O)        0.302    11.795 r  tbs_core_0/adaptive_ctrl_0/n1652[10]_i_1/O
                         net (fo=11, routed)          0.721    12.517    tbs_core_0/dac_control_0/E[0]
    SLICE_X3Y25          FDCE                                         r  tbs_core_0/dac_control_0/n1652_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        1.494   123.614    tbs_core_0/dac_control_0/clk_out1
    SLICE_X3Y25          FDCE                                         r  tbs_core_0/dac_control_0/n1652_reg[4]/C
                         clock pessimism              0.704   124.318    
                         clock uncertainty           -0.115   124.203    
    SLICE_X3Y25          FDCE (Setup_fdce_C_CE)      -0.205   123.998    tbs_core_0/dac_control_0/n1652_reg[4]
  -------------------------------------------------------------------
                         required time                        123.998    
                         arrival time                         -12.517    
  -------------------------------------------------------------------
                         slack                                111.482    

Slack (MET) :             111.482ns  (required time - arrival time)
  Source:                 tbs_core_0/debouncer_2/n1245_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/dac_control_0/n1652_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        13.147ns  (logic 2.759ns (20.985%)  route 10.388ns (79.015%))
  Logic Levels:           11  (CARRY4=3 LUT2=2 LUT3=2 LUT6=4)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 123.614 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    0.704ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        1.625    -0.631    tbs_core_0/debouncer_2/clk_out1
    SLICE_X5Y37          FDCE                                         r  tbs_core_0/debouncer_2/n1245_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDCE (Prop_fdce_C_Q)         0.456    -0.175 r  tbs_core_0/debouncer_2/n1245_reg/Q
                         net (fo=43, routed)          1.701     1.526    tbs_core_0/debouncer_2/control_mode_debounced
    SLICE_X4Y27          LUT3 (Prop_lut3_I1_O)        0.152     1.678 r  tbs_core_0/debouncer_2/n1652[10]_i_3/O
                         net (fo=43, routed)          1.853     3.531    tbs_core_0/sync_chain_1/n1095
    SLICE_X12Y29         LUT6 (Prop_lut6_I4_O)        0.326     3.857 f  tbs_core_0/sync_chain_1/n2592[269]_i_3/O
                         net (fo=54, routed)          1.570     5.427    tbs_core_0/adaptive_ctrl_0/n2593_reg[29]_0
    SLICE_X18Y23         LUT3 (Prop_lut3_I1_O)        0.124     5.551 r  tbs_core_0/adaptive_ctrl_0/n1327_i_1/O
                         net (fo=34, routed)          1.312     6.863    tbs_core_0/adaptive_ctrl_0/spike
    SLICE_X13Y29         LUT2 (Prop_lut2_I0_O)        0.124     6.987 r  tbs_core_0/adaptive_ctrl_0/n1517[9]_i_5/O
                         net (fo=11, routed)          1.342     8.329    tbs_core_0/adaptive_ctrl_0/n1517[9]_i_5_n_0
    SLICE_X9Y26          LUT6 (Prop_lut6_I2_O)        0.124     8.453 r  tbs_core_0/adaptive_ctrl_0/n1519[3]_i_14/O
                         net (fo=7, routed)           0.696     9.148    tbs_core_0/adaptive_ctrl_0/n1519[3]_i_14_n_0
    SLICE_X5Y25          LUT6 (Prop_lut6_I2_O)        0.124     9.272 r  tbs_core_0/adaptive_ctrl_0/n1651[2]_i_2/O
                         net (fo=5, routed)           0.599     9.871    tbs_core_0/adaptive_ctrl_0/n214[1]
    SLICE_X5Y22          LUT2 (Prop_lut2_I0_O)        0.124     9.995 r  tbs_core_0/adaptive_ctrl_0/n1652[3]_i_6/O
                         net (fo=1, routed)           0.000     9.995    tbs_core_0/dac_control_0/n1652_reg[3]_0[1]
    SLICE_X5Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.545 r  tbs_core_0/dac_control_0/n1652_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.545    tbs_core_0/dac_control_0/n1652_reg[3]_i_2_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.659 r  tbs_core_0/dac_control_0/n1652_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.659    tbs_core_0/dac_control_0/n1652_reg[7]_i_2_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.898 f  tbs_core_0/dac_control_0/n1652_reg[10]_i_4/O[2]
                         net (fo=2, routed)           0.595    11.493    tbs_core_0/adaptive_ctrl_0/n1652_reg[0][0]
    SLICE_X5Y26          LUT6 (Prop_lut6_I3_O)        0.302    11.795 r  tbs_core_0/adaptive_ctrl_0/n1652[10]_i_1/O
                         net (fo=11, routed)          0.721    12.517    tbs_core_0/dac_control_0/E[0]
    SLICE_X3Y25          FDCE                                         r  tbs_core_0/dac_control_0/n1652_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        1.494   123.614    tbs_core_0/dac_control_0/clk_out1
    SLICE_X3Y25          FDCE                                         r  tbs_core_0/dac_control_0/n1652_reg[5]/C
                         clock pessimism              0.704   124.318    
                         clock uncertainty           -0.115   124.203    
    SLICE_X3Y25          FDCE (Setup_fdce_C_CE)      -0.205   123.998    tbs_core_0/dac_control_0/n1652_reg[5]
  -------------------------------------------------------------------
                         required time                        123.998    
                         arrival time                         -12.517    
  -------------------------------------------------------------------
                         slack                                111.482    

Slack (MET) :             111.482ns  (required time - arrival time)
  Source:                 tbs_core_0/debouncer_2/n1245_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/dac_control_0/n1652_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        13.147ns  (logic 2.759ns (20.985%)  route 10.388ns (79.015%))
  Logic Levels:           11  (CARRY4=3 LUT2=2 LUT3=2 LUT6=4)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 123.614 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    0.704ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        1.625    -0.631    tbs_core_0/debouncer_2/clk_out1
    SLICE_X5Y37          FDCE                                         r  tbs_core_0/debouncer_2/n1245_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDCE (Prop_fdce_C_Q)         0.456    -0.175 r  tbs_core_0/debouncer_2/n1245_reg/Q
                         net (fo=43, routed)          1.701     1.526    tbs_core_0/debouncer_2/control_mode_debounced
    SLICE_X4Y27          LUT3 (Prop_lut3_I1_O)        0.152     1.678 r  tbs_core_0/debouncer_2/n1652[10]_i_3/O
                         net (fo=43, routed)          1.853     3.531    tbs_core_0/sync_chain_1/n1095
    SLICE_X12Y29         LUT6 (Prop_lut6_I4_O)        0.326     3.857 f  tbs_core_0/sync_chain_1/n2592[269]_i_3/O
                         net (fo=54, routed)          1.570     5.427    tbs_core_0/adaptive_ctrl_0/n2593_reg[29]_0
    SLICE_X18Y23         LUT3 (Prop_lut3_I1_O)        0.124     5.551 r  tbs_core_0/adaptive_ctrl_0/n1327_i_1/O
                         net (fo=34, routed)          1.312     6.863    tbs_core_0/adaptive_ctrl_0/spike
    SLICE_X13Y29         LUT2 (Prop_lut2_I0_O)        0.124     6.987 r  tbs_core_0/adaptive_ctrl_0/n1517[9]_i_5/O
                         net (fo=11, routed)          1.342     8.329    tbs_core_0/adaptive_ctrl_0/n1517[9]_i_5_n_0
    SLICE_X9Y26          LUT6 (Prop_lut6_I2_O)        0.124     8.453 r  tbs_core_0/adaptive_ctrl_0/n1519[3]_i_14/O
                         net (fo=7, routed)           0.696     9.148    tbs_core_0/adaptive_ctrl_0/n1519[3]_i_14_n_0
    SLICE_X5Y25          LUT6 (Prop_lut6_I2_O)        0.124     9.272 r  tbs_core_0/adaptive_ctrl_0/n1651[2]_i_2/O
                         net (fo=5, routed)           0.599     9.871    tbs_core_0/adaptive_ctrl_0/n214[1]
    SLICE_X5Y22          LUT2 (Prop_lut2_I0_O)        0.124     9.995 r  tbs_core_0/adaptive_ctrl_0/n1652[3]_i_6/O
                         net (fo=1, routed)           0.000     9.995    tbs_core_0/dac_control_0/n1652_reg[3]_0[1]
    SLICE_X5Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.545 r  tbs_core_0/dac_control_0/n1652_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.545    tbs_core_0/dac_control_0/n1652_reg[3]_i_2_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.659 r  tbs_core_0/dac_control_0/n1652_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.659    tbs_core_0/dac_control_0/n1652_reg[7]_i_2_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.898 f  tbs_core_0/dac_control_0/n1652_reg[10]_i_4/O[2]
                         net (fo=2, routed)           0.595    11.493    tbs_core_0/adaptive_ctrl_0/n1652_reg[0][0]
    SLICE_X5Y26          LUT6 (Prop_lut6_I3_O)        0.302    11.795 r  tbs_core_0/adaptive_ctrl_0/n1652[10]_i_1/O
                         net (fo=11, routed)          0.721    12.517    tbs_core_0/dac_control_0/E[0]
    SLICE_X3Y25          FDCE                                         r  tbs_core_0/dac_control_0/n1652_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        1.494   123.614    tbs_core_0/dac_control_0/clk_out1
    SLICE_X3Y25          FDCE                                         r  tbs_core_0/dac_control_0/n1652_reg[6]/C
                         clock pessimism              0.704   124.318    
                         clock uncertainty           -0.115   124.203    
    SLICE_X3Y25          FDCE (Setup_fdce_C_CE)      -0.205   123.998    tbs_core_0/dac_control_0/n1652_reg[6]
  -------------------------------------------------------------------
                         required time                        123.998    
                         arrival time                         -12.517    
  -------------------------------------------------------------------
                         slack                                111.482    

Slack (MET) :             111.482ns  (required time - arrival time)
  Source:                 tbs_core_0/debouncer_2/n1245_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/dac_control_0/n1652_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        13.147ns  (logic 2.759ns (20.985%)  route 10.388ns (79.015%))
  Logic Levels:           11  (CARRY4=3 LUT2=2 LUT3=2 LUT6=4)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 123.614 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    0.704ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        1.625    -0.631    tbs_core_0/debouncer_2/clk_out1
    SLICE_X5Y37          FDCE                                         r  tbs_core_0/debouncer_2/n1245_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDCE (Prop_fdce_C_Q)         0.456    -0.175 r  tbs_core_0/debouncer_2/n1245_reg/Q
                         net (fo=43, routed)          1.701     1.526    tbs_core_0/debouncer_2/control_mode_debounced
    SLICE_X4Y27          LUT3 (Prop_lut3_I1_O)        0.152     1.678 r  tbs_core_0/debouncer_2/n1652[10]_i_3/O
                         net (fo=43, routed)          1.853     3.531    tbs_core_0/sync_chain_1/n1095
    SLICE_X12Y29         LUT6 (Prop_lut6_I4_O)        0.326     3.857 f  tbs_core_0/sync_chain_1/n2592[269]_i_3/O
                         net (fo=54, routed)          1.570     5.427    tbs_core_0/adaptive_ctrl_0/n2593_reg[29]_0
    SLICE_X18Y23         LUT3 (Prop_lut3_I1_O)        0.124     5.551 r  tbs_core_0/adaptive_ctrl_0/n1327_i_1/O
                         net (fo=34, routed)          1.312     6.863    tbs_core_0/adaptive_ctrl_0/spike
    SLICE_X13Y29         LUT2 (Prop_lut2_I0_O)        0.124     6.987 r  tbs_core_0/adaptive_ctrl_0/n1517[9]_i_5/O
                         net (fo=11, routed)          1.342     8.329    tbs_core_0/adaptive_ctrl_0/n1517[9]_i_5_n_0
    SLICE_X9Y26          LUT6 (Prop_lut6_I2_O)        0.124     8.453 r  tbs_core_0/adaptive_ctrl_0/n1519[3]_i_14/O
                         net (fo=7, routed)           0.696     9.148    tbs_core_0/adaptive_ctrl_0/n1519[3]_i_14_n_0
    SLICE_X5Y25          LUT6 (Prop_lut6_I2_O)        0.124     9.272 r  tbs_core_0/adaptive_ctrl_0/n1651[2]_i_2/O
                         net (fo=5, routed)           0.599     9.871    tbs_core_0/adaptive_ctrl_0/n214[1]
    SLICE_X5Y22          LUT2 (Prop_lut2_I0_O)        0.124     9.995 r  tbs_core_0/adaptive_ctrl_0/n1652[3]_i_6/O
                         net (fo=1, routed)           0.000     9.995    tbs_core_0/dac_control_0/n1652_reg[3]_0[1]
    SLICE_X5Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.545 r  tbs_core_0/dac_control_0/n1652_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.545    tbs_core_0/dac_control_0/n1652_reg[3]_i_2_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.659 r  tbs_core_0/dac_control_0/n1652_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.659    tbs_core_0/dac_control_0/n1652_reg[7]_i_2_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.898 f  tbs_core_0/dac_control_0/n1652_reg[10]_i_4/O[2]
                         net (fo=2, routed)           0.595    11.493    tbs_core_0/adaptive_ctrl_0/n1652_reg[0][0]
    SLICE_X5Y26          LUT6 (Prop_lut6_I3_O)        0.302    11.795 r  tbs_core_0/adaptive_ctrl_0/n1652[10]_i_1/O
                         net (fo=11, routed)          0.721    12.517    tbs_core_0/dac_control_0/E[0]
    SLICE_X3Y25          FDCE                                         r  tbs_core_0/dac_control_0/n1652_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        1.494   123.614    tbs_core_0/dac_control_0/clk_out1
    SLICE_X3Y25          FDCE                                         r  tbs_core_0/dac_control_0/n1652_reg[8]/C
                         clock pessimism              0.704   124.318    
                         clock uncertainty           -0.115   124.203    
    SLICE_X3Y25          FDCE (Setup_fdce_C_CE)      -0.205   123.998    tbs_core_0/dac_control_0/n1652_reg[8]
  -------------------------------------------------------------------
                         required time                        123.998    
                         arrival time                         -12.517    
  -------------------------------------------------------------------
                         slack                                111.482    

Slack (MET) :             111.511ns  (required time - arrival time)
  Source:                 tbs_core_0/debouncer_2/n1245_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/dac_control_0/n1652_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        13.157ns  (logic 2.759ns (20.970%)  route 10.398ns (79.030%))
  Logic Levels:           11  (CARRY4=3 LUT2=2 LUT3=2 LUT6=4)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 123.617 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    0.704ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        1.625    -0.631    tbs_core_0/debouncer_2/clk_out1
    SLICE_X5Y37          FDCE                                         r  tbs_core_0/debouncer_2/n1245_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDCE (Prop_fdce_C_Q)         0.456    -0.175 r  tbs_core_0/debouncer_2/n1245_reg/Q
                         net (fo=43, routed)          1.701     1.526    tbs_core_0/debouncer_2/control_mode_debounced
    SLICE_X4Y27          LUT3 (Prop_lut3_I1_O)        0.152     1.678 r  tbs_core_0/debouncer_2/n1652[10]_i_3/O
                         net (fo=43, routed)          1.853     3.531    tbs_core_0/sync_chain_1/n1095
    SLICE_X12Y29         LUT6 (Prop_lut6_I4_O)        0.326     3.857 f  tbs_core_0/sync_chain_1/n2592[269]_i_3/O
                         net (fo=54, routed)          1.570     5.427    tbs_core_0/adaptive_ctrl_0/n2593_reg[29]_0
    SLICE_X18Y23         LUT3 (Prop_lut3_I1_O)        0.124     5.551 r  tbs_core_0/adaptive_ctrl_0/n1327_i_1/O
                         net (fo=34, routed)          1.312     6.863    tbs_core_0/adaptive_ctrl_0/spike
    SLICE_X13Y29         LUT2 (Prop_lut2_I0_O)        0.124     6.987 r  tbs_core_0/adaptive_ctrl_0/n1517[9]_i_5/O
                         net (fo=11, routed)          1.342     8.329    tbs_core_0/adaptive_ctrl_0/n1517[9]_i_5_n_0
    SLICE_X9Y26          LUT6 (Prop_lut6_I2_O)        0.124     8.453 r  tbs_core_0/adaptive_ctrl_0/n1519[3]_i_14/O
                         net (fo=7, routed)           0.696     9.148    tbs_core_0/adaptive_ctrl_0/n1519[3]_i_14_n_0
    SLICE_X5Y25          LUT6 (Prop_lut6_I2_O)        0.124     9.272 r  tbs_core_0/adaptive_ctrl_0/n1651[2]_i_2/O
                         net (fo=5, routed)           0.599     9.871    tbs_core_0/adaptive_ctrl_0/n214[1]
    SLICE_X5Y22          LUT2 (Prop_lut2_I0_O)        0.124     9.995 r  tbs_core_0/adaptive_ctrl_0/n1652[3]_i_6/O
                         net (fo=1, routed)           0.000     9.995    tbs_core_0/dac_control_0/n1652_reg[3]_0[1]
    SLICE_X5Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.545 r  tbs_core_0/dac_control_0/n1652_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.545    tbs_core_0/dac_control_0/n1652_reg[3]_i_2_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.659 r  tbs_core_0/dac_control_0/n1652_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.659    tbs_core_0/dac_control_0/n1652_reg[7]_i_2_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.898 f  tbs_core_0/dac_control_0/n1652_reg[10]_i_4/O[2]
                         net (fo=2, routed)           0.595    11.493    tbs_core_0/adaptive_ctrl_0/n1652_reg[0][0]
    SLICE_X5Y26          LUT6 (Prop_lut6_I3_O)        0.302    11.795 r  tbs_core_0/adaptive_ctrl_0/n1652[10]_i_1/O
                         net (fo=11, routed)          0.730    12.526    tbs_core_0/dac_control_0/E[0]
    SLICE_X2Y22          FDCE                                         r  tbs_core_0/dac_control_0/n1652_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        1.497   123.617    tbs_core_0/dac_control_0/clk_out1
    SLICE_X2Y22          FDCE                                         r  tbs_core_0/dac_control_0/n1652_reg[2]/C
                         clock pessimism              0.704   124.321    
                         clock uncertainty           -0.115   124.206    
    SLICE_X2Y22          FDCE (Setup_fdce_C_CE)      -0.169   124.037    tbs_core_0/dac_control_0/n1652_reg[2]
  -------------------------------------------------------------------
                         required time                        124.037    
                         arrival time                         -12.526    
  -------------------------------------------------------------------
                         slack                                111.511    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 tbs_core_0/spike_memory_0/n2109_reg[430]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/spike_memory_0/n2109_reg[449]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.387%)  route 0.068ns (32.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.666ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        0.556    -0.490    tbs_core_0/spike_memory_0/clk_out1
    SLICE_X33Y29         FDCE                                         r  tbs_core_0/spike_memory_0/n2109_reg[430]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y29         FDCE (Prop_fdce_C_Q)         0.141    -0.349 r  tbs_core_0/spike_memory_0/n2109_reg[430]/Q
                         net (fo=2, routed)           0.068    -0.281    tbs_core_0/spike_memory_0/p_21_in[12]
    SLICE_X32Y29         FDCE                                         r  tbs_core_0/spike_memory_0/n2109_reg[449]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        0.824    -0.666    tbs_core_0/spike_memory_0/clk_out1
    SLICE_X32Y29         FDCE                                         r  tbs_core_0/spike_memory_0/n2109_reg[449]/C
                         clock pessimism              0.189    -0.477    
    SLICE_X32Y29         FDCE (Hold_fdce_C_D)         0.075    -0.402    tbs_core_0/spike_memory_0/n2109_reg[449]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 tbs_core_0/uart_0/uart_rx_0/n3005_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/n1152_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.186ns (36.586%)  route 0.322ns (63.414%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.671ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        0.550    -0.496    tbs_core_0/uart_0/uart_rx_0/clk_out1
    SLICE_X16Y28         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/n3005_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.355 r  tbs_core_0/uart_0/uart_rx_0/n3005_reg[0]/Q
                         net (fo=48, routed)          0.322    -0.033    tbs_core_0/uart_0/uart_rx_0/uart_rx_data[0]
    SLICE_X12Y27         LUT6 (Prop_lut6_I0_O)        0.045     0.012 r  tbs_core_0/uart_0/uart_rx_0/n1152_i_1/O
                         net (fo=1, routed)           0.000     0.012    tbs_core_0/uart_0_n_70
    SLICE_X12Y27         FDPE                                         r  tbs_core_0/n1152_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        0.819    -0.671    tbs_core_0/clk_out1
    SLICE_X12Y27         FDPE                                         r  tbs_core_0/n1152_reg/C
                         clock pessimism              0.439    -0.232    
    SLICE_X12Y27         FDPE (Hold_fdpe_C_D)         0.121    -0.111    tbs_core_0/n1152_reg
  -------------------------------------------------------------------
                         required time                          0.111    
                         arrival time                           0.012    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 tbs_core_0/dac_control_1/sync_chain_0/n1166_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/dac_control_1/sync_chain_0/n1166_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (54.984%)  route 0.115ns (45.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.637ns
    Source Clock Delay      (SCD):    -0.463ns
    Clock Pessimism Removal (CPR):    -0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        0.583    -0.463    tbs_core_0/dac_control_1/sync_chain_0/clk_out1
    SLICE_X5Y31          FDCE                                         r  tbs_core_0/dac_control_1/sync_chain_0/n1166_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y31          FDCE (Prop_fdce_C_Q)         0.141    -0.322 r  tbs_core_0/dac_control_1/sync_chain_0/n1166_reg[0]/Q
                         net (fo=1, routed)           0.115    -0.207    tbs_core_0/dac_control_1/sync_chain_0/n1166[0]
    SLICE_X3Y31          FDCE                                         r  tbs_core_0/dac_control_1/sync_chain_0/n1166_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        0.853    -0.637    tbs_core_0/dac_control_1/sync_chain_0/clk_out1
    SLICE_X3Y31          FDCE                                         r  tbs_core_0/dac_control_1/sync_chain_0/n1166_reg[1]/C
                         clock pessimism              0.210    -0.427    
    SLICE_X3Y31          FDCE (Hold_fdce_C_D)         0.070    -0.357    tbs_core_0/dac_control_1/sync_chain_0/n1166_reg[1]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 tbs_core_0/n1140_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/n1150_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.170%)  route 0.099ns (34.830%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.674ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.191ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        0.550    -0.496    tbs_core_0/clk_out1
    SLICE_X11Y25         FDCE                                         r  tbs_core_0/n1140_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.141    -0.355 r  tbs_core_0/n1140_reg/Q
                         net (fo=7, routed)           0.099    -0.256    tbs_core_0/uart_0/uart_rx_0/n1140
    SLICE_X10Y25         LUT6 (Prop_lut6_I4_O)        0.045    -0.211 r  tbs_core_0/uart_0/uart_rx_0/n1150_i_1/O
                         net (fo=1, routed)           0.000    -0.211    tbs_core_0/uart_0_n_73
    SLICE_X10Y25         FDCE                                         r  tbs_core_0/n1150_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        0.816    -0.674    tbs_core_0/clk_out1
    SLICE_X10Y25         FDCE                                         r  tbs_core_0/n1150_reg/C
                         clock pessimism              0.191    -0.483    
    SLICE_X10Y25         FDCE (Hold_fdce_C_D)         0.121    -0.362    tbs_core_0/n1150_reg
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 tbs_core_0/adaptive_ctrl_0/weyls_discrepancy_0/n2810_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/adaptive_ctrl_0/weyls_discrepancy_0/n2810_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.674ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.178ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        0.550    -0.496    tbs_core_0/adaptive_ctrl_0/weyls_discrepancy_0/clk_out1
    SLICE_X10Y24         FDCE                                         r  tbs_core_0/adaptive_ctrl_0/weyls_discrepancy_0/n2810_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y24         FDCE (Prop_fdce_C_Q)         0.164    -0.332 r  tbs_core_0/adaptive_ctrl_0/weyls_discrepancy_0/n2810_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.277    tbs_core_0/adaptive_ctrl_0/weyls_discrepancy_0/n2602[1]
    SLICE_X10Y24         FDCE                                         r  tbs_core_0/adaptive_ctrl_0/weyls_discrepancy_0/n2810_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        0.816    -0.674    tbs_core_0/adaptive_ctrl_0/weyls_discrepancy_0/clk_out1
    SLICE_X10Y24         FDCE                                         r  tbs_core_0/adaptive_ctrl_0/weyls_discrepancy_0/n2810_reg[1]/C
                         clock pessimism              0.178    -0.496    
    SLICE_X10Y24         FDCE (Hold_fdce_C_D)         0.064    -0.432    tbs_core_0/adaptive_ctrl_0/weyls_discrepancy_0/n2810_reg[1]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 tbs_core_0/spike_memory_0/n2109_reg[84]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/spike_memory_0/n2109_reg[103]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.545%)  route 0.127ns (47.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.662ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        0.560    -0.486    tbs_core_0/spike_memory_0/clk_out1
    SLICE_X25Y15         FDCE                                         r  tbs_core_0/spike_memory_0/n2109_reg[84]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y15         FDCE (Prop_fdce_C_Q)         0.141    -0.345 r  tbs_core_0/spike_memory_0/n2109_reg[84]/Q
                         net (fo=2, routed)           0.127    -0.218    tbs_core_0/spike_memory_0/p_3_in[8]
    SLICE_X26Y15         FDCE                                         r  tbs_core_0/spike_memory_0/n2109_reg[103]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        0.828    -0.662    tbs_core_0/spike_memory_0/clk_out1
    SLICE_X26Y15         FDCE                                         r  tbs_core_0/spike_memory_0/n2109_reg[103]/C
                         clock pessimism              0.210    -0.452    
    SLICE_X26Y15         FDCE (Hold_fdce_C_D)         0.075    -0.377    tbs_core_0/spike_memory_0/n2109_reg[103]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 tbs_core_0/spike_memory_0/n2109_reg[125]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/spike_memory_0/n2109_reg[144]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.673%)  route 0.127ns (47.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.670ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        0.550    -0.496    tbs_core_0/spike_memory_0/clk_out1
    SLICE_X19Y21         FDCE                                         r  tbs_core_0/spike_memory_0/n2109_reg[125]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y21         FDCE (Prop_fdce_C_Q)         0.141    -0.355 r  tbs_core_0/spike_memory_0/n2109_reg[125]/Q
                         net (fo=2, routed)           0.127    -0.229    tbs_core_0/spike_memory_0/p_5_in[11]
    SLICE_X21Y21         FDCE                                         r  tbs_core_0/spike_memory_0/n2109_reg[144]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        0.820    -0.670    tbs_core_0/spike_memory_0/clk_out1
    SLICE_X21Y21         FDCE                                         r  tbs_core_0/spike_memory_0/n2109_reg[144]/C
                         clock pessimism              0.210    -0.460    
    SLICE_X21Y21         FDCE (Hold_fdce_C_D)         0.072    -0.388    tbs_core_0/spike_memory_0/n2109_reg[144]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 tbs_core_0/debouncer_0/sync_chain_0/n1166_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/debouncer_0/sync_chain_0/n1166_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.662ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.176ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        0.560    -0.486    tbs_core_0/debouncer_0/sync_chain_0/clk_out1
    SLICE_X10Y37         FDCE                                         r  tbs_core_0/debouncer_0/sync_chain_0/n1166_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDCE (Prop_fdce_C_Q)         0.164    -0.322 r  tbs_core_0/debouncer_0/sync_chain_0/n1166_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.267    tbs_core_0/debouncer_0/sync_chain_0/n1160[1]
    SLICE_X10Y37         FDCE                                         r  tbs_core_0/debouncer_0/sync_chain_0/n1166_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        0.828    -0.662    tbs_core_0/debouncer_0/sync_chain_0/clk_out1
    SLICE_X10Y37         FDCE                                         r  tbs_core_0/debouncer_0/sync_chain_0/n1166_reg[1]/C
                         clock pessimism              0.176    -0.486    
    SLICE_X10Y37         FDCE (Hold_fdce_C_D)         0.060    -0.426    tbs_core_0/debouncer_0/sync_chain_0/n1166_reg[1]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 tbs_core_0/debouncer_5/sync_chain_0/n1166_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/debouncer_5/sync_chain_0/n1166_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.633ns
    Source Clock Delay      (SCD):    -0.459ns
    Clock Pessimism Removal (CPR):    -0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        0.587    -0.459    tbs_core_0/debouncer_5/sync_chain_0/clk_out1
    SLICE_X2Y36          FDCE                                         r  tbs_core_0/debouncer_5/sync_chain_0/n1166_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDCE (Prop_fdce_C_Q)         0.164    -0.295 r  tbs_core_0/debouncer_5/sync_chain_0/n1166_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.240    tbs_core_0/debouncer_5/sync_chain_0/n1160[1]
    SLICE_X2Y36          FDCE                                         r  tbs_core_0/debouncer_5/sync_chain_0/n1166_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        0.857    -0.633    tbs_core_0/debouncer_5/sync_chain_0/clk_out1
    SLICE_X2Y36          FDCE                                         r  tbs_core_0/debouncer_5/sync_chain_0/n1166_reg[1]/C
                         clock pessimism              0.174    -0.459    
    SLICE_X2Y36          FDCE (Hold_fdce_C_D)         0.060    -0.399    tbs_core_0/debouncer_5/sync_chain_0/n1166_reg[1]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 tbs_core_0/spike_memory_0/n2109_reg[843]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/spike_memory_0/n2109_reg[862]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.666ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        0.555    -0.491    tbs_core_0/spike_memory_0/clk_out1
    SLICE_X25Y20         FDCE                                         r  tbs_core_0/spike_memory_0/n2109_reg[843]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y20         FDCE (Prop_fdce_C_Q)         0.141    -0.350 r  tbs_core_0/spike_memory_0/n2109_reg[843]/Q
                         net (fo=2, routed)           0.110    -0.240    tbs_core_0/spike_memory_0/p_43_in[7]
    SLICE_X25Y19         FDCE                                         r  tbs_core_0/spike_memory_0/n2109_reg[862]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        0.824    -0.666    tbs_core_0/spike_memory_0/clk_out1
    SLICE_X25Y19         FDCE                                         r  tbs_core_0/spike_memory_0/n2109_reg[862]/C
                         clock pessimism              0.190    -0.476    
    SLICE_X25Y19         FDCE (Hold_fdce_C_D)         0.072    -0.404    tbs_core_0/spike_memory_0/n2109_reg[862]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.164    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_pll_8MHz
Waveform(ns):       { 0.000 62.500 }
Period(ns):         125.000
Sources:            { PLL100to8/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         125.000     122.845    BUFGCTRL_X0Y0    PLL100to8/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         125.000     123.751    MMCME2_ADV_X1Y0  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         125.000     124.000    SLICE_X12Y30     tbs_core_0/n1112_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         125.000     124.000    SLICE_X12Y30     tbs_core_0/n1113_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         125.000     124.000    SLICE_X12Y30     tbs_core_0/n1114_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         125.000     124.000    SLICE_X12Y30     tbs_core_0/n1115_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         125.000     124.000    SLICE_X13Y30     tbs_core_0/n1116_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         125.000     124.000    SLICE_X13Y30     tbs_core_0/n1117_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         125.000     124.000    SLICE_X13Y29     tbs_core_0/n1122_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         125.000     124.000    SLICE_X1Y23      tbs_core_0/n1123_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       125.000     88.360     MMCME2_ADV_X1Y0  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X12Y30     tbs_core_0/n1112_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X12Y30     tbs_core_0/n1112_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X12Y30     tbs_core_0/n1113_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X12Y30     tbs_core_0/n1113_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X12Y30     tbs_core_0/n1114_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X12Y30     tbs_core_0/n1114_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X12Y30     tbs_core_0/n1115_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X12Y30     tbs_core_0/n1115_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X13Y30     tbs_core_0/n1116_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X13Y30     tbs_core_0/n1116_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X12Y30     tbs_core_0/n1112_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X12Y30     tbs_core_0/n1112_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X12Y30     tbs_core_0/n1113_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X12Y30     tbs_core_0/n1113_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X12Y30     tbs_core_0/n1114_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X12Y30     tbs_core_0/n1114_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X12Y30     tbs_core_0/n1115_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X12Y30     tbs_core_0/n1115_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X13Y30     tbs_core_0/n1116_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X13Y30     tbs_core_0/n1116_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_pll_8MHz
  To Clock:  clkfbout_pll_8MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_pll_8MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLL100to8/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    PLL100to8/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  PLL100to8/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  PLL100to8/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  PLL100to8/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  PLL100to8/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_pll_8MHz
  To Clock:  clk_out1_pll_8MHz

Setup :            0  Failing Endpoints,  Worst Slack      104.628ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.661ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             104.628ns  (required time - arrival time)
  Source:                 tbs_core_0/n1129_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/spike_memory_0/n2109_reg[630]/CLR
                            (recovery check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        19.764ns  (logic 1.244ns (6.294%)  route 18.520ns (93.706%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 123.567 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.713ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        1.543    -0.713    tbs_core_0/clk_out1
    SLICE_X12Y23         FDCE                                         r  tbs_core_0/n1129_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y23         FDCE (Prop_fdce_C_Q)         0.518    -0.195 r  tbs_core_0/n1129_reg/Q
                         net (fo=11, routed)          1.202     1.008    tbs_core_0/uart_0/uart_rx_0/n1129
    SLICE_X10Y23         LUT4 (Prop_lut4_I1_O)        0.150     1.158 f  tbs_core_0/uart_0/uart_rx_0/n2592[269]_i_17/O
                         net (fo=1, routed)           1.203     2.361    tbs_core_0/debouncer_3/n2592[269]_i_5
    SLICE_X12Y30         LUT5 (Prop_lut5_I1_O)        0.328     2.689 r  tbs_core_0/debouncer_3/n2592[269]_i_8/O
                         net (fo=1, routed)           1.206     3.895    tbs_core_0/uart_0/uart_rx_0/n2113_reg[0]
    SLICE_X12Y26         LUT6 (Prop_lut6_I0_O)        0.124     4.019 r  tbs_core_0/uart_0/uart_rx_0/n2592[269]_i_5/O
                         net (fo=6, routed)           1.205     5.224    tbs_core_0/sync_chain_0/n2113_reg[0]
    SLICE_X14Y30         LUT6 (Prop_lut6_I2_O)        0.124     5.348 f  tbs_core_0/sync_chain_0/n2592[269]_i_2/O
                         net (fo=1821, routed)       13.703    19.051    tbs_core_0/spike_memory_0/AR[0]
    SLICE_X27Y8          FDCE                                         f  tbs_core_0/spike_memory_0/n2109_reg[630]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        1.447   123.567    tbs_core_0/spike_memory_0/clk_out1
    SLICE_X27Y8          FDCE                                         r  tbs_core_0/spike_memory_0/n2109_reg[630]/C
                         clock pessimism              0.632   124.199    
                         clock uncertainty           -0.115   124.084    
    SLICE_X27Y8          FDCE (Recov_fdce_C_CLR)     -0.405   123.679    tbs_core_0/spike_memory_0/n2109_reg[630]
  -------------------------------------------------------------------
                         required time                        123.679    
                         arrival time                         -19.051    
  -------------------------------------------------------------------
                         slack                                104.628    

Slack (MET) :             104.628ns  (required time - arrival time)
  Source:                 tbs_core_0/n1129_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/spike_memory_0/n2109_reg[649]/CLR
                            (recovery check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        19.764ns  (logic 1.244ns (6.294%)  route 18.520ns (93.706%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 123.567 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.713ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        1.543    -0.713    tbs_core_0/clk_out1
    SLICE_X12Y23         FDCE                                         r  tbs_core_0/n1129_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y23         FDCE (Prop_fdce_C_Q)         0.518    -0.195 r  tbs_core_0/n1129_reg/Q
                         net (fo=11, routed)          1.202     1.008    tbs_core_0/uart_0/uart_rx_0/n1129
    SLICE_X10Y23         LUT4 (Prop_lut4_I1_O)        0.150     1.158 f  tbs_core_0/uart_0/uart_rx_0/n2592[269]_i_17/O
                         net (fo=1, routed)           1.203     2.361    tbs_core_0/debouncer_3/n2592[269]_i_5
    SLICE_X12Y30         LUT5 (Prop_lut5_I1_O)        0.328     2.689 r  tbs_core_0/debouncer_3/n2592[269]_i_8/O
                         net (fo=1, routed)           1.206     3.895    tbs_core_0/uart_0/uart_rx_0/n2113_reg[0]
    SLICE_X12Y26         LUT6 (Prop_lut6_I0_O)        0.124     4.019 r  tbs_core_0/uart_0/uart_rx_0/n2592[269]_i_5/O
                         net (fo=6, routed)           1.205     5.224    tbs_core_0/sync_chain_0/n2113_reg[0]
    SLICE_X14Y30         LUT6 (Prop_lut6_I2_O)        0.124     5.348 f  tbs_core_0/sync_chain_0/n2592[269]_i_2/O
                         net (fo=1821, routed)       13.703    19.051    tbs_core_0/spike_memory_0/AR[0]
    SLICE_X27Y8          FDCE                                         f  tbs_core_0/spike_memory_0/n2109_reg[649]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        1.447   123.567    tbs_core_0/spike_memory_0/clk_out1
    SLICE_X27Y8          FDCE                                         r  tbs_core_0/spike_memory_0/n2109_reg[649]/C
                         clock pessimism              0.632   124.199    
                         clock uncertainty           -0.115   124.084    
    SLICE_X27Y8          FDCE (Recov_fdce_C_CLR)     -0.405   123.679    tbs_core_0/spike_memory_0/n2109_reg[649]
  -------------------------------------------------------------------
                         required time                        123.679    
                         arrival time                         -19.051    
  -------------------------------------------------------------------
                         slack                                104.628    

Slack (MET) :             104.628ns  (required time - arrival time)
  Source:                 tbs_core_0/n1129_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/spike_memory_0/n2109_reg[668]/CLR
                            (recovery check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        19.764ns  (logic 1.244ns (6.294%)  route 18.520ns (93.706%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 123.567 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.713ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        1.543    -0.713    tbs_core_0/clk_out1
    SLICE_X12Y23         FDCE                                         r  tbs_core_0/n1129_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y23         FDCE (Prop_fdce_C_Q)         0.518    -0.195 r  tbs_core_0/n1129_reg/Q
                         net (fo=11, routed)          1.202     1.008    tbs_core_0/uart_0/uart_rx_0/n1129
    SLICE_X10Y23         LUT4 (Prop_lut4_I1_O)        0.150     1.158 f  tbs_core_0/uart_0/uart_rx_0/n2592[269]_i_17/O
                         net (fo=1, routed)           1.203     2.361    tbs_core_0/debouncer_3/n2592[269]_i_5
    SLICE_X12Y30         LUT5 (Prop_lut5_I1_O)        0.328     2.689 r  tbs_core_0/debouncer_3/n2592[269]_i_8/O
                         net (fo=1, routed)           1.206     3.895    tbs_core_0/uart_0/uart_rx_0/n2113_reg[0]
    SLICE_X12Y26         LUT6 (Prop_lut6_I0_O)        0.124     4.019 r  tbs_core_0/uart_0/uart_rx_0/n2592[269]_i_5/O
                         net (fo=6, routed)           1.205     5.224    tbs_core_0/sync_chain_0/n2113_reg[0]
    SLICE_X14Y30         LUT6 (Prop_lut6_I2_O)        0.124     5.348 f  tbs_core_0/sync_chain_0/n2592[269]_i_2/O
                         net (fo=1821, routed)       13.703    19.051    tbs_core_0/spike_memory_0/AR[0]
    SLICE_X27Y8          FDCE                                         f  tbs_core_0/spike_memory_0/n2109_reg[668]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        1.447   123.567    tbs_core_0/spike_memory_0/clk_out1
    SLICE_X27Y8          FDCE                                         r  tbs_core_0/spike_memory_0/n2109_reg[668]/C
                         clock pessimism              0.632   124.199    
                         clock uncertainty           -0.115   124.084    
    SLICE_X27Y8          FDCE (Recov_fdce_C_CLR)     -0.405   123.679    tbs_core_0/spike_memory_0/n2109_reg[668]
  -------------------------------------------------------------------
                         required time                        123.679    
                         arrival time                         -19.051    
  -------------------------------------------------------------------
                         slack                                104.628    

Slack (MET) :             104.628ns  (required time - arrival time)
  Source:                 tbs_core_0/n1129_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/spike_memory_0/n2109_reg[687]/CLR
                            (recovery check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        19.764ns  (logic 1.244ns (6.294%)  route 18.520ns (93.706%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 123.567 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.713ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        1.543    -0.713    tbs_core_0/clk_out1
    SLICE_X12Y23         FDCE                                         r  tbs_core_0/n1129_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y23         FDCE (Prop_fdce_C_Q)         0.518    -0.195 r  tbs_core_0/n1129_reg/Q
                         net (fo=11, routed)          1.202     1.008    tbs_core_0/uart_0/uart_rx_0/n1129
    SLICE_X10Y23         LUT4 (Prop_lut4_I1_O)        0.150     1.158 f  tbs_core_0/uart_0/uart_rx_0/n2592[269]_i_17/O
                         net (fo=1, routed)           1.203     2.361    tbs_core_0/debouncer_3/n2592[269]_i_5
    SLICE_X12Y30         LUT5 (Prop_lut5_I1_O)        0.328     2.689 r  tbs_core_0/debouncer_3/n2592[269]_i_8/O
                         net (fo=1, routed)           1.206     3.895    tbs_core_0/uart_0/uart_rx_0/n2113_reg[0]
    SLICE_X12Y26         LUT6 (Prop_lut6_I0_O)        0.124     4.019 r  tbs_core_0/uart_0/uart_rx_0/n2592[269]_i_5/O
                         net (fo=6, routed)           1.205     5.224    tbs_core_0/sync_chain_0/n2113_reg[0]
    SLICE_X14Y30         LUT6 (Prop_lut6_I2_O)        0.124     5.348 f  tbs_core_0/sync_chain_0/n2592[269]_i_2/O
                         net (fo=1821, routed)       13.703    19.051    tbs_core_0/spike_memory_0/AR[0]
    SLICE_X27Y8          FDCE                                         f  tbs_core_0/spike_memory_0/n2109_reg[687]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        1.447   123.567    tbs_core_0/spike_memory_0/clk_out1
    SLICE_X27Y8          FDCE                                         r  tbs_core_0/spike_memory_0/n2109_reg[687]/C
                         clock pessimism              0.632   124.199    
                         clock uncertainty           -0.115   124.084    
    SLICE_X27Y8          FDCE (Recov_fdce_C_CLR)     -0.405   123.679    tbs_core_0/spike_memory_0/n2109_reg[687]
  -------------------------------------------------------------------
                         required time                        123.679    
                         arrival time                         -19.051    
  -------------------------------------------------------------------
                         slack                                104.628    

Slack (MET) :             104.678ns  (required time - arrival time)
  Source:                 tbs_core_0/n1129_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/spike_memory_0/n2109_reg[858]/CLR
                            (recovery check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        19.713ns  (logic 1.244ns (6.311%)  route 18.469ns (93.689%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 123.566 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.713ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        1.543    -0.713    tbs_core_0/clk_out1
    SLICE_X12Y23         FDCE                                         r  tbs_core_0/n1129_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y23         FDCE (Prop_fdce_C_Q)         0.518    -0.195 r  tbs_core_0/n1129_reg/Q
                         net (fo=11, routed)          1.202     1.008    tbs_core_0/uart_0/uart_rx_0/n1129
    SLICE_X10Y23         LUT4 (Prop_lut4_I1_O)        0.150     1.158 f  tbs_core_0/uart_0/uart_rx_0/n2592[269]_i_17/O
                         net (fo=1, routed)           1.203     2.361    tbs_core_0/debouncer_3/n2592[269]_i_5
    SLICE_X12Y30         LUT5 (Prop_lut5_I1_O)        0.328     2.689 r  tbs_core_0/debouncer_3/n2592[269]_i_8/O
                         net (fo=1, routed)           1.206     3.895    tbs_core_0/uart_0/uart_rx_0/n2113_reg[0]
    SLICE_X12Y26         LUT6 (Prop_lut6_I0_O)        0.124     4.019 r  tbs_core_0/uart_0/uart_rx_0/n2592[269]_i_5/O
                         net (fo=6, routed)           1.205     5.224    tbs_core_0/sync_chain_0/n2113_reg[0]
    SLICE_X14Y30         LUT6 (Prop_lut6_I2_O)        0.124     5.348 f  tbs_core_0/sync_chain_0/n2592[269]_i_2/O
                         net (fo=1821, routed)       13.652    19.000    tbs_core_0/spike_memory_0/AR[0]
    SLICE_X27Y9          FDCE                                         f  tbs_core_0/spike_memory_0/n2109_reg[858]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        1.446   123.566    tbs_core_0/spike_memory_0/clk_out1
    SLICE_X27Y9          FDCE                                         r  tbs_core_0/spike_memory_0/n2109_reg[858]/C
                         clock pessimism              0.632   124.198    
                         clock uncertainty           -0.115   124.083    
    SLICE_X27Y9          FDCE (Recov_fdce_C_CLR)     -0.405   123.678    tbs_core_0/spike_memory_0/n2109_reg[858]
  -------------------------------------------------------------------
                         required time                        123.678    
                         arrival time                         -19.000    
  -------------------------------------------------------------------
                         slack                                104.678    

Slack (MET) :             104.714ns  (required time - arrival time)
  Source:                 tbs_core_0/n1129_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/spike_memory_0/n2109_reg[611]/CLR
                            (recovery check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        19.764ns  (logic 1.244ns (6.294%)  route 18.520ns (93.706%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 123.567 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.713ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        1.543    -0.713    tbs_core_0/clk_out1
    SLICE_X12Y23         FDCE                                         r  tbs_core_0/n1129_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y23         FDCE (Prop_fdce_C_Q)         0.518    -0.195 r  tbs_core_0/n1129_reg/Q
                         net (fo=11, routed)          1.202     1.008    tbs_core_0/uart_0/uart_rx_0/n1129
    SLICE_X10Y23         LUT4 (Prop_lut4_I1_O)        0.150     1.158 f  tbs_core_0/uart_0/uart_rx_0/n2592[269]_i_17/O
                         net (fo=1, routed)           1.203     2.361    tbs_core_0/debouncer_3/n2592[269]_i_5
    SLICE_X12Y30         LUT5 (Prop_lut5_I1_O)        0.328     2.689 r  tbs_core_0/debouncer_3/n2592[269]_i_8/O
                         net (fo=1, routed)           1.206     3.895    tbs_core_0/uart_0/uart_rx_0/n2113_reg[0]
    SLICE_X12Y26         LUT6 (Prop_lut6_I0_O)        0.124     4.019 r  tbs_core_0/uart_0/uart_rx_0/n2592[269]_i_5/O
                         net (fo=6, routed)           1.205     5.224    tbs_core_0/sync_chain_0/n2113_reg[0]
    SLICE_X14Y30         LUT6 (Prop_lut6_I2_O)        0.124     5.348 f  tbs_core_0/sync_chain_0/n2592[269]_i_2/O
                         net (fo=1821, routed)       13.703    19.051    tbs_core_0/spike_memory_0/AR[0]
    SLICE_X26Y8          FDCE                                         f  tbs_core_0/spike_memory_0/n2109_reg[611]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        1.447   123.567    tbs_core_0/spike_memory_0/clk_out1
    SLICE_X26Y8          FDCE                                         r  tbs_core_0/spike_memory_0/n2109_reg[611]/C
                         clock pessimism              0.632   124.199    
                         clock uncertainty           -0.115   124.084    
    SLICE_X26Y8          FDCE (Recov_fdce_C_CLR)     -0.319   123.765    tbs_core_0/spike_memory_0/n2109_reg[611]
  -------------------------------------------------------------------
                         required time                        123.765    
                         arrival time                         -19.051    
  -------------------------------------------------------------------
                         slack                                104.714    

Slack (MET) :             104.722ns  (required time - arrival time)
  Source:                 tbs_core_0/n1129_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/spike_memory_0/n2109_reg[782]/CLR
                            (recovery check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        19.713ns  (logic 1.244ns (6.311%)  route 18.469ns (93.689%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 123.566 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.713ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        1.543    -0.713    tbs_core_0/clk_out1
    SLICE_X12Y23         FDCE                                         r  tbs_core_0/n1129_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y23         FDCE (Prop_fdce_C_Q)         0.518    -0.195 r  tbs_core_0/n1129_reg/Q
                         net (fo=11, routed)          1.202     1.008    tbs_core_0/uart_0/uart_rx_0/n1129
    SLICE_X10Y23         LUT4 (Prop_lut4_I1_O)        0.150     1.158 f  tbs_core_0/uart_0/uart_rx_0/n2592[269]_i_17/O
                         net (fo=1, routed)           1.203     2.361    tbs_core_0/debouncer_3/n2592[269]_i_5
    SLICE_X12Y30         LUT5 (Prop_lut5_I1_O)        0.328     2.689 r  tbs_core_0/debouncer_3/n2592[269]_i_8/O
                         net (fo=1, routed)           1.206     3.895    tbs_core_0/uart_0/uart_rx_0/n2113_reg[0]
    SLICE_X12Y26         LUT6 (Prop_lut6_I0_O)        0.124     4.019 r  tbs_core_0/uart_0/uart_rx_0/n2592[269]_i_5/O
                         net (fo=6, routed)           1.205     5.224    tbs_core_0/sync_chain_0/n2113_reg[0]
    SLICE_X14Y30         LUT6 (Prop_lut6_I2_O)        0.124     5.348 f  tbs_core_0/sync_chain_0/n2592[269]_i_2/O
                         net (fo=1821, routed)       13.652    19.000    tbs_core_0/spike_memory_0/AR[0]
    SLICE_X26Y9          FDCE                                         f  tbs_core_0/spike_memory_0/n2109_reg[782]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        1.446   123.566    tbs_core_0/spike_memory_0/clk_out1
    SLICE_X26Y9          FDCE                                         r  tbs_core_0/spike_memory_0/n2109_reg[782]/C
                         clock pessimism              0.632   124.198    
                         clock uncertainty           -0.115   124.083    
    SLICE_X26Y9          FDCE (Recov_fdce_C_CLR)     -0.361   123.722    tbs_core_0/spike_memory_0/n2109_reg[782]
  -------------------------------------------------------------------
                         required time                        123.722    
                         arrival time                         -19.000    
  -------------------------------------------------------------------
                         slack                                104.722    

Slack (MET) :             104.722ns  (required time - arrival time)
  Source:                 tbs_core_0/n1129_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/spike_memory_0/n2109_reg[801]/CLR
                            (recovery check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        19.713ns  (logic 1.244ns (6.311%)  route 18.469ns (93.689%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 123.566 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.713ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        1.543    -0.713    tbs_core_0/clk_out1
    SLICE_X12Y23         FDCE                                         r  tbs_core_0/n1129_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y23         FDCE (Prop_fdce_C_Q)         0.518    -0.195 r  tbs_core_0/n1129_reg/Q
                         net (fo=11, routed)          1.202     1.008    tbs_core_0/uart_0/uart_rx_0/n1129
    SLICE_X10Y23         LUT4 (Prop_lut4_I1_O)        0.150     1.158 f  tbs_core_0/uart_0/uart_rx_0/n2592[269]_i_17/O
                         net (fo=1, routed)           1.203     2.361    tbs_core_0/debouncer_3/n2592[269]_i_5
    SLICE_X12Y30         LUT5 (Prop_lut5_I1_O)        0.328     2.689 r  tbs_core_0/debouncer_3/n2592[269]_i_8/O
                         net (fo=1, routed)           1.206     3.895    tbs_core_0/uart_0/uart_rx_0/n2113_reg[0]
    SLICE_X12Y26         LUT6 (Prop_lut6_I0_O)        0.124     4.019 r  tbs_core_0/uart_0/uart_rx_0/n2592[269]_i_5/O
                         net (fo=6, routed)           1.205     5.224    tbs_core_0/sync_chain_0/n2113_reg[0]
    SLICE_X14Y30         LUT6 (Prop_lut6_I2_O)        0.124     5.348 f  tbs_core_0/sync_chain_0/n2592[269]_i_2/O
                         net (fo=1821, routed)       13.652    19.000    tbs_core_0/spike_memory_0/AR[0]
    SLICE_X26Y9          FDCE                                         f  tbs_core_0/spike_memory_0/n2109_reg[801]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        1.446   123.566    tbs_core_0/spike_memory_0/clk_out1
    SLICE_X26Y9          FDCE                                         r  tbs_core_0/spike_memory_0/n2109_reg[801]/C
                         clock pessimism              0.632   124.198    
                         clock uncertainty           -0.115   124.083    
    SLICE_X26Y9          FDCE (Recov_fdce_C_CLR)     -0.361   123.722    tbs_core_0/spike_memory_0/n2109_reg[801]
  -------------------------------------------------------------------
                         required time                        123.722    
                         arrival time                         -19.000    
  -------------------------------------------------------------------
                         slack                                104.722    

Slack (MET) :             104.722ns  (required time - arrival time)
  Source:                 tbs_core_0/n1129_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/spike_memory_0/n2109_reg[820]/CLR
                            (recovery check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        19.713ns  (logic 1.244ns (6.311%)  route 18.469ns (93.689%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 123.566 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.713ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        1.543    -0.713    tbs_core_0/clk_out1
    SLICE_X12Y23         FDCE                                         r  tbs_core_0/n1129_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y23         FDCE (Prop_fdce_C_Q)         0.518    -0.195 r  tbs_core_0/n1129_reg/Q
                         net (fo=11, routed)          1.202     1.008    tbs_core_0/uart_0/uart_rx_0/n1129
    SLICE_X10Y23         LUT4 (Prop_lut4_I1_O)        0.150     1.158 f  tbs_core_0/uart_0/uart_rx_0/n2592[269]_i_17/O
                         net (fo=1, routed)           1.203     2.361    tbs_core_0/debouncer_3/n2592[269]_i_5
    SLICE_X12Y30         LUT5 (Prop_lut5_I1_O)        0.328     2.689 r  tbs_core_0/debouncer_3/n2592[269]_i_8/O
                         net (fo=1, routed)           1.206     3.895    tbs_core_0/uart_0/uart_rx_0/n2113_reg[0]
    SLICE_X12Y26         LUT6 (Prop_lut6_I0_O)        0.124     4.019 r  tbs_core_0/uart_0/uart_rx_0/n2592[269]_i_5/O
                         net (fo=6, routed)           1.205     5.224    tbs_core_0/sync_chain_0/n2113_reg[0]
    SLICE_X14Y30         LUT6 (Prop_lut6_I2_O)        0.124     5.348 f  tbs_core_0/sync_chain_0/n2592[269]_i_2/O
                         net (fo=1821, routed)       13.652    19.000    tbs_core_0/spike_memory_0/AR[0]
    SLICE_X26Y9          FDCE                                         f  tbs_core_0/spike_memory_0/n2109_reg[820]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        1.446   123.566    tbs_core_0/spike_memory_0/clk_out1
    SLICE_X26Y9          FDCE                                         r  tbs_core_0/spike_memory_0/n2109_reg[820]/C
                         clock pessimism              0.632   124.198    
                         clock uncertainty           -0.115   124.083    
    SLICE_X26Y9          FDCE (Recov_fdce_C_CLR)     -0.361   123.722    tbs_core_0/spike_memory_0/n2109_reg[820]
  -------------------------------------------------------------------
                         required time                        123.722    
                         arrival time                         -19.000    
  -------------------------------------------------------------------
                         slack                                104.722    

Slack (MET) :             104.722ns  (required time - arrival time)
  Source:                 tbs_core_0/n1129_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/spike_memory_0/n2109_reg[839]/CLR
                            (recovery check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        19.713ns  (logic 1.244ns (6.311%)  route 18.469ns (93.689%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 123.566 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.713ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        1.543    -0.713    tbs_core_0/clk_out1
    SLICE_X12Y23         FDCE                                         r  tbs_core_0/n1129_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y23         FDCE (Prop_fdce_C_Q)         0.518    -0.195 r  tbs_core_0/n1129_reg/Q
                         net (fo=11, routed)          1.202     1.008    tbs_core_0/uart_0/uart_rx_0/n1129
    SLICE_X10Y23         LUT4 (Prop_lut4_I1_O)        0.150     1.158 f  tbs_core_0/uart_0/uart_rx_0/n2592[269]_i_17/O
                         net (fo=1, routed)           1.203     2.361    tbs_core_0/debouncer_3/n2592[269]_i_5
    SLICE_X12Y30         LUT5 (Prop_lut5_I1_O)        0.328     2.689 r  tbs_core_0/debouncer_3/n2592[269]_i_8/O
                         net (fo=1, routed)           1.206     3.895    tbs_core_0/uart_0/uart_rx_0/n2113_reg[0]
    SLICE_X12Y26         LUT6 (Prop_lut6_I0_O)        0.124     4.019 r  tbs_core_0/uart_0/uart_rx_0/n2592[269]_i_5/O
                         net (fo=6, routed)           1.205     5.224    tbs_core_0/sync_chain_0/n2113_reg[0]
    SLICE_X14Y30         LUT6 (Prop_lut6_I2_O)        0.124     5.348 f  tbs_core_0/sync_chain_0/n2592[269]_i_2/O
                         net (fo=1821, routed)       13.652    19.000    tbs_core_0/spike_memory_0/AR[0]
    SLICE_X26Y9          FDCE                                         f  tbs_core_0/spike_memory_0/n2109_reg[839]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        1.446   123.566    tbs_core_0/spike_memory_0/clk_out1
    SLICE_X26Y9          FDCE                                         r  tbs_core_0/spike_memory_0/n2109_reg[839]/C
                         clock pessimism              0.632   124.198    
                         clock uncertainty           -0.115   124.083    
    SLICE_X26Y9          FDCE (Recov_fdce_C_CLR)     -0.361   123.722    tbs_core_0/spike_memory_0/n2109_reg[839]
  -------------------------------------------------------------------
                         required time                        123.722    
                         arrival time                         -19.000    
  -------------------------------------------------------------------
                         slack                                104.722    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.661ns  (arrival time - required time)
  Source:                 tbs_core_0/sync_chain_0/n1166_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/adaptive_ctrl_0/n1512_reg/CLR
                            (removal check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.830ns  (logic 0.186ns (22.398%)  route 0.644ns (77.602%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.670ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        0.554    -0.492    tbs_core_0/sync_chain_0/clk_out1
    SLICE_X21Y30         FDCE                                         r  tbs_core_0/sync_chain_0/n1166_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y30         FDCE (Prop_fdce_C_Q)         0.141    -0.351 r  tbs_core_0/sync_chain_0/n1166_reg[1]/Q
                         net (fo=3, routed)           0.411     0.059    tbs_core_0/sync_chain_0/n1166_reg_n_0_[1]
    SLICE_X14Y30         LUT6 (Prop_lut6_I1_O)        0.045     0.104 f  tbs_core_0/sync_chain_0/n2592[269]_i_2/O
                         net (fo=1821, routed)        0.234     0.338    tbs_core_0/adaptive_ctrl_0/AR[0]
    SLICE_X13Y28         FDCE                                         f  tbs_core_0/adaptive_ctrl_0/n1512_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        0.820    -0.670    tbs_core_0/adaptive_ctrl_0/clk_out1
    SLICE_X13Y28         FDCE                                         r  tbs_core_0/adaptive_ctrl_0/n1512_reg/C
                         clock pessimism              0.439    -0.231    
    SLICE_X13Y28         FDCE (Remov_fdce_C_CLR)     -0.092    -0.323    tbs_core_0/adaptive_ctrl_0/n1512_reg
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                           0.338    
  -------------------------------------------------------------------
                         slack                                  0.661    

Slack (MET) :             0.700ns  (arrival time - required time)
  Source:                 tbs_core_0/sync_chain_0/n1166_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/spike_detector_0/n1328_reg/CLR
                            (removal check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.896ns  (logic 0.186ns (20.767%)  route 0.710ns (79.233%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.668ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        0.554    -0.492    tbs_core_0/sync_chain_0/clk_out1
    SLICE_X21Y30         FDCE                                         r  tbs_core_0/sync_chain_0/n1166_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y30         FDCE (Prop_fdce_C_Q)         0.141    -0.351 r  tbs_core_0/sync_chain_0/n1166_reg[1]/Q
                         net (fo=3, routed)           0.411     0.059    tbs_core_0/sync_chain_0/n1166_reg_n_0_[1]
    SLICE_X14Y30         LUT6 (Prop_lut6_I1_O)        0.045     0.104 f  tbs_core_0/sync_chain_0/n2592[269]_i_2/O
                         net (fo=1821, routed)        0.299     0.403    tbs_core_0/spike_detector_0/AR[0]
    SLICE_X10Y30         FDCE                                         f  tbs_core_0/spike_detector_0/n1328_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        0.822    -0.668    tbs_core_0/spike_detector_0/clk_out1
    SLICE_X10Y30         FDCE                                         r  tbs_core_0/spike_detector_0/n1328_reg/C
                         clock pessimism              0.439    -0.229    
    SLICE_X10Y30         FDCE (Remov_fdce_C_CLR)     -0.067    -0.296    tbs_core_0/spike_detector_0/n1328_reg
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                           0.403    
  -------------------------------------------------------------------
                         slack                                  0.700    

Slack (MET) :             0.700ns  (arrival time - required time)
  Source:                 tbs_core_0/sync_chain_0/n1166_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/spike_detector_0/n1331_reg/CLR
                            (removal check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.896ns  (logic 0.186ns (20.767%)  route 0.710ns (79.233%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.668ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        0.554    -0.492    tbs_core_0/sync_chain_0/clk_out1
    SLICE_X21Y30         FDCE                                         r  tbs_core_0/sync_chain_0/n1166_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y30         FDCE (Prop_fdce_C_Q)         0.141    -0.351 r  tbs_core_0/sync_chain_0/n1166_reg[1]/Q
                         net (fo=3, routed)           0.411     0.059    tbs_core_0/sync_chain_0/n1166_reg_n_0_[1]
    SLICE_X14Y30         LUT6 (Prop_lut6_I1_O)        0.045     0.104 f  tbs_core_0/sync_chain_0/n2592[269]_i_2/O
                         net (fo=1821, routed)        0.299     0.403    tbs_core_0/spike_detector_0/AR[0]
    SLICE_X10Y30         FDCE                                         f  tbs_core_0/spike_detector_0/n1331_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        0.822    -0.668    tbs_core_0/spike_detector_0/clk_out1
    SLICE_X10Y30         FDCE                                         r  tbs_core_0/spike_detector_0/n1331_reg/C
                         clock pessimism              0.439    -0.229    
    SLICE_X10Y30         FDCE (Remov_fdce_C_CLR)     -0.067    -0.296    tbs_core_0/spike_detector_0/n1331_reg
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                           0.403    
  -------------------------------------------------------------------
                         slack                                  0.700    

Slack (MET) :             0.713ns  (arrival time - required time)
  Source:                 tbs_core_0/n1128_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/spike_memory_0/n2110_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.911ns  (logic 0.209ns (22.933%)  route 0.702ns (77.067%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.669ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        0.551    -0.495    tbs_core_0/clk_out1
    SLICE_X14Y26         FDCE                                         r  tbs_core_0/n1128_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         FDCE (Prop_fdce_C_Q)         0.164    -0.331 f  tbs_core_0/n1128_reg/Q
                         net (fo=2, routed)           0.221    -0.111    tbs_core_0/sync_chain_0/n1128
    SLICE_X14Y30         LUT6 (Prop_lut6_I0_O)        0.045    -0.066 f  tbs_core_0/sync_chain_0/n2592[269]_i_2/O
                         net (fo=1821, routed)        0.482     0.416    tbs_core_0/spike_memory_0/AR[0]
    SLICE_X18Y30         FDCE                                         f  tbs_core_0/spike_memory_0/n2110_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        0.821    -0.669    tbs_core_0/spike_memory_0/clk_out1
    SLICE_X18Y30         FDCE                                         r  tbs_core_0/spike_memory_0/n2110_reg[0]/C
                         clock pessimism              0.439    -0.230    
    SLICE_X18Y30         FDCE (Remov_fdce_C_CLR)     -0.067    -0.297    tbs_core_0/spike_memory_0/n2110_reg[0]
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                           0.416    
  -------------------------------------------------------------------
                         slack                                  0.713    

Slack (MET) :             0.713ns  (arrival time - required time)
  Source:                 tbs_core_0/n1128_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/spike_memory_0/n2110_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.911ns  (logic 0.209ns (22.933%)  route 0.702ns (77.067%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.669ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        0.551    -0.495    tbs_core_0/clk_out1
    SLICE_X14Y26         FDCE                                         r  tbs_core_0/n1128_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         FDCE (Prop_fdce_C_Q)         0.164    -0.331 f  tbs_core_0/n1128_reg/Q
                         net (fo=2, routed)           0.221    -0.111    tbs_core_0/sync_chain_0/n1128
    SLICE_X14Y30         LUT6 (Prop_lut6_I0_O)        0.045    -0.066 f  tbs_core_0/sync_chain_0/n2592[269]_i_2/O
                         net (fo=1821, routed)        0.482     0.416    tbs_core_0/spike_memory_0/AR[0]
    SLICE_X18Y30         FDCE                                         f  tbs_core_0/spike_memory_0/n2110_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        0.821    -0.669    tbs_core_0/spike_memory_0/clk_out1
    SLICE_X18Y30         FDCE                                         r  tbs_core_0/spike_memory_0/n2110_reg[1]/C
                         clock pessimism              0.439    -0.230    
    SLICE_X18Y30         FDCE (Remov_fdce_C_CLR)     -0.067    -0.297    tbs_core_0/spike_memory_0/n2110_reg[1]
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                           0.416    
  -------------------------------------------------------------------
                         slack                                  0.713    

Slack (MET) :             0.713ns  (arrival time - required time)
  Source:                 tbs_core_0/n1128_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/spike_memory_0/n2110_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.911ns  (logic 0.209ns (22.933%)  route 0.702ns (77.067%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.669ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        0.551    -0.495    tbs_core_0/clk_out1
    SLICE_X14Y26         FDCE                                         r  tbs_core_0/n1128_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         FDCE (Prop_fdce_C_Q)         0.164    -0.331 f  tbs_core_0/n1128_reg/Q
                         net (fo=2, routed)           0.221    -0.111    tbs_core_0/sync_chain_0/n1128
    SLICE_X14Y30         LUT6 (Prop_lut6_I0_O)        0.045    -0.066 f  tbs_core_0/sync_chain_0/n2592[269]_i_2/O
                         net (fo=1821, routed)        0.482     0.416    tbs_core_0/spike_memory_0/AR[0]
    SLICE_X18Y30         FDCE                                         f  tbs_core_0/spike_memory_0/n2110_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        0.821    -0.669    tbs_core_0/spike_memory_0/clk_out1
    SLICE_X18Y30         FDCE                                         r  tbs_core_0/spike_memory_0/n2110_reg[2]/C
                         clock pessimism              0.439    -0.230    
    SLICE_X18Y30         FDCE (Remov_fdce_C_CLR)     -0.067    -0.297    tbs_core_0/spike_memory_0/n2110_reg[2]
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                           0.416    
  -------------------------------------------------------------------
                         slack                                  0.713    

Slack (MET) :             0.713ns  (arrival time - required time)
  Source:                 tbs_core_0/n1128_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/spike_memory_0/n2110_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.911ns  (logic 0.209ns (22.933%)  route 0.702ns (77.067%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.669ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        0.551    -0.495    tbs_core_0/clk_out1
    SLICE_X14Y26         FDCE                                         r  tbs_core_0/n1128_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         FDCE (Prop_fdce_C_Q)         0.164    -0.331 f  tbs_core_0/n1128_reg/Q
                         net (fo=2, routed)           0.221    -0.111    tbs_core_0/sync_chain_0/n1128
    SLICE_X14Y30         LUT6 (Prop_lut6_I0_O)        0.045    -0.066 f  tbs_core_0/sync_chain_0/n2592[269]_i_2/O
                         net (fo=1821, routed)        0.482     0.416    tbs_core_0/spike_memory_0/AR[0]
    SLICE_X18Y30         FDCE                                         f  tbs_core_0/spike_memory_0/n2110_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        0.821    -0.669    tbs_core_0/spike_memory_0/clk_out1
    SLICE_X18Y30         FDCE                                         r  tbs_core_0/spike_memory_0/n2110_reg[3]/C
                         clock pessimism              0.439    -0.230    
    SLICE_X18Y30         FDCE (Remov_fdce_C_CLR)     -0.067    -0.297    tbs_core_0/spike_memory_0/n2110_reg[3]
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                           0.416    
  -------------------------------------------------------------------
                         slack                                  0.713    

Slack (MET) :             0.713ns  (arrival time - required time)
  Source:                 tbs_core_0/n1128_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/spike_memory_0/n2110_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.911ns  (logic 0.209ns (22.933%)  route 0.702ns (77.067%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.669ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        0.551    -0.495    tbs_core_0/clk_out1
    SLICE_X14Y26         FDCE                                         r  tbs_core_0/n1128_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         FDCE (Prop_fdce_C_Q)         0.164    -0.331 f  tbs_core_0/n1128_reg/Q
                         net (fo=2, routed)           0.221    -0.111    tbs_core_0/sync_chain_0/n1128
    SLICE_X14Y30         LUT6 (Prop_lut6_I0_O)        0.045    -0.066 f  tbs_core_0/sync_chain_0/n2592[269]_i_2/O
                         net (fo=1821, routed)        0.482     0.416    tbs_core_0/spike_memory_0/AR[0]
    SLICE_X18Y30         FDCE                                         f  tbs_core_0/spike_memory_0/n2110_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        0.821    -0.669    tbs_core_0/spike_memory_0/clk_out1
    SLICE_X18Y30         FDCE                                         r  tbs_core_0/spike_memory_0/n2110_reg[4]/C
                         clock pessimism              0.439    -0.230    
    SLICE_X18Y30         FDCE (Remov_fdce_C_CLR)     -0.067    -0.297    tbs_core_0/spike_memory_0/n2110_reg[4]
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                           0.416    
  -------------------------------------------------------------------
                         slack                                  0.713    

Slack (MET) :             0.713ns  (arrival time - required time)
  Source:                 tbs_core_0/n1128_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/spike_memory_0/n2110_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.911ns  (logic 0.209ns (22.933%)  route 0.702ns (77.067%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.669ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        0.551    -0.495    tbs_core_0/clk_out1
    SLICE_X14Y26         FDCE                                         r  tbs_core_0/n1128_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         FDCE (Prop_fdce_C_Q)         0.164    -0.331 f  tbs_core_0/n1128_reg/Q
                         net (fo=2, routed)           0.221    -0.111    tbs_core_0/sync_chain_0/n1128
    SLICE_X14Y30         LUT6 (Prop_lut6_I0_O)        0.045    -0.066 f  tbs_core_0/sync_chain_0/n2592[269]_i_2/O
                         net (fo=1821, routed)        0.482     0.416    tbs_core_0/spike_memory_0/AR[0]
    SLICE_X18Y30         FDCE                                         f  tbs_core_0/spike_memory_0/n2110_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        0.821    -0.669    tbs_core_0/spike_memory_0/clk_out1
    SLICE_X18Y30         FDCE                                         r  tbs_core_0/spike_memory_0/n2110_reg[5]/C
                         clock pessimism              0.439    -0.230    
    SLICE_X18Y30         FDCE (Remov_fdce_C_CLR)     -0.067    -0.297    tbs_core_0/spike_memory_0/n2110_reg[5]
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                           0.416    
  -------------------------------------------------------------------
                         slack                                  0.713    

Slack (MET) :             0.716ns  (arrival time - required time)
  Source:                 tbs_core_0/n1128_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/spike_memory_0/n2109_reg[95]/CLR
                            (removal check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.894ns  (logic 0.209ns (23.372%)  route 0.685ns (76.628%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.664ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        0.551    -0.495    tbs_core_0/clk_out1
    SLICE_X14Y26         FDCE                                         r  tbs_core_0/n1128_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         FDCE (Prop_fdce_C_Q)         0.164    -0.331 f  tbs_core_0/n1128_reg/Q
                         net (fo=2, routed)           0.221    -0.111    tbs_core_0/sync_chain_0/n1128
    SLICE_X14Y30         LUT6 (Prop_lut6_I0_O)        0.045    -0.066 f  tbs_core_0/sync_chain_0/n2592[269]_i_2/O
                         net (fo=1821, routed)        0.464     0.399    tbs_core_0/spike_memory_0/AR[0]
    SLICE_X17Y36         FDCE                                         f  tbs_core_0/spike_memory_0/n2109_reg[95]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        0.826    -0.664    tbs_core_0/spike_memory_0/clk_out1
    SLICE_X17Y36         FDCE                                         r  tbs_core_0/spike_memory_0/n2109_reg[95]/C
                         clock pessimism              0.439    -0.225    
    SLICE_X17Y36         FDCE (Remov_fdce_C_CLR)     -0.092    -0.317    tbs_core_0/spike_memory_0/n2109_reg[95]
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                           0.399    
  -------------------------------------------------------------------
                         slack                                  0.716    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ecg_lod_p_i
                            (input port)
  Destination:            ecg_led_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.460ns  (logic 5.090ns (48.662%)  route 5.370ns (51.338%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M14                                               0.000     0.000 f  ecg_lod_p_i (IN)
                         net (fo=0)                   0.000     0.000    ecg_lod_p_i
    M14                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  ecg_lod_p_i_IBUF_inst/O
                         net (fo=1, routed)           2.265     3.730    tbs_core_0/debouncer_4/ecg_lod_p_i_IBUF
    SLICE_X12Y27         LUT5 (Prop_lut5_I4_O)        0.124     3.854 r  tbs_core_0/debouncer_4/ecg_led_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.105     6.960    ecg_led_o_OBUF
    J3                   OBUF (Prop_obuf_I_O)         3.500    10.460 r  ecg_led_o_OBUF_inst/O
                         net (fo=0)                   0.000    10.460    ecg_led_o
    J3                                                                r  ecg_led_o (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ecg_lod_n_i
                            (input port)
  Destination:            ecg_led_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.383ns  (logic 1.465ns (43.310%)  route 1.918ns (56.690%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J12                                               0.000     0.000 f  ecg_lod_n_i (IN)
                         net (fo=0)                   0.000     0.000    ecg_lod_n_i
    J12                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  ecg_lod_n_i_IBUF_inst/O
                         net (fo=1, routed)           0.812     1.030    tbs_core_0/debouncer_4/ecg_lod_n_i_IBUF
    SLICE_X12Y27         LUT5 (Prop_lut5_I3_O)        0.045     1.075 r  tbs_core_0/debouncer_4/ecg_led_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.106     2.182    ecg_led_o_OBUF
    J3                   OBUF (Prop_obuf_I_O)         1.202     3.383 r  ecg_led_o_OBUF_inst/O
                         net (fo=0)                   0.000     3.383    ecg_led_o
    J3                                                                r  ecg_led_o (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_pll_8MHz
  To Clock:  

Max Delay            37 Endpoints
Min Delay            37 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tbs_core_0/dac_control_0/n1652_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dac_pwm_upper_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.986ns  (logic 4.843ns (44.080%)  route 6.144ns (55.920%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        1.611    -0.645    tbs_core_0/dac_control_0/clk_out1
    SLICE_X4Y26          FDCE                                         r  tbs_core_0/dac_control_0/n1652_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDCE (Prop_fdce_C_Q)         0.456    -0.189 r  tbs_core_0/dac_control_0/n1652_reg[9]/Q
                         net (fo=11, routed)          2.054     1.865    tbs_core_0/pwm_0/dac_upper_o[9]
    SLICE_X1Y19          LUT4 (Prop_lut4_I1_O)        0.152     2.017 r  tbs_core_0/pwm_0/dac_pwm_upper_o_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.000     2.017    tbs_core_0/pwm_0/dac_pwm_upper_o_OBUF_inst_i_5_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356     2.373 r  tbs_core_0/pwm_0/dac_pwm_upper_o_OBUF_inst_i_2/CO[0]
                         net (fo=1, routed)           0.430     2.802    tbs_core_0/dac_control_0/dac_pwm_upper_o[0]
    SLICE_X0Y19          LUT6 (Prop_lut6_I0_O)        0.373     3.175 r  tbs_core_0/dac_control_0/dac_pwm_upper_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.660     6.836    dac_pwm_upper_o_OBUF
    L3                   OBUF (Prop_obuf_I_O)         3.506    10.342 r  dac_pwm_upper_o_OBUF_inst/O
                         net (fo=0)                   0.000    10.342    dac_pwm_upper_o
    L3                                                                r  dac_pwm_upper_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/pwm_1/n1679_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dac_pwm_lower_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.904ns  (logic 5.289ns (48.502%)  route 5.615ns (51.498%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        1.617    -0.639    tbs_core_0/pwm_1/clk_out1
    SLICE_X3Y29          FDCE                                         r  tbs_core_0/pwm_1/n1679_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDCE (Prop_fdce_C_Q)         0.419    -0.220 r  tbs_core_0/pwm_1/n1679_reg[4]/Q
                         net (fo=7, routed)           1.052     0.832    tbs_core_0/dac_control_1/dac_pwm_lower_o_OBUF_inst_i_2[4]
    SLICE_X3Y30          LUT4 (Prop_lut4_I3_O)        0.299     1.131 r  tbs_core_0/dac_control_1/dac_pwm_lower_o_OBUF_inst_i_12/O
                         net (fo=1, routed)           0.000     1.131    tbs_core_0/pwm_1/S[2]
    SLICE_X3Y30          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.529 r  tbs_core_0/pwm_1/dac_pwm_lower_o_OBUF_inst_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.529    tbs_core_0/pwm_1/dac_pwm_lower_o_OBUF_inst_i_4_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.800 r  tbs_core_0/pwm_1/dac_pwm_lower_o_OBUF_inst_i_2/CO[0]
                         net (fo=1, routed)           0.958     2.759    tbs_core_0/dac_control_1/CO[0]
    SLICE_X4Y30          LUT6 (Prop_lut6_I0_O)        0.373     3.132 r  tbs_core_0/dac_control_1/dac_pwm_lower_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.605     6.736    dac_pwm_lower_o_OBUF
    M3                   OBUF (Prop_obuf_I_O)         3.529    10.265 r  dac_pwm_lower_o_OBUF_inst/O
                         net (fo=0)                   0.000    10.265    dac_pwm_lower_o
    M3                                                                r  dac_pwm_lower_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/n1137_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            uart_tx_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.698ns  (logic 5.222ns (48.813%)  route 5.476ns (51.187%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        1.544    -0.712    tbs_core_0/clk_out1
    SLICE_X10Y23         FDPE                                         r  tbs_core_0/n1137_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y23         FDPE (Prop_fdpe_C_Q)         0.518    -0.194 r  tbs_core_0/n1137_reg[0]/Q
                         net (fo=6, routed)           1.191     0.997    tbs_core_0/uart_0/uart_tx_0/Q[0]
    SLICE_X13Y24         LUT6 (Prop_lut6_I0_O)        0.124     1.121 r  tbs_core_0/uart_0/uart_tx_0/n2832_carry_i_3/O
                         net (fo=1, routed)           0.000     1.121    tbs_core_0/uart_0/uart_tx_0/n2832_carry_i_3_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     1.657 f  tbs_core_0/uart_0/uart_tx_0/n2832_carry/CO[2]
                         net (fo=9, routed)           1.685     3.342    tbs_core_0/uart_0/uart_tx_0/n2832
    SLICE_X20Y29         LUT5 (Prop_lut5_I4_O)        0.343     3.685 r  tbs_core_0/uart_0/uart_tx_0/uart_tx_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.601     6.285    uart_tx_o_OBUF
    H4                   OBUF (Prop_obuf_I_O)         3.701     9.986 r  uart_tx_o_OBUF_inst/O
                         net (fo=0)                   0.000     9.986    uart_tx_o
    H4                                                                r  uart_tx_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/debouncer_2/n1245_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            signal_select_en_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.567ns  (logic 4.342ns (45.382%)  route 5.225ns (54.618%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        1.625    -0.631    tbs_core_0/debouncer_2/clk_out1
    SLICE_X5Y37          FDCE                                         r  tbs_core_0/debouncer_2/n1245_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDCE (Prop_fdce_C_Q)         0.456    -0.175 r  tbs_core_0/debouncer_2/n1245_reg/Q
                         net (fo=43, routed)          1.937     1.762    tbs_core_0/debouncer_4/control_mode_debounced
    SLICE_X12Y27         LUT3 (Prop_lut3_I1_O)        0.148     1.910 r  tbs_core_0/debouncer_4/signal_select_en_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.288     5.199    signal_select_en_o_OBUF
    B3                   OBUF (Prop_obuf_I_O)         3.738     8.937 r  signal_select_en_o_OBUF_inst/O
                         net (fo=0)                   0.000     8.937    signal_select_en_o
    B3                                                                r  signal_select_en_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/n1134_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            sc_noc_2_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.524ns  (logic 5.485ns (57.593%)  route 4.039ns (42.407%))
  Logic Levels:           6  (CARRY4=2 LUT3=2 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        1.616    -0.640    tbs_core_0/clk_out1
    SLICE_X6Y20          FDCE                                         r  tbs_core_0/n1134_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y20          FDCE (Prop_fdce_C_Q)         0.518    -0.122 r  tbs_core_0/n1134_reg[7]/Q
                         net (fo=10, routed)          1.003     0.881    tbs_core_0/n1134[7]
    SLICE_X3Y19          LUT3 (Prop_lut3_I0_O)        0.124     1.005 r  tbs_core_0/sc_noc_2_o_OBUF_inst_i_38/O
                         net (fo=1, routed)           0.000     1.005    tbs_core_0/sc_noc_2_o_OBUF_inst_i_38_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     1.232 r  tbs_core_0/sc_noc_2_o_OBUF_inst_i_35/O[1]
                         net (fo=2, routed)           0.810     2.042    tbs_core_0/sc_noc_generator_0/O[1]
    SLICE_X3Y18          LUT4 (Prop_lut4_I0_O)        0.303     2.345 r  tbs_core_0/sc_noc_generator_0/sc_noc_2_o_OBUF_inst_i_14/O
                         net (fo=1, routed)           0.000     2.345    tbs_core_0/sc_noc_generator_0/sc_noc_2_o_OBUF_inst_i_14_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     2.802 r  tbs_core_0/sc_noc_generator_0/sc_noc_2_o_OBUF_inst_i_3/CO[1]
                         net (fo=1, routed)           0.310     3.112    tbs_core_0/sc_noc_generator_0/n1866
    SLICE_X2Y19          LUT3 (Prop_lut3_I1_O)        0.329     3.441 r  tbs_core_0/sc_noc_generator_0/sc_noc_2_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.916     5.357    sc_noc_2_o_OBUF
    F11                  OBUF (Prop_obuf_I_O)         3.527     8.884 r  sc_noc_2_o_OBUF_inst/O
                         net (fo=0)                   0.000     8.884    sc_noc_2_o
    F11                                                               r  sc_noc_2_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/n1152_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            amp_sdn_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.300ns  (logic 4.397ns (47.273%)  route 4.904ns (52.727%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        1.544    -0.712    tbs_core_0/clk_out1
    SLICE_X12Y27         FDPE                                         r  tbs_core_0/n1152_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y27         FDPE (Prop_fdpe_C_Q)         0.518    -0.194 r  tbs_core_0/n1152_reg/Q
                         net (fo=10, routed)          1.342     1.149    tbs_core_0/debouncer_2/n1152
    SLICE_X9Y31          LUT3 (Prop_lut3_I0_O)        0.152     1.301 r  tbs_core_0/debouncer_2/amp_sdn_o_OBUF_inst_i_1/O
                         net (fo=46, routed)          3.561     4.862    dac_pd_o_OBUF
    M12                  OBUF (Prop_obuf_I_O)         3.727     8.589 r  amp_sdn_o_OBUF_inst/O
                         net (fo=0)                   0.000     8.589    amp_sdn_o
    M12                                                               r  amp_sdn_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/debouncer_2/n1245_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            ecg_led_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.123ns  (logic 4.080ns (44.726%)  route 5.043ns (55.274%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        1.625    -0.631    tbs_core_0/debouncer_2/clk_out1
    SLICE_X5Y37          FDCE                                         r  tbs_core_0/debouncer_2/n1245_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDCE (Prop_fdce_C_Q)         0.456    -0.175 r  tbs_core_0/debouncer_2/n1245_reg/Q
                         net (fo=43, routed)          1.937     1.762    tbs_core_0/debouncer_4/control_mode_debounced
    SLICE_X12Y27         LUT5 (Prop_lut5_I1_O)        0.124     1.886 r  tbs_core_0/debouncer_4/ecg_led_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.105     4.992    ecg_led_o_OBUF
    J3                   OBUF (Prop_obuf_I_O)         3.500     8.492 r  ecg_led_o_OBUF_inst/O
                         net (fo=0)                   0.000     8.492    ecg_led_o
    J3                                                                r  ecg_led_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/debouncer_2/n1245_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            signal_select_in_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.427ns  (logic 4.333ns (51.419%)  route 4.094ns (48.581%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        1.625    -0.631    tbs_core_0/debouncer_2/clk_out1
    SLICE_X5Y37          FDCE                                         r  tbs_core_0/debouncer_2/n1245_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDCE (Prop_fdce_C_Q)         0.456    -0.175 r  tbs_core_0/debouncer_2/n1245_reg/Q
                         net (fo=43, routed)          1.761     1.586    tbs_core_0/debouncer_2/control_mode_debounced
    SLICE_X13Y30         LUT3 (Prop_lut3_I1_O)        0.152     1.738 r  tbs_core_0/debouncer_2/signal_select_in_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.333     4.071    signal_select_in_o_OBUF
    C12                  OBUF (Prop_obuf_I_O)         3.725     7.796 r  signal_select_in_o_OBUF_inst/O
                         net (fo=0)                   0.000     7.796    signal_select_in_o
    C12                                                               r  signal_select_in_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/n1152_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dac_pd_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.059ns  (logic 4.371ns (54.244%)  route 3.687ns (45.756%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        1.544    -0.712    tbs_core_0/clk_out1
    SLICE_X12Y27         FDPE                                         r  tbs_core_0/n1152_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y27         FDPE (Prop_fdpe_C_Q)         0.518    -0.194 r  tbs_core_0/n1152_reg/Q
                         net (fo=10, routed)          1.342     1.149    tbs_core_0/debouncer_2/n1152
    SLICE_X9Y31          LUT3 (Prop_lut3_I0_O)        0.152     1.301 r  tbs_core_0/debouncer_2/amp_sdn_o_OBUF_inst_i_1/O
                         net (fo=46, routed)          2.345     3.646    dac_pd_o_OBUF
    H11                  OBUF (Prop_obuf_I_O)         3.701     7.347 r  dac_pd_o_OBUF_inst/O
                         net (fo=0)                   0.000     7.347    dac_pd_o
    H11                                                               r  dac_pd_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/n1134_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            sc_noc_1_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.986ns  (logic 4.844ns (60.651%)  route 3.143ns (39.349%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        1.616    -0.640    tbs_core_0/clk_out1
    SLICE_X5Y20          FDCE                                         r  tbs_core_0/n1134_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y20          FDCE (Prop_fdce_C_Q)         0.456    -0.184 r  tbs_core_0/n1134_reg[9]/Q
                         net (fo=8, routed)           1.010     0.827    tbs_core_0/sc_noc_generator_0/n1134[2]
    SLICE_X4Y18          LUT4 (Prop_lut4_I0_O)        0.124     0.951 r  tbs_core_0/sc_noc_generator_0/sc_noc_1_o_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.000     0.951    tbs_core_0/sc_noc_generator_0/sc_noc_1_o_OBUF_inst_i_5_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     1.521 r  tbs_core_0/sc_noc_generator_0/sc_noc_1_o_OBUF_inst_i_1/CO[2]
                         net (fo=1, routed)           2.132     3.653    sc_noc_1_o_OBUF
    F14                  OBUF (Prop_obuf_I_O)         3.694     7.347 r  sc_noc_1_o_OBUF_inst/O
                         net (fo=0)                   0.000     7.347    sc_noc_1_o
    F14                                                               r  sc_noc_1_o (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tbs_core_0/dac_control_1/n1803_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dac_lower_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.809ns  (logic 1.365ns (75.492%)  route 0.443ns (24.508%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        0.581    -0.465    tbs_core_0/dac_control_1/clk_out1
    SLICE_X5Y29          FDCE                                         r  tbs_core_0/dac_control_1/n1803_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDCE (Prop_fdce_C_Q)         0.141    -0.324 r  tbs_core_0/dac_control_1/n1803_reg[5]/Q
                         net (fo=11, routed)          0.443     0.119    dac_lower_o_OBUF[5]
    F13                  OBUF (Prop_obuf_I_O)         1.224     1.343 r  dac_lower_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.343    dac_lower_o[5]
    F13                                                               r  dac_lower_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/dac_control_1/n1803_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dac_lower_o[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.822ns  (logic 1.346ns (73.881%)  route 0.476ns (26.119%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        0.582    -0.464    tbs_core_0/dac_control_1/clk_out1
    SLICE_X5Y30          FDCE                                         r  tbs_core_0/dac_control_1/n1803_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDCE (Prop_fdce_C_Q)         0.141    -0.323 r  tbs_core_0/dac_control_1/n1803_reg[8]/Q
                         net (fo=11, routed)          0.476     0.152    dac_lower_o_OBUF[8]
    F12                  OBUF (Prop_obuf_I_O)         1.205     1.357 r  dac_lower_o_OBUF[8]_inst/O
                         net (fo=0)                   0.000     1.357    dac_lower_o[8]
    F12                                                               r  dac_lower_o[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/dac_control_0/n1652_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dac_upper_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.869ns  (logic 1.383ns (73.976%)  route 0.486ns (26.024%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        0.580    -0.466    tbs_core_0/dac_control_0/clk_out1
    SLICE_X4Y22          FDCE                                         r  tbs_core_0/dac_control_0/n1652_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDCE (Prop_fdce_C_Q)         0.141    -0.325 r  tbs_core_0/dac_control_0/n1652_reg[3]/Q
                         net (fo=13, routed)          0.486     0.161    dac_upper_o_OBUF[3]
    M13                  OBUF (Prop_obuf_I_O)         1.242     1.403 r  dac_upper_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.403    dac_upper_o[3]
    M13                                                               r  dac_upper_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/dac_control_1/n1803_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dac_lower_o[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.887ns  (logic 1.343ns (71.148%)  route 0.545ns (28.852%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        0.583    -0.463    tbs_core_0/dac_control_1/clk_out1
    SLICE_X4Y31          FDCE                                         r  tbs_core_0/dac_control_1/n1803_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDCE (Prop_fdce_C_Q)         0.141    -0.322 r  tbs_core_0/dac_control_1/n1803_reg[7]/Q
                         net (fo=11, routed)          0.545     0.222    dac_lower_o_OBUF[7]
    G14                  OBUF (Prop_obuf_I_O)         1.202     1.424 r  dac_lower_o_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.424    dac_lower_o[7]
    G14                                                               r  dac_lower_o[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/dac_control_1/sync_chain_0/n1166_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dac_wr_lower_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.888ns  (logic 1.347ns (71.307%)  route 0.542ns (28.693%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        0.584    -0.462    tbs_core_0/dac_control_1/sync_chain_0/clk_out1
    SLICE_X3Y31          FDCE                                         r  tbs_core_0/dac_control_1/sync_chain_0/n1166_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDCE (Prop_fdce_C_Q)         0.141    -0.321 r  tbs_core_0/dac_control_1/sync_chain_0/n1166_reg[1]/Q
                         net (fo=1, routed)           0.542     0.220    dac_wr_lower_o_OBUF
    H14                  OBUF (Prop_obuf_I_O)         1.206     1.426 r  dac_wr_lower_o_OBUF_inst/O
                         net (fo=0)                   0.000     1.426    dac_wr_lower_o
    H14                                                               r  dac_wr_lower_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/dac_control_1/n1803_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dac_lower_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.893ns  (logic 1.375ns (72.611%)  route 0.519ns (27.389%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        0.582    -0.464    tbs_core_0/dac_control_1/clk_out1
    SLICE_X5Y30          FDCE                                         r  tbs_core_0/dac_control_1/n1803_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDCE (Prop_fdce_C_Q)         0.141    -0.323 r  tbs_core_0/dac_control_1/n1803_reg[3]/Q
                         net (fo=11, routed)          0.519     0.195    dac_lower_o_OBUF[3]
    D13                  OBUF (Prop_obuf_I_O)         1.234     1.429 r  dac_lower_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.429    dac_lower_o[3]
    D13                                                               r  dac_lower_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/dac_control_0/n1652_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dac_upper_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.943ns  (logic 1.383ns (71.215%)  route 0.559ns (28.785%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        0.581    -0.465    tbs_core_0/dac_control_0/clk_out1
    SLICE_X2Y22          FDCE                                         r  tbs_core_0/dac_control_0/n1652_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDCE (Prop_fdce_C_Q)         0.164    -0.301 r  tbs_core_0/dac_control_0/n1652_reg[2]/Q
                         net (fo=13, routed)          0.559     0.258    dac_upper_o_OBUF[2]
    L13                  OBUF (Prop_obuf_I_O)         1.219     1.477 r  dac_upper_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.477    dac_upper_o[2]
    L13                                                               r  dac_upper_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/dac_control_0/n1652_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dac_upper_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.954ns  (logic 1.346ns (68.917%)  route 0.607ns (31.083%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        0.580    -0.466    tbs_core_0/dac_control_0/clk_out1
    SLICE_X4Y22          FDCE                                         r  tbs_core_0/dac_control_0/n1652_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDCE (Prop_fdce_C_Q)         0.141    -0.325 r  tbs_core_0/dac_control_0/n1652_reg[1]/Q
                         net (fo=13, routed)          0.607     0.282    dac_upper_o_OBUF[1]
    J14                  OBUF (Prop_obuf_I_O)         1.205     1.487 r  dac_upper_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.487    dac_upper_o[1]
    J14                                                               r  dac_upper_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/dac_control_0/n1652_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dac_upper_o[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.973ns  (logic 1.354ns (68.642%)  route 0.619ns (31.358%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        0.578    -0.468    tbs_core_0/dac_control_0/clk_out1
    SLICE_X3Y25          FDCE                                         r  tbs_core_0/dac_control_0/n1652_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDCE (Prop_fdce_C_Q)         0.141    -0.327 r  tbs_core_0/dac_control_0/n1652_reg[6]/Q
                         net (fo=12, routed)          0.619     0.291    dac_upper_o_OBUF[6]
    K11                  OBUF (Prop_obuf_I_O)         1.213     1.504 r  dac_upper_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.504    dac_upper_o[6]
    K11                                                               r  dac_upper_o[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/dac_control_1/n1803_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dac_lower_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.975ns  (logic 1.390ns (70.363%)  route 0.585ns (29.637%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        0.583    -0.463    tbs_core_0/dac_control_1/clk_out1
    SLICE_X4Y31          FDCE                                         r  tbs_core_0/dac_control_1/n1803_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDCE (Prop_fdce_C_Q)         0.141    -0.322 r  tbs_core_0/dac_control_1/n1803_reg[1]/Q
                         net (fo=11, routed)          0.585     0.263    dac_lower_o_OBUF[1]
    D10                  OBUF (Prop_obuf_I_O)         1.249     1.512 r  dac_lower_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.512    dac_lower_o[1]
    D10                                                               r  dac_lower_o[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_pll_8MHz
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLL100to8/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_pll_8MHz'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLL100to8/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.371ns  (logic 0.029ns (2.115%)  route 1.342ns (97.885%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_pll_8MHz fall edge)
                                                      5.000     5.000 f  
    L5                                                0.000     5.000 f  clock_i (IN)
                         net (fo=0)                   0.000     5.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     5.395 f  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     6.006    PLL100to8/inst/clk_in1_pll_8MHz
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.052     2.954 f  PLL100to8/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.528     3.481    PLL100to8/inst/clkfbout_pll_8MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.510 f  PLL100to8/inst/clkf_buf/O
                         net (fo=1, routed)           0.815     4.325    PLL100to8/inst/clkfbout_buf_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  PLL100to8/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLL100to8/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_pll_8MHz'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLL100to8/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.122ns  (logic 0.091ns (2.914%)  route 3.031ns (97.086%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369     1.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145     2.514    PLL100to8/inst/clk_in1_pll_8MHz
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.063    -4.549 r  PLL100to8/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.578    -2.971    PLL100to8/inst/clkfbout_pll_8MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.880 r  PLL100to8/inst/clkf_buf/O
                         net (fo=1, routed)           1.453    -1.427    PLL100to8/inst/clkfbout_buf_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  PLL100to8/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_pll_8MHz

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_rx_i
                            (input port)
  Destination:            tbs_core_0/uart_0/uart_rx_0/n3007_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.107ns  (logic 1.940ns (37.984%)  route 3.167ns (62.016%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 f  uart_rx_i (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_i
    J4                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  uart_rx_i_IBUF_inst/O
                         net (fo=3, routed)           2.509     3.965    tbs_core_0/uart_0/uart_rx_0/uart_rx_i_IBUF
    SLICE_X16Y26         LUT5 (Prop_lut5_I4_O)        0.152     4.117 r  tbs_core_0/uart_0/uart_rx_0/n3007[1]_i_2/O
                         net (fo=2, routed)           0.659     4.775    tbs_core_0/uart_0/uart_rx_0/n3007[1]_i_2_n_0
    SLICE_X17Y27         LUT4 (Prop_lut4_I0_O)        0.332     5.107 r  tbs_core_0/uart_0/uart_rx_0/n3007[0]_i_1/O
                         net (fo=1, routed)           0.000     5.107    tbs_core_0/uart_0/uart_rx_0/n3007[0]_i_1_n_0
    SLICE_X17Y27         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/n3007_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369     1.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145     2.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -4.549 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -2.971    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.880 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        1.429    -1.451    tbs_core_0/uart_0/uart_rx_0/clk_out1
    SLICE_X17Y27         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/n3007_reg[0]/C

Slack:                    inf
  Source:                 uart_rx_i
                            (input port)
  Destination:            tbs_core_0/uart_0/uart_rx_0/n3005_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.981ns  (logic 1.704ns (34.206%)  route 3.277ns (65.794%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -1.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 r  uart_rx_i (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_i
    J4                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  uart_rx_i_IBUF_inst/O
                         net (fo=3, routed)           2.283     3.739    tbs_core_0/uart_0/uart_rx_0/uart_rx_i_IBUF
    SLICE_X17Y26         LUT3 (Prop_lut3_I0_O)        0.124     3.863 r  tbs_core_0/uart_0/uart_rx_0/n3005[6]_i_2/O
                         net (fo=7, routed)           0.994     4.857    tbs_core_0/uart_0/uart_rx_0/n2995[3]
    SLICE_X16Y27         LUT5 (Prop_lut5_I0_O)        0.124     4.981 r  tbs_core_0/uart_0/uart_rx_0/n3005[1]_i_1/O
                         net (fo=1, routed)           0.000     4.981    tbs_core_0/uart_0/uart_rx_0/n3005[1]_i_1_n_0
    SLICE_X16Y27         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/n3005_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369     1.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145     2.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -4.549 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -2.971    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.880 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        1.429    -1.451    tbs_core_0/uart_0/uart_rx_0/clk_out1
    SLICE_X16Y27         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/n3005_reg[1]/C

Slack:                    inf
  Source:                 uart_rx_i
                            (input port)
  Destination:            tbs_core_0/uart_0/uart_rx_0/n3007_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.869ns  (logic 1.940ns (39.841%)  route 2.929ns (60.159%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 f  uart_rx_i (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_i
    J4                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  uart_rx_i_IBUF_inst/O
                         net (fo=3, routed)           2.509     3.965    tbs_core_0/uart_0/uart_rx_0/uart_rx_i_IBUF
    SLICE_X16Y26         LUT5 (Prop_lut5_I4_O)        0.152     4.117 r  tbs_core_0/uart_0/uart_rx_0/n3007[1]_i_2/O
                         net (fo=2, routed)           0.421     4.537    tbs_core_0/uart_0/uart_rx_0/n3007[1]_i_2_n_0
    SLICE_X17Y27         LUT4 (Prop_lut4_I1_O)        0.332     4.869 r  tbs_core_0/uart_0/uart_rx_0/n3007[1]_i_1/O
                         net (fo=1, routed)           0.000     4.869    tbs_core_0/uart_0/uart_rx_0/n3007[1]_i_1_n_0
    SLICE_X17Y27         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/n3007_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369     1.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145     2.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -4.549 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -2.971    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.880 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        1.429    -1.451    tbs_core_0/uart_0/uart_rx_0/clk_out1
    SLICE_X17Y27         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/n3007_reg[1]/C

Slack:                    inf
  Source:                 uart_rx_i
                            (input port)
  Destination:            tbs_core_0/uart_0/uart_rx_0/n3005_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.836ns  (logic 1.704ns (35.235%)  route 3.132ns (64.765%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -1.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 r  uart_rx_i (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_i
    J4                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  uart_rx_i_IBUF_inst/O
                         net (fo=3, routed)           2.283     3.739    tbs_core_0/uart_0/uart_rx_0/uart_rx_i_IBUF
    SLICE_X17Y26         LUT3 (Prop_lut3_I0_O)        0.124     3.863 r  tbs_core_0/uart_0/uart_rx_0/n3005[6]_i_2/O
                         net (fo=7, routed)           0.849     4.712    tbs_core_0/uart_0/uart_rx_0/n2995[3]
    SLICE_X16Y28         LUT5 (Prop_lut5_I0_O)        0.124     4.836 r  tbs_core_0/uart_0/uart_rx_0/n3005[5]_i_1/O
                         net (fo=1, routed)           0.000     4.836    tbs_core_0/uart_0/uart_rx_0/n3005[5]_i_1_n_0
    SLICE_X16Y28         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/n3005_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369     1.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145     2.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -4.549 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -2.971    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.880 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        1.431    -1.449    tbs_core_0/uart_0/uart_rx_0/clk_out1
    SLICE_X16Y28         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/n3005_reg[5]/C

Slack:                    inf
  Source:                 uart_rx_i
                            (input port)
  Destination:            tbs_core_0/uart_0/uart_rx_0/n3005_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.823ns  (logic 1.704ns (35.327%)  route 3.119ns (64.673%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -1.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 r  uart_rx_i (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_i
    J4                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  uart_rx_i_IBUF_inst/O
                         net (fo=3, routed)           2.283     3.739    tbs_core_0/uart_0/uart_rx_0/uart_rx_i_IBUF
    SLICE_X17Y26         LUT3 (Prop_lut3_I0_O)        0.124     3.863 r  tbs_core_0/uart_0/uart_rx_0/n3005[6]_i_2/O
                         net (fo=7, routed)           0.836     4.699    tbs_core_0/uart_0/uart_rx_0/n2995[3]
    SLICE_X16Y27         LUT5 (Prop_lut5_I0_O)        0.124     4.823 r  tbs_core_0/uart_0/uart_rx_0/n3005[2]_i_1/O
                         net (fo=1, routed)           0.000     4.823    tbs_core_0/uart_0/uart_rx_0/n3005[2]_i_1_n_0
    SLICE_X16Y27         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/n3005_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369     1.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145     2.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -4.549 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -2.971    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.880 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        1.429    -1.451    tbs_core_0/uart_0/uart_rx_0/clk_out1
    SLICE_X16Y27         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/n3005_reg[2]/C

Slack:                    inf
  Source:                 uart_rx_i
                            (input port)
  Destination:            tbs_core_0/uart_0/uart_rx_0/n3005_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.758ns  (logic 1.704ns (35.809%)  route 3.054ns (64.191%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -1.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 r  uart_rx_i (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_i
    J4                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  uart_rx_i_IBUF_inst/O
                         net (fo=3, routed)           2.283     3.739    tbs_core_0/uart_0/uart_rx_0/uart_rx_i_IBUF
    SLICE_X17Y26         LUT3 (Prop_lut3_I0_O)        0.124     3.863 r  tbs_core_0/uart_0/uart_rx_0/n3005[6]_i_2/O
                         net (fo=7, routed)           0.771     4.634    tbs_core_0/uart_0/uart_rx_0/n2995[3]
    SLICE_X17Y27         LUT5 (Prop_lut5_I0_O)        0.124     4.758 r  tbs_core_0/uart_0/uart_rx_0/n3005[6]_i_1/O
                         net (fo=1, routed)           0.000     4.758    tbs_core_0/uart_0/uart_rx_0/n3005[6]_i_1_n_0
    SLICE_X17Y27         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/n3005_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369     1.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145     2.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -4.549 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -2.971    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.880 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        1.429    -1.451    tbs_core_0/uart_0/uart_rx_0/clk_out1
    SLICE_X17Y27         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/n3005_reg[6]/C

Slack:                    inf
  Source:                 uart_rx_i
                            (input port)
  Destination:            tbs_core_0/uart_0/uart_rx_0/n3005_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.446ns  (logic 1.704ns (38.325%)  route 2.742ns (61.675%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -1.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 r  uart_rx_i (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_i
    J4                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  uart_rx_i_IBUF_inst/O
                         net (fo=3, routed)           2.283     3.739    tbs_core_0/uart_0/uart_rx_0/uart_rx_i_IBUF
    SLICE_X17Y26         LUT3 (Prop_lut3_I0_O)        0.124     3.863 r  tbs_core_0/uart_0/uart_rx_0/n3005[6]_i_2/O
                         net (fo=7, routed)           0.459     4.322    tbs_core_0/uart_0/uart_rx_0/n2995[3]
    SLICE_X16Y28         LUT5 (Prop_lut5_I0_O)        0.124     4.446 r  tbs_core_0/uart_0/uart_rx_0/n3005[0]_i_1/O
                         net (fo=1, routed)           0.000     4.446    tbs_core_0/uart_0/uart_rx_0/n3005[0]_i_1_n_0
    SLICE_X16Y28         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/n3005_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369     1.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145     2.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -4.549 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -2.971    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.880 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        1.431    -1.449    tbs_core_0/uart_0/uart_rx_0/clk_out1
    SLICE_X16Y28         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/n3005_reg[0]/C

Slack:                    inf
  Source:                 uart_rx_i
                            (input port)
  Destination:            tbs_core_0/uart_0/uart_rx_0/n3005_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.446ns  (logic 1.704ns (38.326%)  route 2.742ns (61.674%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -1.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 r  uart_rx_i (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_i
    J4                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  uart_rx_i_IBUF_inst/O
                         net (fo=3, routed)           2.283     3.739    tbs_core_0/uart_0/uart_rx_0/uart_rx_i_IBUF
    SLICE_X17Y26         LUT3 (Prop_lut3_I0_O)        0.124     3.863 r  tbs_core_0/uart_0/uart_rx_0/n3005[6]_i_2/O
                         net (fo=7, routed)           0.459     4.322    tbs_core_0/uart_0/uart_rx_0/n2995[3]
    SLICE_X16Y27         LUT5 (Prop_lut5_I0_O)        0.124     4.446 r  tbs_core_0/uart_0/uart_rx_0/n3005[3]_i_1/O
                         net (fo=1, routed)           0.000     4.446    tbs_core_0/uart_0/uart_rx_0/n3005[3]_i_1_n_0
    SLICE_X16Y27         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/n3005_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369     1.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145     2.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -4.549 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -2.971    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.880 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        1.429    -1.451    tbs_core_0/uart_0/uart_rx_0/clk_out1
    SLICE_X16Y27         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/n3005_reg[3]/C

Slack:                    inf
  Source:                 control_mode_i
                            (input port)
  Destination:            tbs_core_0/debouncer_2/sync_chain_0/n1166_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.441ns  (logic 1.608ns (36.196%)  route 2.834ns (63.804%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.372ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  control_mode_i (IN)
                         net (fo=0)                   0.000     0.000    control_mode_i
    D2                   IBUF (Prop_ibuf_I_O)         1.484     1.484 f  control_mode_i_IBUF_inst/O
                         net (fo=1, routed)           2.834     4.317    tbs_core_0/debouncer_2/sync_chain_0/control_mode_i_IBUF
    SLICE_X5Y39          LUT1 (Prop_lut1_I0_O)        0.124     4.441 r  tbs_core_0/debouncer_2/sync_chain_0/n1166[0]_i_1__3/O
                         net (fo=1, routed)           0.000     4.441    tbs_core_0/debouncer_2/sync_chain_0/n22
    SLICE_X5Y39          FDCE                                         r  tbs_core_0/debouncer_2/sync_chain_0/n1166_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369     1.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145     2.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -4.549 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -2.971    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.880 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        1.508    -1.372    tbs_core_0/debouncer_2/sync_chain_0/clk_out1
    SLICE_X5Y39          FDCE                                         r  tbs_core_0/debouncer_2/sync_chain_0/n1166_reg[0]/C

Slack:                    inf
  Source:                 uart_rx_i
                            (input port)
  Destination:            tbs_core_0/uart_0/uart_rx_0/n3005_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.441ns  (logic 1.704ns (38.367%)  route 2.737ns (61.633%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -1.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 r  uart_rx_i (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_i
    J4                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  uart_rx_i_IBUF_inst/O
                         net (fo=3, routed)           2.283     3.739    tbs_core_0/uart_0/uart_rx_0/uart_rx_i_IBUF
    SLICE_X17Y26         LUT3 (Prop_lut3_I0_O)        0.124     3.863 r  tbs_core_0/uart_0/uart_rx_0/n3005[6]_i_2/O
                         net (fo=7, routed)           0.454     4.317    tbs_core_0/uart_0/uart_rx_0/n2995[3]
    SLICE_X16Y27         LUT5 (Prop_lut5_I0_O)        0.124     4.441 r  tbs_core_0/uart_0/uart_rx_0/n3005[4]_i_1/O
                         net (fo=1, routed)           0.000     4.441    tbs_core_0/uart_0/uart_rx_0/n3005[4]_i_1_n_0
    SLICE_X16Y27         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/n3005_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369     1.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145     2.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -4.549 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -2.971    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.880 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        1.429    -1.451    tbs_core_0/uart_0/uart_rx_0/clk_out1
    SLICE_X16Y27         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/n3005_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 comp_upper_i
                            (input port)
  Destination:            tbs_core_0/sync_chain_1/n1258_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.890ns  (logic 0.236ns (26.558%)  route 0.653ns (73.442%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.669ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.669ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G11                                               0.000     0.000 r  comp_upper_i (IN)
                         net (fo=0)                   0.000     0.000    comp_upper_i
    G11                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  comp_upper_i_IBUF_inst/O
                         net (fo=1, routed)           0.653     0.890    tbs_core_0/sync_chain_1/n1258_reg[1]_0[0]
    SLICE_X13Y29         FDCE                                         r  tbs_core_0/sync_chain_1/n1258_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        0.821    -0.669    tbs_core_0/sync_chain_1/clk_out1
    SLICE_X13Y29         FDCE                                         r  tbs_core_0/sync_chain_1/n1258_reg[0]/C

Slack:                    inf
  Source:                 comp_lower_i
                            (input port)
  Destination:            tbs_core_0/sync_chain_1/n1258_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.267ns  (logic 0.246ns (19.419%)  route 1.021ns (80.581%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.669ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.669ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E2                                                0.000     0.000 r  comp_lower_i (IN)
                         net (fo=0)                   0.000     0.000    comp_lower_i
    E2                   IBUF (Prop_ibuf_I_O)         0.246     0.246 r  comp_lower_i_IBUF_inst/O
                         net (fo=1, routed)           1.021     1.267    tbs_core_0/sync_chain_1/n1258_reg[1]_0[1]
    SLICE_X12Y29         FDCE                                         r  tbs_core_0/sync_chain_1/n1258_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        0.821    -0.669    tbs_core_0/sync_chain_1/clk_out1
    SLICE_X12Y29         FDCE                                         r  tbs_core_0/sync_chain_1/n1258_reg[1]/C

Slack:                    inf
  Source:                 uart_rx_i
                            (input port)
  Destination:            tbs_core_0/uart_0/uart_rx_0/n3005_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.369ns  (logic 0.269ns (19.648%)  route 1.100ns (80.352%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.674ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.674ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 r  uart_rx_i (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_i
    J4                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  uart_rx_i_IBUF_inst/O
                         net (fo=3, routed)           1.100     1.324    tbs_core_0/uart_0/uart_rx_0/uart_rx_i_IBUF
    SLICE_X16Y26         LUT6 (Prop_lut6_I0_O)        0.045     1.369 r  tbs_core_0/uart_0/uart_rx_0/n3005[7]_i_1/O
                         net (fo=1, routed)           0.000     1.369    tbs_core_0/uart_0/uart_rx_0/n3005[7]_i_1_n_0
    SLICE_X16Y26         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/n3005_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        0.816    -0.674    tbs_core_0/uart_0/uart_rx_0/clk_out1
    SLICE_X16Y26         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/n3005_reg[7]/C

Slack:                    inf
  Source:                 trigger_start_sampling_i
                            (input port)
  Destination:            tbs_core_0/sync_chain_2/n1166_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.391ns  (logic 0.233ns (16.750%)  route 1.158ns (83.250%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.668ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.668ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K4                                                0.000     0.000 r  trigger_start_sampling_i (IN)
                         net (fo=0)                   0.000     0.000    trigger_start_sampling_i
    K4                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  trigger_start_sampling_i_IBUF_inst/O
                         net (fo=1, routed)           1.158     1.391    tbs_core_0/sync_chain_2/trigger_start_sampling_i
    SLICE_X13Y30         FDCE                                         r  tbs_core_0/sync_chain_2/n1166_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        0.822    -0.668    tbs_core_0/sync_chain_2/clk_out1
    SLICE_X13Y30         FDCE                                         r  tbs_core_0/sync_chain_2/n1166_reg[0]/C

Slack:                    inf
  Source:                 reset_n_i
                            (input port)
  Destination:            tbs_core_0/sync_chain_0/n1166_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.398ns  (logic 0.293ns (20.918%)  route 1.106ns (79.082%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.668ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.668ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  reset_n_i (IN)
                         net (fo=0)                   0.000     0.000    reset_n_i
    A2                   IBUF (Prop_ibuf_I_O)         0.248     0.248 r  reset_n_i_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.158    tbs_core_0/sync_chain_0/reset_n_i_IBUF
    SLICE_X21Y30         LUT1 (Prop_lut1_I0_O)        0.045     1.203 f  tbs_core_0/sync_chain_0/PLL100to8_i_1/O
                         net (fo=2, routed)           0.196     1.398    tbs_core_0/sync_chain_0/reset_n_i[0]
    SLICE_X21Y30         FDCE                                         f  tbs_core_0/sync_chain_0/n1166_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        0.822    -0.668    tbs_core_0/sync_chain_0/clk_out1
    SLICE_X21Y30         FDCE                                         r  tbs_core_0/sync_chain_0/n1166_reg[0]/C

Slack:                    inf
  Source:                 reset_n_i
                            (input port)
  Destination:            tbs_core_0/sync_chain_0/n1166_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.398ns  (logic 0.293ns (20.918%)  route 1.106ns (79.082%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.668ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.668ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  reset_n_i (IN)
                         net (fo=0)                   0.000     0.000    reset_n_i
    A2                   IBUF (Prop_ibuf_I_O)         0.248     0.248 r  reset_n_i_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.158    tbs_core_0/sync_chain_0/reset_n_i_IBUF
    SLICE_X21Y30         LUT1 (Prop_lut1_I0_O)        0.045     1.203 f  tbs_core_0/sync_chain_0/PLL100to8_i_1/O
                         net (fo=2, routed)           0.196     1.398    tbs_core_0/sync_chain_0/reset_n_i[0]
    SLICE_X21Y30         FDCE                                         f  tbs_core_0/sync_chain_0/n1166_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        0.822    -0.668    tbs_core_0/sync_chain_0/clk_out1
    SLICE_X21Y30         FDCE                                         r  tbs_core_0/sync_chain_0/n1166_reg[1]/C

Slack:                    inf
  Source:                 trigger_start_mode_i
                            (input port)
  Destination:            tbs_core_0/debouncer_0/sync_chain_0/n1166_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.418ns  (logic 0.294ns (20.726%)  route 1.124ns (79.274%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.662ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.662ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B2                                                0.000     0.000 f  trigger_start_mode_i (IN)
                         net (fo=0)                   0.000     0.000    trigger_start_mode_i
    B2                   IBUF (Prop_ibuf_I_O)         0.249     0.249 f  trigger_start_mode_i_IBUF_inst/O
                         net (fo=1, routed)           1.124     1.373    tbs_core_0/debouncer_0/sync_chain_0/trigger_start_mode_i_IBUF
    SLICE_X10Y37         LUT1 (Prop_lut1_I0_O)        0.045     1.418 r  tbs_core_0/debouncer_0/sync_chain_0/n1166[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.418    tbs_core_0/debouncer_0/sync_chain_0/n20
    SLICE_X10Y37         FDCE                                         r  tbs_core_0/debouncer_0/sync_chain_0/n1166_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        0.828    -0.662    tbs_core_0/debouncer_0/sync_chain_0/clk_out1
    SLICE_X10Y37         FDCE                                         r  tbs_core_0/debouncer_0/sync_chain_0/n1166_reg[0]/C

Slack:                    inf
  Source:                 uart_rx_i
                            (input port)
  Destination:            tbs_core_0/uart_0/uart_rx_0/n3005_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.522ns  (logic 0.314ns (20.627%)  route 1.208ns (79.373%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.672ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.672ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 r  uart_rx_i (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_i
    J4                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  uart_rx_i_IBUF_inst/O
                         net (fo=3, routed)           1.016     1.240    tbs_core_0/uart_0/uart_rx_0/uart_rx_i_IBUF
    SLICE_X17Y26         LUT3 (Prop_lut3_I0_O)        0.045     1.285 r  tbs_core_0/uart_0/uart_rx_0/n3005[6]_i_2/O
                         net (fo=7, routed)           0.192     1.477    tbs_core_0/uart_0/uart_rx_0/n2995[3]
    SLICE_X16Y27         LUT5 (Prop_lut5_I0_O)        0.045     1.522 r  tbs_core_0/uart_0/uart_rx_0/n3005[4]_i_1/O
                         net (fo=1, routed)           0.000     1.522    tbs_core_0/uart_0/uart_rx_0/n3005[4]_i_1_n_0
    SLICE_X16Y27         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/n3005_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        0.818    -0.672    tbs_core_0/uart_0/uart_rx_0/clk_out1
    SLICE_X16Y27         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/n3005_reg[4]/C

Slack:                    inf
  Source:                 uart_rx_i
                            (input port)
  Destination:            tbs_core_0/uart_0/uart_rx_0/n3005_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.525ns  (logic 0.314ns (20.588%)  route 1.211ns (79.412%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.671ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.671ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 r  uart_rx_i (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_i
    J4                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  uart_rx_i_IBUF_inst/O
                         net (fo=3, routed)           1.016     1.240    tbs_core_0/uart_0/uart_rx_0/uart_rx_i_IBUF
    SLICE_X17Y26         LUT3 (Prop_lut3_I0_O)        0.045     1.285 r  tbs_core_0/uart_0/uart_rx_0/n3005[6]_i_2/O
                         net (fo=7, routed)           0.195     1.480    tbs_core_0/uart_0/uart_rx_0/n2995[3]
    SLICE_X16Y28         LUT5 (Prop_lut5_I0_O)        0.045     1.525 r  tbs_core_0/uart_0/uart_rx_0/n3005[0]_i_1/O
                         net (fo=1, routed)           0.000     1.525    tbs_core_0/uart_0/uart_rx_0/n3005[0]_i_1_n_0
    SLICE_X16Y28         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/n3005_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        0.819    -0.671    tbs_core_0/uart_0/uart_rx_0/clk_out1
    SLICE_X16Y28         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/n3005_reg[0]/C

Slack:                    inf
  Source:                 uart_rx_i
                            (input port)
  Destination:            tbs_core_0/uart_0/uart_rx_0/n3005_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.526ns  (logic 0.314ns (20.577%)  route 1.212ns (79.423%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.672ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.672ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 r  uart_rx_i (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_i
    J4                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  uart_rx_i_IBUF_inst/O
                         net (fo=3, routed)           1.016     1.240    tbs_core_0/uart_0/uart_rx_0/uart_rx_i_IBUF
    SLICE_X17Y26         LUT3 (Prop_lut3_I0_O)        0.045     1.285 r  tbs_core_0/uart_0/uart_rx_0/n3005[6]_i_2/O
                         net (fo=7, routed)           0.196     1.481    tbs_core_0/uart_0/uart_rx_0/n2995[3]
    SLICE_X16Y27         LUT5 (Prop_lut5_I0_O)        0.045     1.526 r  tbs_core_0/uart_0/uart_rx_0/n3005[3]_i_1/O
                         net (fo=1, routed)           0.000     1.526    tbs_core_0/uart_0/uart_rx_0/n3005[3]_i_1_n_0
    SLICE_X16Y27         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/n3005_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        0.818    -0.672    tbs_core_0/uart_0/uart_rx_0/clk_out1
    SLICE_X16Y27         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/n3005_reg[3]/C





