
*** Running vivado
    with args -log design_1_ila_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_ila_0_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_ila_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 372.516 ; gain = 162.938
INFO: [Synth 8-638] synthesizing module 'design_1_ila_0_0' [c:/Users/linh9/Desktop/src_dk_lockalman/dc11m/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.vhd:78]
INFO: [Synth 8-638] synthesizing module 'CFGLUT5' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:998]
INFO: [Synth 8-256] done synthesizing module 'CFGLUT5' (8#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:998]
INFO: [Synth 8-638] synthesizing module 'CARRY4' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:961]
INFO: [Synth 8-256] done synthesizing module 'CARRY4' (9#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:961]
INFO: [Synth 8-638] synthesizing module 'SRLC32E' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43478]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (19#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43478]
INFO: [Synth 8-638] synthesizing module 'SRL16E' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43328]
INFO: [Synth 8-256] done synthesizing module 'SRL16E' (21#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43328]
INFO: [Synth 8-638] synthesizing module 'SRLC16E' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43417]
INFO: [Synth 8-256] done synthesizing module 'SRLC16E' (23#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43417]
INFO: [Synth 8-638] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'FDRE' (28#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'design_1_ila_0_0' (46#1) [c:/Users/linh9/Desktop/src_dk_lockalman/dc11m/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.vhd:78]
Finished RTL Elaboration : Time (s): cpu = 00:01:29 ; elapsed = 00:01:58 . Memory (MB): peak = 688.094 ; gain = 478.516
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:30 ; elapsed = 00:01:59 . Memory (MB): peak = 688.094 ; gain = 478.516
INFO: [Device 21-403] Loading part xc7z020clg400-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.287 . Memory (MB): peak = 797.766 ; gain = 0.910
Finished Constraint Validation : Time (s): cpu = 00:01:50 ; elapsed = 00:02:25 . Memory (MB): peak = 797.766 ; gain = 588.188
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:50 ; elapsed = 00:02:25 . Memory (MB): peak = 797.766 ; gain = 588.188
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:52 ; elapsed = 00:02:27 . Memory (MB): peak = 797.766 ; gain = 588.188
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:55 ; elapsed = 00:02:31 . Memory (MB): peak = 797.766 ; gain = 588.188
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:06 ; elapsed = 00:02:45 . Memory (MB): peak = 797.766 ; gain = 588.188
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:22 ; elapsed = 00:03:06 . Memory (MB): peak = 797.766 ; gain = 588.188
Finished Timing Optimization : Time (s): cpu = 00:02:23 ; elapsed = 00:03:07 . Memory (MB): peak = 797.766 ; gain = 588.188
Finished Technology Mapping : Time (s): cpu = 00:02:25 ; elapsed = 00:03:10 . Memory (MB): peak = 797.766 ; gain = 588.188
Finished IO Insertion : Time (s): cpu = 00:02:26 ; elapsed = 00:03:10 . Memory (MB): peak = 797.766 ; gain = 588.188
Finished Renaming Generated Instances : Time (s): cpu = 00:02:26 ; elapsed = 00:03:10 . Memory (MB): peak = 797.766 ; gain = 588.188
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:26 ; elapsed = 00:03:11 . Memory (MB): peak = 797.766 ; gain = 588.188
Finished Renaming Generated Ports : Time (s): cpu = 00:02:26 ; elapsed = 00:03:11 . Memory (MB): peak = 797.766 ; gain = 588.188
Finished Handling Custom Attributes : Time (s): cpu = 00:02:26 ; elapsed = 00:03:11 . Memory (MB): peak = 797.766 ; gain = 588.188
Finished Renaming Generated Nets : Time (s): cpu = 00:02:26 ; elapsed = 00:03:11 . Memory (MB): peak = 797.766 ; gain = 588.188

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    33|
|2     |CFGLUT5  |    93|
|3     |LUT1     |    20|
|4     |LUT2     |    49|
|5     |LUT3     |    83|
|6     |LUT4     |   148|
|7     |LUT5     |   145|
|8     |LUT6     |   511|
|9     |MUXF7    |    66|
|10    |MUXF8    |     7|
|11    |RAMB36E1 |     8|
|12    |SRL16E   |   283|
|13    |SRLC16E  |     2|
|14    |SRLC32E  |    17|
|15    |FDRE     |  2049|
|16    |FDSE     |     9|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:02:26 ; elapsed = 00:03:11 . Memory (MB): peak = 797.766 ; gain = 588.188
synth_design: Time (s): cpu = 00:02:24 ; elapsed = 00:03:04 . Memory (MB): peak = 797.766 ; gain = 519.801
