=====
SETUP
1.068
12.237
13.305
process_1_s0
1.800
2.258
n1027_s4
5.232
5.858
read_15_s8
7.025
7.847
n1042_s17
9.194
10.226
n1042_s15
11.205
12.237
process_0_s0
12.237
=====
SETUP
1.452
11.852
13.305
process_1_s0
1.800
2.258
n1027_s4
5.232
5.858
read_15_s8
7.025
7.847
n1301_s9
9.194
10.226
n1301_s8
11.030
11.852
address_acq_18_s0
11.852
=====
SETUP
1.552
11.753
13.305
process_1_s0
1.800
2.258
n1027_s4
5.232
5.858
read_15_s8
7.025
7.847
n1042_s17
9.194
10.226
n1092_s11
10.721
11.753
led_rgb_2_s3
11.753
=====
SETUP
1.557
11.748
13.305
process_1_s0
1.800
2.258
n1027_s4
5.232
5.858
read_15_s8
7.025
7.847
n1317_s10
9.194
10.226
n1317_s8
10.716
11.748
address_acq_10_s0
11.748
=====
SETUP
1.811
11.494
13.305
UART1/rxByteCounter_4_s0
1.800
2.258
UART1/buffer[2]_7_s4
2.613
3.712
UART1/n1738_s1
5.346
6.168
UART1/n1738_s0
6.669
7.701
UART1/n906_s9
10.533
11.158
UART1/n906_s5
11.158
11.308
UART1/n906_s3
11.308
11.485
UART1/dataOut_0_s0
11.494
=====
SETUP
1.811
11.494
13.305
UART1/rxByteCounter_4_s0
1.800
2.258
UART1/buffer[2]_7_s4
2.613
3.712
UART1/n1738_s1
5.346
6.168
UART1/n1738_s0
6.669
7.701
UART1/n904_s9
10.533
11.158
UART1/n904_s5
11.158
11.308
UART1/n904_s3
11.308
11.485
UART1/dataOut_2_s0
11.494
=====
SETUP
1.815
11.490
13.305
UART1/rxByteCounter_4_s0
1.800
2.258
UART1/buffer[2]_7_s4
2.613
3.712
UART1/n1738_s1
5.346
6.168
UART1/n1738_s0
6.669
7.701
UART1/n903_s9
10.529
11.154
UART1/n903_s5
11.154
11.304
UART1/n903_s3
11.304
11.481
UART1/dataOut_3_s0
11.490
=====
SETUP
1.815
11.490
13.305
UART1/rxByteCounter_4_s0
1.800
2.258
UART1/buffer[2]_7_s4
2.613
3.712
UART1/n1738_s1
5.346
6.168
UART1/n1738_s0
6.669
7.701
UART1/n899_s9
10.529
11.154
UART1/n899_s5
11.154
11.304
UART1/n899_s3
11.304
11.481
UART1/dataOut_7_s0
11.490
=====
SETUP
1.828
11.476
13.305
process_1_s0
1.800
2.258
n1027_s4
5.232
5.858
read_15_s8
7.025
7.847
n1329_s10
9.174
10.235
n1329_s8
10.654
11.476
address_acq_4_s0
11.476
=====
SETUP
1.829
11.476
13.305
UART1/rxByteCounter_4_s0
1.800
2.258
UART1/buffer[2]_7_s4
2.613
3.712
UART1/n1738_s1
5.346
6.168
UART1/n1738_s0
6.669
7.701
UART1/n905_s9
10.515
11.140
UART1/n905_s5
11.140
11.290
UART1/n905_s3
11.290
11.467
UART1/dataOut_1_s0
11.476
=====
SETUP
1.829
11.476
13.305
UART1/rxByteCounter_4_s0
1.800
2.258
UART1/buffer[2]_7_s4
2.613
3.712
UART1/n1738_s1
5.346
6.168
UART1/n1738_s0
6.669
7.701
UART1/n902_s9
10.515
11.140
UART1/n902_s5
11.140
11.290
UART1/n902_s3
11.290
11.467
UART1/dataOut_4_s0
11.476
=====
SETUP
1.829
11.476
13.305
UART1/rxByteCounter_4_s0
1.800
2.258
UART1/buffer[2]_7_s4
2.613
3.712
UART1/n1738_s1
5.346
6.168
UART1/n1738_s0
6.669
7.701
UART1/n901_s9
10.515
11.140
UART1/n901_s5
11.140
11.290
UART1/n901_s3
11.290
11.467
UART1/dataOut_5_s0
11.476
=====
SETUP
1.927
11.378
13.305
process_1_s0
1.800
2.258
n1027_s4
5.232
5.858
read_15_s8
7.025
7.847
n1323_s9
9.174
10.273
n1323_s8
10.279
11.378
address_acq_7_s0
11.378
=====
SETUP
2.040
11.265
13.305
process_1_s0
1.800
2.258
n1027_s4
5.232
5.858
read_15_s8
7.025
7.847
n1309_s9
9.194
10.220
n1309_s8
10.639
11.265
address_acq_14_s0
11.265
=====
SETUP
2.115
11.189
13.305
process_1_s0
1.800
2.258
n1027_s4
5.232
5.858
n1215_s8
7.365
8.187
n1179_s8
10.157
11.189
i_pivot_5_s0
11.189
=====
SETUP
2.116
11.188
13.305
process_1_s0
1.800
2.258
n1027_s4
5.232
5.858
read_15_s8
7.025
7.847
n1094_s15
9.194
10.226
n1094_s12
10.562
11.188
led_rgb_1_s2
11.188
=====
SETUP
2.160
11.145
13.305
process_1_s0
1.800
2.258
n1027_s4
5.232
5.858
n1099_s11
7.351
8.383
n1099_s9
10.046
11.145
i_21_s0
11.145
=====
SETUP
2.174
11.130
13.305
process_1_s0
1.800
2.258
n1027_s4
5.232
5.858
read_15_s8
7.025
7.847
n1293_s11
9.204
10.303
n1293_s8
10.308
11.130
address_acq_22_s0
11.130
=====
SETUP
2.241
11.063
13.305
process_1_s0
1.800
2.258
n1027_s4
5.232
5.858
read_15_s8
7.025
7.847
n1295_s9
9.204
10.236
n1295_s8
10.241
11.063
address_acq_21_s0
11.063
=====
SETUP
2.251
11.053
13.305
process_1_s0
1.800
2.258
n1027_s4
5.232
5.858
read_15_s8
7.025
7.847
n1315_s10
9.194
10.226
n1315_s11
10.231
11.053
address_acq_11_s0
11.053
=====
SETUP
2.463
10.842
13.305
UART1/txCounter_8_s2
1.800
2.258
UART1/txByteCounter_1_s6
2.680
3.779
UART1/n1817_s2
5.578
6.610
UART1/n1817_s1
7.765
8.587
UART1/n1106_s19
9.743
10.842
UART1/txState_1_s4
10.842
=====
SETUP
2.467
11.195
13.661
process_1_s0
1.800
2.258
n1027_s4
5.232
5.858
n1215_s8
7.365
8.187
i_pivot_21_s4
9.024
9.649
i_pivot_1_s0
11.195
=====
SETUP
2.467
11.195
13.661
process_1_s0
1.800
2.258
n1027_s4
5.232
5.858
n1215_s8
7.365
8.187
i_pivot_21_s4
9.024
9.649
i_pivot_2_s0
11.195
=====
SETUP
2.514
11.147
13.661
process_1_s0
1.800
2.258
n1027_s4
5.232
5.858
n1215_s8
7.365
8.187
i_pivot_21_s4
9.024
9.649
i_pivot_6_s0
11.147
=====
SETUP
2.514
11.147
13.661
process_1_s0
1.800
2.258
n1027_s4
5.232
5.858
n1215_s8
7.365
8.187
i_pivot_21_s4
9.024
9.649
i_pivot_11_s0
11.147
=====
HOLD
0.561
2.317
1.756
debuttonA/sync_button_debounced/resync_2_s0
1.741
2.074
debuttonA/sync_button_debounced/button_once_s0
2.317
=====
HOLD
0.708
2.448
1.741
UART1/txCounter_4_s2
1.741
2.074
UART1/n1114_s18
2.076
2.448
UART1/txCounter_4_s2
2.448
=====
HOLD
0.708
2.448
1.741
UART1/rxBitNumber_1_s1
1.741
2.074
UART1/n202_s12
2.076
2.448
UART1/rxBitNumber_1_s1
2.448
=====
HOLD
0.708
2.448
1.741
initialize/command_5_s2
1.741
2.074
initialize/n132_s4
2.076
2.448
initialize/command_5_s2
2.448
=====
HOLD
0.708
2.448
1.741
address_0_s2
1.741
2.074
n191_s2
2.076
2.448
address_0_s2
2.448
=====
HOLD
0.708
2.448
1.741
address_1_s2
1.741
2.074
n255_s8
2.076
2.448
address_1_s2
2.448
=====
HOLD
0.708
2.448
1.741
address_3_s2
1.741
2.074
n249_s8
2.076
2.448
address_3_s2
2.448
=====
HOLD
0.708
2.448
1.741
address_4_s2
1.741
2.074
n246_s8
2.076
2.448
address_4_s2
2.448
=====
HOLD
0.708
2.448
1.741
address_5_s2
1.741
2.074
n243_s8
2.076
2.448
address_5_s2
2.448
=====
HOLD
0.708
2.448
1.741
address_7_s2
1.741
2.074
n237_s8
2.076
2.448
address_7_s2
2.448
=====
HOLD
0.708
2.448
1.741
address_9_s2
1.741
2.074
n231_s8
2.076
2.448
address_9_s2
2.448
=====
HOLD
0.708
2.448
1.741
address_11_s2
1.741
2.074
n225_s8
2.076
2.448
address_11_s2
2.448
=====
HOLD
0.708
2.448
1.741
address_17_s2
1.741
2.074
n207_s8
2.076
2.448
address_17_s2
2.448
=====
HOLD
0.708
2.448
1.741
address_18_s2
1.741
2.074
n204_s8
2.076
2.448
address_18_s2
2.448
=====
HOLD
0.708
2.448
1.741
n1553_s1
1.741
2.074
n1027_s3
2.076
2.448
n1553_s1
2.448
=====
HOLD
0.708
2.448
1.741
buttons_pressed_1_s0
1.741
2.074
n1143_s8
2.076
2.448
buttons_pressed_1_s0
2.448
=====
HOLD
0.709
2.449
1.741
UART1/txCounter_2_s2
1.741
2.074
UART1/n1116_s18
2.077
2.449
UART1/txCounter_2_s2
2.449
=====
HOLD
0.709
2.449
1.741
UART1/txCounter_7_s2
1.741
2.074
UART1/n1111_s18
2.077
2.449
UART1/txCounter_7_s2
2.449
=====
HOLD
0.709
2.449
1.741
UART1/txCounter_9_s2
1.741
2.074
UART1/n1109_s18
2.077
2.449
UART1/txCounter_9_s2
2.449
=====
HOLD
0.709
2.449
1.741
UART1/rxBitNumber_0_s1
1.741
2.074
UART1/n204_s8
2.077
2.449
UART1/rxBitNumber_0_s1
2.449
=====
HOLD
0.709
2.449
1.741
UART1/rxCounter_5_s1
1.741
2.074
UART1/n193_s12
2.077
2.449
UART1/rxCounter_5_s1
2.449
=====
HOLD
0.709
2.449
1.741
UART1/rxCounter_12_s1
1.741
2.074
UART1/n186_s12
2.077
2.449
UART1/rxCounter_12_s1
2.449
=====
HOLD
0.709
2.449
1.741
address_acq_18_s0
1.741
2.074
n1301_s8
2.077
2.449
address_acq_18_s0
2.449
=====
HOLD
0.709
2.449
1.741
adc_data_in_7_s0
1.741
2.074
n1199_s8
2.077
2.449
adc_data_in_7_s0
2.449
=====
HOLD
0.709
2.449
1.741
i_8_s0
1.741
2.074
n1125_s8
2.077
2.449
i_8_s0
2.449
