// Seed: 1678032986
module module_0 (
    input wor id_0,
    input wire id_1,
    input wire id_2,
    input tri0 id_3,
    output wire id_4,
    output wire id_5,
    output supply0 id_6
);
  parameter id_8 = -1;
  logic id_9;
  wire  id_10;
  always_ff @(posedge -1) begin : LABEL_0
    begin : LABEL_1
      `define pp_11 0
      id_9   <= -1;
      `pp_11 <= 1;
    end
  end
endmodule
module module_1 (
    output wor id_0,
    input uwire id_1,
    input tri1 id_2,
    input supply1 id_3,
    output supply1 id_4,
    input wire id_5,
    output tri0 id_6,
    output wand id_7,
    output supply0 id_8,
    input uwire id_9,
    input tri0 id_10,
    output supply1 id_11,
    output wor id_12,
    input wire id_13,
    output wor id_14,
    output tri0 id_15,
    output wire id_16,
    input tri0 id_17,
    output tri id_18,
    input tri0 id_19,
    input wire id_20,
    input wire id_21,
    output wand id_22,
    input wire id_23,
    input wor id_24,
    output supply0 id_25,
    output wand id_26,
    input wand id_27
    , id_54,
    input supply1 id_28,
    input supply0 id_29,
    input wand id_30,
    input wor id_31,
    input supply0 id_32,
    input uwire id_33,
    output tri id_34,
    input wand id_35,
    input tri id_36,
    input tri id_37,
    inout wand id_38,
    input tri0 id_39,
    input supply1 id_40,
    input tri id_41,
    output tri1 id_42,
    output wire id_43,
    input uwire id_44,
    output uwire id_45,
    input wire id_46,
    input supply1 id_47,
    input uwire id_48,
    input supply0 id_49,
    input wire id_50,
    output supply0 id_51,
    input tri0 id_52
);
  logic
      id_55, id_56, id_57, id_58, id_59 = 1, id_60, id_61, id_62, id_63, id_64, id_65, id_66, id_67;
  module_0 modCall_1 (
      id_40,
      id_28,
      id_13,
      id_40,
      id_34,
      id_14,
      id_43
  );
endmodule
