

================================================================
== Vivado HLS Report for 'relu_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_relu_config4_s'
================================================================
* Date:           Wed Feb 21 03:47:14 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 0.967 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      187|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       54|     -|
|Register             |        -|      -|       87|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|       87|      241|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |icmp_ln1494_1_fu_80_p2   |   icmp   |      0|  0|  20|          18|           1|
    |icmp_ln1494_2_fu_98_p2   |   icmp   |      0|  0|  20|          18|           1|
    |icmp_ln1494_3_fu_116_p2  |   icmp   |      0|  0|  20|          18|           1|
    |icmp_ln1494_4_fu_134_p2  |   icmp   |      0|  0|  20|          18|           1|
    |icmp_ln1494_fu_62_p2     |   icmp   |      0|  0|  20|          18|           1|
    |ap_block_state1          |    or    |      0|  0|   2|           1|           1|
    |select_ln45_1_fu_86_p3   |  select  |      0|  0|  17|           1|          17|
    |select_ln45_2_fu_104_p3  |  select  |      0|  0|  17|           1|          17|
    |select_ln45_3_fu_122_p3  |  select  |      0|  0|  17|           1|          17|
    |select_ln45_4_fu_140_p3  |  select  |      0|  0|  17|           1|          17|
    |select_ln45_fu_68_p3     |  select  |      0|  0|  17|           1|          17|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 187|          96|          91|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_done      |   9|          2|    1|          2|
    |ap_return_0  |   9|          2|   17|         34|
    |ap_return_1  |   9|          2|   17|         34|
    |ap_return_2  |   9|          2|   17|         34|
    |ap_return_3  |   9|          2|   17|         34|
    |ap_return_4  |   9|          2|   17|         34|
    +-------------+----+-----------+-----+-----------+
    |Total        |  54|         12|   86|        172|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +------------------+----+----+-----+-----------+
    |       Name       | FF | LUT| Bits| Const Bits|
    +------------------+----+----+-----+-----------+
    |ap_CS_fsm         |   1|   0|    1|          0|
    |ap_done_reg       |   1|   0|    1|          0|
    |ap_return_0_preg  |  17|   0|   17|          0|
    |ap_return_1_preg  |  17|   0|   17|          0|
    |ap_return_2_preg  |  17|   0|   17|          0|
    |ap_return_3_preg  |  17|   0|   17|          0|
    |ap_return_4_preg  |  17|   0|   17|          0|
    +------------------+----+----+-----+-----------+
    |Total             |  87|   0|   87|          0|
    +------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |                              Source Object                             |    C Type    |
+---------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs | relu<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, relu_config4> | return value |
|ap_rst         |  in |    1| ap_ctrl_hs | relu<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, relu_config4> | return value |
|ap_start       |  in |    1| ap_ctrl_hs | relu<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, relu_config4> | return value |
|ap_done        | out |    1| ap_ctrl_hs | relu<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, relu_config4> | return value |
|ap_continue    |  in |    1| ap_ctrl_hs | relu<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, relu_config4> | return value |
|ap_idle        | out |    1| ap_ctrl_hs | relu<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, relu_config4> | return value |
|ap_ready       | out |    1| ap_ctrl_hs | relu<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, relu_config4> | return value |
|ap_return_0    | out |   17| ap_ctrl_hs | relu<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, relu_config4> | return value |
|ap_return_1    | out |   17| ap_ctrl_hs | relu<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, relu_config4> | return value |
|ap_return_2    | out |   17| ap_ctrl_hs | relu<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, relu_config4> | return value |
|ap_return_3    | out |   17| ap_ctrl_hs | relu<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, relu_config4> | return value |
|ap_return_4    | out |   17| ap_ctrl_hs | relu<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, relu_config4> | return value |
|data_0_V_read  |  in |   18|   ap_none  |                              data_0_V_read                             |    scalar    |
|data_1_V_read  |  in |   18|   ap_none  |                              data_1_V_read                             |    scalar    |
|data_2_V_read  |  in |   18|   ap_none  |                              data_2_V_read                             |    scalar    |
|data_3_V_read  |  in |   18|   ap_none  |                              data_3_V_read                             |    scalar    |
|data_4_V_read  |  in |   18|   ap_none  |                              data_4_V_read                             |    scalar    |
+---------------+-----+-----+------------+------------------------------------------------------------------------+--------------+

