<stg><name>bgn_inference_Pipeline_LAYER1_XNOR_POP</name>


<trans_list>

<trans id="246" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="237" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="238" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="239" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="240" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="241" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="242" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="243" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %popcount_acc = alloca i32 1

]]></Node>
<StgValue><ssdm name="popcount_acc"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="14" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="1">
<![CDATA[
newFuncRoot:4 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i7 %hidden_out, i64 666, i64 19, i64 18446744073709551615, i1 0

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="1">
<![CDATA[
newFuncRoot:5 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i13 %bn_offset, i64 666, i64 33, i64 18446744073709551615, i1 0

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="1">
<![CDATA[
newFuncRoot:6 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i5 %bn_scale, i64 666, i64 33, i64 18446744073709551615, i1 0

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="1">
<![CDATA[
newFuncRoot:7 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %input_img, i64 666, i64 207, i64 1, i1 0

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32">
<![CDATA[
newFuncRoot:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weight_mem, void @empty_4, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32">
<![CDATA[
newFuncRoot:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_img, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="14" op_1_bw="14">
<![CDATA[
newFuncRoot:10 %store_ln0 = store i14 0, i14 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:11 %store_ln57 = store i10 0, i10 %i

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:12 %store_ln62 = store i5 0, i5 %j

]]></Node>
<StgValue><ssdm name="store_ln62"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:13 %store_ln59 = store i10 0, i10 %popcount_acc

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:14 %br_ln0 = br void %for.body11

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
for.body11:0 %indvar_flatten_load = load i14 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.body11:1 %icmp_ln57 = icmp_eq  i14 %indvar_flatten_load, i14 16000

]]></Node>
<StgValue><ssdm name="icmp_ln57"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.body11:2 %add_ln57 = add i14 %indvar_flatten_load, i14 1

]]></Node>
<StgValue><ssdm name="add_ln57"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body11:3 %br_ln57 = br i1 %icmp_ln57, void %for.end, void %for.inc57.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.end:1 %j_load = load i5 %j

]]></Node>
<StgValue><ssdm name="j_load"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.end:2 %i_load = load i10 %i

]]></Node>
<StgValue><ssdm name="i_load"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.end:5 %icmp_ln62 = icmp_eq  i5 %j_load, i5 25

]]></Node>
<StgValue><ssdm name="icmp_ln62"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.end:6 %select_ln57 = select i1 %icmp_ln62, i5 0, i5 %j_load

]]></Node>
<StgValue><ssdm name="select_ln57"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.end:8 %add_ln57_1 = add i10 %i_load, i10 1

]]></Node>
<StgValue><ssdm name="add_ln57_1"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
for.end:9 %select_ln57_2 = select i1 %icmp_ln62, i10 %add_ln57_1, i10 %i_load

]]></Node>
<StgValue><ssdm name="select_ln57_2"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="14" op_0_bw="10">
<![CDATA[
for.end:11 %zext_ln62 = zext i10 %select_ln57_2

]]></Node>
<StgValue><ssdm name="zext_ln62"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.end:12 %mul_ln62 = mul i14 %zext_ln62, i14 25

]]></Node>
<StgValue><ssdm name="mul_ln62"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.end:151 %j_1 = add i5 %select_ln57, i5 1

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.end:152 %icmp_ln62_1 = icmp_eq  i5 %j_1, i5 25

]]></Node>
<StgValue><ssdm name="icmp_ln62_1"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.end:169 %br_ln62 = br i1 %icmp_ln62_1, void %new.latch.for.body11.split, void %last.iter.for.body11.split

]]></Node>
<StgValue><ssdm name="br_ln62"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="14" op_1_bw="14" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.for.body11.split:0 %store_ln57 = store i14 %add_ln57, i14 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.for.body11.split:1 %store_ln57 = store i10 %select_ln57_2, i10 %i

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.for.body11.split:2 %store_ln62 = store i5 %j_1, i5 %j

]]></Node>
<StgValue><ssdm name="store_ln62"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="45" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.end:12 %mul_ln62 = mul i14 %zext_ln62, i14 25

]]></Node>
<StgValue><ssdm name="mul_ln62"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="46" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.end:12 %mul_ln62 = mul i14 %zext_ln62, i14 25

]]></Node>
<StgValue><ssdm name="mul_ln62"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="14" op_0_bw="5">
<![CDATA[
for.end:14 %zext_ln62_2 = zext i5 %select_ln57

]]></Node>
<StgValue><ssdm name="zext_ln62_2"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.end:16 %addr = add i14 %zext_ln62_2, i14 %mul_ln62

]]></Node>
<StgValue><ssdm name="addr"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="5">
<![CDATA[
for.end:13 %zext_ln62_1 = zext i5 %select_ln57

]]></Node>
<StgValue><ssdm name="zext_ln62_1"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.end:16 %addr = add i14 %zext_ln62_2, i14 %mul_ln62

]]></Node>
<StgValue><ssdm name="addr"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="14">
<![CDATA[
for.end:17 %zext_ln66 = zext i14 %addr

]]></Node>
<StgValue><ssdm name="zext_ln66"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end:18 %weight_mem_addr = getelementptr i32 %weight_mem, i64 0, i64 %zext_ln66

]]></Node>
<StgValue><ssdm name="weight_mem_addr"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="14">
<![CDATA[
for.end:19 %w = load i14 %weight_mem_addr

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end:20 %input_img_addr = getelementptr i32 %input_img, i64 0, i64 %zext_ln62_1

]]></Node>
<StgValue><ssdm name="input_img_addr"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="5">
<![CDATA[
for.end:21 %in = load i5 %input_img_addr

]]></Node>
<StgValue><ssdm name="in"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="56" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="10">
<![CDATA[
for.end:10 %zext_ln57 = zext i10 %select_ln57_2

]]></Node>
<StgValue><ssdm name="zext_ln57"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="14">
<![CDATA[
for.end:19 %w = load i14 %weight_mem_addr

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="5">
<![CDATA[
for.end:21 %in = load i5 %input_img_addr

]]></Node>
<StgValue><ssdm name="in"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end:22 %xor_ln69 = xor i32 %in, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln69"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end:23 %xnor_res = xor i32 %w, i32 %xor_ln69

]]></Node>
<StgValue><ssdm name="xnor_res"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="32">
<![CDATA[
for.end:24 %trunc_ln15 = trunc i32 %xnor_res

]]></Node>
<StgValue><ssdm name="trunc_ln15"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="2" op_0_bw="1">
<![CDATA[
for.end:25 %zext_ln15 = zext i1 %trunc_ln15

]]></Node>
<StgValue><ssdm name="zext_ln15"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end:26 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_res, i32 1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="2" op_0_bw="1">
<![CDATA[
for.end:27 %zext_ln15_1 = zext i1 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln15_1"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end:28 %tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_res, i32 2

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="2" op_0_bw="1">
<![CDATA[
for.end:29 %zext_ln15_2 = zext i1 %tmp_1

]]></Node>
<StgValue><ssdm name="zext_ln15_2"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end:30 %tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_res, i32 3

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="2" op_0_bw="1">
<![CDATA[
for.end:31 %zext_ln15_3 = zext i1 %tmp_2

]]></Node>
<StgValue><ssdm name="zext_ln15_3"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end:32 %tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_res, i32 4

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="2" op_0_bw="1">
<![CDATA[
for.end:33 %zext_ln15_4 = zext i1 %tmp_3

]]></Node>
<StgValue><ssdm name="zext_ln15_4"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end:34 %tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_res, i32 5

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="2" op_0_bw="1">
<![CDATA[
for.end:35 %zext_ln15_5 = zext i1 %tmp_4

]]></Node>
<StgValue><ssdm name="zext_ln15_5"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end:36 %tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_res, i32 6

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="2" op_0_bw="1">
<![CDATA[
for.end:37 %zext_ln15_6 = zext i1 %tmp_5

]]></Node>
<StgValue><ssdm name="zext_ln15_6"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end:38 %tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_res, i32 7

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="2" op_0_bw="1">
<![CDATA[
for.end:39 %zext_ln15_7 = zext i1 %tmp_6

]]></Node>
<StgValue><ssdm name="zext_ln15_7"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end:40 %tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_res, i32 8

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="2" op_0_bw="1">
<![CDATA[
for.end:41 %zext_ln15_8 = zext i1 %tmp_7

]]></Node>
<StgValue><ssdm name="zext_ln15_8"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end:42 %tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_res, i32 9

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="2" op_0_bw="1">
<![CDATA[
for.end:43 %zext_ln15_9 = zext i1 %tmp_8

]]></Node>
<StgValue><ssdm name="zext_ln15_9"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end:44 %tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_res, i32 10

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="2" op_0_bw="1">
<![CDATA[
for.end:45 %zext_ln15_10 = zext i1 %tmp_9

]]></Node>
<StgValue><ssdm name="zext_ln15_10"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end:46 %tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_res, i32 11

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="2" op_0_bw="1">
<![CDATA[
for.end:47 %zext_ln15_11 = zext i1 %tmp_10

]]></Node>
<StgValue><ssdm name="zext_ln15_11"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end:48 %tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_res, i32 12

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="2" op_0_bw="1">
<![CDATA[
for.end:49 %zext_ln15_12 = zext i1 %tmp_11

]]></Node>
<StgValue><ssdm name="zext_ln15_12"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end:50 %tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_res, i32 13

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="2" op_0_bw="1">
<![CDATA[
for.end:51 %zext_ln15_13 = zext i1 %tmp_12

]]></Node>
<StgValue><ssdm name="zext_ln15_13"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end:52 %tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_res, i32 14

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="2" op_0_bw="1">
<![CDATA[
for.end:53 %zext_ln15_14 = zext i1 %tmp_13

]]></Node>
<StgValue><ssdm name="zext_ln15_14"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end:54 %tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_res, i32 15

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="2" op_0_bw="1">
<![CDATA[
for.end:55 %zext_ln15_15 = zext i1 %tmp_14

]]></Node>
<StgValue><ssdm name="zext_ln15_15"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end:56 %tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_res, i32 16

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="2" op_0_bw="1">
<![CDATA[
for.end:57 %zext_ln15_16 = zext i1 %tmp_15

]]></Node>
<StgValue><ssdm name="zext_ln15_16"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end:58 %tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_res, i32 17

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="2" op_0_bw="1">
<![CDATA[
for.end:59 %zext_ln15_17 = zext i1 %tmp_16

]]></Node>
<StgValue><ssdm name="zext_ln15_17"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end:60 %tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_res, i32 18

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="2" op_0_bw="1">
<![CDATA[
for.end:61 %zext_ln15_18 = zext i1 %tmp_17

]]></Node>
<StgValue><ssdm name="zext_ln15_18"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end:62 %tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_res, i32 19

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="2" op_0_bw="1">
<![CDATA[
for.end:63 %zext_ln15_19 = zext i1 %tmp_18

]]></Node>
<StgValue><ssdm name="zext_ln15_19"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end:64 %tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_res, i32 20

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="2" op_0_bw="1">
<![CDATA[
for.end:65 %zext_ln15_20 = zext i1 %tmp_19

]]></Node>
<StgValue><ssdm name="zext_ln15_20"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end:66 %tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_res, i32 21

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="2" op_0_bw="1">
<![CDATA[
for.end:67 %zext_ln15_21 = zext i1 %tmp_20

]]></Node>
<StgValue><ssdm name="zext_ln15_21"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end:68 %tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_res, i32 22

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="2" op_0_bw="1">
<![CDATA[
for.end:69 %zext_ln15_22 = zext i1 %tmp_21

]]></Node>
<StgValue><ssdm name="zext_ln15_22"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end:70 %tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_res, i32 23

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="2" op_0_bw="1">
<![CDATA[
for.end:71 %zext_ln15_23 = zext i1 %tmp_22

]]></Node>
<StgValue><ssdm name="zext_ln15_23"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end:72 %tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_res, i32 24

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="2" op_0_bw="1">
<![CDATA[
for.end:73 %zext_ln15_24 = zext i1 %tmp_23

]]></Node>
<StgValue><ssdm name="zext_ln15_24"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end:74 %tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_res, i32 25

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="2" op_0_bw="1">
<![CDATA[
for.end:75 %zext_ln15_25 = zext i1 %tmp_24

]]></Node>
<StgValue><ssdm name="zext_ln15_25"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end:76 %tmp_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_res, i32 26

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="2" op_0_bw="1">
<![CDATA[
for.end:77 %zext_ln15_26 = zext i1 %tmp_25

]]></Node>
<StgValue><ssdm name="zext_ln15_26"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end:78 %tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_res, i32 27

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="2" op_0_bw="1">
<![CDATA[
for.end:79 %zext_ln15_27 = zext i1 %tmp_26

]]></Node>
<StgValue><ssdm name="zext_ln15_27"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end:80 %tmp_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_res, i32 28

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="2" op_0_bw="1">
<![CDATA[
for.end:81 %zext_ln15_28 = zext i1 %tmp_27

]]></Node>
<StgValue><ssdm name="zext_ln15_28"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end:82 %tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_res, i32 29

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="2" op_0_bw="1">
<![CDATA[
for.end:83 %zext_ln15_29 = zext i1 %tmp_28

]]></Node>
<StgValue><ssdm name="zext_ln15_29"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end:84 %tmp_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_res, i32 30

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="2" op_0_bw="1">
<![CDATA[
for.end:85 %zext_ln15_30 = zext i1 %tmp_29

]]></Node>
<StgValue><ssdm name="zext_ln15_30"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end:86 %tmp_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_res, i32 31

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="2" op_0_bw="1">
<![CDATA[
for.end:87 %zext_ln70 = zext i1 %tmp_30

]]></Node>
<StgValue><ssdm name="zext_ln70"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.end:88 %add_ln70 = add i2 %zext_ln15, i2 %zext_ln15_1

]]></Node>
<StgValue><ssdm name="add_ln70"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="3" op_0_bw="2">
<![CDATA[
for.end:89 %zext_ln70_1 = zext i2 %add_ln70

]]></Node>
<StgValue><ssdm name="zext_ln70_1"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.end:90 %add_ln70_1 = add i2 %zext_ln15_2, i2 %zext_ln15_3

]]></Node>
<StgValue><ssdm name="add_ln70_1"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="3" op_0_bw="2">
<![CDATA[
for.end:91 %zext_ln70_2 = zext i2 %add_ln70_1

]]></Node>
<StgValue><ssdm name="zext_ln70_2"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.end:92 %add_ln70_2 = add i3 %zext_ln70_2, i3 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="add_ln70_2"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="4" op_0_bw="3">
<![CDATA[
for.end:93 %zext_ln70_3 = zext i3 %add_ln70_2

]]></Node>
<StgValue><ssdm name="zext_ln70_3"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.end:94 %add_ln70_3 = add i2 %zext_ln15_4, i2 %zext_ln15_5

]]></Node>
<StgValue><ssdm name="add_ln70_3"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="3" op_0_bw="2">
<![CDATA[
for.end:95 %zext_ln70_4 = zext i2 %add_ln70_3

]]></Node>
<StgValue><ssdm name="zext_ln70_4"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.end:96 %add_ln70_4 = add i2 %zext_ln15_6, i2 %zext_ln15_7

]]></Node>
<StgValue><ssdm name="add_ln70_4"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="3" op_0_bw="2">
<![CDATA[
for.end:97 %zext_ln70_5 = zext i2 %add_ln70_4

]]></Node>
<StgValue><ssdm name="zext_ln70_5"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.end:98 %add_ln70_5 = add i3 %zext_ln70_5, i3 %zext_ln70_4

]]></Node>
<StgValue><ssdm name="add_ln70_5"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="4" op_0_bw="3">
<![CDATA[
for.end:99 %zext_ln70_6 = zext i3 %add_ln70_5

]]></Node>
<StgValue><ssdm name="zext_ln70_6"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.end:100 %add_ln70_6 = add i4 %zext_ln70_6, i4 %zext_ln70_3

]]></Node>
<StgValue><ssdm name="add_ln70_6"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="5" op_0_bw="4">
<![CDATA[
for.end:101 %zext_ln70_7 = zext i4 %add_ln70_6

]]></Node>
<StgValue><ssdm name="zext_ln70_7"/></StgValue>
</operation>

<operation id="139" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.end:102 %add_ln70_7 = add i2 %zext_ln15_8, i2 %zext_ln15_9

]]></Node>
<StgValue><ssdm name="add_ln70_7"/></StgValue>
</operation>

<operation id="140" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="3" op_0_bw="2">
<![CDATA[
for.end:103 %zext_ln70_8 = zext i2 %add_ln70_7

]]></Node>
<StgValue><ssdm name="zext_ln70_8"/></StgValue>
</operation>

<operation id="141" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.end:104 %add_ln70_8 = add i2 %zext_ln15_10, i2 %zext_ln15_11

]]></Node>
<StgValue><ssdm name="add_ln70_8"/></StgValue>
</operation>

<operation id="142" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="3" op_0_bw="2">
<![CDATA[
for.end:105 %zext_ln70_9 = zext i2 %add_ln70_8

]]></Node>
<StgValue><ssdm name="zext_ln70_9"/></StgValue>
</operation>

<operation id="143" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.end:106 %add_ln70_9 = add i3 %zext_ln70_9, i3 %zext_ln70_8

]]></Node>
<StgValue><ssdm name="add_ln70_9"/></StgValue>
</operation>

<operation id="144" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="4" op_0_bw="3">
<![CDATA[
for.end:107 %zext_ln70_10 = zext i3 %add_ln70_9

]]></Node>
<StgValue><ssdm name="zext_ln70_10"/></StgValue>
</operation>

<operation id="145" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.end:108 %add_ln70_10 = add i2 %zext_ln15_12, i2 %zext_ln15_13

]]></Node>
<StgValue><ssdm name="add_ln70_10"/></StgValue>
</operation>

<operation id="146" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="3" op_0_bw="2">
<![CDATA[
for.end:109 %zext_ln70_11 = zext i2 %add_ln70_10

]]></Node>
<StgValue><ssdm name="zext_ln70_11"/></StgValue>
</operation>

<operation id="147" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.end:110 %add_ln70_11 = add i2 %zext_ln15_14, i2 %zext_ln15_15

]]></Node>
<StgValue><ssdm name="add_ln70_11"/></StgValue>
</operation>

<operation id="148" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="3" op_0_bw="2">
<![CDATA[
for.end:111 %zext_ln70_12 = zext i2 %add_ln70_11

]]></Node>
<StgValue><ssdm name="zext_ln70_12"/></StgValue>
</operation>

<operation id="149" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.end:112 %add_ln70_12 = add i3 %zext_ln70_12, i3 %zext_ln70_11

]]></Node>
<StgValue><ssdm name="add_ln70_12"/></StgValue>
</operation>

<operation id="150" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="4" op_0_bw="3">
<![CDATA[
for.end:113 %zext_ln70_13 = zext i3 %add_ln70_12

]]></Node>
<StgValue><ssdm name="zext_ln70_13"/></StgValue>
</operation>

<operation id="151" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.end:114 %add_ln70_13 = add i4 %zext_ln70_13, i4 %zext_ln70_10

]]></Node>
<StgValue><ssdm name="add_ln70_13"/></StgValue>
</operation>

<operation id="152" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="5" op_0_bw="4">
<![CDATA[
for.end:115 %zext_ln70_14 = zext i4 %add_ln70_13

]]></Node>
<StgValue><ssdm name="zext_ln70_14"/></StgValue>
</operation>

<operation id="153" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.end:116 %add_ln70_14 = add i5 %zext_ln70_14, i5 %zext_ln70_7

]]></Node>
<StgValue><ssdm name="add_ln70_14"/></StgValue>
</operation>

<operation id="154" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="6" op_0_bw="5">
<![CDATA[
for.end:117 %zext_ln70_15 = zext i5 %add_ln70_14

]]></Node>
<StgValue><ssdm name="zext_ln70_15"/></StgValue>
</operation>

<operation id="155" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.end:118 %add_ln70_15 = add i2 %zext_ln15_16, i2 %zext_ln15_17

]]></Node>
<StgValue><ssdm name="add_ln70_15"/></StgValue>
</operation>

<operation id="156" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="3" op_0_bw="2">
<![CDATA[
for.end:119 %zext_ln70_16 = zext i2 %add_ln70_15

]]></Node>
<StgValue><ssdm name="zext_ln70_16"/></StgValue>
</operation>

<operation id="157" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.end:120 %add_ln70_16 = add i2 %zext_ln15_18, i2 %zext_ln15_19

]]></Node>
<StgValue><ssdm name="add_ln70_16"/></StgValue>
</operation>

<operation id="158" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="3" op_0_bw="2">
<![CDATA[
for.end:121 %zext_ln70_17 = zext i2 %add_ln70_16

]]></Node>
<StgValue><ssdm name="zext_ln70_17"/></StgValue>
</operation>

<operation id="159" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.end:122 %add_ln70_17 = add i3 %zext_ln70_17, i3 %zext_ln70_16

]]></Node>
<StgValue><ssdm name="add_ln70_17"/></StgValue>
</operation>

<operation id="160" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="4" op_0_bw="3">
<![CDATA[
for.end:123 %zext_ln70_18 = zext i3 %add_ln70_17

]]></Node>
<StgValue><ssdm name="zext_ln70_18"/></StgValue>
</operation>

<operation id="161" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.end:124 %add_ln70_18 = add i2 %zext_ln15_20, i2 %zext_ln15_21

]]></Node>
<StgValue><ssdm name="add_ln70_18"/></StgValue>
</operation>

<operation id="162" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="3" op_0_bw="2">
<![CDATA[
for.end:125 %zext_ln70_19 = zext i2 %add_ln70_18

]]></Node>
<StgValue><ssdm name="zext_ln70_19"/></StgValue>
</operation>

<operation id="163" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.end:126 %add_ln70_19 = add i2 %zext_ln15_22, i2 %zext_ln15_23

]]></Node>
<StgValue><ssdm name="add_ln70_19"/></StgValue>
</operation>

<operation id="164" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="3" op_0_bw="2">
<![CDATA[
for.end:127 %zext_ln70_20 = zext i2 %add_ln70_19

]]></Node>
<StgValue><ssdm name="zext_ln70_20"/></StgValue>
</operation>

<operation id="165" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.end:128 %add_ln70_20 = add i3 %zext_ln70_20, i3 %zext_ln70_19

]]></Node>
<StgValue><ssdm name="add_ln70_20"/></StgValue>
</operation>

<operation id="166" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="4" op_0_bw="3">
<![CDATA[
for.end:129 %zext_ln70_21 = zext i3 %add_ln70_20

]]></Node>
<StgValue><ssdm name="zext_ln70_21"/></StgValue>
</operation>

<operation id="167" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.end:130 %add_ln70_21 = add i4 %zext_ln70_21, i4 %zext_ln70_18

]]></Node>
<StgValue><ssdm name="add_ln70_21"/></StgValue>
</operation>

<operation id="168" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="5" op_0_bw="4">
<![CDATA[
for.end:131 %zext_ln70_22 = zext i4 %add_ln70_21

]]></Node>
<StgValue><ssdm name="zext_ln70_22"/></StgValue>
</operation>

<operation id="169" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.end:132 %add_ln70_22 = add i2 %zext_ln15_24, i2 %zext_ln15_25

]]></Node>
<StgValue><ssdm name="add_ln70_22"/></StgValue>
</operation>

<operation id="170" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="3" op_0_bw="2">
<![CDATA[
for.end:133 %zext_ln70_23 = zext i2 %add_ln70_22

]]></Node>
<StgValue><ssdm name="zext_ln70_23"/></StgValue>
</operation>

<operation id="171" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.end:134 %add_ln70_23 = add i2 %zext_ln15_26, i2 %zext_ln15_27

]]></Node>
<StgValue><ssdm name="add_ln70_23"/></StgValue>
</operation>

<operation id="172" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="3" op_0_bw="2">
<![CDATA[
for.end:135 %zext_ln70_24 = zext i2 %add_ln70_23

]]></Node>
<StgValue><ssdm name="zext_ln70_24"/></StgValue>
</operation>

<operation id="173" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.end:136 %add_ln70_24 = add i3 %zext_ln70_24, i3 %zext_ln70_23

]]></Node>
<StgValue><ssdm name="add_ln70_24"/></StgValue>
</operation>

<operation id="174" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="4" op_0_bw="3">
<![CDATA[
for.end:137 %zext_ln70_25 = zext i3 %add_ln70_24

]]></Node>
<StgValue><ssdm name="zext_ln70_25"/></StgValue>
</operation>

<operation id="175" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.end:138 %add_ln70_25 = add i2 %zext_ln15_28, i2 %zext_ln15_29

]]></Node>
<StgValue><ssdm name="add_ln70_25"/></StgValue>
</operation>

<operation id="176" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="3" op_0_bw="2">
<![CDATA[
for.end:139 %zext_ln70_26 = zext i2 %add_ln70_25

]]></Node>
<StgValue><ssdm name="zext_ln70_26"/></StgValue>
</operation>

<operation id="177" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.end:140 %add_ln70_26 = add i2 %zext_ln15_30, i2 %zext_ln70

]]></Node>
<StgValue><ssdm name="add_ln70_26"/></StgValue>
</operation>

<operation id="178" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="3" op_0_bw="2">
<![CDATA[
for.end:141 %zext_ln70_27 = zext i2 %add_ln70_26

]]></Node>
<StgValue><ssdm name="zext_ln70_27"/></StgValue>
</operation>

<operation id="179" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.end:142 %add_ln70_27 = add i3 %zext_ln70_27, i3 %zext_ln70_26

]]></Node>
<StgValue><ssdm name="add_ln70_27"/></StgValue>
</operation>

<operation id="180" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="4" op_0_bw="3">
<![CDATA[
for.end:143 %zext_ln70_28 = zext i3 %add_ln70_27

]]></Node>
<StgValue><ssdm name="zext_ln70_28"/></StgValue>
</operation>

<operation id="181" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.end:144 %add_ln70_28 = add i4 %zext_ln70_28, i4 %zext_ln70_25

]]></Node>
<StgValue><ssdm name="add_ln70_28"/></StgValue>
</operation>

<operation id="182" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="5" op_0_bw="4">
<![CDATA[
for.end:145 %zext_ln70_29 = zext i4 %add_ln70_28

]]></Node>
<StgValue><ssdm name="zext_ln70_29"/></StgValue>
</operation>

<operation id="183" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.end:146 %add_ln70_29 = add i5 %zext_ln70_29, i5 %zext_ln70_22

]]></Node>
<StgValue><ssdm name="add_ln70_29"/></StgValue>
</operation>

<operation id="184" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="6" op_0_bw="5">
<![CDATA[
for.end:147 %zext_ln70_30 = zext i5 %add_ln70_29

]]></Node>
<StgValue><ssdm name="zext_ln70_30"/></StgValue>
</operation>

<operation id="185" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.end:148 %add_ln70_30 = add i6 %zext_ln70_30, i6 %zext_ln70_15

]]></Node>
<StgValue><ssdm name="add_ln70_30"/></StgValue>
</operation>

<operation id="186" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="10" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end:155 %bn_scale_addr = getelementptr i5 %bn_scale, i64 0, i64 %zext_ln57

]]></Node>
<StgValue><ssdm name="bn_scale_addr"/></StgValue>
</operation>

<operation id="187" st_id="5" stage="2" lat="2">
<core>ROM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="5" op_0_bw="10">
<![CDATA[
for.end:156 %bn_scale_load = load i10 %bn_scale_addr

]]></Node>
<StgValue><ssdm name="bn_scale_load"/></StgValue>
</operation>

<operation id="188" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="10" op_0_bw="13" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end:160 %bn_offset_addr = getelementptr i13 %bn_offset, i64 0, i64 %zext_ln57

]]></Node>
<StgValue><ssdm name="bn_offset_addr"/></StgValue>
</operation>

<operation id="189" st_id="5" stage="2" lat="2">
<core>ROM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="13" op_0_bw="10">
<![CDATA[
for.end:161 %bn_offset_load = load i10 %bn_offset_addr

]]></Node>
<StgValue><ssdm name="bn_offset_load"/></StgValue>
</operation>

<operation id="190" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="10" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end:168 %hidden_out_addr = getelementptr i7 %hidden_out, i64 0, i64 %zext_ln57

]]></Node>
<StgValue><ssdm name="hidden_out_addr"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="191" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.end:0 %popcount_acc_load = load i10 %popcount_acc

]]></Node>
<StgValue><ssdm name="popcount_acc_load"/></StgValue>
</operation>

<operation id="192" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
for.end:7 %select_ln57_1 = select i1 %icmp_ln62, i10 0, i10 %popcount_acc_load

]]></Node>
<StgValue><ssdm name="select_ln57_1"/></StgValue>
</operation>

<operation id="193" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="10" op_0_bw="6">
<![CDATA[
for.end:149 %zext_ln70_31 = zext i6 %add_ln70_30

]]></Node>
<StgValue><ssdm name="zext_ln70_31"/></StgValue>
</operation>

<operation id="194" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.end:150 %popcount_acc_1 = add i10 %select_ln57_1, i10 %zext_ln70_31

]]></Node>
<StgValue><ssdm name="popcount_acc_1"/></StgValue>
</operation>

<operation id="195" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
for.end:153 %shl_ln = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %popcount_acc_1, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="196" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.end:154 %bipolar_val = add i11 %shl_ln, i11 1264

]]></Node>
<StgValue><ssdm name="bipolar_val"/></StgValue>
</operation>

<operation id="197" st_id="6" stage="1" lat="2">
<core>ROM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="5" op_0_bw="10">
<![CDATA[
for.end:156 %bn_scale_load = load i10 %bn_scale_addr

]]></Node>
<StgValue><ssdm name="bn_scale_load"/></StgValue>
</operation>

<operation id="198" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="16" op_0_bw="11">
<![CDATA[
for.end:157 %sext_ln76 = sext i11 %bipolar_val

]]></Node>
<StgValue><ssdm name="sext_ln76"/></StgValue>
</operation>

<operation id="199" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="16" op_0_bw="5">
<![CDATA[
for.end:158 %zext_ln76 = zext i5 %bn_scale_load

]]></Node>
<StgValue><ssdm name="zext_ln76"/></StgValue>
</operation>

<operation id="200" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end:159 %mul_ln76 = mul i16 %sext_ln76, i16 %zext_ln76

]]></Node>
<StgValue><ssdm name="mul_ln76"/></StgValue>
</operation>

<operation id="201" st_id="6" stage="1" lat="2">
<core>ROM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="13" op_0_bw="10">
<![CDATA[
for.end:161 %bn_offset_load = load i10 %bn_offset_addr

]]></Node>
<StgValue><ssdm name="bn_offset_load"/></StgValue>
</operation>

<operation id="202" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.for.body11.split:3 %store_ln59 = store i10 %popcount_acc_1, i10 %popcount_acc

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="203" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0">
<![CDATA[
new.latch.for.body11.split:4 %br_ln62 = br void %for.body11

]]></Node>
<StgValue><ssdm name="br_ln62"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="204" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end:159 %mul_ln76 = mul i16 %sext_ln76, i16 %zext_ln76

]]></Node>
<StgValue><ssdm name="mul_ln76"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="205" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end:159 %mul_ln76 = mul i16 %sext_ln76, i16 %zext_ln76

]]></Node>
<StgValue><ssdm name="mul_ln76"/></StgValue>
</operation>

<operation id="206" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="16" op_0_bw="13">
<![CDATA[
for.end:162 %sext_ln76_1 = sext i13 %bn_offset_load

]]></Node>
<StgValue><ssdm name="sext_ln76_1"/></StgValue>
</operation>

<operation id="207" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end:163 %bn_calc = add i16 %mul_ln76, i16 %sext_ln76_1

]]></Node>
<StgValue><ssdm name="bn_calc"/></StgValue>
</operation>

<operation id="218" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0">
<![CDATA[
for.inc57.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="208" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.end:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @LAYER1_XNOR_POP_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="209" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.end:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16000, i64 16000, i64 16000

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="210" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="0">
<![CDATA[
for.end:15 %specpipeline_ln63 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, i32 4294967295, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln63"/></StgValue>
</operation>

<operation id="211" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end:163 %bn_calc = add i16 %mul_ln76, i16 %sext_ln76_1

]]></Node>
<StgValue><ssdm name="bn_calc"/></StgValue>
</operation>

<operation id="212" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end:164 %trunc_ln1 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %bn_calc, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="213" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end:165 %trunc_ln1_cast = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %bn_calc, i32 8, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln1_cast"/></StgValue>
</operation>

<operation id="214" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.end:166 %icmp_ln81 = icmp_sgt  i8 %trunc_ln1, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln81"/></StgValue>
</operation>

<operation id="215" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.end:167 %select_ln81 = select i1 %icmp_ln81, i7 %trunc_ln1_cast, i7 0

]]></Node>
<StgValue><ssdm name="select_ln81"/></StgValue>
</operation>

<operation id="216" st_id="9" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="7" op_1_bw="10">
<![CDATA[
last.iter.for.body11.split:0 %store_ln81 = store i7 %select_ln81, i10 %hidden_out_addr

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="217" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0">
<![CDATA[
last.iter.for.body11.split:1 %br_ln62 = br void %new.latch.for.body11.split

]]></Node>
<StgValue><ssdm name="br_ln62"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
