// Seed: 609493456
module module_0 #(
    parameter id_3 = 32'd98
) (
    output tri1 id_0,
    input supply0 id_1
);
  parameter id_3 = 1;
  reg id_4;
  wire [-1 : id_3] id_5 = id_3;
  for (id_6 = id_4; id_1; id_4 = id_6) begin : LABEL_0
    assign id_6 = id_1;
  end
  wire id_7 = id_3;
  always @(posedge 1) id_4 <= -1;
endmodule
module module_1 #(
    parameter id_8 = 32'd30
) (
    input supply0 id_0,
    input tri1 id_1,
    input uwire id_2,
    output wor id_3
    , id_11,
    input wor id_4,
    output tri0 id_5,
    output wand id_6,
    output tri0 id_7,
    output wor _id_8,
    output logic id_9
);
  task automatic id_12;
    logic [-1 : id_8] id_13 = id_2;
    id_11 = id_12 - 1;
    if (1) id_9 <= -1'h0;
  endtask
  wire id_14;
  module_0 modCall_1 (
      id_7,
      id_4
  );
  logic id_15;
  ;
endmodule
