<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file path="clk_div_sim/clk_div.vo" type="VERILOG" />
 <topLevel name="clk_div" />
 <deviceFamily name="cyclonev" />
</simPackage>
