<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <packageLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <packageLog>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xD;&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design" projectName="inverter_hls" solutionName="solution1" date="2023-11-08T09:48:14.545+0100" type="Warning"/>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xD;&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design" projectName="inverter_hls" solutionName="solution1" date="2023-11-08T09:48:12.372+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;VidOrig_nVideoInv_V[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;VidOrig_nVideoInv_V[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.&#xD;&#xA;Phase 1 Build RT Design | Checksum: 16a72e6c0&#xD;&#xA;&#xD;&#xA;Time (s): cpu = 00:01:29 ; elapsed = 00:01:03 . Memory (MB): peak = 2237.414 ; gain = 370.750&#xD;&#xA;Post Restoration Checksum: NetGraph: a51dee8b NumContArr: c554f835 Constraints: 0 Timing: 0&#xD;&#xA;&#xD;&#xA;Phase 2 Router Initialization&#xD;&#xA;&#xD;&#xA;Phase 2.1 Create Timer&#xD;&#xA;Phase 2.1 Create Timer | Checksum: 16a72e6c0&#xD;&#xA;&#xD;&#xA;Time (s): cpu = 00:01:29 ; elapsed = 00:01:03 . Memory (MB): peak = 2250.313 ; gain = 383.648&#xD;&#xA;&#xD;&#xA;Phase 2.2 Fix Topology Constraints&#xD;&#xA;Phase 2.2 Fix Topology Constraints | Checksum: 16a72e6c0&#xD;&#xA;&#xD;&#xA;Time (s): cpu = 00:01:29 ; elapsed = 00:01:03 . Memory (MB): peak = 2250.313 ; gain = 383.648&#xD;&#xA;&#xD;&#xA;Phase 2.3 Pre Route Cleanup&#xD;&#xA;Phase 2.3 Pre Route Cleanup | Checksum: 16a72e6c0&#xD;&#xA;&#xD;&#xA;Time (s): cpu = 00:01:29 ; elapsed = 00:01:03 . Memory (MB): peak = 2250.313 ; gain = 383.648&#xD;&#xA; Number of Nodes with overlaps = 0&#xD;&#xA;&#xD;&#xA;Phase 2.4 Update Timing&#xD;&#xA;Phase 2.4 Update Timing | Checksum: 12baa3804&#xD;&#xA;&#xD;&#xA;Time (s): cpu = 00:01:30 ; elapsed = 00:01:04 . Memory (MB): peak = 2260.895 ; gain = 394.230" projectName="inverter_hls" solutionName="solution1" date="2023-11-08T09:48:07.327+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axis_video_tdata[7]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axis_video_tdata[7]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="inverter_hls" solutionName="solution1" date="2023-11-08T09:47:02.178+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axis_video_tdata[6]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axis_video_tdata[6]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="inverter_hls" solutionName="solution1" date="2023-11-08T09:47:02.163+0100" type="Warning"/>
      </packageLog>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
