// Seed: 1846372239
program module_0;
  parameter id_1 = 1;
  assign module_1.id_1 = 0;
endprogram
module module_1 #(
    parameter id_1 = 32'd30
) (
    output tri1 id_0,
    input  tri1 _id_1
);
  wire id_3;
  module_0 modCall_1 ();
  wire [( 'b0 >  {  1  ,  !  -1 'h0 }  ) : id_1] id_4;
endmodule
module module_2 #(
    parameter id_22 = 32'd73,
    parameter id_28 = 32'd15,
    parameter id_3  = 32'd6,
    parameter id_34 = 32'd51,
    parameter id_4  = 32'd64,
    parameter id_6  = 32'd90
) (
    output uwire id_0,
    input wire id_1,
    output wand id_2,
    input wor _id_3,
    input tri0 _id_4,
    output supply1 id_5,
    input uwire _id_6,
    input supply1 id_7,
    output wand id_8,
    input supply1 id_9,
    input tri id_10,
    input tri id_11,
    output supply1 id_12,
    input wire id_13,
    input wire id_14,
    input wand id_15,
    input supply0 id_16,
    inout supply1 id_17,
    input supply0 id_18,
    output supply1 id_19,
    input uwire id_20,
    output logic id_21,
    input supply0 _id_22,
    input tri0 id_23,
    output supply1 id_24,
    inout logic id_25,
    input tri0 id_26,
    output logic id_27,
    output wor _id_28
);
  always @(1 + 1 or -1 & -1);
  logic [1  -  -1 : 1 'b0] id_30;
  always_comb @(posedge 1) id_27 <= 1;
  logic id_31;
  always @(posedge id_17) disable id_32;
  initial
  fork
    assert ("") begin : LABEL_0
      id_25 <= id_15;
    end
    id_21 <= id_14;
  join
  parameter id_33 = -1;
  logic _id_34;
  wire  id_35;
  module_0 modCall_1 ();
  wire [id_22 : id_6] id_36;
  assign id_31 = {id_33[(id_22)], 1, -1};
  assign id_12 = 1'b0;
  parameter id_37 = id_33;
  logic [id_28 : 1  -  id_34] id_38;
  assign id_30[id_4 : id_3] = -1;
  parameter id_39 = 1;
endmodule
