# 100DaysofRTL
## System-Verilog

![image](https://www.edaplayground.com/img/Playground-screenshot.png)

## Instructed By:
- [Syeda Rafia](https://github.com/syedarafia13)
- [Nameer Iqbal](https://github.com/Nameer-Iqbal-Ansari)
- [Abdul Muheet ](https://github.com/Abdul-muheet-ghani)

### Implementation/Designing:

#### Day 1
Mux
#### Day 2
D-FlipFlop
#### Day 3
Edge Trigger
#### Day 4
ALU
#### Day 5
Odd Counter
#### Day 6
Simple Shift Register
#### Day 7
Linear Feedback Shift Register
#### Day 8
Binary to Hot
#### Day 9
Binary to Gray Code

## Toolchain:
* [EDA Playground](https://www.edaplayground.com) for Simulation & Synthesis.
