
*** Running vivado
    with args -log design_zybo2_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_zybo2_wrapper.tcl -notrace


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_zybo2_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Pulpecik/ip_repo/distance_zybo2_ip_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.1/data/ip'.
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 370.555 ; gain = 39.930
Command: link_design -top design_zybo2_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Pulpecik/distance_zybo2/distance_zybo2.srcs/sources_1/bd/design_zybo2/ip/design_zybo2_distance_zybo2_ip_0_0/design_zybo2_distance_zybo2_ip_0_0.dcp' for cell 'design_zybo2_i/distance_zybo2_ip_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Pulpecik/distance_zybo2/distance_zybo2.srcs/sources_1/bd/design_zybo2/ip/design_zybo2_processing_system7_0_0/design_zybo2_processing_system7_0_0.dcp' for cell 'design_zybo2_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Pulpecik/distance_zybo2/distance_zybo2.srcs/sources_1/bd/design_zybo2/ip/design_zybo2_rst_ps7_0_100M_0/design_zybo2_rst_ps7_0_100M_0.dcp' for cell 'design_zybo2_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Pulpecik/distance_zybo2/distance_zybo2.srcs/sources_1/bd/design_zybo2/ip/design_zybo2_auto_pc_0/design_zybo2_auto_pc_0.dcp' for cell 'design_zybo2_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 737 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/Pulpecik/distance_zybo2/distance_zybo2.srcs/sources_1/bd/design_zybo2/ip/design_zybo2_processing_system7_0_0/design_zybo2_processing_system7_0_0.xdc] for cell 'design_zybo2_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/Pulpecik/distance_zybo2/distance_zybo2.srcs/sources_1/bd/design_zybo2/ip/design_zybo2_processing_system7_0_0/design_zybo2_processing_system7_0_0.xdc] for cell 'design_zybo2_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/Pulpecik/distance_zybo2/distance_zybo2.srcs/sources_1/bd/design_zybo2/ip/design_zybo2_rst_ps7_0_100M_0/design_zybo2_rst_ps7_0_100M_0_board.xdc] for cell 'design_zybo2_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/Pulpecik/distance_zybo2/distance_zybo2.srcs/sources_1/bd/design_zybo2/ip/design_zybo2_rst_ps7_0_100M_0/design_zybo2_rst_ps7_0_100M_0_board.xdc] for cell 'design_zybo2_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/Pulpecik/distance_zybo2/distance_zybo2.srcs/sources_1/bd/design_zybo2/ip/design_zybo2_rst_ps7_0_100M_0/design_zybo2_rst_ps7_0_100M_0.xdc] for cell 'design_zybo2_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/Pulpecik/distance_zybo2/distance_zybo2.srcs/sources_1/bd/design_zybo2/ip/design_zybo2_rst_ps7_0_100M_0/design_zybo2_rst_ps7_0_100M_0.xdc] for cell 'design_zybo2_i/rst_ps7_0_100M/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 725.555 ; gain = 355.000
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 734.543 ; gain = 8.988
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 17c7c933c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1282.813 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1c3b09fa1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1282.813 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 8 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 226e8ce1e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1282.813 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 320 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 226e8ce1e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1282.813 ; gain = 0.000
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 226e8ce1e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1282.813 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 226e8ce1e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1282.813 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1282.813 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 226e8ce1e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1282.813 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1b3308d48

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.147 . Memory (MB): peak = 1282.813 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:42 . Memory (MB): peak = 1282.813 ; gain = 557.258
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.420 . Memory (MB): peak = 1282.813 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Pulpecik/distance_zybo2/distance_zybo2.runs/impl_1/design_zybo2_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_zybo2_wrapper_drc_opted.rpt -pb design_zybo2_wrapper_drc_opted.pb -rpx design_zybo2_wrapper_drc_opted.rpx
Command: report_drc -file design_zybo2_wrapper_drc_opted.rpt -pb design_zybo2_wrapper_drc_opted.pb -rpx design_zybo2_wrapper_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Pulpecik/distance_zybo2/distance_zybo2.runs/impl_1/design_zybo2_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1282.813 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1282.813 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 14c7a2ef2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.211 . Memory (MB): peak = 1282.813 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1282.813 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: b95bc6e2

Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1282.813 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 15a6c73d8

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1282.813 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 15a6c73d8

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1282.813 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 15a6c73d8

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1282.813 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 18bd09755

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 1282.813 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 18bd09755

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 1282.813 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 19989f8d0

Time (s): cpu = 00:00:33 ; elapsed = 00:00:27 . Memory (MB): peak = 1282.813 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1d424eab9

Time (s): cpu = 00:00:34 ; elapsed = 00:00:28 . Memory (MB): peak = 1282.813 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1d424eab9

Time (s): cpu = 00:00:34 ; elapsed = 00:00:28 . Memory (MB): peak = 1282.813 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1d424eab9

Time (s): cpu = 00:00:34 ; elapsed = 00:00:28 . Memory (MB): peak = 1282.813 ; gain = 0.000

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 15a2f3808

Time (s): cpu = 00:00:36 ; elapsed = 00:00:30 . Memory (MB): peak = 1282.813 ; gain = 0.000

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 1879c6464

Time (s): cpu = 00:00:39 ; elapsed = 00:00:33 . Memory (MB): peak = 1282.813 ; gain = 0.000

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1ffd352f2

Time (s): cpu = 00:00:40 ; elapsed = 00:00:34 . Memory (MB): peak = 1282.813 ; gain = 0.000

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 1ffd352f2

Time (s): cpu = 00:00:40 ; elapsed = 00:00:34 . Memory (MB): peak = 1282.813 ; gain = 0.000

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 268a65008

Time (s): cpu = 00:00:44 ; elapsed = 00:00:38 . Memory (MB): peak = 1282.813 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 268a65008

Time (s): cpu = 00:00:44 ; elapsed = 00:00:38 . Memory (MB): peak = 1282.813 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1e61f8c7d

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-33] Processed net design_zybo2_i/distance_zybo2_ip_0/inst/ARESET, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-31] BUFG insertion identified 1 candidate nets, 0 success, 1 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1e61f8c7d

Time (s): cpu = 00:00:50 ; elapsed = 00:00:42 . Memory (MB): peak = 1298.625 ; gain = 15.813
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.343. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1c8246dbf

Time (s): cpu = 00:01:41 ; elapsed = 00:01:37 . Memory (MB): peak = 1298.625 ; gain = 15.813
Phase 4.1 Post Commit Optimization | Checksum: 1c8246dbf

Time (s): cpu = 00:01:41 ; elapsed = 00:01:37 . Memory (MB): peak = 1298.625 ; gain = 15.813

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1c8246dbf

Time (s): cpu = 00:01:42 ; elapsed = 00:01:37 . Memory (MB): peak = 1298.625 ; gain = 15.813

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1c8246dbf

Time (s): cpu = 00:01:42 ; elapsed = 00:01:37 . Memory (MB): peak = 1298.625 ; gain = 15.813

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1037b1eb1

Time (s): cpu = 00:01:42 ; elapsed = 00:01:37 . Memory (MB): peak = 1298.625 ; gain = 15.813
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1037b1eb1

Time (s): cpu = 00:01:42 ; elapsed = 00:01:37 . Memory (MB): peak = 1298.625 ; gain = 15.813
Ending Placer Task | Checksum: 3825cf12

Time (s): cpu = 00:01:42 ; elapsed = 00:01:37 . Memory (MB): peak = 1298.625 ; gain = 15.813
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:48 ; elapsed = 00:01:42 . Memory (MB): peak = 1298.625 ; gain = 15.813
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1307.070 ; gain = 8.445
INFO: [Common 17-1381] The checkpoint 'C:/Users/Pulpecik/distance_zybo2/distance_zybo2.runs/impl_1/design_zybo2_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_zybo2_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.220 . Memory (MB): peak = 1307.070 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_zybo2_wrapper_utilization_placed.rpt -pb design_zybo2_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.176 . Memory (MB): peak = 1307.070 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_zybo2_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.096 . Memory (MB): peak = 1307.070 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 174b8d7 ConstDB: 0 ShapeSum: 36b1163b RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: b812a9e8

Time (s): cpu = 00:00:38 ; elapsed = 00:00:34 . Memory (MB): peak = 1352.598 ; gain = 45.527
Post Restoration Checksum: NetGraph: b16b07 NumContArr: b7613ee1 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: b812a9e8

Time (s): cpu = 00:00:38 ; elapsed = 00:00:35 . Memory (MB): peak = 1352.598 ; gain = 45.527

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: b812a9e8

Time (s): cpu = 00:00:38 ; elapsed = 00:00:35 . Memory (MB): peak = 1358.586 ; gain = 51.516

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: b812a9e8

Time (s): cpu = 00:00:38 ; elapsed = 00:00:35 . Memory (MB): peak = 1358.586 ; gain = 51.516
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 163486db4

Time (s): cpu = 00:00:46 ; elapsed = 00:00:40 . Memory (MB): peak = 1369.781 ; gain = 62.711
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.061 | TNS=-0.101 | WHS=-0.193 | THS=-14.595|

Phase 2 Router Initialization | Checksum: 1f180d381

Time (s): cpu = 00:00:48 ; elapsed = 00:00:41 . Memory (MB): peak = 1376.727 ; gain = 69.656

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 17d472d44

Time (s): cpu = 00:00:52 ; elapsed = 00:00:43 . Memory (MB): peak = 1380.547 ; gain = 73.477

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1258
 Number of Nodes with overlaps = 458
 Number of Nodes with overlaps = 270
 Number of Nodes with overlaps = 139
 Number of Nodes with overlaps = 34
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.483 | TNS=-2.510 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 844a32c4

Time (s): cpu = 00:01:27 ; elapsed = 00:01:03 . Memory (MB): peak = 1380.547 ; gain = 73.477

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 354
 Number of Nodes with overlaps = 139
 Number of Nodes with overlaps = 58
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.070 | TNS=-0.145 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1882be20b

Time (s): cpu = 00:01:41 ; elapsed = 00:01:12 . Memory (MB): peak = 1380.547 ; gain = 73.477

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 431
 Number of Nodes with overlaps = 241
 Number of Nodes with overlaps = 57
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.220 | TNS=-0.653 | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 194562555

Time (s): cpu = 00:02:01 ; elapsed = 00:01:25 . Memory (MB): peak = 1380.547 ; gain = 73.477
Phase 4 Rip-up And Reroute | Checksum: 194562555

Time (s): cpu = 00:02:01 ; elapsed = 00:01:25 . Memory (MB): peak = 1380.547 ; gain = 73.477

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 224e6e363

Time (s): cpu = 00:02:03 ; elapsed = 00:01:25 . Memory (MB): peak = 1380.547 ; gain = 73.477
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.045  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 224e6e363

Time (s): cpu = 00:02:03 ; elapsed = 00:01:25 . Memory (MB): peak = 1380.547 ; gain = 73.477

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 224e6e363

Time (s): cpu = 00:02:03 ; elapsed = 00:01:25 . Memory (MB): peak = 1380.547 ; gain = 73.477
Phase 5 Delay and Skew Optimization | Checksum: 224e6e363

Time (s): cpu = 00:02:03 ; elapsed = 00:01:26 . Memory (MB): peak = 1380.547 ; gain = 73.477

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1cb0aa0f5

Time (s): cpu = 00:02:04 ; elapsed = 00:01:26 . Memory (MB): peak = 1380.547 ; gain = 73.477
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.045  | TNS=0.000  | WHS=0.017  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1e8a33ce6

Time (s): cpu = 00:02:04 ; elapsed = 00:01:26 . Memory (MB): peak = 1380.547 ; gain = 73.477
Phase 6 Post Hold Fix | Checksum: 1e8a33ce6

Time (s): cpu = 00:02:04 ; elapsed = 00:01:26 . Memory (MB): peak = 1380.547 ; gain = 73.477

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.442 %
  Global Horizontal Routing Utilization  = 4.43061 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 2541168e1

Time (s): cpu = 00:02:04 ; elapsed = 00:01:26 . Memory (MB): peak = 1380.547 ; gain = 73.477

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2541168e1

Time (s): cpu = 00:02:04 ; elapsed = 00:01:26 . Memory (MB): peak = 1380.547 ; gain = 73.477

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 24646b37a

Time (s): cpu = 00:02:05 ; elapsed = 00:01:28 . Memory (MB): peak = 1380.547 ; gain = 73.477

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.045  | TNS=0.000  | WHS=0.017  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 24646b37a

Time (s): cpu = 00:02:05 ; elapsed = 00:01:28 . Memory (MB): peak = 1380.547 ; gain = 73.477
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:05 ; elapsed = 00:01:28 . Memory (MB): peak = 1380.547 ; gain = 73.477

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
72 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:13 ; elapsed = 00:01:33 . Memory (MB): peak = 1380.547 ; gain = 73.477
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 1380.547 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Pulpecik/distance_zybo2/distance_zybo2.runs/impl_1/design_zybo2_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_zybo2_wrapper_drc_routed.rpt -pb design_zybo2_wrapper_drc_routed.pb -rpx design_zybo2_wrapper_drc_routed.rpx
Command: report_drc -file design_zybo2_wrapper_drc_routed.rpt -pb design_zybo2_wrapper_drc_routed.pb -rpx design_zybo2_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Pulpecik/distance_zybo2/distance_zybo2.runs/impl_1/design_zybo2_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1386.855 ; gain = 6.309
INFO: [runtcl-4] Executing : report_methodology -file design_zybo2_wrapper_methodology_drc_routed.rpt -pb design_zybo2_wrapper_methodology_drc_routed.pb -rpx design_zybo2_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_zybo2_wrapper_methodology_drc_routed.rpt -pb design_zybo2_wrapper_methodology_drc_routed.pb -rpx design_zybo2_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/Pulpecik/distance_zybo2/distance_zybo2.runs/impl_1/design_zybo2_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1405.035 ; gain = 18.180
INFO: [runtcl-4] Executing : report_power -file design_zybo2_wrapper_power_routed.rpt -pb design_zybo2_wrapper_power_summary_routed.pb -rpx design_zybo2_wrapper_power_routed.rpx
Command: report_power -file design_zybo2_wrapper_power_routed.rpt -pb design_zybo2_wrapper_power_summary_routed.pb -rpx design_zybo2_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
84 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_zybo2_wrapper_route_status.rpt -pb design_zybo2_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_zybo2_wrapper_timing_summary_routed.rpt -pb design_zybo2_wrapper_timing_summary_routed.pb -rpx design_zybo2_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_zybo2_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_zybo2_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file route_report_bus_skew_0.rpt -rpx route_report_bus_skew_0.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Mon Jun 18 08:53:17 2018...

*** Running vivado
    with args -log design_zybo2_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_zybo2_wrapper.tcl -notrace


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_zybo2_wrapper.tcl -notrace
Command: open_checkpoint design_zybo2_wrapper_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.083 . Memory (MB): peak = 242.953 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 731 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1175.672 ; gain = 0.000
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1175.672 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.1 (64-bit) build 2188600
open_checkpoint: Time (s): cpu = 00:00:49 ; elapsed = 00:00:57 . Memory (MB): peak = 1175.672 ; gain = 941.375
Command: write_bitstream -force design_zybo2_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_zybo2_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'C:/Users/Pulpecik/distance_zybo2/distance_zybo2.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Mon Jun 18 08:55:37 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2018.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:49 ; elapsed = 00:00:45 . Memory (MB): peak = 1653.664 ; gain = 477.992
INFO: [Common 17-206] Exiting Vivado at Mon Jun 18 08:55:37 2018...
