Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Tue Jan 10 14:35:15 2023
| Host         : riolet running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file kc705_timing.rpt
| Design       : kc705
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
---------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 368 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/controller/FSM_sequential_current_state_reg[0]/Q (HIGH)

 There are 368 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/controller/FSM_sequential_current_state_reg[1]/Q (HIGH)

 There are 368 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/controller/FSM_sequential_current_state_reg[2]/Q (HIGH)

 There are 368 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/controller/FSM_sequential_current_state_reg[0]/Q (HIGH)

 There are 368 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/controller/FSM_sequential_current_state_reg[1]/Q (HIGH)

 There are 368 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/controller/FSM_sequential_current_state_reg[2]/Q (HIGH)

 There are 368 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/neuron_grid/controller/FSM_sequential_current_state_reg[0]/Q (HIGH)

 There are 368 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/neuron_grid/controller/FSM_sequential_current_state_reg[1]/Q (HIGH)

 There are 368 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/neuron_grid/controller/FSM_sequential_current_state_reg[2]/Q (HIGH)

 There are 368 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/controller/FSM_sequential_current_state_reg[0]/Q (HIGH)

 There are 368 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/controller/FSM_sequential_current_state_reg[1]/Q (HIGH)

 There are 368 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/controller/FSM_sequential_current_state_reg[2]/Q (HIGH)

 There are 370 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/controller/FSM_sequential_current_state_reg[0]/Q (HIGH)

 There are 370 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/controller/FSM_sequential_current_state_reg[1]/Q (HIGH)

 There are 370 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/controller/FSM_sequential_current_state_reg[2]/Q (HIGH)

 There are 250 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/dout_reg[10]/Q (HIGH)

 There are 250 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/dout_reg[11]/Q (HIGH)

 There are 250 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/dout_reg[4]_rep/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/dout_reg[5]/Q (HIGH)

 There are 250 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/dout_reg[5]_rep/Q (HIGH)

 There are 58 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/dout_reg[5]_rep__0/Q (HIGH)

 There are 59 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/dout_reg[5]_rep__1/Q (HIGH)

 There are 58 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/dout_reg[5]_rep__2/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/dout_reg[6]/Q (HIGH)

 There are 250 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/dout_reg[6]_rep/Q (HIGH)

 There are 58 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/dout_reg[6]_rep__0/Q (HIGH)

 There are 59 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/dout_reg[6]_rep__1/Q (HIGH)

 There are 58 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/dout_reg[6]_rep__2/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/dout_reg[7]/Q (HIGH)

 There are 250 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/dout_reg[7]_rep/Q (HIGH)

 There are 58 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/dout_reg[7]_rep__0/Q (HIGH)

 There are 59 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/dout_reg[7]_rep__1/Q (HIGH)

 There are 58 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/dout_reg[7]_rep__2/Q (HIGH)

 There are 250 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/dout_reg[8]/Q (HIGH)

 There are 250 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/dout_reg[9]/Q (HIGH)

 There are 250 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[5].OutputBus/Router_tb/local_in/Merge/wen_reg/Q (HIGH)

 There are 368 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/param_wen_reg[0]/Q (HIGH)

 There are 368 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/param_wen_reg[1]/Q (HIGH)

 There are 368 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/param_wen_reg[2]/Q (HIGH)

 There are 368 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/param_wen_reg[3]/Q (HIGH)

 There are 368 register/latch pins with no clock driven by root clock pin: SNN_3x2/RANCNetworkGrid_3x2_ins/param_wen_reg[4]/Q (HIGH)

 There are 250 register/latch pins with no clock driven by root clock pin: SNN_3x2/packet_loader/FSM_sequential_state_reg_reg[0]/Q (HIGH)

 There are 250 register/latch pins with no clock driven by root clock pin: SNN_3x2/packet_loader/FSM_sequential_state_reg_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SNN_3x2/packet_loader/load_packet_fifo/rptr_empty/rempty_reg/Q (HIGH)

 There are 250 register/latch pins with no clock driven by root clock pin: SNN_3x2/spike_en_sync_inst/dest_ptr_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SNN_3x2/tick_generation/FSM_sequential_state_tick_reg_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SNN_3x2/tick_generation/FSM_sequential_state_tick_reg_reg[1]/Q (HIGH)

 There are 250 register/latch pins with no clock driven by root clock pin: SNN_3x2/tick_generation/tick_reg_reg/Q (HIGH)

 There are 123 register/latch pins with no clock driven by root clock pin: SNN_3x2/tick_generation/tick_reg_reg_rep/Q (HIGH)

 There are 127 register/latch pins with no clock driven by root clock pin: SNN_3x2/tick_generation/tick_reg_reg_rep__0/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2342 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 81 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 135 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.581     -400.598                   1789               126458        0.047        0.000                      0               126458        0.264        0.000                       0                 54154  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)         Period(ns)      Frequency(MHz)
-----               ------------         ----------      --------------
clk200_p            {0.000 2.500}        5.000           200.000         
  clkout            {0.000 5.000}        10.000          100.000         
  crg_clkout0       {0.000 4.000}        8.000           125.000         
  crg_clkout1       {0.000 1.000}        2.000           500.000         
  crg_clkout2       {0.000 2.500}        5.000           200.000         
  soclinux_mmcm_fb  {0.000 2.500}        5.000           200.000         
eth_clocks_rx       {0.000 4.000}        8.000           125.000         
eth_clocks_tx       {0.000 4.000}        8.000           125.000         
eth_rx_clk          {0.000 4.000}        8.000           125.000         
eth_tx_clk          {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk200_p                  4.273        0.000                      0                    7        0.183        0.000                      0                    7        1.100        0.000                       0                    10  
  clkout                 -0.581      -67.659                    255                43403        0.048        0.000                      0                43403        4.232        0.000                       0                 31570  
  crg_clkout0            -0.445     -332.939                   1534                82025        0.047        0.000                      0                82025        3.232        0.000                       0                 21975  
  crg_clkout1                                                                                                                                                         0.591        0.000                       0                   237  
  crg_clkout2             1.596        0.000                      0                   14        0.108        0.000                      0                   14        0.264        0.000                       0                    12  
  soclinux_mmcm_fb                                                                                                                                                    3.929        0.000                       0                     2  
eth_clocks_rx                                                                                                                                                         6.591        0.000                       0                     2  
eth_clocks_tx                                                                                                                                                         6.591        0.000                       0                     1  
eth_rx_clk                1.621        0.000                      0                  486        0.108        0.000                      0                  486        3.232        0.000                       0                   185  
eth_tx_clk                1.592        0.000                      0                  349        0.103        0.000                      0                  349        3.600        0.000                       0                   161  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  crg_clkout0        crg_clkout0              1.438        0.000                      0                  174        0.668        0.000                      0                  174  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk200_p
  To Clock:  clk200_p

Setup :            0  Failing Endpoints,  Worst Slack        4.273ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.183ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.273ns  (required time - arrival time)
  Source:                 FDCE_1/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_2/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200_p rise@5.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.223ns (35.488%)  route 0.405ns (64.512%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.500ns = ( 9.500 - 5.000 ) 
    Source Clock Delay      (SCD):    4.870ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.572     4.870    crg_clkin
    SLICE_X111Y76        FDCE                                         r  FDCE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y76        FDCE (Prop_fdce_C_Q)         0.223     5.093 r  FDCE_1/Q
                         net (fo=1, routed)           0.405     5.498    soclinux_reset1
    SLICE_X117Y73        FDCE                                         r  FDCE_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     8.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.441     9.500    crg_clkin
    SLICE_X117Y73        FDCE                                         r  FDCE_2/C
                         clock pessimism              0.328     9.829    
                         clock uncertainty           -0.035     9.793    
    SLICE_X117Y73        FDCE (Setup_fdce_C_D)       -0.022     9.771    FDCE_2
  -------------------------------------------------------------------
                         required time                          9.771    
                         arrival time                          -5.498    
  -------------------------------------------------------------------
                         slack                                  4.273    

Slack (MET) :             4.299ns  (required time - arrival time)
  Source:                 FDCE/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_1/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200_p rise@5.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.223ns (37.015%)  route 0.379ns (62.985%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.499ns = ( 9.499 - 5.000 ) 
    Source Clock Delay      (SCD):    4.869ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.571     4.869    crg_clkin
    SLICE_X107Y76        FDCE                                         r  FDCE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y76        FDCE (Prop_fdce_C_Q)         0.223     5.092 r  FDCE/Q
                         net (fo=1, routed)           0.379     5.471    soclinux_reset0
    SLICE_X111Y76        FDCE                                         r  FDCE_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     8.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.440     9.499    crg_clkin
    SLICE_X111Y76        FDCE                                         r  FDCE_1/C
                         clock pessimism              0.328     9.828    
                         clock uncertainty           -0.035     9.792    
    SLICE_X111Y76        FDCE (Setup_fdce_C_D)       -0.022     9.770    FDCE_1
  -------------------------------------------------------------------
                         required time                          9.770    
                         arrival time                          -5.471    
  -------------------------------------------------------------------
                         slack                                  4.299    

Slack (MET) :             4.314ns  (required time - arrival time)
  Source:                 FDCE_3/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_4/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200_p rise@5.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.223ns (35.980%)  route 0.397ns (64.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.501ns = ( 9.501 - 5.000 ) 
    Source Clock Delay      (SCD):    4.872ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.574     4.872    crg_clkin
    SLICE_X119Y73        FDCE                                         r  FDCE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y73        FDCE (Prop_fdce_C_Q)         0.223     5.095 r  FDCE_3/Q
                         net (fo=1, routed)           0.397     5.491    soclinux_reset3
    SLICE_X119Y73        FDCE                                         r  FDCE_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     8.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.442     9.501    crg_clkin
    SLICE_X119Y73        FDCE                                         r  FDCE_4/C
                         clock pessimism              0.370     9.872    
                         clock uncertainty           -0.035     9.836    
    SLICE_X119Y73        FDCE (Setup_fdce_C_D)       -0.031     9.805    FDCE_4
  -------------------------------------------------------------------
                         required time                          9.805    
                         arrival time                          -5.491    
  -------------------------------------------------------------------
                         slack                                  4.314    

Slack (MET) :             4.330ns  (required time - arrival time)
  Source:                 FDCE_5/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_6/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200_p rise@5.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.223ns (36.209%)  route 0.393ns (63.791%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.501ns = ( 9.501 - 5.000 ) 
    Source Clock Delay      (SCD):    4.872ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.574     4.872    crg_clkin
    SLICE_X119Y73        FDCE                                         r  FDCE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y73        FDCE (Prop_fdce_C_Q)         0.223     5.095 r  FDCE_5/Q
                         net (fo=1, routed)           0.393     5.488    soclinux_reset5
    SLICE_X119Y73        FDCE                                         r  FDCE_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     8.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.442     9.501    crg_clkin
    SLICE_X119Y73        FDCE                                         r  FDCE_6/C
                         clock pessimism              0.370     9.872    
                         clock uncertainty           -0.035     9.836    
    SLICE_X119Y73        FDCE (Setup_fdce_C_D)       -0.019     9.817    FDCE_6
  -------------------------------------------------------------------
                         required time                          9.817    
                         arrival time                          -5.488    
  -------------------------------------------------------------------
                         slack                                  4.330    

Slack (MET) :             4.391ns  (required time - arrival time)
  Source:                 FDCE_4/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_5/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200_p rise@5.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.223ns (40.210%)  route 0.332ns (59.790%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.501ns = ( 9.501 - 5.000 ) 
    Source Clock Delay      (SCD):    4.872ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.574     4.872    crg_clkin
    SLICE_X119Y73        FDCE                                         r  FDCE_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y73        FDCE (Prop_fdce_C_Q)         0.223     5.095 r  FDCE_4/Q
                         net (fo=1, routed)           0.332     5.426    soclinux_reset4
    SLICE_X119Y73        FDCE                                         r  FDCE_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     8.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.442     9.501    crg_clkin
    SLICE_X119Y73        FDCE                                         r  FDCE_5/C
                         clock pessimism              0.370     9.872    
                         clock uncertainty           -0.035     9.836    
    SLICE_X119Y73        FDCE (Setup_fdce_C_D)       -0.019     9.817    FDCE_5
  -------------------------------------------------------------------
                         required time                          9.817    
                         arrival time                          -5.426    
  -------------------------------------------------------------------
                         slack                                  4.391    

Slack (MET) :             4.409ns  (required time - arrival time)
  Source:                 FDCE_2/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_3/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200_p rise@5.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.223ns (44.209%)  route 0.281ns (55.791%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.501ns = ( 9.501 - 5.000 ) 
    Source Clock Delay      (SCD):    4.872ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.574     4.872    crg_clkin
    SLICE_X117Y73        FDCE                                         r  FDCE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y73        FDCE (Prop_fdce_C_Q)         0.223     5.095 r  FDCE_2/Q
                         net (fo=1, routed)           0.281     5.376    soclinux_reset2
    SLICE_X119Y73        FDCE                                         r  FDCE_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     8.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.442     9.501    crg_clkin
    SLICE_X119Y73        FDCE                                         r  FDCE_3/C
                         clock pessimism              0.328     9.830    
                         clock uncertainty           -0.035     9.794    
    SLICE_X119Y73        FDCE (Setup_fdce_C_D)       -0.009     9.785    FDCE_3
  -------------------------------------------------------------------
                         required time                          9.785    
                         arrival time                          -5.376    
  -------------------------------------------------------------------
                         slack                                  4.409    

Slack (MET) :             4.427ns  (required time - arrival time)
  Source:                 FDCE_6/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_7/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200_p rise@5.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.223ns (42.297%)  route 0.304ns (57.703%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.501ns = ( 9.501 - 5.000 ) 
    Source Clock Delay      (SCD):    4.872ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.574     4.872    crg_clkin
    SLICE_X119Y73        FDCE                                         r  FDCE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y73        FDCE (Prop_fdce_C_Q)         0.223     5.095 r  FDCE_6/Q
                         net (fo=1, routed)           0.304     5.399    soclinux_reset6
    SLICE_X119Y73        FDCE                                         r  FDCE_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     8.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.442     9.501    crg_clkin
    SLICE_X119Y73        FDCE                                         r  FDCE_7/C
                         clock pessimism              0.370     9.872    
                         clock uncertainty           -0.035     9.836    
    SLICE_X119Y73        FDCE (Setup_fdce_C_D)       -0.010     9.826    FDCE_7
  -------------------------------------------------------------------
                         required time                          9.826    
                         arrival time                          -5.399    
  -------------------------------------------------------------------
                         slack                                  4.427    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 FDCE_2/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_3/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200_p rise@0.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.100ns (40.914%)  route 0.144ns (59.087%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.542ns
    Source Clock Delay      (SCD):    2.148ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.651     2.148    crg_clkin
    SLICE_X117Y73        FDCE                                         r  FDCE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y73        FDCE (Prop_fdce_C_Q)         0.100     2.248 r  FDCE_2/Q
                         net (fo=1, routed)           0.144     2.393    soclinux_reset2
    SLICE_X119Y73        FDCE                                         r  FDCE_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.888     2.542    crg_clkin
    SLICE_X119Y73        FDCE                                         r  FDCE_3/C
                         clock pessimism             -0.364     2.177    
    SLICE_X119Y73        FDCE (Hold_fdce_C_D)         0.032     2.209    FDCE_3
  -------------------------------------------------------------------
                         required time                         -2.209    
                         arrival time                           2.393    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 FDCE_6/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_7/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200_p rise@0.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.100ns (40.286%)  route 0.148ns (59.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.542ns
    Source Clock Delay      (SCD):    2.148ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.651     2.148    crg_clkin
    SLICE_X119Y73        FDCE                                         r  FDCE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y73        FDCE (Prop_fdce_C_Q)         0.100     2.248 r  FDCE_6/Q
                         net (fo=1, routed)           0.148     2.397    soclinux_reset6
    SLICE_X119Y73        FDCE                                         r  FDCE_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.888     2.542    crg_clkin
    SLICE_X119Y73        FDCE                                         r  FDCE_7/C
                         clock pessimism             -0.393     2.148    
    SLICE_X119Y73        FDCE (Hold_fdce_C_D)         0.047     2.195    FDCE_7
  -------------------------------------------------------------------
                         required time                         -2.195    
                         arrival time                           2.397    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 FDCE_4/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_5/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200_p rise@0.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.100ns (38.522%)  route 0.160ns (61.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.542ns
    Source Clock Delay      (SCD):    2.148ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.651     2.148    crg_clkin
    SLICE_X119Y73        FDCE                                         r  FDCE_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y73        FDCE (Prop_fdce_C_Q)         0.100     2.248 r  FDCE_4/Q
                         net (fo=1, routed)           0.160     2.408    soclinux_reset4
    SLICE_X119Y73        FDCE                                         r  FDCE_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.888     2.542    crg_clkin
    SLICE_X119Y73        FDCE                                         r  FDCE_5/C
                         clock pessimism             -0.393     2.148    
    SLICE_X119Y73        FDCE (Hold_fdce_C_D)         0.041     2.189    FDCE_5
  -------------------------------------------------------------------
                         required time                         -2.189    
                         arrival time                           2.408    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 FDCE/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_1/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200_p rise@0.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.100ns (34.193%)  route 0.192ns (65.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.540ns
    Source Clock Delay      (SCD):    2.145ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.648     2.145    crg_clkin
    SLICE_X107Y76        FDCE                                         r  FDCE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y76        FDCE (Prop_fdce_C_Q)         0.100     2.245 r  FDCE/Q
                         net (fo=1, routed)           0.192     2.438    soclinux_reset0
    SLICE_X111Y76        FDCE                                         r  FDCE_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.886     2.540    crg_clkin
    SLICE_X111Y76        FDCE                                         r  FDCE_1/C
                         clock pessimism             -0.364     2.175    
    SLICE_X111Y76        FDCE (Hold_fdce_C_D)         0.040     2.215    FDCE_1
  -------------------------------------------------------------------
                         required time                         -2.215    
                         arrival time                           2.438    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 FDCE_1/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_2/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200_p rise@0.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.100ns (32.012%)  route 0.212ns (67.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.541ns
    Source Clock Delay      (SCD):    2.146ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.649     2.146    crg_clkin
    SLICE_X111Y76        FDCE                                         r  FDCE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y76        FDCE (Prop_fdce_C_Q)         0.100     2.246 r  FDCE_1/Q
                         net (fo=1, routed)           0.212     2.459    soclinux_reset1
    SLICE_X117Y73        FDCE                                         r  FDCE_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.887     2.541    crg_clkin
    SLICE_X117Y73        FDCE                                         r  FDCE_2/C
                         clock pessimism             -0.364     2.176    
    SLICE_X117Y73        FDCE (Hold_fdce_C_D)         0.040     2.216    FDCE_2
  -------------------------------------------------------------------
                         required time                         -2.216    
                         arrival time                           2.459    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 FDCE_5/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_6/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200_p rise@0.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.100ns (32.587%)  route 0.207ns (67.413%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.542ns
    Source Clock Delay      (SCD):    2.148ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.651     2.148    crg_clkin
    SLICE_X119Y73        FDCE                                         r  FDCE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y73        FDCE (Prop_fdce_C_Q)         0.100     2.248 r  FDCE_5/Q
                         net (fo=1, routed)           0.207     2.455    soclinux_reset5
    SLICE_X119Y73        FDCE                                         r  FDCE_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.888     2.542    crg_clkin
    SLICE_X119Y73        FDCE                                         r  FDCE_6/C
                         clock pessimism             -0.393     2.148    
    SLICE_X119Y73        FDCE (Hold_fdce_C_D)         0.043     2.191    FDCE_6
  -------------------------------------------------------------------
                         required time                         -2.191    
                         arrival time                           2.455    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 FDCE_3/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_4/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200_p rise@0.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.100ns (32.279%)  route 0.210ns (67.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.542ns
    Source Clock Delay      (SCD):    2.148ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.651     2.148    crg_clkin
    SLICE_X119Y73        FDCE                                         r  FDCE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y73        FDCE (Prop_fdce_C_Q)         0.100     2.248 r  FDCE_3/Q
                         net (fo=1, routed)           0.210     2.458    soclinux_reset3
    SLICE_X119Y73        FDCE                                         r  FDCE_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.888     2.542    crg_clkin
    SLICE_X119Y73        FDCE                                         r  FDCE_4/C
                         clock pessimism             -0.393     2.148    
    SLICE_X119Y73        FDCE (Hold_fdce_C_D)         0.038     2.186    FDCE_4
  -------------------------------------------------------------------
                         required time                         -2.186    
                         arrival time                           2.458    
  -------------------------------------------------------------------
                         slack                                  0.272    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk200_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk200_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            1.409         5.000       3.592      BUFGCTRL_X0Y11   IBUFDS_n_0_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKIN1
Min Period        n/a     FDCE/C             n/a            0.750         5.000       4.250      SLICE_X119Y73    FDCE_7/C
Min Period        n/a     FDCE/C             n/a            0.700         5.000       4.300      SLICE_X107Y76    FDCE/C
Min Period        n/a     FDCE/C             n/a            0.700         5.000       4.300      SLICE_X111Y76    FDCE_1/C
Min Period        n/a     FDCE/C             n/a            0.700         5.000       4.300      SLICE_X117Y73    FDCE_2/C
Min Period        n/a     FDCE/C             n/a            0.700         5.000       4.300      SLICE_X119Y73    FDCE_3/C
Min Period        n/a     FDCE/C             n/a            0.700         5.000       4.300      SLICE_X119Y73    FDCE_4/C
Min Period        n/a     FDCE/C             n/a            0.700         5.000       4.300      SLICE_X119Y73    FDCE_5/C
Min Period        n/a     FDCE/C             n/a            0.700         5.000       4.300      SLICE_X119Y73    FDCE_6/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  MMCME2_ADV/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKIN1
Low Pulse Width   Fast    FDCE/C             n/a            0.400         2.500       2.100      SLICE_X119Y73    FDCE_7/C
Low Pulse Width   Slow    FDCE/C             n/a            0.400         2.500       2.100      SLICE_X119Y73    FDCE_7/C
Low Pulse Width   Fast    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X111Y76    FDCE_1/C
Low Pulse Width   Fast    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X107Y76    FDCE/C
Low Pulse Width   Fast    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X117Y73    FDCE_2/C
Low Pulse Width   Fast    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X119Y73    FDCE_3/C
Low Pulse Width   Fast    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X119Y73    FDCE_4/C
Low Pulse Width   Fast    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X119Y73    FDCE_5/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKIN1
High Pulse Width  Slow    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X107Y76    FDCE/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X111Y76    FDCE_1/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X117Y73    FDCE_2/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X119Y73    FDCE_3/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X119Y73    FDCE_4/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X119Y73    FDCE_5/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X119Y73    FDCE_6/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X119Y73    FDCE_7/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout
  To Clock:  clkout

Setup :          255  Failing Endpoints,  Worst Slack       -0.581ns,  Total Violation      -67.659ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.581ns  (required time - arrival time)
  Source:                 SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/Scheduler/counter/out_reg[0]_rep__10/C
                            (falling edge-triggered cell FDPE clocked by clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/neuron_block/integrated_potential_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout rise@10.000ns - clkout fall@5.000ns)
  Data Path Delay:        4.958ns  (logic 1.145ns (23.095%)  route 3.813ns (76.904%))
  Logic Levels:           10  (LUT5=2 LUT6=3 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.581ns = ( 18.581 - 10.000 ) 
    Source Clock Delay      (SCD):    9.498ns = ( 14.498 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout fall edge)     5.000     5.000 f  
    AD12                                              0.000     5.000 f  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     5.906 f  IBUFDS/O
                         net (fo=1, routed)           2.299     8.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     8.298 f  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936    10.234    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077    10.311 f  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.469    12.780    clkout
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    12.873 f  BUFG_5/O
                         net (fo=31568, routed)       1.625    14.498    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/Scheduler/counter/snn_clk_clk
    SLICE_X42Y88         FDPE                                         r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/Scheduler/counter/out_reg[0]_rep__10/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDPE (Prop_fdpe_C_Q)         0.263    14.761 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/Scheduler/counter/out_reg[0]_rep__10/Q
                         net (fo=113, routed)         0.656    15.416    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/Scheduler/SRAM/integrated_potential_reg[8]_i_568_0
    SLICE_X48Y86         LUT6 (Prop_lut6_I4_O)        0.043    15.459 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/Scheduler/SRAM/integrated_potential[8]_i_1189/O
                         net (fo=1, routed)           0.000    15.459    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/Scheduler/SRAM/integrated_potential[8]_i_1189_n_0
    SLICE_X48Y86         MUXF7 (Prop_muxf7_I0_O)      0.107    15.566 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/Scheduler/SRAM/integrated_potential_reg[8]_i_586/O
                         net (fo=1, routed)           0.000    15.566    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/Scheduler/SRAM/integrated_potential_reg[8]_i_586_n_0
    SLICE_X48Y86         MUXF8 (Prop_muxf8_I1_O)      0.043    15.609 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/Scheduler/SRAM/integrated_potential_reg[8]_i_284/O
                         net (fo=1, routed)           0.456    16.065    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/axon_spikes[244]
    SLICE_X47Y91         LUT5 (Prop_lut5_I3_O)        0.126    16.191 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/integrated_potential[8]_i_133/O
                         net (fo=1, routed)           0.000    16.191    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/integrated_potential[8]_i_133_n_0
    SLICE_X47Y91         MUXF7 (Prop_muxf7_I0_O)      0.107    16.298 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/integrated_potential_reg[8]_i_58/O
                         net (fo=1, routed)           0.000    16.298    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/integrated_potential_reg[8]_i_58_n_0
    SLICE_X47Y91         MUXF8 (Prop_muxf8_I1_O)      0.043    16.341 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/integrated_potential_reg[8]_i_20/O
                         net (fo=1, routed)           0.866    17.208    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/integrated_potential_reg[8]_i_20_n_0
    SLICE_X59Y104        LUT6 (Prop_lut6_I1_O)        0.126    17.334 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/integrated_potential[8]_i_8/O
                         net (fo=1, routed)           0.000    17.334    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/integrated_potential[8]_i_8_n_0
    SLICE_X59Y104        MUXF7 (Prop_muxf7_I1_O)      0.122    17.456 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/integrated_potential_reg[8]_i_3/O
                         net (fo=1, routed)           0.950    18.405    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/integrated_potential_reg[8]_i_3_n_0
    SLICE_X71Y122        LUT6 (Prop_lut6_I0_O)        0.122    18.527 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/integrated_potential[8]_i_2/O
                         net (fo=1, routed)           0.231    18.759    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/controller/integrated_potential_reg[8]
    SLICE_X71Y122        LUT5 (Prop_lut5_I3_O)        0.043    18.802 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/controller/integrated_potential[8]_i_1/O
                         net (fo=9, routed)           0.654    19.455    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/neuron_block/integrated_potential_reg[8]_0[0]
    SLICE_X72Y135        FDCE                                         r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/neuron_block/integrated_potential_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout rise edge)    10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk200_p (IN)
                         net (fo=0)                   0.000    10.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    12.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083    13.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    14.835    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    14.908 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.336    17.244    clkout
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    17.327 r  BUFG_5/O
                         net (fo=31568, routed)       1.254    18.581    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/neuron_block/snn_clk_clk
    SLICE_X72Y135        FDCE                                         r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/neuron_block/integrated_potential_reg[8]/C
                         clock pessimism              0.560    19.142    
                         clock uncertainty           -0.066    19.075    
    SLICE_X72Y135        FDCE (Setup_fdce_C_CE)      -0.201    18.874    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/neuron_block/integrated_potential_reg[8]
  -------------------------------------------------------------------
                         required time                         18.874    
                         arrival time                         -19.455    
  -------------------------------------------------------------------
                         slack                                 -0.581    

Slack (VIOLATED) :        -0.566ns  (required time - arrival time)
  Source:                 SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/datapath/spike_out_valid_reg/D
                            (falling edge-triggered cell FDCE clocked by clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout fall@5.000ns - clkout rise@0.000ns)
  Data Path Delay:        5.314ns  (logic 2.849ns (53.617%)  route 2.465ns (46.383%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.420ns = ( 13.420 - 5.000 ) 
    Source Clock Delay      (SCD):    9.190ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.469     7.780    clkout
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG_5/O
                         net (fo=31568, routed)       1.318     9.190    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/datapath/CSRAM_inst/snn_clk_clk
    RAMB18_X5Y82         RAMB18E1                                     r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y82         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[14])
                                                      1.800    10.990 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_1/DOADO[14]
                         net (fo=2, routed)           1.472    12.462    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/datapath/neuron_block/dout[19]
    SLICE_X100Y167       LUT2 (Prop_lut2_I1_O)        0.043    12.505 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/datapath/neuron_block/leaked_potential_carry_i_3__0/O
                         net (fo=1, routed)           0.000    12.505    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/datapath/neuron_block/leaked_potential_carry_i_3__0_n_0
    SLICE_X100Y167       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    12.772 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/datapath/neuron_block/leaked_potential_carry/CO[3]
                         net (fo=1, routed)           0.000    12.772    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/datapath/neuron_block/leaked_potential_carry_n_0
    SLICE_X100Y168       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111    12.883 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/datapath/neuron_block/leaked_potential_carry__0/O[2]
                         net (fo=8, routed)           0.564    13.447    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/datapath/CSRAM_inst/leaked_potential[6]
    SLICE_X88Y168        LUT4 (Prop_lut4_I2_O)        0.122    13.569 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/datapath/CSRAM_inst/spike_out_carry_i_5__0/O
                         net (fo=1, routed)           0.000    13.569    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/datapath/neuron_block/spike_out_carry__0_1[3]
    SLICE_X88Y168        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    13.762 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/datapath/neuron_block/spike_out_carry/CO[3]
                         net (fo=1, routed)           0.000    13.762    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/datapath/neuron_block/spike_out_carry_n_0
    SLICE_X88Y169        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    13.901 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/datapath/neuron_block/spike_out_carry__0/CO[0]
                         net (fo=40, routed)          0.247    14.148    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/controller/CO[0]
    SLICE_X90Y170        LUT4 (Prop_lut4_I3_O)        0.131    14.279 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/controller/spike_out_valid_i_2__0/O
                         net (fo=1, routed)           0.182    14.461    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/Router/from_local/buffer_east/spike_out_valid_reg
    SLICE_X91Y169        LUT6 (Prop_lut6_I0_O)        0.043    14.504 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/Router/from_local/buffer_east/spike_out_valid_i_1__0/O
                         net (fo=1, routed)           0.000    14.504    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/datapath/spike_out_valid0
    SLICE_X91Y169        FDCE                                         r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/datapath/spike_out_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout fall edge)     5.000     5.000 f  
    AD12                                              0.000     5.000 f  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 f  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     8.059 f  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776     9.835    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.908 f  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.336    12.244    clkout
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    12.327 f  BUFG_5/O
                         net (fo=31568, routed)       1.093    13.420    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/datapath/snn_clk_clk
    SLICE_X91Y169        FDCE                                         r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/datapath/spike_out_valid_reg/C  (IS_INVERTED)
                         clock pessimism              0.545    13.966    
                         clock uncertainty           -0.066    13.899    
    SLICE_X91Y169        FDCE (Setup_fdce_C_D)        0.038    13.937    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/datapath/spike_out_valid_reg
  -------------------------------------------------------------------
                         required time                         13.937    
                         arrival time                         -14.504    
  -------------------------------------------------------------------
                         slack                                 -0.566    

Slack (VIOLATED) :        -0.561ns  (required time - arrival time)
  Source:                 SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/spike_out_valid_reg/D
                            (falling edge-triggered cell FDCE clocked by clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout fall@5.000ns - clkout rise@0.000ns)
  Data Path Delay:        5.321ns  (logic 2.833ns (53.247%)  route 2.488ns (46.753%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.403ns = ( 13.403 - 5.000 ) 
    Source Clock Delay      (SCD):    9.192ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.469     7.780    clkout
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG_5/O
                         net (fo=31568, routed)       1.320     9.192    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/CSRAM_inst/snn_clk_clk
    RAMB18_X5Y80         RAMB18E1                                     r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y80         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[14])
                                                      1.800    10.992 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_1/DOADO[14]
                         net (fo=3, routed)           1.354    12.346    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/neuron_block/dout[11]
    SLICE_X86Y181        LUT2 (Prop_lut2_I1_O)        0.043    12.389 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/neuron_block/leaked_potential_carry_i_3__3/O
                         net (fo=1, routed)           0.000    12.389    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/neuron_block/leaked_potential_carry_i_3__3_n_0
    SLICE_X86Y181        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    12.645 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/neuron_block/leaked_potential_carry/CO[3]
                         net (fo=1, routed)           0.000    12.645    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/neuron_block/leaked_potential_carry_n_0
    SLICE_X86Y182        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151    12.796 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/neuron_block/leaked_potential_carry__0/O[3]
                         net (fo=8, routed)           0.656    13.452    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/neuron_block/leaked_potential[7]
    SLICE_X71Y178        LUT4 (Prop_lut4_I2_O)        0.120    13.572 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/neuron_block/spike_out_carry_i_5__3/O
                         net (fo=1, routed)           0.000    13.572    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/neuron_block/spike_out_carry_i_5__3_n_0
    SLICE_X71Y178        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    13.765 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/neuron_block/spike_out_carry/CO[3]
                         net (fo=1, routed)           0.000    13.765    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/neuron_block/spike_out_carry_n_0
    SLICE_X71Y179        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    13.904 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/neuron_block/spike_out_carry__0/CO[0]
                         net (fo=40, routed)          0.478    14.382    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/Router/from_local/buffer_west/CO[0]_alias
    SLICE_X66Y177        LUT6 (Prop_lut6_I5_O)        0.131    14.513 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/Router/from_local/buffer_west/spike_out_valid_i_1__3_comp/O
                         net (fo=1, routed)           0.000    14.513    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/spike_out_valid0
    SLICE_X66Y177        FDCE                                         r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/spike_out_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout fall edge)     5.000     5.000 f  
    AD12                                              0.000     5.000 f  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 f  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     8.059 f  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776     9.835    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.908 f  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.336    12.244    clkout
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    12.327 f  BUFG_5/O
                         net (fo=31568, routed)       1.076    13.403    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/snn_clk_clk
    SLICE_X66Y177        FDCE                                         r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/spike_out_valid_reg/C  (IS_INVERTED)
                         clock pessimism              0.545    13.949    
                         clock uncertainty           -0.066    13.882    
    SLICE_X66Y177        FDCE (Setup_fdce_C_D)        0.069    13.951    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/spike_out_valid_reg
  -------------------------------------------------------------------
                         required time                         13.951    
                         arrival time                         -14.513    
  -------------------------------------------------------------------
                         slack                                 -0.561    

Slack (VIOLATED) :        -0.561ns  (required time - arrival time)
  Source:                 SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/spike_out_valid_reg/D
                            (falling edge-triggered cell FDCE clocked by clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout fall@5.000ns - clkout rise@0.000ns)
  Data Path Delay:        5.324ns  (logic 2.897ns (54.415%)  route 2.427ns (45.585%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.433ns = ( 13.433 - 5.000 ) 
    Source Clock Delay      (SCD):    9.187ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.469     7.780    clkout
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG_5/O
                         net (fo=31568, routed)       1.315     9.187    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/CSRAM_inst/snn_clk_clk
    RAMB18_X5Y84         RAMB18E1                                     r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y84         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[14])
                                                      1.800    10.987 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_1/DOADO[14]
                         net (fo=2, routed)           1.449    12.436    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/neuron_block/dout[19]
    SLICE_X108Y158       LUT2 (Prop_lut2_I1_O)        0.043    12.479 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/neuron_block/leaked_potential_carry_i_3__2/O
                         net (fo=1, routed)           0.000    12.479    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/neuron_block/leaked_potential_carry_i_3__2_n_0
    SLICE_X108Y158       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    12.735 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/neuron_block/leaked_potential_carry/CO[3]
                         net (fo=1, routed)           0.000    12.735    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/neuron_block/leaked_potential_carry_n_0
    SLICE_X108Y159       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    12.900 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/neuron_block/leaked_potential_carry__0/O[1]
                         net (fo=8, routed)           0.423    13.323    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/CSRAM_inst/leaked_potential[5]
    SLICE_X107Y158       LUT4 (Prop_lut4_I3_O)        0.125    13.448 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/CSRAM_inst/spike_out_carry_i_6__2/O
                         net (fo=1, routed)           0.000    13.448    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/neuron_block/spike_out_carry__0_1[2]
    SLICE_X107Y158       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    13.643 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/neuron_block/spike_out_carry/CO[3]
                         net (fo=1, routed)           0.000    13.643    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/neuron_block/spike_out_carry_n_0
    SLICE_X107Y159       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    13.782 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/neuron_block/spike_out_carry__0/CO[0]
                         net (fo=40, routed)          0.457    14.239    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/controller/CO[0]
    SLICE_X107Y165       LUT4 (Prop_lut4_I3_O)        0.131    14.370 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/controller/spike_out_valid_i_2__2/O
                         net (fo=1, routed)           0.098    14.468    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/Router/from_local/buffer_east/spike_out_valid_reg
    SLICE_X107Y165       LUT6 (Prop_lut6_I0_O)        0.043    14.511 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/Router/from_local/buffer_east/spike_out_valid_i_1__2/O
                         net (fo=1, routed)           0.000    14.511    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/spike_out_valid0
    SLICE_X107Y165       FDCE                                         r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/spike_out_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout fall edge)     5.000     5.000 f  
    AD12                                              0.000     5.000 f  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 f  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     8.059 f  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776     9.835    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.908 f  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.336    12.244    clkout
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    12.327 f  BUFG_5/O
                         net (fo=31568, routed)       1.106    13.433    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/snn_clk_clk
    SLICE_X107Y165       FDCE                                         r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/spike_out_valid_reg/C  (IS_INVERTED)
                         clock pessimism              0.545    13.979    
                         clock uncertainty           -0.066    13.912    
    SLICE_X107Y165       FDCE (Setup_fdce_C_D)        0.038    13.950    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[3].Core/neuron_grid/datapath/spike_out_valid_reg
  -------------------------------------------------------------------
                         required time                         13.950    
                         arrival time                         -14.511    
  -------------------------------------------------------------------
                         slack                                 -0.561    

Slack (VIOLATED) :        -0.517ns  (required time - arrival time)
  Source:                 SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/datapath/packet_out_reg[26]/D
                            (falling edge-triggered cell FDCE clocked by clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout fall@5.000ns - clkout rise@0.000ns)
  Data Path Delay:        5.261ns  (logic 2.806ns (53.331%)  route 2.455ns (46.669%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.417ns = ( 13.417 - 5.000 ) 
    Source Clock Delay      (SCD):    9.190ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.469     7.780    clkout
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG_5/O
                         net (fo=31568, routed)       1.318     9.190    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/datapath/CSRAM_inst/snn_clk_clk
    RAMB18_X5Y82         RAMB18E1                                     r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y82         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[14])
                                                      1.800    10.990 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_1/DOADO[14]
                         net (fo=2, routed)           1.472    12.462    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/datapath/neuron_block/dout[19]
    SLICE_X100Y167       LUT2 (Prop_lut2_I1_O)        0.043    12.505 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/datapath/neuron_block/leaked_potential_carry_i_3__0/O
                         net (fo=1, routed)           0.000    12.505    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/datapath/neuron_block/leaked_potential_carry_i_3__0_n_0
    SLICE_X100Y167       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    12.772 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/datapath/neuron_block/leaked_potential_carry/CO[3]
                         net (fo=1, routed)           0.000    12.772    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/datapath/neuron_block/leaked_potential_carry_n_0
    SLICE_X100Y168       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111    12.883 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/datapath/neuron_block/leaked_potential_carry__0/O[2]
                         net (fo=8, routed)           0.564    13.447    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/datapath/CSRAM_inst/leaked_potential[6]
    SLICE_X88Y168        LUT4 (Prop_lut4_I2_O)        0.122    13.569 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/datapath/CSRAM_inst/spike_out_carry_i_5__0/O
                         net (fo=1, routed)           0.000    13.569    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/datapath/neuron_block/spike_out_carry__0_1[3]
    SLICE_X88Y168        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    13.762 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/datapath/neuron_block/spike_out_carry/CO[3]
                         net (fo=1, routed)           0.000    13.762    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/datapath/neuron_block/spike_out_carry_n_0
    SLICE_X88Y169        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    13.901 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/datapath/neuron_block/spike_out_carry__0/CO[0]
                         net (fo=40, routed)          0.419    14.321    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/controller/CO[0]
    SLICE_X87Y170        LUT5 (Prop_lut5_I0_O)        0.131    14.452 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/controller/packet_out[26]_i_1__0/O
                         net (fo=1, routed)           0.000    14.452    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/datapath/packet_out_reg[29]_1[26]
    SLICE_X87Y170        FDCE                                         r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/datapath/packet_out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout fall edge)     5.000     5.000 f  
    AD12                                              0.000     5.000 f  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 f  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     8.059 f  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776     9.835    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.908 f  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.336    12.244    clkout
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    12.327 f  BUFG_5/O
                         net (fo=31568, routed)       1.090    13.417    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/datapath/snn_clk_clk
    SLICE_X87Y170        FDCE                                         r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/datapath/packet_out_reg[26]/C  (IS_INVERTED)
                         clock pessimism              0.545    13.963    
                         clock uncertainty           -0.066    13.896    
    SLICE_X87Y170        FDCE (Setup_fdce_C_D)        0.038    13.934    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/datapath/packet_out_reg[26]
  -------------------------------------------------------------------
                         required time                         13.934    
                         arrival time                         -14.452    
  -------------------------------------------------------------------
                         slack                                 -0.517    

Slack (VIOLATED) :        -0.515ns  (required time - arrival time)
  Source:                 SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/spike_out_valid_reg/D
                            (falling edge-triggered cell FDCE clocked by clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout fall@5.000ns - clkout rise@0.000ns)
  Data Path Delay:        5.279ns  (logic 2.768ns (52.435%)  route 2.511ns (47.565%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.405ns = ( 13.405 - 5.000 ) 
    Source Clock Delay      (SCD):    9.201ns
    Clock Pessimism Removal (CPR):    0.558ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.469     7.780    clkout
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG_5/O
                         net (fo=31568, routed)       1.329     9.201    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/snn_clk_clk
    RAMB18_X5Y78         RAMB18E1                                     r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y78         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[0])
                                                      1.800    11.001 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_1/DOPADOP[0]
                         net (fo=2, routed)           1.481    12.482    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/neuron_block/dout[21]
    SLICE_X94Y165        LUT2 (Prop_lut2_I1_O)        0.043    12.525 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/neuron_block/leaked_potential_carry_i_1/O
                         net (fo=1, routed)           0.000    12.525    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/neuron_block/leaked_potential_carry_i_1_n_0
    SLICE_X94Y165        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    12.705 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/neuron_block/leaked_potential_carry/CO[3]
                         net (fo=1, routed)           0.000    12.705    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/neuron_block/leaked_potential_carry_n_0
    SLICE_X94Y166        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112    12.817 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/neuron_block/leaked_potential_carry__0/O[2]
                         net (fo=8, routed)           0.453    13.270    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/leaked_potential[6]
    SLICE_X89Y166        LUT4 (Prop_lut4_I2_O)        0.127    13.397 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/CSRAM_inst/spike_out_carry_i_5/O
                         net (fo=1, routed)           0.000    13.397    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/neuron_block/spike_out_carry__0_1[3]
    SLICE_X89Y166        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    13.590 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/neuron_block/spike_out_carry/CO[3]
                         net (fo=1, routed)           0.000    13.590    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/neuron_block/spike_out_carry_n_0
    SLICE_X89Y167        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    13.729 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/neuron_block/spike_out_carry__0/CO[0]
                         net (fo=40, routed)          0.472    14.201    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/controller/CO[0]
    SLICE_X78Y167        LUT4 (Prop_lut4_I3_O)        0.131    14.332 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/controller/spike_out_valid_i_2/O
                         net (fo=1, routed)           0.106    14.437    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/Router/from_local/buffer_east/spike_out_valid_reg
    SLICE_X78Y167        LUT6 (Prop_lut6_I0_O)        0.043    14.480 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/Router/from_local/buffer_east/spike_out_valid_i_1/O
                         net (fo=1, routed)           0.000    14.480    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/spike_out_valid0
    SLICE_X78Y167        FDCE                                         r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/spike_out_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout fall edge)     5.000     5.000 f  
    AD12                                              0.000     5.000 f  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 f  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     8.059 f  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776     9.835    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.908 f  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.336    12.244    clkout
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    12.327 f  BUFG_5/O
                         net (fo=31568, routed)       1.078    13.405    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/snn_clk_clk
    SLICE_X78Y167        FDCE                                         r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/spike_out_valid_reg/C  (IS_INVERTED)
                         clock pessimism              0.558    13.964    
                         clock uncertainty           -0.066    13.897    
    SLICE_X78Y167        FDCE (Setup_fdce_C_D)        0.068    13.965    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[0].Core/neuron_grid/datapath/spike_out_valid_reg
  -------------------------------------------------------------------
                         required time                         13.965    
                         arrival time                         -14.480    
  -------------------------------------------------------------------
                         slack                                 -0.515    

Slack (VIOLATED) :        -0.512ns  (required time - arrival time)
  Source:                 SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/neuron_grid/datapath/spike_out_valid_reg/D
                            (falling edge-triggered cell FDCE clocked by clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout fall@5.000ns - clkout rise@0.000ns)
  Data Path Delay:        5.370ns  (logic 2.828ns (52.665%)  route 2.542ns (47.335%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.425ns = ( 13.425 - 5.000 ) 
    Source Clock Delay      (SCD):    9.201ns
    Clock Pessimism Removal (CPR):    0.631ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.469     7.780    clkout
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG_5/O
                         net (fo=31568, routed)       1.329     9.201    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/neuron_grid/datapath/CSRAM_inst/snn_clk_clk
    RAMB18_X5Y79         RAMB18E1                                     r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y79         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      1.800    11.001 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_1/DOADO[13]
                         net (fo=2, routed)           1.513    12.514    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/neuron_grid/datapath/neuron_block/dout[18]
    SLICE_X102Y162       LUT2 (Prop_lut2_I1_O)        0.043    12.557 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/neuron_grid/datapath/neuron_block/leaked_potential_carry_i_4__1/O
                         net (fo=1, routed)           0.000    12.557    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/neuron_grid/datapath/neuron_block/leaked_potential_carry_i_4__1_n_0
    SLICE_X102Y162       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    12.803 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/neuron_grid/datapath/neuron_block/leaked_potential_carry/CO[3]
                         net (fo=1, routed)           0.000    12.803    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/neuron_grid/datapath/neuron_block/leaked_potential_carry_n_0
    SLICE_X102Y163       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    12.911 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/neuron_grid/datapath/neuron_block/leaked_potential_carry__0/O[0]
                         net (fo=8, routed)           0.511    13.422    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/neuron_grid/datapath/CSRAM_inst/leaked_potential[4]
    SLICE_X93Y162        LUT4 (Prop_lut4_I2_O)        0.123    13.545 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/neuron_grid/datapath/CSRAM_inst/spike_out_carry_i_6__1/O
                         net (fo=1, routed)           0.000    13.545    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/neuron_grid/datapath/neuron_block/spike_out_carry__0_1[2]
    SLICE_X93Y162        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    13.740 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/neuron_grid/datapath/neuron_block/spike_out_carry/CO[3]
                         net (fo=1, routed)           0.000    13.740    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/neuron_grid/datapath/neuron_block/spike_out_carry_n_0
    SLICE_X93Y163        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    13.879 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/neuron_grid/datapath/neuron_block/spike_out_carry__0/CO[0]
                         net (fo=40, routed)          0.264    14.142    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/neuron_grid/controller/CO[0]
    SLICE_X90Y163        LUT4 (Prop_lut4_I3_O)        0.131    14.273 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/neuron_grid/controller/spike_out_valid_i_2__1/O
                         net (fo=1, routed)           0.255    14.528    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/Router/from_local/buffer_east/spike_out_valid_reg
    SLICE_X90Y163        LUT6 (Prop_lut6_I0_O)        0.043    14.571 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/Router/from_local/buffer_east/spike_out_valid_i_1__1/O
                         net (fo=1, routed)           0.000    14.571    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/neuron_grid/datapath/spike_out_valid0
    SLICE_X90Y163        FDCE                                         r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/neuron_grid/datapath/spike_out_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout fall edge)     5.000     5.000 f  
    AD12                                              0.000     5.000 f  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 f  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     8.059 f  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776     9.835    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.908 f  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.336    12.244    clkout
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    12.327 f  BUFG_5/O
                         net (fo=31568, routed)       1.098    13.425    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/neuron_grid/datapath/snn_clk_clk
    SLICE_X90Y163        FDCE                                         r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/neuron_grid/datapath/spike_out_valid_reg/C  (IS_INVERTED)
                         clock pessimism              0.631    14.057    
                         clock uncertainty           -0.066    13.990    
    SLICE_X90Y163        FDCE (Setup_fdce_C_D)        0.069    14.059    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[2].Core/neuron_grid/datapath/spike_out_valid_reg
  -------------------------------------------------------------------
                         required time                         14.059    
                         arrival time                         -14.571    
  -------------------------------------------------------------------
                         slack                                 -0.512    

Slack (VIOLATED) :        -0.511ns  (required time - arrival time)
  Source:                 SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/datapath/packet_out_reg[28]/D
                            (falling edge-triggered cell FDCE clocked by clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout fall@5.000ns - clkout rise@0.000ns)
  Data Path Delay:        5.255ns  (logic 2.806ns (53.399%)  route 2.449ns (46.601%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.417ns = ( 13.417 - 5.000 ) 
    Source Clock Delay      (SCD):    9.190ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.469     7.780    clkout
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG_5/O
                         net (fo=31568, routed)       1.318     9.190    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/datapath/CSRAM_inst/snn_clk_clk
    RAMB18_X5Y82         RAMB18E1                                     r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y82         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[14])
                                                      1.800    10.990 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_1/DOADO[14]
                         net (fo=2, routed)           1.472    12.462    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/datapath/neuron_block/dout[19]
    SLICE_X100Y167       LUT2 (Prop_lut2_I1_O)        0.043    12.505 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/datapath/neuron_block/leaked_potential_carry_i_3__0/O
                         net (fo=1, routed)           0.000    12.505    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/datapath/neuron_block/leaked_potential_carry_i_3__0_n_0
    SLICE_X100Y167       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    12.772 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/datapath/neuron_block/leaked_potential_carry/CO[3]
                         net (fo=1, routed)           0.000    12.772    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/datapath/neuron_block/leaked_potential_carry_n_0
    SLICE_X100Y168       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111    12.883 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/datapath/neuron_block/leaked_potential_carry__0/O[2]
                         net (fo=8, routed)           0.564    13.447    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/datapath/CSRAM_inst/leaked_potential[6]
    SLICE_X88Y168        LUT4 (Prop_lut4_I2_O)        0.122    13.569 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/datapath/CSRAM_inst/spike_out_carry_i_5__0/O
                         net (fo=1, routed)           0.000    13.569    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/datapath/neuron_block/spike_out_carry__0_1[3]
    SLICE_X88Y168        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    13.762 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/datapath/neuron_block/spike_out_carry/CO[3]
                         net (fo=1, routed)           0.000    13.762    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/datapath/neuron_block/spike_out_carry_n_0
    SLICE_X88Y169        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    13.901 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/datapath/neuron_block/spike_out_carry__0/CO[0]
                         net (fo=40, routed)          0.413    14.314    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/controller/CO[0]
    SLICE_X87Y170        LUT5 (Prop_lut5_I0_O)        0.131    14.445 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/controller/packet_out[28]_i_1__0/O
                         net (fo=1, routed)           0.000    14.445    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/datapath/packet_out_reg[29]_1[28]
    SLICE_X87Y170        FDCE                                         r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/datapath/packet_out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout fall edge)     5.000     5.000 f  
    AD12                                              0.000     5.000 f  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 f  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     8.059 f  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776     9.835    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.908 f  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.336    12.244    clkout
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    12.327 f  BUFG_5/O
                         net (fo=31568, routed)       1.090    13.417    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/datapath/snn_clk_clk
    SLICE_X87Y170        FDCE                                         r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/datapath/packet_out_reg[28]/C  (IS_INVERTED)
                         clock pessimism              0.545    13.963    
                         clock uncertainty           -0.066    13.896    
    SLICE_X87Y170        FDCE (Setup_fdce_C_D)        0.038    13.934    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/datapath/packet_out_reg[28]
  -------------------------------------------------------------------
                         required time                         13.934    
                         arrival time                         -14.445    
  -------------------------------------------------------------------
                         slack                                 -0.511    

Slack (VIOLATED) :        -0.508ns  (required time - arrival time)
  Source:                 SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/packet_out_reg[13]/D
                            (falling edge-triggered cell FDCE clocked by clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout fall@5.000ns - clkout rise@0.000ns)
  Data Path Delay:        5.240ns  (logic 2.833ns (54.070%)  route 2.407ns (45.930%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.406ns = ( 13.406 - 5.000 ) 
    Source Clock Delay      (SCD):    9.192ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.469     7.780    clkout
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG_5/O
                         net (fo=31568, routed)       1.320     9.192    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/CSRAM_inst/snn_clk_clk
    RAMB18_X5Y80         RAMB18E1                                     r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y80         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[14])
                                                      1.800    10.992 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_1/DOADO[14]
                         net (fo=3, routed)           1.354    12.346    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/neuron_block/dout[11]
    SLICE_X86Y181        LUT2 (Prop_lut2_I1_O)        0.043    12.389 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/neuron_block/leaked_potential_carry_i_3__3/O
                         net (fo=1, routed)           0.000    12.389    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/neuron_block/leaked_potential_carry_i_3__3_n_0
    SLICE_X86Y181        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    12.645 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/neuron_block/leaked_potential_carry/CO[3]
                         net (fo=1, routed)           0.000    12.645    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/neuron_block/leaked_potential_carry_n_0
    SLICE_X86Y182        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151    12.796 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/neuron_block/leaked_potential_carry__0/O[3]
                         net (fo=8, routed)           0.656    13.452    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/neuron_block/leaked_potential[7]
    SLICE_X71Y178        LUT4 (Prop_lut4_I2_O)        0.120    13.572 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/neuron_block/spike_out_carry_i_5__3/O
                         net (fo=1, routed)           0.000    13.572    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/neuron_block/spike_out_carry_i_5__3_n_0
    SLICE_X71Y178        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    13.765 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/neuron_block/spike_out_carry/CO[3]
                         net (fo=1, routed)           0.000    13.765    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/neuron_block/spike_out_carry_n_0
    SLICE_X71Y179        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    13.904 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/neuron_block/spike_out_carry__0/CO[0]
                         net (fo=40, routed)          0.397    14.301    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/controller/CO[0]
    SLICE_X69Y179        LUT5 (Prop_lut5_I3_O)        0.131    14.432 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/controller/packet_out[13]_i_1__3/O
                         net (fo=1, routed)           0.000    14.432    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/D[13]
    SLICE_X69Y179        FDCE                                         r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/packet_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout fall edge)     5.000     5.000 f  
    AD12                                              0.000     5.000 f  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 f  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     8.059 f  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776     9.835    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.908 f  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.336    12.244    clkout
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    12.327 f  BUFG_5/O
                         net (fo=31568, routed)       1.079    13.406    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/snn_clk_clk
    SLICE_X69Y179        FDCE                                         r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/packet_out_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.545    13.952    
                         clock uncertainty           -0.066    13.885    
    SLICE_X69Y179        FDCE (Setup_fdce_C_D)        0.038    13.923    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/packet_out_reg[13]
  -------------------------------------------------------------------
                         required time                         13.923    
                         arrival time                         -14.432    
  -------------------------------------------------------------------
                         slack                                 -0.508    

Slack (VIOLATED) :        -0.507ns  (required time - arrival time)
  Source:                 SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/packet_out_reg[28]/D
                            (falling edge-triggered cell FDCE clocked by clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout fall@5.000ns - clkout rise@0.000ns)
  Data Path Delay:        5.238ns  (logic 2.833ns (54.090%)  route 2.405ns (45.910%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.406ns = ( 13.406 - 5.000 ) 
    Source Clock Delay      (SCD):    9.192ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.469     7.780    clkout
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG_5/O
                         net (fo=31568, routed)       1.320     9.192    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/CSRAM_inst/snn_clk_clk
    RAMB18_X5Y80         RAMB18E1                                     r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y80         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[14])
                                                      1.800    10.992 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_1/DOADO[14]
                         net (fo=3, routed)           1.354    12.346    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/neuron_block/dout[11]
    SLICE_X86Y181        LUT2 (Prop_lut2_I1_O)        0.043    12.389 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/neuron_block/leaked_potential_carry_i_3__3/O
                         net (fo=1, routed)           0.000    12.389    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/neuron_block/leaked_potential_carry_i_3__3_n_0
    SLICE_X86Y181        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    12.645 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/neuron_block/leaked_potential_carry/CO[3]
                         net (fo=1, routed)           0.000    12.645    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/neuron_block/leaked_potential_carry_n_0
    SLICE_X86Y182        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151    12.796 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/neuron_block/leaked_potential_carry__0/O[3]
                         net (fo=8, routed)           0.656    13.452    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/neuron_block/leaked_potential[7]
    SLICE_X71Y178        LUT4 (Prop_lut4_I2_O)        0.120    13.572 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/neuron_block/spike_out_carry_i_5__3/O
                         net (fo=1, routed)           0.000    13.572    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/neuron_block/spike_out_carry_i_5__3_n_0
    SLICE_X71Y178        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    13.765 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/neuron_block/spike_out_carry/CO[3]
                         net (fo=1, routed)           0.000    13.765    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/neuron_block/spike_out_carry_n_0
    SLICE_X71Y179        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    13.904 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/neuron_block/spike_out_carry__0/CO[0]
                         net (fo=40, routed)          0.395    14.299    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/controller/CO[0]
    SLICE_X69Y179        LUT5 (Prop_lut5_I3_O)        0.131    14.430 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/controller/packet_out[28]_i_1__3/O
                         net (fo=1, routed)           0.000    14.430    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/D[28]
    SLICE_X69Y179        FDCE                                         r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/packet_out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout fall edge)     5.000     5.000 f  
    AD12                                              0.000     5.000 f  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 f  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     8.059 f  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776     9.835    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.908 f  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.336    12.244    clkout
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    12.327 f  BUFG_5/O
                         net (fo=31568, routed)       1.079    13.406    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/snn_clk_clk
    SLICE_X69Y179        FDCE                                         r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/packet_out_reg[28]/C  (IS_INVERTED)
                         clock pessimism              0.545    13.952    
                         clock uncertainty           -0.066    13.885    
    SLICE_X69Y179        FDCE (Setup_fdce_C_D)        0.037    13.922    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/packet_out_reg[28]
  -------------------------------------------------------------------
                         required time                         13.922    
                         arrival time                         -14.430    
  -------------------------------------------------------------------
                         slack                                 -0.507    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/Router/forward_west/south_buffer/data_reg[3][11]/C
                            (rising edge-triggered cell FDCE clocked by clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/Router/forward_west/south_buffer/output_data_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout rise@0.000ns - clkout rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.128ns (39.725%)  route 0.194ns (60.275%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.739ns
    Source Clock Delay      (SCD):    4.023ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.127     3.435    clkout
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_5/O
                         net (fo=31568, routed)       0.562     4.023    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/Router/forward_west/south_buffer/snn_clk_clk
    SLICE_X48Y204        FDCE                                         r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/Router/forward_west/south_buffer/data_reg[3][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y204        FDCE (Prop_fdce_C_Q)         0.100     4.123 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/Router/forward_west/south_buffer/data_reg[3][11]/Q
                         net (fo=1, routed)           0.194     4.318    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/Router/forward_west/south_buffer/data_reg_n_0_[3][11]
    SLICE_X49Y199        LUT6 (Prop_lut6_I1_O)        0.028     4.346 r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/Router/forward_west/south_buffer/output_data[11]_i_1__3/O
                         net (fo=1, routed)           0.000     4.346    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/Router/forward_west/south_buffer/output_data[11]_i_1__3_n_0
    SLICE_X49Y199        FDCE                                         r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/Router/forward_west/south_buffer/output_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.196     3.933    clkout
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_5/O
                         net (fo=31568, routed)       0.776     4.739    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/Router/forward_west/south_buffer/snn_clk_clk
    SLICE_X49Y199        FDCE                                         r  SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/Router/forward_west/south_buffer/output_data_reg[11]/C
                         clock pessimism             -0.501     4.237    
    SLICE_X49Y199        FDCE (Hold_fdce_C_D)         0.060     4.297    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/Router/forward_west/south_buffer/output_data_reg[11]
  -------------------------------------------------------------------
                         required time                         -4.297    
                         arrival time                           4.346    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 SNN_3x2/packet_loader/spike_reg_reg[111]/C
                            (rising edge-triggered cell FDRE clocked by clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SNN_3x2/spike_out_fifo/fifomem/mem_reg_0_7_108_113/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout rise@0.000ns - clkout rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.100ns (49.404%)  route 0.102ns (50.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.833ns
    Source Clock Delay      (SCD):    4.095ns
    Clock Pessimism Removal (CPR):    0.709ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.127     3.435    clkout
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_5/O
                         net (fo=31568, routed)       0.634     4.095    SNN_3x2/packet_loader/snn_clk_clk
    SLICE_X55Y74         FDRE                                         r  SNN_3x2/packet_loader/spike_reg_reg[111]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y74         FDRE (Prop_fdre_C_Q)         0.100     4.195 r  SNN_3x2/packet_loader/spike_reg_reg[111]/Q
                         net (fo=1, routed)           0.102     4.298    SNN_3x2/spike_out_fifo/fifomem/mem_reg_0_7_108_113/DIB1
    SLICE_X58Y74         RAMD32                                       r  SNN_3x2/spike_out_fifo/fifomem/mem_reg_0_7_108_113/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.196     3.933    clkout
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_5/O
                         net (fo=31568, routed)       0.870     4.833    SNN_3x2/spike_out_fifo/fifomem/mem_reg_0_7_108_113/WCLK
    SLICE_X58Y74         RAMD32                                       r  SNN_3x2/spike_out_fifo/fifomem/mem_reg_0_7_108_113/RAMB_D1/CLK
                         clock pessimism             -0.709     4.123    
    SLICE_X58Y74         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     4.238    SNN_3x2/spike_out_fifo/fifomem/mem_reg_0_7_108_113/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -4.238    
                         arrival time                           4.298    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 SNN_3x2/packet_loader/spike_reg_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SNN_3x2/spike_out_fifo/fifomem/mem_reg_0_7_60_65/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout rise@0.000ns - clkout rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.091ns (47.692%)  route 0.100ns (52.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.840ns
    Source Clock Delay      (SCD):    4.100ns
    Clock Pessimism Removal (CPR):    0.709ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.127     3.435    clkout
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_5/O
                         net (fo=31568, routed)       0.639     4.100    SNN_3x2/packet_loader/snn_clk_clk
    SLICE_X77Y85         FDRE                                         r  SNN_3x2/packet_loader/spike_reg_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y85         FDRE (Prop_fdre_C_Q)         0.091     4.191 r  SNN_3x2/packet_loader/spike_reg_reg[62]/Q
                         net (fo=1, routed)           0.100     4.291    SNN_3x2/spike_out_fifo/fifomem/mem_reg_0_7_60_65/DIB0
    SLICE_X78Y85         RAMD32                                       r  SNN_3x2/spike_out_fifo/fifomem/mem_reg_0_7_60_65/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.196     3.933    clkout
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_5/O
                         net (fo=31568, routed)       0.877     4.840    SNN_3x2/spike_out_fifo/fifomem/mem_reg_0_7_60_65/WCLK
    SLICE_X78Y85         RAMD32                                       r  SNN_3x2/spike_out_fifo/fifomem/mem_reg_0_7_60_65/RAMB/CLK
                         clock pessimism             -0.709     4.130    
    SLICE_X78Y85         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.094     4.224    SNN_3x2/spike_out_fifo/fifomem/mem_reg_0_7_60_65/RAMB
  -------------------------------------------------------------------
                         required time                         -4.224    
                         arrival time                           4.291    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 SNN_3x2/packet_loader/spike_reg_reg[117]/C
                            (rising edge-triggered cell FDRE clocked by clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SNN_3x2/spike_out_fifo/fifomem/mem_reg_0_7_114_119/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout rise@0.000ns - clkout rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.832ns
    Source Clock Delay      (SCD):    4.092ns
    Clock Pessimism Removal (CPR):    0.727ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.127     3.435    clkout
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_5/O
                         net (fo=31568, routed)       0.631     4.092    SNN_3x2/packet_loader/snn_clk_clk
    SLICE_X71Y75         FDRE                                         r  SNN_3x2/packet_loader/spike_reg_reg[117]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y75         FDRE (Prop_fdre_C_Q)         0.100     4.192 r  SNN_3x2/packet_loader/spike_reg_reg[117]/Q
                         net (fo=1, routed)           0.096     4.288    SNN_3x2/spike_out_fifo/fifomem/mem_reg_0_7_114_119/DIB1
    SLICE_X70Y76         RAMD32                                       r  SNN_3x2/spike_out_fifo/fifomem/mem_reg_0_7_114_119/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.196     3.933    clkout
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_5/O
                         net (fo=31568, routed)       0.869     4.832    SNN_3x2/spike_out_fifo/fifomem/mem_reg_0_7_114_119/WCLK
    SLICE_X70Y76         RAMD32                                       r  SNN_3x2/spike_out_fifo/fifomem/mem_reg_0_7_114_119/RAMB_D1/CLK
                         clock pessimism             -0.727     4.104    
    SLICE_X70Y76         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     4.219    SNN_3x2/spike_out_fifo/fifomem/mem_reg_0_7_114_119/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -4.219    
                         arrival time                           4.288    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 SNN_3x2/packet_loader/spike_reg_reg[178]/C
                            (rising edge-triggered cell FDRE clocked by clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SNN_3x2/spike_out_fifo/fifomem/mem_reg_0_7_174_179/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout rise@0.000ns - clkout rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.091ns (47.962%)  route 0.099ns (52.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.832ns
    Source Clock Delay      (SCD):    4.095ns
    Clock Pessimism Removal (CPR):    0.709ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.127     3.435    clkout
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_5/O
                         net (fo=31568, routed)       0.634     4.095    SNN_3x2/packet_loader/snn_clk_clk
    SLICE_X61Y74         FDRE                                         r  SNN_3x2/packet_loader/spike_reg_reg[178]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y74         FDRE (Prop_fdre_C_Q)         0.091     4.186 r  SNN_3x2/packet_loader/spike_reg_reg[178]/Q
                         net (fo=1, routed)           0.099     4.285    SNN_3x2/spike_out_fifo/fifomem/mem_reg_0_7_174_179/DIC0
    SLICE_X62Y74         RAMD32                                       r  SNN_3x2/spike_out_fifo/fifomem/mem_reg_0_7_174_179/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.196     3.933    clkout
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_5/O
                         net (fo=31568, routed)       0.869     4.832    SNN_3x2/spike_out_fifo/fifomem/mem_reg_0_7_174_179/WCLK
    SLICE_X62Y74         RAMD32                                       r  SNN_3x2/spike_out_fifo/fifomem/mem_reg_0_7_174_179/RAMC/CLK
                         clock pessimism             -0.709     4.122    
    SLICE_X62Y74         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.093     4.215    SNN_3x2/spike_out_fifo/fifomem/mem_reg_0_7_174_179/RAMC
  -------------------------------------------------------------------
                         required time                         -4.215    
                         arrival time                           4.285    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 SNN_3x2/packet_loader/spike_reg_reg[176]/C
                            (rising edge-triggered cell FDRE clocked by clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SNN_3x2/spike_out_fifo/fifomem/mem_reg_0_7_174_179/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout rise@0.000ns - clkout rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.091ns (47.692%)  route 0.100ns (52.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.832ns
    Source Clock Delay      (SCD):    4.095ns
    Clock Pessimism Removal (CPR):    0.709ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.127     3.435    clkout
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_5/O
                         net (fo=31568, routed)       0.634     4.095    SNN_3x2/packet_loader/snn_clk_clk
    SLICE_X61Y74         FDRE                                         r  SNN_3x2/packet_loader/spike_reg_reg[176]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y74         FDRE (Prop_fdre_C_Q)         0.091     4.186 r  SNN_3x2/packet_loader/spike_reg_reg[176]/Q
                         net (fo=1, routed)           0.100     4.286    SNN_3x2/spike_out_fifo/fifomem/mem_reg_0_7_174_179/DIB0
    SLICE_X62Y74         RAMD32                                       r  SNN_3x2/spike_out_fifo/fifomem/mem_reg_0_7_174_179/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.196     3.933    clkout
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_5/O
                         net (fo=31568, routed)       0.869     4.832    SNN_3x2/spike_out_fifo/fifomem/mem_reg_0_7_174_179/WCLK
    SLICE_X62Y74         RAMD32                                       r  SNN_3x2/spike_out_fifo/fifomem/mem_reg_0_7_174_179/RAMB/CLK
                         clock pessimism             -0.709     4.122    
    SLICE_X62Y74         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.094     4.216    SNN_3x2/spike_out_fifo/fifomem/mem_reg_0_7_174_179/RAMB
  -------------------------------------------------------------------
                         required time                         -4.216    
                         arrival time                           4.286    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 SNN_3x2/packet_loader/spike_reg_reg[122]/C
                            (rising edge-triggered cell FDRE clocked by clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SNN_3x2/spike_out_fifo/fifomem/mem_reg_0_7_120_125/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout rise@0.000ns - clkout rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.118ns (55.173%)  route 0.096ns (44.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.830ns
    Source Clock Delay      (SCD):    4.090ns
    Clock Pessimism Removal (CPR):    0.727ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.127     3.435    clkout
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_5/O
                         net (fo=31568, routed)       0.629     4.090    SNN_3x2/packet_loader/snn_clk_clk
    SLICE_X78Y75         FDRE                                         r  SNN_3x2/packet_loader/spike_reg_reg[122]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y75         FDRE (Prop_fdre_C_Q)         0.118     4.208 r  SNN_3x2/packet_loader/spike_reg_reg[122]/Q
                         net (fo=1, routed)           0.096     4.304    SNN_3x2/spike_out_fifo/fifomem/mem_reg_0_7_120_125/DIB0
    SLICE_X78Y76         RAMD32                                       r  SNN_3x2/spike_out_fifo/fifomem/mem_reg_0_7_120_125/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.196     3.933    clkout
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_5/O
                         net (fo=31568, routed)       0.867     4.830    SNN_3x2/spike_out_fifo/fifomem/mem_reg_0_7_120_125/WCLK
    SLICE_X78Y76         RAMD32                                       r  SNN_3x2/spike_out_fifo/fifomem/mem_reg_0_7_120_125/RAMB/CLK
                         clock pessimism             -0.727     4.102    
    SLICE_X78Y76         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     4.234    SNN_3x2/spike_out_fifo/fifomem/mem_reg_0_7_120_125/RAMB
  -------------------------------------------------------------------
                         required time                         -4.234    
                         arrival time                           4.304    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 SNN_3x2/packet_loader/spike_reg_reg[110]/C
                            (rising edge-triggered cell FDRE clocked by clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SNN_3x2/spike_out_fifo/fifomem/mem_reg_0_7_108_113/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout rise@0.000ns - clkout rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.118ns (55.433%)  route 0.095ns (44.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.833ns
    Source Clock Delay      (SCD):    4.096ns
    Clock Pessimism Removal (CPR):    0.726ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.127     3.435    clkout
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_5/O
                         net (fo=31568, routed)       0.635     4.096    SNN_3x2/packet_loader/snn_clk_clk
    SLICE_X58Y73         FDRE                                         r  SNN_3x2/packet_loader/spike_reg_reg[110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDRE (Prop_fdre_C_Q)         0.118     4.214 r  SNN_3x2/packet_loader/spike_reg_reg[110]/Q
                         net (fo=1, routed)           0.095     4.309    SNN_3x2/spike_out_fifo/fifomem/mem_reg_0_7_108_113/DIB0
    SLICE_X58Y74         RAMD32                                       r  SNN_3x2/spike_out_fifo/fifomem/mem_reg_0_7_108_113/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.196     3.933    clkout
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_5/O
                         net (fo=31568, routed)       0.870     4.833    SNN_3x2/spike_out_fifo/fifomem/mem_reg_0_7_108_113/WCLK
    SLICE_X58Y74         RAMD32                                       r  SNN_3x2/spike_out_fifo/fifomem/mem_reg_0_7_108_113/RAMB/CLK
                         clock pessimism             -0.726     4.106    
    SLICE_X58Y74         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     4.238    SNN_3x2/spike_out_fifo/fifomem/mem_reg_0_7_108_113/RAMB
  -------------------------------------------------------------------
                         required time                         -4.238    
                         arrival time                           4.309    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 SNN_3x2/packet_loader/spike_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SNN_3x2/spike_out_fifo/fifomem/mem_reg_0_7_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout rise@0.000ns - clkout rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.091ns (46.998%)  route 0.103ns (53.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    4.102ns
    Clock Pessimism Removal (CPR):    0.709ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.127     3.435    clkout
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_5/O
                         net (fo=31568, routed)       0.641     4.102    SNN_3x2/packet_loader/snn_clk_clk
    SLICE_X61Y82         FDRE                                         r  SNN_3x2/packet_loader/spike_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y82         FDRE (Prop_fdre_C_Q)         0.091     4.193 r  SNN_3x2/packet_loader/spike_reg_reg[6]/Q
                         net (fo=1, routed)           0.103     4.296    SNN_3x2/spike_out_fifo/fifomem/mem_reg_0_7_6_11/DIA0
    SLICE_X62Y83         RAMD32                                       r  SNN_3x2/spike_out_fifo/fifomem/mem_reg_0_7_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.196     3.933    clkout
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_5/O
                         net (fo=31568, routed)       0.878     4.841    SNN_3x2/spike_out_fifo/fifomem/mem_reg_0_7_6_11/WCLK
    SLICE_X62Y83         RAMD32                                       r  SNN_3x2/spike_out_fifo/fifomem/mem_reg_0_7_6_11/RAMA/CLK
                         clock pessimism             -0.709     4.131    
    SLICE_X62Y83         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.093     4.224    SNN_3x2/spike_out_fifo/fifomem/mem_reg_0_7_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -4.224    
                         arrival time                           4.296    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 SNN_3x2/packet_loader/spike_reg_reg[220]/C
                            (rising edge-triggered cell FDRE clocked by clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SNN_3x2/spike_out_fifo/fifomem/mem_reg_0_7_216_221/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout rise@0.000ns - clkout rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.091ns (47.193%)  route 0.102ns (52.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.838ns
    Source Clock Delay      (SCD):    4.101ns
    Clock Pessimism Removal (CPR):    0.709ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.127     3.435    clkout
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_5/O
                         net (fo=31568, routed)       0.640     4.101    SNN_3x2/packet_loader/snn_clk_clk
    SLICE_X85Y79         FDRE                                         r  SNN_3x2/packet_loader/spike_reg_reg[220]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y79         FDRE (Prop_fdre_C_Q)         0.091     4.192 r  SNN_3x2/packet_loader/spike_reg_reg[220]/Q
                         net (fo=1, routed)           0.102     4.294    SNN_3x2/spike_out_fifo/fifomem/mem_reg_0_7_216_221/DIC0
    SLICE_X82Y79         RAMD32                                       r  SNN_3x2/spike_out_fifo/fifomem/mem_reg_0_7_216_221/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout rise edge)     0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.196     3.933    clkout
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_5/O
                         net (fo=31568, routed)       0.875     4.838    SNN_3x2/spike_out_fifo/fifomem/mem_reg_0_7_216_221/WCLK
    SLICE_X82Y79         RAMD32                                       r  SNN_3x2/spike_out_fifo/fifomem/mem_reg_0_7_216_221/RAMC/CLK
                         clock pessimism             -0.709     4.128    
    SLICE_X82Y79         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.093     4.221    SNN_3x2/spike_out_fifo/fifomem/mem_reg_0_7_216_221/RAMC
  -------------------------------------------------------------------
                         required time                         -4.221    
                         arrival time                           4.294    
  -------------------------------------------------------------------
                         slack                                  0.073    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MMCME2_ADV/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         10.000      8.161      RAMB18_X6Y56     SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         10.000      8.161      RAMB18_X6Y56     SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_6/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         10.000      8.161      RAMB18_X6Y57     SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_7/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         10.000      8.161      RAMB18_X6Y57     SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_7/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         10.000      8.161      RAMB18_X5Y128    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_8/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         10.000      8.161      RAMB18_X5Y128    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_8/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         10.000      8.161      RAMB18_X6Y59     SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_9/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         10.000      8.161      RAMB18_X6Y59     SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_9/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         10.000      8.161      RAMB18_X5Y108    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         10.000      8.161      RAMB18_X5Y108    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[1].Core/neuron_grid/datapath/CSRAM_inst/RAM_reg_0/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  MMCME2_ADV/CLKOUT3
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X70Y82     SNN_3x2/packet_out_fifo/fifomem/mem_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X70Y82     SNN_3x2/packet_out_fifo/fifomem/mem_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X70Y82     SNN_3x2/packet_out_fifo/fifomem/mem_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X70Y82     SNN_3x2/packet_out_fifo/fifomem/mem_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X78Y83     SNN_3x2/packet_out_fifo/fifomem/mem_reg_0_63_3_5/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X78Y83     SNN_3x2/packet_out_fifo/fifomem/mem_reg_0_63_3_5/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X78Y83     SNN_3x2/packet_out_fifo/fifomem/mem_reg_0_63_3_5/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X78Y83     SNN_3x2/packet_out_fifo/fifomem/mem_reg_0_63_3_5/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X74Y83     SNN_3x2/packet_out_fifo/fifomem/mem_reg_128_191_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X74Y83     SNN_3x2/packet_out_fifo/fifomem/mem_reg_128_191_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X70Y172    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/neuron_instructions_reg_128_255_1_1/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X70Y172    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/neuron_instructions_reg_128_255_1_1/DP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X70Y172    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/neuron_instructions_reg_128_255_1_1/SP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X70Y172    SNN_3x2/RANCNetworkGrid_3x2_ins/gencore[4].Core/neuron_grid/datapath/neuron_instructions_reg_128_255_1_1/SP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X70Y82     SNN_3x2/packet_out_fifo/fifomem/mem_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X70Y82     SNN_3x2/packet_out_fifo/fifomem/mem_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X70Y82     SNN_3x2/packet_out_fifo/fifomem/mem_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X70Y82     SNN_3x2/packet_out_fifo/fifomem/mem_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X78Y83     SNN_3x2/packet_out_fifo/fifomem/mem_reg_0_63_3_5/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X78Y83     SNN_3x2/packet_out_fifo/fifomem/mem_reg_0_63_3_5/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  crg_clkout0
  To Clock:  crg_clkout0

Setup :         1534  Failing Endpoints,  Worst Slack       -0.445ns,  Total Violation     -332.939ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.445ns  (required time - arrival time)
  Source:                 VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/beatCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sram_reg_0_3_2/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (crg_clkout0 rise@8.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        7.510ns  (logic 0.576ns (7.669%)  route 6.934ns (92.331%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.700ns = ( 16.700 - 8.000 ) 
    Source Clock Delay      (SCD):    9.619ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=21973, routed)       1.746     9.619    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[13]_rep__22_1
    SLICE_X85Y42         FDRE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/beatCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y42         FDRE (Prop_fdre_C_Q)         0.223     9.842 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/beatCounter_reg[2]/Q
                         net (fo=3, routed)           0.378    10.220    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/_zz_io_output_ADR_3[5]
    SLICE_X88Y42         LUT2 (Prop_lut2_I1_O)        0.043    10.263 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/sram_reg_0_0_0_i_4/O
                         net (fo=1, routed)           0.000    10.263    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/sram_reg_0_0_0_i_4_n_0
    SLICE_X88Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    10.456 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/sram_reg_0_0_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.456    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/sram_reg_0_0_0_i_2_n_0
    SLICE_X88Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.117    10.573 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/data_mem_grain4_reg_i_2/O[0]
                         net (fo=5227, routed)        6.556    17.129    soclinux_socbushandler_adapted_interface_adr[4]
    RAMB36_X3Y65         RAMB36E1                                     r  sram_reg_0_3_2/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=21973, routed)       1.373    16.700    sys_clk
    RAMB36_X3Y65         RAMB36E1                                     r  sram_reg_0_3_2/CLKARDCLK
                         clock pessimism              0.545    17.245    
                         clock uncertainty           -0.064    17.181    
    RAMB36_X3Y65         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.497    16.684    sram_reg_0_3_2
  -------------------------------------------------------------------
                         required time                         16.684    
                         arrival time                         -17.129    
  -------------------------------------------------------------------
                         slack                                 -0.445    

Slack (VIOLATED) :        -0.443ns  (required time - arrival time)
  Source:                 VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sram_reg_2_5_1/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (crg_clkout0 rise@8.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        7.410ns  (logic 0.266ns (3.590%)  route 7.144ns (96.410%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.641ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.499ns = ( 16.499 - 8.000 ) 
    Source Clock Delay      (SCD):    9.686ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=21973, routed)       1.813     9.686    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[13]_rep__22_1
    SLICE_X124Y47        FDRE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y47        FDRE (Prop_fdre_C_Q)         0.223     9.909 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[19]/Q
                         net (fo=91, routed)          0.917    10.826    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[31]_0[7]
    SLICE_X122Y30        LUT3 (Prop_lut3_I0_O)        0.043    10.869 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/sram_reg_1_4_0_i_1/O
                         net (fo=20, routed)          6.227    17.096    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm_n_1027
    RAMB36_X0Y43         RAMB36E1                                     r  sram_reg_2_5_1/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=21973, routed)       1.172    16.499    sys_clk
    RAMB36_X0Y43         RAMB36E1                                     r  sram_reg_2_5_1/CLKARDCLK
                         clock pessimism              0.545    17.044    
                         clock uncertainty           -0.064    16.980    
    RAMB36_X0Y43         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.328    16.652    sram_reg_2_5_1
  -------------------------------------------------------------------
                         required time                         16.652    
                         arrival time                         -17.096    
  -------------------------------------------------------------------
                         slack                                 -0.443    

Slack (VIOLATED) :        -0.440ns  (required time - arrival time)
  Source:                 VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/beatCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sram_reg_1_9_4/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (crg_clkout0 rise@8.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        7.558ns  (logic 0.578ns (7.647%)  route 6.980ns (92.353%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.751ns = ( 16.751 - 8.000 ) 
    Source Clock Delay      (SCD):    9.619ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=21973, routed)       1.746     9.619    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[13]_rep__22_1
    SLICE_X85Y42         FDRE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/beatCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y42         FDRE (Prop_fdre_C_Q)         0.223     9.842 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/beatCounter_reg[2]/Q
                         net (fo=3, routed)           0.378    10.220    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/_zz_io_output_ADR_3[5]
    SLICE_X88Y42         LUT2 (Prop_lut2_I1_O)        0.043    10.263 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/sram_reg_0_0_0_i_4/O
                         net (fo=1, routed)           0.000    10.263    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/sram_reg_0_0_0_i_4_n_0
    SLICE_X88Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    10.456 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/sram_reg_0_0_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.456    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/sram_reg_0_0_0_i_2_n_0
    SLICE_X88Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.119    10.575 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/data_mem_grain4_reg_i_2/O[2]
                         net (fo=3968, routed)        6.602    17.177    soclinux_socbushandler_adapted_interface_adr[6]
    RAMB36_X4Y65         RAMB36E1                                     r  sram_reg_1_9_4/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=21973, routed)       1.424    16.751    sys_clk
    RAMB36_X4Y65         RAMB36E1                                     r  sram_reg_1_9_4/CLKARDCLK
                         clock pessimism              0.545    17.296    
                         clock uncertainty           -0.064    17.232    
    RAMB36_X4Y65         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.495    16.737    sram_reg_1_9_4
  -------------------------------------------------------------------
                         required time                         16.737    
                         arrival time                         -17.177    
  -------------------------------------------------------------------
                         slack                                 -0.440    

Slack (VIOLATED) :        -0.439ns  (required time - arrival time)
  Source:                 VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sram_reg_0_6_3/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (crg_clkout0 rise@8.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        7.697ns  (logic 0.642ns (8.341%)  route 7.055ns (91.659%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.635ns = ( 16.635 - 8.000 ) 
    Source Clock Delay      (SCD):    9.455ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=21973, routed)       1.582     9.455    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[13]_rep__22_1
    SLICE_X103Y50        FDRE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y50        FDRE (Prop_fdre_C_Q)         0.223     9.678 f  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[25]/Q
                         net (fo=6, routed)           0.494    10.172    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[31]_0[13]
    SLICE_X103Y50        LUT3 (Prop_lut3_I1_O)        0.052    10.224 f  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/socbushandler0_slave_sel_r[3]_i_3/O
                         net (fo=1, routed)           0.260    10.484    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/socbushandler0_slave_sel_r[3]_i_3_n_0
    SLICE_X103Y50        LUT5 (Prop_lut5_I0_O)        0.136    10.620 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/socbushandler0_slave_sel_r[3]_i_2/O
                         net (fo=3, routed)           0.331    10.951    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/socbushandler0_slave_sel_r[3]_i_2_n_0
    SLICE_X103Y52        LUT5 (Prop_lut5_I0_O)        0.052    11.003 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/socbushandler0_slave_sel_r[3]_i_1/O
                         net (fo=8, routed)           0.418    11.421    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[28]_0
    SLICE_X101Y57        LUT6 (Prop_lut6_I4_O)        0.136    11.557 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/sram_reg_0_0_0_i_7/O
                         net (fo=5, routed)           0.262    11.819    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/soclinux_ram_we_reg[0]
    SLICE_X101Y57        LUT4 (Prop_lut4_I0_O)        0.043    11.862 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/sram_reg_0_6_0_i_2/O
                         net (fo=16, routed)          5.289    17.151    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm_n_994
    RAMB36_X1Y58         RAMB36E1                                     r  sram_reg_0_6_3/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=21973, routed)       1.308    16.635    sys_clk
    RAMB36_X1Y58         RAMB36E1                                     r  sram_reg_0_6_3/CLKARDCLK
                         clock pessimism              0.545    17.180    
                         clock uncertainty           -0.064    17.116    
    RAMB36_X1Y58         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.404    16.712    sram_reg_0_6_3
  -------------------------------------------------------------------
                         required time                         16.712    
                         arrival time                         -17.151    
  -------------------------------------------------------------------
                         slack                                 -0.439    

Slack (VIOLATED) :        -0.438ns  (required time - arrival time)
  Source:                 VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sram_reg_3_9_6/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (crg_clkout0 rise@8.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        7.301ns  (logic 0.638ns (8.739%)  route 6.663ns (91.261%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.576ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.499ns = ( 16.499 - 8.000 ) 
    Source Clock Delay      (SCD):    9.621ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=21973, routed)       1.748     9.621    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[13]_rep__22_1
    SLICE_X89Y42         FDRE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y42         FDRE (Prop_fdre_C_Q)         0.204     9.825 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[9]/Q
                         net (fo=1, routed)           0.384    10.209    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg_n_0_[9]
    SLICE_X88Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.317    10.526 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/data_mem_grain4_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.526    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/data_mem_grain4_reg_i_2_n_0
    SLICE_X88Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.117    10.643 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/data_mem_grain4_reg_i_1/O[0]
                         net (fo=2602, routed)        6.279    16.921    soclinux_socbushandler_adapted_interface_adr[8]
    RAMB36_X4Y47         RAMB36E1                                     r  sram_reg_3_9_6/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=21973, routed)       1.172    16.499    sys_clk
    RAMB36_X4Y47         RAMB36E1                                     r  sram_reg_3_9_6/CLKARDCLK
                         clock pessimism              0.545    17.044    
                         clock uncertainty           -0.064    16.980    
    RAMB36_X4Y47         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.497    16.483    sram_reg_3_9_6
  -------------------------------------------------------------------
                         required time                         16.483    
                         arrival time                         -16.921    
  -------------------------------------------------------------------
                         slack                                 -0.438    

Slack (VIOLATED) :        -0.438ns  (required time - arrival time)
  Source:                 VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/beatCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sram_reg_1_4_4/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (crg_clkout0 rise@8.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        7.512ns  (logic 0.576ns (7.668%)  route 6.936ns (92.332%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.708ns = ( 16.708 - 8.000 ) 
    Source Clock Delay      (SCD):    9.619ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=21973, routed)       1.746     9.619    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[13]_rep__22_1
    SLICE_X85Y42         FDRE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/beatCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y42         FDRE (Prop_fdre_C_Q)         0.223     9.842 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/beatCounter_reg[2]/Q
                         net (fo=3, routed)           0.378    10.220    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/_zz_io_output_ADR_3[5]
    SLICE_X88Y42         LUT2 (Prop_lut2_I1_O)        0.043    10.263 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/sram_reg_0_0_0_i_4/O
                         net (fo=1, routed)           0.000    10.263    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/sram_reg_0_0_0_i_4_n_0
    SLICE_X88Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    10.456 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/sram_reg_0_0_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.456    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/sram_reg_0_0_0_i_2_n_0
    SLICE_X88Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.117    10.573 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/data_mem_grain4_reg_i_2/O[0]
                         net (fo=5227, routed)        6.557    17.130    soclinux_socbushandler_adapted_interface_adr[4]
    RAMB36_X3Y62         RAMB36E1                                     r  sram_reg_1_4_4/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=21973, routed)       1.381    16.708    sys_clk
    RAMB36_X3Y62         RAMB36E1                                     r  sram_reg_1_4_4/CLKARDCLK
                         clock pessimism              0.545    17.253    
                         clock uncertainty           -0.064    17.189    
    RAMB36_X3Y62         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.497    16.692    sram_reg_1_4_4
  -------------------------------------------------------------------
                         required time                         16.692    
                         arrival time                         -17.130    
  -------------------------------------------------------------------
                         slack                                 -0.438    

Slack (VIOLATED) :        -0.432ns  (required time - arrival time)
  Source:                 VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[17]_rep__18/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sram_reg_2_11_5/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (crg_clkout0 rise@8.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        7.628ns  (logic 0.223ns (2.923%)  route 7.405ns (97.077%))
  Logic Levels:           0  
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.712ns = ( 16.712 - 8.000 ) 
    Source Clock Delay      (SCD):    9.606ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=21973, routed)       1.733     9.606    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[13]_rep__22_1
    SLICE_X89Y27         FDRE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[17]_rep__18/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y27         FDRE (Prop_fdre_C_Q)         0.223     9.829 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[17]_rep__18/Q
                         net (fo=20, routed)          7.405    17.234    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm_n_1088
    RAMB36_X3Y69         RAMB36E1                                     r  sram_reg_2_11_5/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=21973, routed)       1.385    16.712    sys_clk
    RAMB36_X3Y69         RAMB36E1                                     r  sram_reg_2_11_5/CLKARDCLK
                         clock pessimism              0.545    17.257    
                         clock uncertainty           -0.064    17.193    
    RAMB36_X3Y69         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.391    16.802    sram_reg_2_11_5
  -------------------------------------------------------------------
                         required time                         16.802    
                         arrival time                         -17.234    
  -------------------------------------------------------------------
                         slack                                 -0.432    

Slack (VIOLATED) :        -0.431ns  (required time - arrival time)
  Source:                 VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sram_reg_2_8_7/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (crg_clkout0 rise@8.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        7.420ns  (logic 0.638ns (8.598%)  route 6.782ns (91.402%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.626ns = ( 16.626 - 8.000 ) 
    Source Clock Delay      (SCD):    9.621ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=21973, routed)       1.748     9.621    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[13]_rep__22_1
    SLICE_X89Y42         FDRE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y42         FDRE (Prop_fdre_C_Q)         0.204     9.825 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[9]/Q
                         net (fo=1, routed)           0.384    10.209    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg_n_0_[9]
    SLICE_X88Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.317    10.526 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/data_mem_grain4_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.526    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/data_mem_grain4_reg_i_2_n_0
    SLICE_X88Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.117    10.643 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/data_mem_grain4_reg_i_1/O[0]
                         net (fo=2602, routed)        6.399    17.041    soclinux_socbushandler_adapted_interface_adr[8]
    RAMB36_X4Y56         RAMB36E1                                     r  sram_reg_2_8_7/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=21973, routed)       1.299    16.626    sys_clk
    RAMB36_X4Y56         RAMB36E1                                     r  sram_reg_2_8_7/CLKARDCLK
                         clock pessimism              0.545    17.171    
                         clock uncertainty           -0.064    17.107    
    RAMB36_X4Y56         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.497    16.610    sram_reg_2_8_7
  -------------------------------------------------------------------
                         required time                         16.610    
                         arrival time                         -17.041    
  -------------------------------------------------------------------
                         slack                                 -0.431    

Slack (VIOLATED) :        -0.431ns  (required time - arrival time)
  Source:                 VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/beatCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sram_reg_3_1_0/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (crg_clkout0 rise@8.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        7.564ns  (logic 0.576ns (7.615%)  route 6.988ns (92.385%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.768ns = ( 16.768 - 8.000 ) 
    Source Clock Delay      (SCD):    9.619ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=21973, routed)       1.746     9.619    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[13]_rep__22_1
    SLICE_X85Y42         FDRE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/beatCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y42         FDRE (Prop_fdre_C_Q)         0.223     9.842 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/beatCounter_reg[2]/Q
                         net (fo=3, routed)           0.378    10.220    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/_zz_io_output_ADR_3[5]
    SLICE_X88Y42         LUT2 (Prop_lut2_I1_O)        0.043    10.263 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/sram_reg_0_0_0_i_4/O
                         net (fo=1, routed)           0.000    10.263    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/sram_reg_0_0_0_i_4_n_0
    SLICE_X88Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    10.456 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/sram_reg_0_0_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.456    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/sram_reg_0_0_0_i_2_n_0
    SLICE_X88Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.117    10.573 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/data_mem_grain4_reg_i_2/O[0]
                         net (fo=5227, routed)        6.610    17.183    soclinux_socbushandler_adapted_interface_adr[4]
    RAMB36_X0Y69         RAMB36E1                                     r  sram_reg_3_1_0/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=21973, routed)       1.441    16.768    sys_clk
    RAMB36_X0Y69         RAMB36E1                                     r  sram_reg_3_1_0/CLKARDCLK
                         clock pessimism              0.545    17.313    
                         clock uncertainty           -0.064    17.249    
    RAMB36_X0Y69         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.497    16.752    sram_reg_3_1_0
  -------------------------------------------------------------------
                         required time                         16.752    
                         arrival time                         -17.183    
  -------------------------------------------------------------------
                         slack                                 -0.431    

Slack (VIOLATED) :        -0.429ns  (required time - arrival time)
  Source:                 VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/beatCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sram_reg_1_9_0/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (crg_clkout0 rise@8.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        7.290ns  (logic 0.375ns (5.144%)  route 6.915ns (94.856%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.494ns = ( 16.494 - 8.000 ) 
    Source Clock Delay      (SCD):    9.619ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=21973, routed)       1.746     9.619    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[13]_rep__22_1
    SLICE_X85Y42         FDRE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/beatCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y42         FDRE (Prop_fdre_C_Q)         0.223     9.842 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/beatCounter_reg[0]/Q
                         net (fo=5, routed)           0.297    10.139    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/_zz_io_output_ADR_3[3]
    SLICE_X88Y42         LUT2 (Prop_lut2_I1_O)        0.043    10.182 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/sram_reg_0_0_0_i_6/O
                         net (fo=1, routed)           0.000    10.182    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/sram_reg_0_0_0_i_6_n_0
    SLICE_X88Y42         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.109    10.291 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/peripheralBridge_logic/sram_reg_0_0_0_i_2/O[1]
                         net (fo=3928, routed)        6.617    16.909    soclinux_socbushandler_adapted_interface_adr[1]
    RAMB36_X4Y43         RAMB36E1                                     r  sram_reg_1_9_0/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=21973, routed)       1.167    16.494    sys_clk
    RAMB36_X4Y43         RAMB36E1                                     r  sram_reg_1_9_0/CLKARDCLK
                         clock pessimism              0.545    17.039    
                         clock uncertainty           -0.064    16.975    
    RAMB36_X4Y43         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.496    16.479    sram_reg_1_9_0
  -------------------------------------------------------------------
                         required time                         16.479    
                         arrival time                         -16.909    
  -------------------------------------------------------------------
                         slack                                 -0.429    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/_zz_dBusNonCoherent_bmb_rsp_payload_fragment_data_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/ram_reg_0_7_36_41/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.359%)  route 0.107ns (51.641%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.958ns
    Source Clock Delay      (SCD):    4.197ns
    Clock Pessimism Removal (CPR):    0.729ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=21973, routed)       0.736     4.197    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/logic_pushPtr_value_reg[3]
    SLICE_X37Y43         FDRE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/_zz_dBusNonCoherent_bmb_rsp_payload_fragment_data_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.100     4.297 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/_zz_dBusNonCoherent_bmb_rsp_payload_fragment_data_reg[38]/Q
                         net (fo=2, routed)           0.107     4.404    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/ram_reg_0_7_36_41/DIC0
    SLICE_X38Y43         RAMD32                                       r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/ram_reg_0_7_36_41/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=21973, routed)       0.995     4.958    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/ram_reg_0_7_36_41/WCLK
    SLICE_X38Y43         RAMD32                                       r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/ram_reg_0_7_36_41/RAMC/CLK
                         clock pessimism             -0.729     4.228    
    SLICE_X38Y43         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     4.357    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/ram_reg_0_7_36_41/RAMC
  -------------------------------------------------------------------
                         required time                         -4.357    
                         arrival time                           4.404    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 snn_3x2_param7_storage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SNN_3x2/RANCNetworkGrid_3x2_ins/load_param/async_fifo_ins/fifomem/mem_reg_0_15_222_227/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.769ns
    Source Clock Delay      (SCD):    4.048ns
    Clock Pessimism Removal (CPR):    0.709ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=21973, routed)       0.587     4.048    sys_clk
    SLICE_X75Y113        FDRE                                         r  snn_3x2_param7_storage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y113        FDRE (Prop_fdre_C_Q)         0.100     4.148 r  snn_3x2_param7_storage_reg[0]/Q
                         net (fo=2, routed)           0.096     4.244    SNN_3x2/RANCNetworkGrid_3x2_ins/load_param/async_fifo_ins/fifomem/mem_reg_0_15_222_227/DIB0
    SLICE_X74Y113        RAMD32                                       r  SNN_3x2/RANCNetworkGrid_3x2_ins/load_param/async_fifo_ins/fifomem/mem_reg_0_15_222_227/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=21973, routed)       0.806     4.769    SNN_3x2/RANCNetworkGrid_3x2_ins/load_param/async_fifo_ins/fifomem/mem_reg_0_15_222_227/WCLK
    SLICE_X74Y113        RAMD32                                       r  SNN_3x2/RANCNetworkGrid_3x2_ins/load_param/async_fifo_ins/fifomem/mem_reg_0_15_222_227/RAMB/CLK
                         clock pessimism             -0.709     4.059    
    SLICE_X74Y113        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     4.191    SNN_3x2/RANCNetworkGrid_3x2_ins/load_param/async_fifo_ins/fifomem/mem_reg_0_15_222_227/RAMB
  -------------------------------------------------------------------
                         required time                         -4.191    
                         arrival time                           4.244    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/_zz_dBusNonCoherent_bmb_rsp_payload_fragment_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/ram_reg_0_7_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (50.059%)  route 0.100ns (49.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.957ns
    Source Clock Delay      (SCD):    4.196ns
    Clock Pessimism Removal (CPR):    0.746ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=21973, routed)       0.735     4.196    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/logic_pushPtr_value_reg[3]
    SLICE_X39Y40         FDRE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/_zz_dBusNonCoherent_bmb_rsp_payload_fragment_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDRE (Prop_fdre_C_Q)         0.100     4.296 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/_zz_dBusNonCoherent_bmb_rsp_payload_fragment_data_reg[6]/Q
                         net (fo=2, routed)           0.100     4.396    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/ram_reg_0_7_6_11/DIB0
    SLICE_X38Y41         RAMD32                                       r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/ram_reg_0_7_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=21973, routed)       0.994     4.957    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/ram_reg_0_7_6_11/WCLK
    SLICE_X38Y41         RAMD32                                       r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/ram_reg_0_7_6_11/RAMB/CLK
                         clock pessimism             -0.746     4.210    
    SLICE_X38Y41         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     4.342    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/ram_reg_0_7_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -4.342    
                         arrival time                           4.396    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/_zz_dBusNonCoherent_bmb_rsp_payload_fragment_data_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/ram_reg_0_7_30_35/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.716%)  route 0.101ns (50.284%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.956ns
    Source Clock Delay      (SCD):    4.195ns
    Clock Pessimism Removal (CPR):    0.746ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=21973, routed)       0.734     4.195    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/logic_pushPtr_value_reg[3]
    SLICE_X43Y44         FDRE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/_zz_dBusNonCoherent_bmb_rsp_payload_fragment_data_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.100     4.295 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/_zz_dBusNonCoherent_bmb_rsp_payload_fragment_data_reg[28]/Q
                         net (fo=2, routed)           0.101     4.397    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/ram_reg_0_7_30_35/DIA0
    SLICE_X42Y45         RAMD32                                       r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/ram_reg_0_7_30_35/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=21973, routed)       0.993     4.956    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/ram_reg_0_7_30_35/WCLK
    SLICE_X42Y45         RAMD32                                       r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/ram_reg_0_7_30_35/RAMA/CLK
                         clock pessimism             -0.746     4.209    
    SLICE_X42Y45         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     4.340    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/ram_reg_0_7_30_35/RAMA
  -------------------------------------------------------------------
                         required time                         -4.340    
                         arrival time                           4.397    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 snn_3x2_param8_storage_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SNN_3x2/RANCNetworkGrid_3x2_ins/load_param/async_fifo_ins/fifomem/mem_reg_0_15_264_269/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.100ns (50.216%)  route 0.099ns (49.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.772ns
    Source Clock Delay      (SCD):    4.052ns
    Clock Pessimism Removal (CPR):    0.706ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=21973, routed)       0.591     4.052    sys_clk
    SLICE_X65Y112        FDRE                                         r  snn_3x2_param8_storage_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y112        FDRE (Prop_fdre_C_Q)         0.100     4.152 r  snn_3x2_param8_storage_reg[12]/Q
                         net (fo=2, routed)           0.099     4.252    SNN_3x2/RANCNetworkGrid_3x2_ins/load_param/async_fifo_ins/fifomem/mem_reg_0_15_264_269/DIC0
    SLICE_X62Y112        RAMD32                                       r  SNN_3x2/RANCNetworkGrid_3x2_ins/load_param/async_fifo_ins/fifomem/mem_reg_0_15_264_269/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=21973, routed)       0.809     4.772    SNN_3x2/RANCNetworkGrid_3x2_ins/load_param/async_fifo_ins/fifomem/mem_reg_0_15_264_269/WCLK
    SLICE_X62Y112        RAMD32                                       r  SNN_3x2/RANCNetworkGrid_3x2_ins/load_param/async_fifo_ins/fifomem/mem_reg_0_15_264_269/RAMC/CLK
                         clock pessimism             -0.706     4.065    
    SLICE_X62Y112        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     4.194    SNN_3x2/RANCNetworkGrid_3x2_ins/load_param/async_fifo_ins/fifomem/mem_reg_0_15_264_269/RAMC
  -------------------------------------------------------------------
                         required time                         -4.194    
                         arrival time                           4.252    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/_zz_dBusNonCoherent_bmb_rsp_payload_fragment_data_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/ram_reg_0_7_42_47/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.100ns (49.535%)  route 0.102ns (50.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.958ns
    Source Clock Delay      (SCD):    4.197ns
    Clock Pessimism Removal (CPR):    0.746ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=21973, routed)       0.736     4.197    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/logic_pushPtr_value_reg[3]
    SLICE_X40Y44         FDRE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/_zz_dBusNonCoherent_bmb_rsp_payload_fragment_data_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDRE (Prop_fdre_C_Q)         0.100     4.297 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/_zz_dBusNonCoherent_bmb_rsp_payload_fragment_data_reg[44]/Q
                         net (fo=2, routed)           0.102     4.399    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/ram_reg_0_7_42_47/DIC0
    SLICE_X38Y44         RAMD32                                       r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/ram_reg_0_7_42_47/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=21973, routed)       0.995     4.958    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/ram_reg_0_7_42_47/WCLK
    SLICE_X38Y44         RAMD32                                       r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/ram_reg_0_7_42_47/RAMC/CLK
                         clock pessimism             -0.746     4.211    
    SLICE_X38Y44         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     4.340    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/ram_reg_0_7_42_47/RAMC
  -------------------------------------------------------------------
                         required time                         -4.340    
                         arrival time                           4.399    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 snn_3x2_param2_storage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SNN_3x2/RANCNetworkGrid_3x2_ins/load_param/async_fifo_ins/fifomem/mem_reg_0_15_60_65/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.710%)  route 0.101ns (50.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.769ns
    Source Clock Delay      (SCD):    4.049ns
    Clock Pessimism Removal (CPR):    0.707ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=21973, routed)       0.588     4.049    sys_clk
    SLICE_X73Y115        FDRE                                         r  snn_3x2_param2_storage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y115        FDRE (Prop_fdre_C_Q)         0.100     4.149 r  snn_3x2_param2_storage_reg[0]/Q
                         net (fo=2, routed)           0.101     4.251    SNN_3x2/RANCNetworkGrid_3x2_ins/load_param/async_fifo_ins/fifomem/mem_reg_0_15_60_65/DIC0
    SLICE_X70Y115        RAMD32                                       r  SNN_3x2/RANCNetworkGrid_3x2_ins/load_param/async_fifo_ins/fifomem/mem_reg_0_15_60_65/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=21973, routed)       0.806     4.769    SNN_3x2/RANCNetworkGrid_3x2_ins/load_param/async_fifo_ins/fifomem/mem_reg_0_15_60_65/WCLK
    SLICE_X70Y115        RAMD32                                       r  SNN_3x2/RANCNetworkGrid_3x2_ins/load_param/async_fifo_ins/fifomem/mem_reg_0_15_60_65/RAMC/CLK
                         clock pessimism             -0.707     4.061    
    SLICE_X70Y115        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     4.190    SNN_3x2/RANCNetworkGrid_3x2_ins/load_param/async_fifo_ins/fifomem/mem_reg_0_15_60_65/RAMC
  -------------------------------------------------------------------
                         required time                         -4.190    
                         arrival time                           4.251    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 snn_3x2_param9_storage_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SNN_3x2/RANCNetworkGrid_3x2_ins/load_param/async_fifo_ins/fifomem/mem_reg_0_15_312_317/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.705%)  route 0.105ns (51.295%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.773ns
    Source Clock Delay      (SCD):    4.051ns
    Clock Pessimism Removal (CPR):    0.707ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=21973, routed)       0.590     4.051    sys_clk
    SLICE_X76Y107        FDRE                                         r  snn_3x2_param9_storage_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y107        FDRE (Prop_fdre_C_Q)         0.100     4.151 r  snn_3x2_param9_storage_reg[24]/Q
                         net (fo=2, routed)           0.105     4.257    SNN_3x2/RANCNetworkGrid_3x2_ins/load_param/async_fifo_ins/fifomem/mem_reg_0_15_312_317/DIA0
    SLICE_X74Y108        RAMD32                                       r  SNN_3x2/RANCNetworkGrid_3x2_ins/load_param/async_fifo_ins/fifomem/mem_reg_0_15_312_317/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=21973, routed)       0.810     4.773    SNN_3x2/RANCNetworkGrid_3x2_ins/load_param/async_fifo_ins/fifomem/mem_reg_0_15_312_317/WCLK
    SLICE_X74Y108        RAMD32                                       r  SNN_3x2/RANCNetworkGrid_3x2_ins/load_param/async_fifo_ins/fifomem/mem_reg_0_15_312_317/RAMA/CLK
                         clock pessimism             -0.707     4.065    
    SLICE_X74Y108        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     4.196    SNN_3x2/RANCNetworkGrid_3x2_ins/load_param/async_fifo_ins/fifomem/mem_reg_0_15_312_317/RAMA
  -------------------------------------------------------------------
                         required time                         -4.196    
                         arrival time                           4.257    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 snn_3x2_param5_storage_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SNN_3x2/RANCNetworkGrid_3x2_ins/load_param/async_fifo_ins/fifomem/mem_reg_0_15_168_173/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.309%)  route 0.103ns (50.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.765ns
    Source Clock Delay      (SCD):    4.046ns
    Clock Pessimism Removal (CPR):    0.707ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=21973, routed)       0.585     4.046    sys_clk
    SLICE_X68Y119        FDRE                                         r  snn_3x2_param5_storage_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y119        FDRE (Prop_fdre_C_Q)         0.100     4.146 r  snn_3x2_param5_storage_reg[8]/Q
                         net (fo=2, routed)           0.103     4.249    SNN_3x2/RANCNetworkGrid_3x2_ins/load_param/async_fifo_ins/fifomem/mem_reg_0_15_168_173/DIA0
    SLICE_X66Y120        RAMD32                                       r  SNN_3x2/RANCNetworkGrid_3x2_ins/load_param/async_fifo_ins/fifomem/mem_reg_0_15_168_173/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=21973, routed)       0.802     4.765    SNN_3x2/RANCNetworkGrid_3x2_ins/load_param/async_fifo_ins/fifomem/mem_reg_0_15_168_173/WCLK
    SLICE_X66Y120        RAMD32                                       r  SNN_3x2/RANCNetworkGrid_3x2_ins/load_param/async_fifo_ins/fifomem/mem_reg_0_15_168_173/RAMA/CLK
                         clock pessimism             -0.707     4.057    
    SLICE_X66Y120        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     4.188    SNN_3x2/RANCNetworkGrid_3x2_ins/load_param/async_fifo_ins/fifomem/mem_reg_0_15_168_173/RAMA
  -------------------------------------------------------------------
                         required time                         -4.188    
                         arrival time                           4.249    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/_zz_dBusNonCoherent_bmb_rsp_payload_fragment_data_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/ram_reg_0_7_36_41/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.100ns (48.098%)  route 0.108ns (51.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.958ns
    Source Clock Delay      (SCD):    4.197ns
    Clock Pessimism Removal (CPR):    0.729ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=21973, routed)       0.736     4.197    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/logic_pushPtr_value_reg[3]
    SLICE_X37Y43         FDRE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/_zz_dBusNonCoherent_bmb_rsp_payload_fragment_data_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.100     4.297 r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/_zz_dBusNonCoherent_bmb_rsp_payload_fragment_data_reg[37]/Q
                         net (fo=2, routed)           0.108     4.405    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/ram_reg_0_7_36_41/DIB1
    SLICE_X38Y43         RAMD32                                       r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/ram_reg_0_7_36_41/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=21973, routed)       0.995     4.958    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/ram_reg_0_7_36_41/WCLK
    SLICE_X38Y43         RAMD32                                       r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/ram_reg_0_7_36_41/RAMB_D1/CLK
                         clock pessimism             -0.729     4.228    
    SLICE_X38Y43         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     4.343    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/ram_reg_0_7_36_41/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -4.343    
                         arrival time                           4.405    
  -------------------------------------------------------------------
                         slack                                  0.062    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         crg_clkout0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { MMCME2_ADV/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         8.000       4.000      XADC_X0Y0        XADC/DCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         8.000       5.905      RAMB18_X6Y35     storage_16_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         8.000       5.905      RAMB18_X6Y11     storage_17_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         8.000       5.905      RAMB36_X6Y8      VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_1_cpu_logic_cpu/IBusCachedPlugin_cache/banks_0_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         8.000       5.905      RAMB36_X6Y7      VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_1_cpu_logic_cpu/IBusCachedPlugin_cache/banks_1_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         8.000       5.905      RAMB18_X6Y34     VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_1_cpu_logic_cpu/dataCache_2/ways_0_tags_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.095         8.000       5.905      RAMB18_X6Y34     VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_1_cpu_logic_cpu/dataCache_2/ways_0_tags_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         8.000       5.905      RAMB18_X6Y43     VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_1_cpu_logic_cpu/dataCache_2/ways_0_tags_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.095         8.000       5.905      RAMB18_X6Y43     VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_1_cpu_logic_cpu/dataCache_2/ways_0_tags_reg_2/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         8.000       5.905      RAMB18_X6Y36     VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/cores_1_cpu_logic_cpu/dataCache_2/ways_1_tags_reg_1/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y0  MMCME2_ADV/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X138Y88    data_mem_grain54_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X138Y88    data_mem_grain54_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X138Y88    data_mem_grain54_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X138Y88    data_mem_grain54_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X136Y90    data_mem_grain54_reg_0_63_3_5/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X136Y90    data_mem_grain54_reg_0_63_3_5/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X136Y90    data_mem_grain54_reg_0_63_3_5/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X136Y90    data_mem_grain54_reg_0_63_3_5/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X138Y90    data_mem_grain54_reg_64_127_3_5/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X138Y90    data_mem_grain54_reg_64_127_3_5/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X138Y88    data_mem_grain54_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X138Y88    data_mem_grain54_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X138Y88    data_mem_grain54_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X138Y88    data_mem_grain54_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X136Y90    data_mem_grain54_reg_0_63_3_5/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X136Y90    data_mem_grain54_reg_0_63_3_5/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X136Y90    data_mem_grain54_reg_0_63_3_5/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X136Y90    data_mem_grain54_reg_0_63_3_5/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X136Y89    data_mem_grain54_reg_0_63_6_6/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X136Y89    data_mem_grain54_reg_0_63_6_6/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  crg_clkout1
  To Clock:  crg_clkout1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.591ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         crg_clkout1
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { MMCME2_ADV/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.409         2.000       0.591      BUFGCTRL_X0Y1    BUFG_1/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.071         2.000       0.929      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKOUT1
Min Period  n/a     ISERDESE2/CLK       n/a            1.070         2.000       0.930      ILOGIC_X1Y10     ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.070         2.000       0.930      ILOGIC_X1Y10     ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.070         2.000       0.930      ILOGIC_X1Y3      ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.070         2.000       0.930      ILOGIC_X1Y3      ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.070         2.000       0.930      ILOGIC_X1Y15     ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.070         2.000       0.930      ILOGIC_X1Y15     ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.070         2.000       0.930      ILOGIC_X1Y22     ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.070         2.000       0.930      ILOGIC_X1Y22     ISERDESE2_11/CLKB
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.000       211.360    MMCME2_ADV_X1Y0  MMCME2_ADV/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  crg_clkout2
  To Clock:  crg_clkout2

Setup :            0  Failing Endpoints,  Worst Slack        1.596ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.596ns  (required time - arrival time)
  Source:                 FDPE_4/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_5/D
                            (rising edge-triggered cell FDPE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.334ns  (logic 0.223ns (66.790%)  route 0.111ns (33.210%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.053ns
    Source Clock Delay      (SCD):    9.737ns
    Clock Pessimism Removal (CPR):    0.683ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG_2/O
                         net (fo=10, routed)          1.864     9.737    idelay_clk
    SLICE_X151Y16        FDPE                                         r  FDPE_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y16        FDPE (Prop_fdpe_C_Q)         0.223     9.960 r  FDPE_4/Q
                         net (fo=1, routed)           0.111    10.071    impl_xilinxasyncresetsynchronizerimpl2_rst_meta
    SLICE_X151Y16        FDPE                                         r  FDPE_5/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    AD12                                              0.000     2.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     2.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     2.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     4.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     5.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776     6.835    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.908 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.336     9.244    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     9.327 r  BUFG_2/O
                         net (fo=10, routed)          1.726    11.053    idelay_clk
    SLICE_X151Y16        FDPE                                         r  FDPE_5/C
                         clock pessimism              0.683    11.737    
                         clock uncertainty           -0.060    11.676    
    SLICE_X151Y16        FDPE (Setup_fdpe_C_D)       -0.010    11.666    FDPE_5
  -------------------------------------------------------------------
                         required time                         11.666    
                         arrival time                         -10.071    
  -------------------------------------------------------------------
                         slack                                  1.596    

Slack (MET) :             3.663ns  (required time - arrival time)
  Source:                 crg_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (crg_clkout2 rise@5.000ns - crg_clkout2 rise@0.000ns)
  Data Path Delay:        1.076ns  (logic 0.327ns (30.403%)  route 0.749ns (69.597%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.047ns = ( 14.047 - 5.000 ) 
    Source Clock Delay      (SCD):    9.730ns
    Clock Pessimism Removal (CPR):    0.682ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG_2/O
                         net (fo=10, routed)          1.857     9.730    idelay_clk
    SLICE_X151Y22        FDSE                                         r  crg_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y22        FDSE (Prop_fdse_C_Q)         0.204     9.934 r  crg_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.556    10.489    crg_reset_counter[3]
    SLICE_X152Y22        LUT4 (Prop_lut4_I3_O)        0.123    10.612 r  crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.193    10.805    crg_reset_counter[3]_i_1_n_0
    SLICE_X151Y22        FDSE                                         r  crg_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout2 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     8.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776     9.835    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.908 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.336    12.244    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.327 r  BUFG_2/O
                         net (fo=10, routed)          1.720    14.047    idelay_clk
    SLICE_X151Y22        FDSE                                         r  crg_reset_counter_reg[0]/C
                         clock pessimism              0.682    14.730    
                         clock uncertainty           -0.060    14.669    
    SLICE_X151Y22        FDSE (Setup_fdse_C_CE)      -0.201    14.468    crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.468    
                         arrival time                         -10.805    
  -------------------------------------------------------------------
                         slack                                  3.663    

Slack (MET) :             3.663ns  (required time - arrival time)
  Source:                 crg_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (crg_clkout2 rise@5.000ns - crg_clkout2 rise@0.000ns)
  Data Path Delay:        1.076ns  (logic 0.327ns (30.403%)  route 0.749ns (69.597%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.047ns = ( 14.047 - 5.000 ) 
    Source Clock Delay      (SCD):    9.730ns
    Clock Pessimism Removal (CPR):    0.682ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG_2/O
                         net (fo=10, routed)          1.857     9.730    idelay_clk
    SLICE_X151Y22        FDSE                                         r  crg_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y22        FDSE (Prop_fdse_C_Q)         0.204     9.934 r  crg_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.556    10.489    crg_reset_counter[3]
    SLICE_X152Y22        LUT4 (Prop_lut4_I3_O)        0.123    10.612 r  crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.193    10.805    crg_reset_counter[3]_i_1_n_0
    SLICE_X151Y22        FDSE                                         r  crg_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout2 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     8.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776     9.835    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.908 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.336    12.244    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.327 r  BUFG_2/O
                         net (fo=10, routed)          1.720    14.047    idelay_clk
    SLICE_X151Y22        FDSE                                         r  crg_reset_counter_reg[1]/C
                         clock pessimism              0.682    14.730    
                         clock uncertainty           -0.060    14.669    
    SLICE_X151Y22        FDSE (Setup_fdse_C_CE)      -0.201    14.468    crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.468    
                         arrival time                         -10.805    
  -------------------------------------------------------------------
                         slack                                  3.663    

Slack (MET) :             3.663ns  (required time - arrival time)
  Source:                 crg_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (crg_clkout2 rise@5.000ns - crg_clkout2 rise@0.000ns)
  Data Path Delay:        1.076ns  (logic 0.327ns (30.403%)  route 0.749ns (69.597%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.047ns = ( 14.047 - 5.000 ) 
    Source Clock Delay      (SCD):    9.730ns
    Clock Pessimism Removal (CPR):    0.682ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG_2/O
                         net (fo=10, routed)          1.857     9.730    idelay_clk
    SLICE_X151Y22        FDSE                                         r  crg_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y22        FDSE (Prop_fdse_C_Q)         0.204     9.934 r  crg_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.556    10.489    crg_reset_counter[3]
    SLICE_X152Y22        LUT4 (Prop_lut4_I3_O)        0.123    10.612 r  crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.193    10.805    crg_reset_counter[3]_i_1_n_0
    SLICE_X151Y22        FDSE                                         r  crg_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout2 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     8.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776     9.835    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.908 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.336    12.244    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.327 r  BUFG_2/O
                         net (fo=10, routed)          1.720    14.047    idelay_clk
    SLICE_X151Y22        FDSE                                         r  crg_reset_counter_reg[2]/C
                         clock pessimism              0.682    14.730    
                         clock uncertainty           -0.060    14.669    
    SLICE_X151Y22        FDSE (Setup_fdse_C_CE)      -0.201    14.468    crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.468    
                         arrival time                         -10.805    
  -------------------------------------------------------------------
                         slack                                  3.663    

Slack (MET) :             3.663ns  (required time - arrival time)
  Source:                 crg_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (crg_clkout2 rise@5.000ns - crg_clkout2 rise@0.000ns)
  Data Path Delay:        1.076ns  (logic 0.327ns (30.403%)  route 0.749ns (69.597%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.047ns = ( 14.047 - 5.000 ) 
    Source Clock Delay      (SCD):    9.730ns
    Clock Pessimism Removal (CPR):    0.682ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG_2/O
                         net (fo=10, routed)          1.857     9.730    idelay_clk
    SLICE_X151Y22        FDSE                                         r  crg_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y22        FDSE (Prop_fdse_C_Q)         0.204     9.934 r  crg_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.556    10.489    crg_reset_counter[3]
    SLICE_X152Y22        LUT4 (Prop_lut4_I3_O)        0.123    10.612 r  crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.193    10.805    crg_reset_counter[3]_i_1_n_0
    SLICE_X151Y22        FDSE                                         r  crg_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout2 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     8.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776     9.835    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.908 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.336    12.244    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.327 r  BUFG_2/O
                         net (fo=10, routed)          1.720    14.047    idelay_clk
    SLICE_X151Y22        FDSE                                         r  crg_reset_counter_reg[3]/C
                         clock pessimism              0.682    14.730    
                         clock uncertainty           -0.060    14.669    
    SLICE_X151Y22        FDSE (Setup_fdse_C_CE)      -0.201    14.468    crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.468    
                         arrival time                         -10.805    
  -------------------------------------------------------------------
                         slack                                  3.663    

Slack (MET) :             3.862ns  (required time - arrival time)
  Source:                 FDPE_5/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (crg_clkout2 rise@5.000ns - crg_clkout2 rise@0.000ns)
  Data Path Delay:        1.026ns  (logic 0.330ns (32.150%)  route 0.696ns (67.850%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.047ns = ( 14.047 - 5.000 ) 
    Source Clock Delay      (SCD):    9.737ns
    Clock Pessimism Removal (CPR):    0.660ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG_2/O
                         net (fo=10, routed)          1.864     9.737    idelay_clk
    SLICE_X151Y16        FDPE                                         r  FDPE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y16        FDPE (Prop_fdpe_C_Q)         0.204     9.941 r  FDPE_5/Q
                         net (fo=5, routed)           0.492    10.432    idelay_rst
    SLICE_X151Y22        LUT6 (Prop_lut6_I5_O)        0.126    10.558 r  crg_ic_reset_i_1/O
                         net (fo=1, routed)           0.205    10.763    crg_ic_reset_i_1_n_0
    SLICE_X150Y22        FDRE                                         r  crg_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout2 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     8.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776     9.835    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.908 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.336    12.244    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.327 r  BUFG_2/O
                         net (fo=10, routed)          1.720    14.047    idelay_clk
    SLICE_X150Y22        FDRE                                         r  crg_ic_reset_reg/C
                         clock pessimism              0.660    14.708    
                         clock uncertainty           -0.060    14.647    
    SLICE_X150Y22        FDRE (Setup_fdre_C_D)       -0.022    14.625    crg_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         14.625    
                         arrival time                         -10.763    
  -------------------------------------------------------------------
                         slack                                  3.862    

Slack (MET) :             4.050ns  (required time - arrival time)
  Source:                 FDPE_5/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (crg_clkout2 rise@5.000ns - crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.204ns (43.066%)  route 0.270ns (56.934%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.047ns = ( 14.047 - 5.000 ) 
    Source Clock Delay      (SCD):    9.737ns
    Clock Pessimism Removal (CPR):    0.660ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG_2/O
                         net (fo=10, routed)          1.864     9.737    idelay_clk
    SLICE_X151Y16        FDPE                                         r  FDPE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y16        FDPE (Prop_fdpe_C_Q)         0.204     9.941 r  FDPE_5/Q
                         net (fo=5, routed)           0.270    10.210    idelay_rst
    SLICE_X151Y22        FDSE                                         r  crg_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout2 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     8.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776     9.835    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.908 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.336    12.244    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.327 r  BUFG_2/O
                         net (fo=10, routed)          1.720    14.047    idelay_clk
    SLICE_X151Y22        FDSE                                         r  crg_reset_counter_reg[0]/C
                         clock pessimism              0.660    14.708    
                         clock uncertainty           -0.060    14.647    
    SLICE_X151Y22        FDSE (Setup_fdse_C_S)       -0.387    14.260    crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.260    
                         arrival time                         -10.210    
  -------------------------------------------------------------------
                         slack                                  4.050    

Slack (MET) :             4.050ns  (required time - arrival time)
  Source:                 FDPE_5/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (crg_clkout2 rise@5.000ns - crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.204ns (43.066%)  route 0.270ns (56.934%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.047ns = ( 14.047 - 5.000 ) 
    Source Clock Delay      (SCD):    9.737ns
    Clock Pessimism Removal (CPR):    0.660ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG_2/O
                         net (fo=10, routed)          1.864     9.737    idelay_clk
    SLICE_X151Y16        FDPE                                         r  FDPE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y16        FDPE (Prop_fdpe_C_Q)         0.204     9.941 r  FDPE_5/Q
                         net (fo=5, routed)           0.270    10.210    idelay_rst
    SLICE_X151Y22        FDSE                                         r  crg_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout2 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     8.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776     9.835    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.908 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.336    12.244    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.327 r  BUFG_2/O
                         net (fo=10, routed)          1.720    14.047    idelay_clk
    SLICE_X151Y22        FDSE                                         r  crg_reset_counter_reg[1]/C
                         clock pessimism              0.660    14.708    
                         clock uncertainty           -0.060    14.647    
    SLICE_X151Y22        FDSE (Setup_fdse_C_S)       -0.387    14.260    crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.260    
                         arrival time                         -10.210    
  -------------------------------------------------------------------
                         slack                                  4.050    

Slack (MET) :             4.050ns  (required time - arrival time)
  Source:                 FDPE_5/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (crg_clkout2 rise@5.000ns - crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.204ns (43.066%)  route 0.270ns (56.934%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.047ns = ( 14.047 - 5.000 ) 
    Source Clock Delay      (SCD):    9.737ns
    Clock Pessimism Removal (CPR):    0.660ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG_2/O
                         net (fo=10, routed)          1.864     9.737    idelay_clk
    SLICE_X151Y16        FDPE                                         r  FDPE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y16        FDPE (Prop_fdpe_C_Q)         0.204     9.941 r  FDPE_5/Q
                         net (fo=5, routed)           0.270    10.210    idelay_rst
    SLICE_X151Y22        FDSE                                         r  crg_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout2 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     8.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776     9.835    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.908 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.336    12.244    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.327 r  BUFG_2/O
                         net (fo=10, routed)          1.720    14.047    idelay_clk
    SLICE_X151Y22        FDSE                                         r  crg_reset_counter_reg[2]/C
                         clock pessimism              0.660    14.708    
                         clock uncertainty           -0.060    14.647    
    SLICE_X151Y22        FDSE (Setup_fdse_C_S)       -0.387    14.260    crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.260    
                         arrival time                         -10.210    
  -------------------------------------------------------------------
                         slack                                  4.050    

Slack (MET) :             4.050ns  (required time - arrival time)
  Source:                 FDPE_5/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (crg_clkout2 rise@5.000ns - crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.204ns (43.066%)  route 0.270ns (56.934%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.047ns = ( 14.047 - 5.000 ) 
    Source Clock Delay      (SCD):    9.737ns
    Clock Pessimism Removal (CPR):    0.660ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG_2/O
                         net (fo=10, routed)          1.864     9.737    idelay_clk
    SLICE_X151Y16        FDPE                                         r  FDPE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y16        FDPE (Prop_fdpe_C_Q)         0.204     9.941 r  FDPE_5/Q
                         net (fo=5, routed)           0.270    10.210    idelay_rst
    SLICE_X151Y22        FDSE                                         r  crg_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout2 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     8.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776     9.835    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.908 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.336    12.244    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.327 r  BUFG_2/O
                         net (fo=10, routed)          1.720    14.047    idelay_clk
    SLICE_X151Y22        FDSE                                         r  crg_reset_counter_reg[3]/C
                         clock pessimism              0.660    14.708    
                         clock uncertainty           -0.060    14.647    
    SLICE_X151Y22        FDSE (Setup_fdse_C_S)       -0.387    14.260    crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.260    
                         arrival time                         -10.210    
  -------------------------------------------------------------------
                         slack                                  4.050    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 FDPE_4/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_5/D
                            (rising edge-triggered cell FDPE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout2 rise@0.000ns - crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.996ns
    Source Clock Delay      (SCD):    4.236ns
    Clock Pessimism Removal (CPR):    0.759ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_2/O
                         net (fo=10, routed)          0.775     4.236    idelay_clk
    SLICE_X151Y16        FDPE                                         r  FDPE_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y16        FDPE (Prop_fdpe_C_Q)         0.100     4.336 r  FDPE_4/Q
                         net (fo=1, routed)           0.055     4.391    impl_xilinxasyncresetsynchronizerimpl2_rst_meta
    SLICE_X151Y16        FDPE                                         r  FDPE_5/D
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_2/O
                         net (fo=10, routed)          1.033     4.996    idelay_clk
    SLICE_X151Y16        FDPE                                         r  FDPE_5/C
                         clock pessimism             -0.759     4.236    
    SLICE_X151Y16        FDPE (Hold_fdpe_C_D)         0.047     4.283    FDPE_5
  -------------------------------------------------------------------
                         required time                         -4.283    
                         arrival time                           4.391    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout2 rise@0.000ns - crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.129ns (45.365%)  route 0.155ns (54.635%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.990ns
    Source Clock Delay      (SCD):    4.230ns
    Clock Pessimism Removal (CPR):    0.759ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_2/O
                         net (fo=10, routed)          0.769     4.230    idelay_clk
    SLICE_X151Y22        FDSE                                         r  crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y22        FDSE (Prop_fdse_C_Q)         0.100     4.330 r  crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.155     4.486    crg_reset_counter[0]
    SLICE_X151Y22        LUT2 (Prop_lut2_I0_O)        0.029     4.515 r  crg_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     4.515    crg_reset_counter[1]_i_1_n_0
    SLICE_X151Y22        FDSE                                         r  crg_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_2/O
                         net (fo=10, routed)          1.027     4.990    idelay_clk
    SLICE_X151Y22        FDSE                                         r  crg_reset_counter_reg[1]/C
                         clock pessimism             -0.759     4.230    
    SLICE_X151Y22        FDSE (Hold_fdse_C_D)         0.075     4.305    crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.305    
                         arrival time                           4.515    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout2 rise@0.000ns - crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.130ns (45.240%)  route 0.157ns (54.760%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.990ns
    Source Clock Delay      (SCD):    4.230ns
    Clock Pessimism Removal (CPR):    0.759ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_2/O
                         net (fo=10, routed)          0.769     4.230    idelay_clk
    SLICE_X151Y22        FDSE                                         r  crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y22        FDSE (Prop_fdse_C_Q)         0.100     4.330 r  crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.157     4.488    crg_reset_counter[0]
    SLICE_X151Y22        LUT4 (Prop_lut4_I1_O)        0.030     4.518 r  crg_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     4.518    crg_reset_counter[3]_i_2_n_0
    SLICE_X151Y22        FDSE                                         r  crg_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_2/O
                         net (fo=10, routed)          1.027     4.990    idelay_clk
    SLICE_X151Y22        FDSE                                         r  crg_reset_counter_reg[3]/C
                         clock pessimism             -0.759     4.230    
    SLICE_X151Y22        FDSE (Hold_fdse_C_D)         0.075     4.305    crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.305    
                         arrival time                           4.518    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout2 rise@0.000ns - crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.128ns (45.173%)  route 0.155ns (54.827%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.990ns
    Source Clock Delay      (SCD):    4.230ns
    Clock Pessimism Removal (CPR):    0.759ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_2/O
                         net (fo=10, routed)          0.769     4.230    idelay_clk
    SLICE_X151Y22        FDSE                                         r  crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y22        FDSE (Prop_fdse_C_Q)         0.100     4.330 f  crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.155     4.486    crg_reset_counter[0]
    SLICE_X151Y22        LUT1 (Prop_lut1_I0_O)        0.028     4.514 r  crg_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     4.514    crg_reset_counter0[0]
    SLICE_X151Y22        FDSE                                         r  crg_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_2/O
                         net (fo=10, routed)          1.027     4.990    idelay_clk
    SLICE_X151Y22        FDSE                                         r  crg_reset_counter_reg[0]/C
                         clock pessimism             -0.759     4.230    
    SLICE_X151Y22        FDSE (Hold_fdse_C_D)         0.060     4.290    crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.290    
                         arrival time                           4.514    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout2 rise@0.000ns - crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.128ns (44.856%)  route 0.157ns (55.144%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.990ns
    Source Clock Delay      (SCD):    4.230ns
    Clock Pessimism Removal (CPR):    0.759ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_2/O
                         net (fo=10, routed)          0.769     4.230    idelay_clk
    SLICE_X151Y22        FDSE                                         r  crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y22        FDSE (Prop_fdse_C_Q)         0.100     4.330 r  crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.157     4.488    crg_reset_counter[0]
    SLICE_X151Y22        LUT3 (Prop_lut3_I1_O)        0.028     4.516 r  crg_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     4.516    crg_reset_counter[2]_i_1_n_0
    SLICE_X151Y22        FDSE                                         r  crg_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_2/O
                         net (fo=10, routed)          1.027     4.990    idelay_clk
    SLICE_X151Y22        FDSE                                         r  crg_reset_counter_reg[2]/C
                         clock pessimism             -0.759     4.230    
    SLICE_X151Y22        FDSE (Hold_fdse_C_D)         0.060     4.290    crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.290    
                         arrival time                           4.516    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 FDPE_5/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout2 rise@0.000ns - crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.091ns (41.421%)  route 0.129ns (58.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.990ns
    Source Clock Delay      (SCD):    4.236ns
    Clock Pessimism Removal (CPR):    0.747ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_2/O
                         net (fo=10, routed)          0.775     4.236    idelay_clk
    SLICE_X151Y16        FDPE                                         r  FDPE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y16        FDPE (Prop_fdpe_C_Q)         0.091     4.327 r  FDPE_5/Q
                         net (fo=5, routed)           0.129     4.456    idelay_rst
    SLICE_X151Y22        FDSE                                         r  crg_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_2/O
                         net (fo=10, routed)          1.027     4.990    idelay_clk
    SLICE_X151Y22        FDSE                                         r  crg_reset_counter_reg[0]/C
                         clock pessimism             -0.747     4.242    
    SLICE_X151Y22        FDSE (Hold_fdse_C_S)        -0.052     4.190    crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.190    
                         arrival time                           4.456    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 FDPE_5/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout2 rise@0.000ns - crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.091ns (41.421%)  route 0.129ns (58.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.990ns
    Source Clock Delay      (SCD):    4.236ns
    Clock Pessimism Removal (CPR):    0.747ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_2/O
                         net (fo=10, routed)          0.775     4.236    idelay_clk
    SLICE_X151Y16        FDPE                                         r  FDPE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y16        FDPE (Prop_fdpe_C_Q)         0.091     4.327 r  FDPE_5/Q
                         net (fo=5, routed)           0.129     4.456    idelay_rst
    SLICE_X151Y22        FDSE                                         r  crg_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_2/O
                         net (fo=10, routed)          1.027     4.990    idelay_clk
    SLICE_X151Y22        FDSE                                         r  crg_reset_counter_reg[1]/C
                         clock pessimism             -0.747     4.242    
    SLICE_X151Y22        FDSE (Hold_fdse_C_S)        -0.052     4.190    crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.190    
                         arrival time                           4.456    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 FDPE_5/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout2 rise@0.000ns - crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.091ns (41.421%)  route 0.129ns (58.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.990ns
    Source Clock Delay      (SCD):    4.236ns
    Clock Pessimism Removal (CPR):    0.747ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_2/O
                         net (fo=10, routed)          0.775     4.236    idelay_clk
    SLICE_X151Y16        FDPE                                         r  FDPE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y16        FDPE (Prop_fdpe_C_Q)         0.091     4.327 r  FDPE_5/Q
                         net (fo=5, routed)           0.129     4.456    idelay_rst
    SLICE_X151Y22        FDSE                                         r  crg_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_2/O
                         net (fo=10, routed)          1.027     4.990    idelay_clk
    SLICE_X151Y22        FDSE                                         r  crg_reset_counter_reg[2]/C
                         clock pessimism             -0.747     4.242    
    SLICE_X151Y22        FDSE (Hold_fdse_C_S)        -0.052     4.190    crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.190    
                         arrival time                           4.456    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 FDPE_5/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout2 rise@0.000ns - crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.091ns (41.421%)  route 0.129ns (58.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.990ns
    Source Clock Delay      (SCD):    4.236ns
    Clock Pessimism Removal (CPR):    0.747ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_2/O
                         net (fo=10, routed)          0.775     4.236    idelay_clk
    SLICE_X151Y16        FDPE                                         r  FDPE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y16        FDPE (Prop_fdpe_C_Q)         0.091     4.327 r  FDPE_5/Q
                         net (fo=5, routed)           0.129     4.456    idelay_rst
    SLICE_X151Y22        FDSE                                         r  crg_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_2/O
                         net (fo=10, routed)          1.027     4.990    idelay_clk
    SLICE_X151Y22        FDSE                                         r  crg_reset_counter_reg[3]/C
                         clock pessimism             -0.747     4.242    
    SLICE_X151Y22        FDSE (Hold_fdse_C_S)        -0.052     4.190    crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.190    
                         arrival time                           4.456    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 crg_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crg_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout2 rise@0.000ns - crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.155ns (44.603%)  route 0.193ns (55.397%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.990ns
    Source Clock Delay      (SCD):    4.230ns
    Clock Pessimism Removal (CPR):    0.748ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_2/O
                         net (fo=10, routed)          0.769     4.230    idelay_clk
    SLICE_X151Y22        FDSE                                         r  crg_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y22        FDSE (Prop_fdse_C_Q)         0.091     4.321 r  crg_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.091     4.412    crg_reset_counter[3]
    SLICE_X151Y22        LUT6 (Prop_lut6_I3_O)        0.064     4.476 r  crg_ic_reset_i_1/O
                         net (fo=1, routed)           0.102     4.578    crg_ic_reset_i_1_n_0
    SLICE_X150Y22        FDRE                                         r  crg_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    crg_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_2/O
                         net (fo=10, routed)          1.027     4.990    idelay_clk
    SLICE_X150Y22        FDRE                                         r  crg_ic_reset_reg/C
                         clock pessimism             -0.748     4.241    
    SLICE_X150Y22        FDRE (Hold_fdre_C_D)         0.040     4.281    crg_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -4.281    
                         arrival time                           4.578    
  -------------------------------------------------------------------
                         slack                                  0.297    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         crg_clkout2
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { MMCME2_ADV/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X1Y1  IDELAYCTRL_REPLICATED_0/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X1Y2  IDELAYCTRL_REPLICATED_0_2/REFCLK
Min Period        n/a     BUFG/I              n/a            1.409         5.000       3.592      BUFGCTRL_X0Y3    BUFG_2/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKOUT2
Min Period        n/a     FDPE/C              n/a            0.750         5.000       4.250      SLICE_X151Y16    FDPE_5/C
Min Period        n/a     FDSE/C              n/a            0.750         5.000       4.250      SLICE_X151Y22    crg_reset_counter_reg[1]/C
Min Period        n/a     FDSE/C              n/a            0.750         5.000       4.250      SLICE_X151Y22    crg_reset_counter_reg[3]/C
Min Period        n/a     FDPE/C              n/a            0.700         5.000       4.300      SLICE_X151Y16    FDPE_4/C
Min Period        n/a     FDRE/C              n/a            0.700         5.000       4.300      SLICE_X150Y22    crg_ic_reset_reg/C
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  IDELAYCTRL_REPLICATED_0/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y2  IDELAYCTRL_REPLICATED_0_2/REFCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  MMCME2_ADV/CLKOUT2
Low Pulse Width   Slow    FDPE/C              n/a            0.400         2.500       2.100      SLICE_X151Y16    FDPE_5/C
Low Pulse Width   Fast    FDPE/C              n/a            0.400         2.500       2.100      SLICE_X151Y16    FDPE_5/C
Low Pulse Width   Slow    FDSE/C              n/a            0.400         2.500       2.100      SLICE_X151Y22    crg_reset_counter_reg[1]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.400         2.500       2.100      SLICE_X151Y22    crg_reset_counter_reg[3]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.400         2.500       2.100      SLICE_X151Y22    crg_reset_counter_reg[1]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.400         2.500       2.100      SLICE_X151Y22    crg_reset_counter_reg[3]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.350         2.500       2.150      SLICE_X151Y16    FDPE_4/C
Low Pulse Width   Fast    FDPE/C              n/a            0.350         2.500       2.150      SLICE_X151Y16    FDPE_4/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X150Y22    crg_ic_reset_reg/C
Low Pulse Width   Slow    FDSE/C              n/a            0.350         2.500       2.150      SLICE_X151Y22    crg_reset_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X150Y22    crg_ic_reset_reg/C
High Pulse Width  Fast    FDSE/C              n/a            0.350         2.500       2.150      SLICE_X151Y22    crg_reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.350         2.500       2.150      SLICE_X151Y22    crg_reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C              n/a            0.350         2.500       2.150      SLICE_X151Y22    crg_reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C              n/a            0.350         2.500       2.150      SLICE_X151Y22    crg_reset_counter_reg[3]/C
High Pulse Width  Slow    FDPE/C              n/a            0.350         2.500       2.150      SLICE_X151Y16    FDPE_4/C
High Pulse Width  Fast    FDPE/C              n/a            0.350         2.500       2.150      SLICE_X151Y16    FDPE_4/C
High Pulse Width  Slow    FDPE/C              n/a            0.350         2.500       2.150      SLICE_X151Y16    FDPE_5/C
High Pulse Width  Fast    FDPE/C              n/a            0.350         2.500       2.150      SLICE_X151Y16    FDPE_5/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X150Y22    crg_ic_reset_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  soclinux_mmcm_fb
  To Clock:  soclinux_mmcm_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soclinux_mmcm_fb
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { MMCME2_ADV/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  MMCME2_ADV/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  MMCME2_ADV/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  eth_clocks_rx
  To Clock:  eth_clocks_rx

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.591ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_clocks_rx
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { eth_clocks_rx }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            1.409         8.000       6.591      BUFGCTRL_X0Y10  BUFG_3/I
Min Period  n/a     BUFG/I   n/a            1.409         8.000       6.591      BUFGCTRL_X0Y2   BUFG_4/I



---------------------------------------------------------------------------------------------------
From Clock:  eth_clocks_tx
  To Clock:  eth_clocks_tx

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.591ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_clocks_tx
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { eth_clocks_tx }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG/I   n/a            1.409         8.000       6.591      BUFGCTRL_X0Y2  BUFG_4/I



---------------------------------------------------------------------------------------------------
From Clock:  eth_rx_clk
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.621ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.621ns  (required time - arrival time)
  Source:                 FDPE_8/C
                            (rising edge-triggered cell FDPE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.334ns  (logic 0.223ns (66.790%)  route 0.111ns (33.210%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.134ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_3/O
                         net (fo=185, routed)         1.576     1.576    eth_rx_clk
    SLICE_X105Y69        FDPE                                         r  FDPE_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y69        FDPE (Prop_fdpe_C_Q)         0.223     1.799 r  FDPE_8/Q
                         net (fo=1, routed)           0.111     1.910    impl_xilinxasyncresetsynchronizerimpl4_rst_meta
    SLICE_X105Y69        FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y10       BUFG                         0.000     2.000 r  BUFG_3/O
                         net (fo=185, routed)         1.442     3.442    eth_rx_clk
    SLICE_X105Y69        FDPE                                         r  FDPE_9/C
                         clock pessimism              0.134     3.576    
                         clock uncertainty           -0.035     3.541    
    SLICE_X105Y69        FDPE (Setup_fdpe_C_D)       -0.010     3.531    FDPE_9
  -------------------------------------------------------------------
                         required time                          3.531    
                         arrival time                          -1.910    
  -------------------------------------------------------------------
                         slack                                  1.621    

Slack (MET) :             3.237ns  (required time - arrival time)
  Source:                 soclinux_ethmac_bufferizeendpoints_pipe_valid_source_payload_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soclinux_ethmac_rx_converter_converter_source_payload_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        4.572ns  (logic 0.613ns (13.408%)  route 3.959ns (86.592%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 9.439 - 8.000 ) 
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_3/O
                         net (fo=185, routed)         1.573     1.573    eth_rx_clk
    SLICE_X88Y61         FDRE                                         r  soclinux_ethmac_bufferizeendpoints_pipe_valid_source_payload_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y61         FDRE (Prop_fdre_C_Q)         0.204     1.777 r  soclinux_ethmac_bufferizeendpoints_pipe_valid_source_payload_data_reg[7]/Q
                         net (fo=9, routed)           0.707     2.484    p_38_in35_in
    SLICE_X83Y60         LUT2 (Prop_lut2_I0_O)        0.135     2.619 r  soclinux_ethmac_liteethmaccrc32checker_crc_reg[26]_i_3/O
                         net (fo=8, routed)           0.562     3.180    soclinux_ethmac_liteethmaccrc32checker_crc_reg[26]_i_3_n_0
    SLICE_X85Y58         LUT6 (Prop_lut6_I3_O)        0.136     3.316 f  soclinux_ethmac_liteethmaccrc32checker_crc_reg[4]_i_1/O
                         net (fo=2, routed)           0.564     3.880    soclinux_ethmac_liteethmaccrc32checker_crc_next_reg[4]
    SLICE_X85Y59         LUT6 (Prop_lut6_I2_O)        0.043     3.923 r  soclinux_ethmac_rx_converter_converter_source_payload_data[39]_i_8/O
                         net (fo=1, routed)           0.428     4.351    soclinux_ethmac_rx_converter_converter_source_payload_data[39]_i_8_n_0
    SLICE_X87Y59         LUT6 (Prop_lut6_I4_O)        0.043     4.394 r  soclinux_ethmac_rx_converter_converter_source_payload_data[39]_i_4/O
                         net (fo=2, routed)           0.555     4.949    soclinux_ethmac_liteethmaccrc32checker_crc_error0
    SLICE_X97Y63         LUT3 (Prop_lut3_I2_O)        0.052     5.001 r  soclinux_ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=4, routed)           1.144     6.145    soclinux_ethmac_liteethmaccrc32checker_source_source_payload_error
    SLICE_X111Y75        FDRE                                         r  soclinux_ethmac_rx_converter_converter_source_payload_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     8.000 r  BUFG_3/O
                         net (fo=185, routed)         1.439     9.439    eth_rx_clk
    SLICE_X111Y75        FDRE                                         r  soclinux_ethmac_rx_converter_converter_source_payload_data_reg[9]/C
                         clock pessimism              0.090     9.529    
                         clock uncertainty           -0.035     9.494    
    SLICE_X111Y75        FDRE (Setup_fdre_C_D)       -0.112     9.382    soclinux_ethmac_rx_converter_converter_source_payload_data_reg[9]
  -------------------------------------------------------------------
                         required time                          9.382    
                         arrival time                          -6.145    
  -------------------------------------------------------------------
                         slack                                  3.237    

Slack (MET) :             3.321ns  (required time - arrival time)
  Source:                 soclinux_ethmac_bufferizeendpoints_pipe_valid_source_payload_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soclinux_ethmac_rx_converter_converter_source_payload_data_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        4.487ns  (logic 0.613ns (13.661%)  route 3.874ns (86.339%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 9.439 - 8.000 ) 
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_3/O
                         net (fo=185, routed)         1.573     1.573    eth_rx_clk
    SLICE_X88Y61         FDRE                                         r  soclinux_ethmac_bufferizeendpoints_pipe_valid_source_payload_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y61         FDRE (Prop_fdre_C_Q)         0.204     1.777 r  soclinux_ethmac_bufferizeendpoints_pipe_valid_source_payload_data_reg[7]/Q
                         net (fo=9, routed)           0.707     2.484    p_38_in35_in
    SLICE_X83Y60         LUT2 (Prop_lut2_I0_O)        0.135     2.619 r  soclinux_ethmac_liteethmaccrc32checker_crc_reg[26]_i_3/O
                         net (fo=8, routed)           0.562     3.180    soclinux_ethmac_liteethmaccrc32checker_crc_reg[26]_i_3_n_0
    SLICE_X85Y58         LUT6 (Prop_lut6_I3_O)        0.136     3.316 f  soclinux_ethmac_liteethmaccrc32checker_crc_reg[4]_i_1/O
                         net (fo=2, routed)           0.564     3.880    soclinux_ethmac_liteethmaccrc32checker_crc_next_reg[4]
    SLICE_X85Y59         LUT6 (Prop_lut6_I2_O)        0.043     3.923 r  soclinux_ethmac_rx_converter_converter_source_payload_data[39]_i_8/O
                         net (fo=1, routed)           0.428     4.351    soclinux_ethmac_rx_converter_converter_source_payload_data[39]_i_8_n_0
    SLICE_X87Y59         LUT6 (Prop_lut6_I4_O)        0.043     4.394 r  soclinux_ethmac_rx_converter_converter_source_payload_data[39]_i_4/O
                         net (fo=2, routed)           0.555     4.949    soclinux_ethmac_liteethmaccrc32checker_crc_error0
    SLICE_X97Y63         LUT3 (Prop_lut3_I2_O)        0.052     5.001 r  soclinux_ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=4, routed)           1.059     6.060    soclinux_ethmac_liteethmaccrc32checker_source_source_payload_error
    SLICE_X109Y75        FDRE                                         r  soclinux_ethmac_rx_converter_converter_source_payload_data_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     8.000 r  BUFG_3/O
                         net (fo=185, routed)         1.439     9.439    eth_rx_clk
    SLICE_X109Y75        FDRE                                         r  soclinux_ethmac_rx_converter_converter_source_payload_data_reg[29]/C
                         clock pessimism              0.090     9.529    
                         clock uncertainty           -0.035     9.494    
    SLICE_X109Y75        FDRE (Setup_fdre_C_D)       -0.112     9.382    soclinux_ethmac_rx_converter_converter_source_payload_data_reg[29]
  -------------------------------------------------------------------
                         required time                          9.382    
                         arrival time                          -6.060    
  -------------------------------------------------------------------
                         slack                                  3.321    

Slack (MET) :             3.332ns  (required time - arrival time)
  Source:                 soclinux_ethmac_bufferizeendpoints_pipe_valid_source_payload_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soclinux_ethmac_rx_converter_converter_source_payload_data_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        4.476ns  (logic 0.613ns (13.695%)  route 3.863ns (86.305%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 9.441 - 8.000 ) 
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_3/O
                         net (fo=185, routed)         1.573     1.573    eth_rx_clk
    SLICE_X88Y61         FDRE                                         r  soclinux_ethmac_bufferizeendpoints_pipe_valid_source_payload_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y61         FDRE (Prop_fdre_C_Q)         0.204     1.777 r  soclinux_ethmac_bufferizeendpoints_pipe_valid_source_payload_data_reg[7]/Q
                         net (fo=9, routed)           0.707     2.484    p_38_in35_in
    SLICE_X83Y60         LUT2 (Prop_lut2_I0_O)        0.135     2.619 r  soclinux_ethmac_liteethmaccrc32checker_crc_reg[26]_i_3/O
                         net (fo=8, routed)           0.562     3.180    soclinux_ethmac_liteethmaccrc32checker_crc_reg[26]_i_3_n_0
    SLICE_X85Y58         LUT6 (Prop_lut6_I3_O)        0.136     3.316 f  soclinux_ethmac_liteethmaccrc32checker_crc_reg[4]_i_1/O
                         net (fo=2, routed)           0.564     3.880    soclinux_ethmac_liteethmaccrc32checker_crc_next_reg[4]
    SLICE_X85Y59         LUT6 (Prop_lut6_I2_O)        0.043     3.923 r  soclinux_ethmac_rx_converter_converter_source_payload_data[39]_i_8/O
                         net (fo=1, routed)           0.428     4.351    soclinux_ethmac_rx_converter_converter_source_payload_data[39]_i_8_n_0
    SLICE_X87Y59         LUT6 (Prop_lut6_I4_O)        0.043     4.394 r  soclinux_ethmac_rx_converter_converter_source_payload_data[39]_i_4/O
                         net (fo=2, routed)           0.555     4.949    soclinux_ethmac_liteethmaccrc32checker_crc_error0
    SLICE_X97Y63         LUT3 (Prop_lut3_I2_O)        0.052     5.001 r  soclinux_ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=4, routed)           1.048     6.049    soclinux_ethmac_liteethmaccrc32checker_source_source_payload_error
    SLICE_X111Y77        FDRE                                         r  soclinux_ethmac_rx_converter_converter_source_payload_data_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     8.000 r  BUFG_3/O
                         net (fo=185, routed)         1.441     9.441    eth_rx_clk
    SLICE_X111Y77        FDRE                                         r  soclinux_ethmac_rx_converter_converter_source_payload_data_reg[19]/C
                         clock pessimism              0.090     9.531    
                         clock uncertainty           -0.035     9.496    
    SLICE_X111Y77        FDRE (Setup_fdre_C_D)       -0.115     9.381    soclinux_ethmac_rx_converter_converter_source_payload_data_reg[19]
  -------------------------------------------------------------------
                         required time                          9.381    
                         arrival time                          -6.049    
  -------------------------------------------------------------------
                         slack                                  3.332    

Slack (MET) :             3.519ns  (required time - arrival time)
  Source:                 soclinux_ethmac_bufferizeendpoints_pipe_valid_source_payload_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soclinux_ethmac_rx_converter_converter_source_payload_data_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        4.290ns  (logic 0.613ns (14.289%)  route 3.677ns (85.711%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 9.439 - 8.000 ) 
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_3/O
                         net (fo=185, routed)         1.573     1.573    eth_rx_clk
    SLICE_X88Y61         FDRE                                         r  soclinux_ethmac_bufferizeendpoints_pipe_valid_source_payload_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y61         FDRE (Prop_fdre_C_Q)         0.204     1.777 r  soclinux_ethmac_bufferizeendpoints_pipe_valid_source_payload_data_reg[7]/Q
                         net (fo=9, routed)           0.707     2.484    p_38_in35_in
    SLICE_X83Y60         LUT2 (Prop_lut2_I0_O)        0.135     2.619 r  soclinux_ethmac_liteethmaccrc32checker_crc_reg[26]_i_3/O
                         net (fo=8, routed)           0.562     3.180    soclinux_ethmac_liteethmaccrc32checker_crc_reg[26]_i_3_n_0
    SLICE_X85Y58         LUT6 (Prop_lut6_I3_O)        0.136     3.316 f  soclinux_ethmac_liteethmaccrc32checker_crc_reg[4]_i_1/O
                         net (fo=2, routed)           0.564     3.880    soclinux_ethmac_liteethmaccrc32checker_crc_next_reg[4]
    SLICE_X85Y59         LUT6 (Prop_lut6_I2_O)        0.043     3.923 r  soclinux_ethmac_rx_converter_converter_source_payload_data[39]_i_8/O
                         net (fo=1, routed)           0.428     4.351    soclinux_ethmac_rx_converter_converter_source_payload_data[39]_i_8_n_0
    SLICE_X87Y59         LUT6 (Prop_lut6_I4_O)        0.043     4.394 r  soclinux_ethmac_rx_converter_converter_source_payload_data[39]_i_4/O
                         net (fo=2, routed)           0.555     4.949    soclinux_ethmac_liteethmaccrc32checker_crc_error0
    SLICE_X97Y63         LUT3 (Prop_lut3_I2_O)        0.052     5.001 r  soclinux_ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=4, routed)           0.862     5.863    soclinux_ethmac_liteethmaccrc32checker_source_source_payload_error
    SLICE_X107Y77        FDRE                                         r  soclinux_ethmac_rx_converter_converter_source_payload_data_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     8.000 r  BUFG_3/O
                         net (fo=185, routed)         1.439     9.439    eth_rx_clk
    SLICE_X107Y77        FDRE                                         r  soclinux_ethmac_rx_converter_converter_source_payload_data_reg[39]/C
                         clock pessimism              0.090     9.529    
                         clock uncertainty           -0.035     9.494    
    SLICE_X107Y77        FDRE (Setup_fdre_C_D)       -0.112     9.382    soclinux_ethmac_rx_converter_converter_source_payload_data_reg[39]
  -------------------------------------------------------------------
                         required time                          9.382    
                         arrival time                          -5.863    
  -------------------------------------------------------------------
                         slack                                  3.519    

Slack (MET) :             3.902ns  (required time - arrival time)
  Source:                 soclinux_ethmac_rx_cdc_cdc_graycounter0_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soclinux_ethmac_liteethmaccrc32checker_crc_reg_reg[13]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        3.816ns  (logic 0.438ns (11.478%)  route 3.378ns (88.522%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 9.440 - 8.000 ) 
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_3/O
                         net (fo=185, routed)         1.576     1.576    eth_rx_clk
    SLICE_X97Y63         FDRE                                         r  soclinux_ethmac_rx_cdc_cdc_graycounter0_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y63         FDRE (Prop_fdre_C_Q)         0.223     1.799 r  soclinux_ethmac_rx_cdc_cdc_graycounter0_q_reg[5]/Q
                         net (fo=2, routed)           0.517     2.316    soclinux_ethmac_rx_cdc_cdc_graycounter0_q[5]
    SLICE_X93Y59         LUT4 (Prop_lut4_I2_O)        0.043     2.359 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.635     2.994    storage_12_reg_i_8_n_0
    SLICE_X95Y61         LUT6 (Prop_lut6_I5_O)        0.043     3.037 r  storage_12_reg_i_1/O
                         net (fo=9, routed)           0.337     3.375    soclinux_ethmac_rx_cdc_cdc_asyncfifo_writable
    SLICE_X96Y62         LUT6 (Prop_lut6_I0_O)        0.043     3.418 r  soclinux_ethmac_rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=15, routed)          0.478     3.895    soclinux_ethmac_liteethmaccrc32checker_fifo_out
    SLICE_X92Y61         LUT5 (Prop_lut5_I0_O)        0.043     3.938 r  FSM_onehot_soclinux_rxdatapath_bufferizeendpoints_state[2]_i_2/O
                         net (fo=3, routed)           0.449     4.388    soclinux_ethmac_liteethmaccrc32checker_sink_sink_ready
    SLICE_X91Y61         LUT4 (Prop_lut4_I1_O)        0.043     4.431 r  soclinux_ethmac_liteethmaccrc32checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          0.961     5.392    soclinux_ethmac_liteethmaccrc32checker_crc_ce
    SLICE_X88Y59         FDSE                                         r  soclinux_ethmac_liteethmaccrc32checker_crc_reg_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     8.000 r  BUFG_3/O
                         net (fo=185, routed)         1.440     9.440    eth_rx_clk
    SLICE_X88Y59         FDSE                                         r  soclinux_ethmac_liteethmaccrc32checker_crc_reg_reg[13]/C
                         clock pessimism              0.090     9.530    
                         clock uncertainty           -0.035     9.495    
    SLICE_X88Y59         FDSE (Setup_fdse_C_CE)      -0.201     9.294    soclinux_ethmac_liteethmaccrc32checker_crc_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          9.294    
                         arrival time                          -5.392    
  -------------------------------------------------------------------
                         slack                                  3.902    

Slack (MET) :             3.902ns  (required time - arrival time)
  Source:                 soclinux_ethmac_rx_cdc_cdc_graycounter0_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soclinux_ethmac_liteethmaccrc32checker_crc_reg_reg[14]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        3.816ns  (logic 0.438ns (11.478%)  route 3.378ns (88.522%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 9.440 - 8.000 ) 
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_3/O
                         net (fo=185, routed)         1.576     1.576    eth_rx_clk
    SLICE_X97Y63         FDRE                                         r  soclinux_ethmac_rx_cdc_cdc_graycounter0_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y63         FDRE (Prop_fdre_C_Q)         0.223     1.799 r  soclinux_ethmac_rx_cdc_cdc_graycounter0_q_reg[5]/Q
                         net (fo=2, routed)           0.517     2.316    soclinux_ethmac_rx_cdc_cdc_graycounter0_q[5]
    SLICE_X93Y59         LUT4 (Prop_lut4_I2_O)        0.043     2.359 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.635     2.994    storage_12_reg_i_8_n_0
    SLICE_X95Y61         LUT6 (Prop_lut6_I5_O)        0.043     3.037 r  storage_12_reg_i_1/O
                         net (fo=9, routed)           0.337     3.375    soclinux_ethmac_rx_cdc_cdc_asyncfifo_writable
    SLICE_X96Y62         LUT6 (Prop_lut6_I0_O)        0.043     3.418 r  soclinux_ethmac_rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=15, routed)          0.478     3.895    soclinux_ethmac_liteethmaccrc32checker_fifo_out
    SLICE_X92Y61         LUT5 (Prop_lut5_I0_O)        0.043     3.938 r  FSM_onehot_soclinux_rxdatapath_bufferizeendpoints_state[2]_i_2/O
                         net (fo=3, routed)           0.449     4.388    soclinux_ethmac_liteethmaccrc32checker_sink_sink_ready
    SLICE_X91Y61         LUT4 (Prop_lut4_I1_O)        0.043     4.431 r  soclinux_ethmac_liteethmaccrc32checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          0.961     5.392    soclinux_ethmac_liteethmaccrc32checker_crc_ce
    SLICE_X88Y59         FDSE                                         r  soclinux_ethmac_liteethmaccrc32checker_crc_reg_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     8.000 r  BUFG_3/O
                         net (fo=185, routed)         1.440     9.440    eth_rx_clk
    SLICE_X88Y59         FDSE                                         r  soclinux_ethmac_liteethmaccrc32checker_crc_reg_reg[14]/C
                         clock pessimism              0.090     9.530    
                         clock uncertainty           -0.035     9.495    
    SLICE_X88Y59         FDSE (Setup_fdse_C_CE)      -0.201     9.294    soclinux_ethmac_liteethmaccrc32checker_crc_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          9.294    
                         arrival time                          -5.392    
  -------------------------------------------------------------------
                         slack                                  3.902    

Slack (MET) :             3.902ns  (required time - arrival time)
  Source:                 soclinux_ethmac_rx_cdc_cdc_graycounter0_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soclinux_ethmac_liteethmaccrc32checker_crc_reg_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        3.816ns  (logic 0.438ns (11.478%)  route 3.378ns (88.522%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 9.440 - 8.000 ) 
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_3/O
                         net (fo=185, routed)         1.576     1.576    eth_rx_clk
    SLICE_X97Y63         FDRE                                         r  soclinux_ethmac_rx_cdc_cdc_graycounter0_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y63         FDRE (Prop_fdre_C_Q)         0.223     1.799 r  soclinux_ethmac_rx_cdc_cdc_graycounter0_q_reg[5]/Q
                         net (fo=2, routed)           0.517     2.316    soclinux_ethmac_rx_cdc_cdc_graycounter0_q[5]
    SLICE_X93Y59         LUT4 (Prop_lut4_I2_O)        0.043     2.359 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.635     2.994    storage_12_reg_i_8_n_0
    SLICE_X95Y61         LUT6 (Prop_lut6_I5_O)        0.043     3.037 r  storage_12_reg_i_1/O
                         net (fo=9, routed)           0.337     3.375    soclinux_ethmac_rx_cdc_cdc_asyncfifo_writable
    SLICE_X96Y62         LUT6 (Prop_lut6_I0_O)        0.043     3.418 r  soclinux_ethmac_rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=15, routed)          0.478     3.895    soclinux_ethmac_liteethmaccrc32checker_fifo_out
    SLICE_X92Y61         LUT5 (Prop_lut5_I0_O)        0.043     3.938 r  FSM_onehot_soclinux_rxdatapath_bufferizeendpoints_state[2]_i_2/O
                         net (fo=3, routed)           0.449     4.388    soclinux_ethmac_liteethmaccrc32checker_sink_sink_ready
    SLICE_X91Y61         LUT4 (Prop_lut4_I1_O)        0.043     4.431 r  soclinux_ethmac_liteethmaccrc32checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          0.961     5.392    soclinux_ethmac_liteethmaccrc32checker_crc_ce
    SLICE_X88Y59         FDSE                                         r  soclinux_ethmac_liteethmaccrc32checker_crc_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     8.000 r  BUFG_3/O
                         net (fo=185, routed)         1.440     9.440    eth_rx_clk
    SLICE_X88Y59         FDSE                                         r  soclinux_ethmac_liteethmaccrc32checker_crc_reg_reg[1]/C
                         clock pessimism              0.090     9.530    
                         clock uncertainty           -0.035     9.495    
    SLICE_X88Y59         FDSE (Setup_fdse_C_CE)      -0.201     9.294    soclinux_ethmac_liteethmaccrc32checker_crc_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.294    
                         arrival time                          -5.392    
  -------------------------------------------------------------------
                         slack                                  3.902    

Slack (MET) :             3.902ns  (required time - arrival time)
  Source:                 soclinux_ethmac_rx_cdc_cdc_graycounter0_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soclinux_ethmac_liteethmaccrc32checker_crc_reg_reg[28]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        3.816ns  (logic 0.438ns (11.478%)  route 3.378ns (88.522%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 9.440 - 8.000 ) 
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_3/O
                         net (fo=185, routed)         1.576     1.576    eth_rx_clk
    SLICE_X97Y63         FDRE                                         r  soclinux_ethmac_rx_cdc_cdc_graycounter0_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y63         FDRE (Prop_fdre_C_Q)         0.223     1.799 r  soclinux_ethmac_rx_cdc_cdc_graycounter0_q_reg[5]/Q
                         net (fo=2, routed)           0.517     2.316    soclinux_ethmac_rx_cdc_cdc_graycounter0_q[5]
    SLICE_X93Y59         LUT4 (Prop_lut4_I2_O)        0.043     2.359 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.635     2.994    storage_12_reg_i_8_n_0
    SLICE_X95Y61         LUT6 (Prop_lut6_I5_O)        0.043     3.037 r  storage_12_reg_i_1/O
                         net (fo=9, routed)           0.337     3.375    soclinux_ethmac_rx_cdc_cdc_asyncfifo_writable
    SLICE_X96Y62         LUT6 (Prop_lut6_I0_O)        0.043     3.418 r  soclinux_ethmac_rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=15, routed)          0.478     3.895    soclinux_ethmac_liteethmaccrc32checker_fifo_out
    SLICE_X92Y61         LUT5 (Prop_lut5_I0_O)        0.043     3.938 r  FSM_onehot_soclinux_rxdatapath_bufferizeendpoints_state[2]_i_2/O
                         net (fo=3, routed)           0.449     4.388    soclinux_ethmac_liteethmaccrc32checker_sink_sink_ready
    SLICE_X91Y61         LUT4 (Prop_lut4_I1_O)        0.043     4.431 r  soclinux_ethmac_liteethmaccrc32checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          0.961     5.392    soclinux_ethmac_liteethmaccrc32checker_crc_ce
    SLICE_X88Y59         FDSE                                         r  soclinux_ethmac_liteethmaccrc32checker_crc_reg_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     8.000 r  BUFG_3/O
                         net (fo=185, routed)         1.440     9.440    eth_rx_clk
    SLICE_X88Y59         FDSE                                         r  soclinux_ethmac_liteethmaccrc32checker_crc_reg_reg[28]/C
                         clock pessimism              0.090     9.530    
                         clock uncertainty           -0.035     9.495    
    SLICE_X88Y59         FDSE (Setup_fdse_C_CE)      -0.201     9.294    soclinux_ethmac_liteethmaccrc32checker_crc_reg_reg[28]
  -------------------------------------------------------------------
                         required time                          9.294    
                         arrival time                          -5.392    
  -------------------------------------------------------------------
                         slack                                  3.902    

Slack (MET) :             3.902ns  (required time - arrival time)
  Source:                 soclinux_ethmac_rx_cdc_cdc_graycounter0_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soclinux_ethmac_liteethmaccrc32checker_crc_reg_reg[6]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        3.816ns  (logic 0.438ns (11.478%)  route 3.378ns (88.522%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 9.440 - 8.000 ) 
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_3/O
                         net (fo=185, routed)         1.576     1.576    eth_rx_clk
    SLICE_X97Y63         FDRE                                         r  soclinux_ethmac_rx_cdc_cdc_graycounter0_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y63         FDRE (Prop_fdre_C_Q)         0.223     1.799 r  soclinux_ethmac_rx_cdc_cdc_graycounter0_q_reg[5]/Q
                         net (fo=2, routed)           0.517     2.316    soclinux_ethmac_rx_cdc_cdc_graycounter0_q[5]
    SLICE_X93Y59         LUT4 (Prop_lut4_I2_O)        0.043     2.359 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.635     2.994    storage_12_reg_i_8_n_0
    SLICE_X95Y61         LUT6 (Prop_lut6_I5_O)        0.043     3.037 r  storage_12_reg_i_1/O
                         net (fo=9, routed)           0.337     3.375    soclinux_ethmac_rx_cdc_cdc_asyncfifo_writable
    SLICE_X96Y62         LUT6 (Prop_lut6_I0_O)        0.043     3.418 r  soclinux_ethmac_rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=15, routed)          0.478     3.895    soclinux_ethmac_liteethmaccrc32checker_fifo_out
    SLICE_X92Y61         LUT5 (Prop_lut5_I0_O)        0.043     3.938 r  FSM_onehot_soclinux_rxdatapath_bufferizeendpoints_state[2]_i_2/O
                         net (fo=3, routed)           0.449     4.388    soclinux_ethmac_liteethmaccrc32checker_sink_sink_ready
    SLICE_X91Y61         LUT4 (Prop_lut4_I1_O)        0.043     4.431 r  soclinux_ethmac_liteethmaccrc32checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          0.961     5.392    soclinux_ethmac_liteethmaccrc32checker_crc_ce
    SLICE_X88Y59         FDSE                                         r  soclinux_ethmac_liteethmaccrc32checker_crc_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     8.000 r  BUFG_3/O
                         net (fo=185, routed)         1.440     9.440    eth_rx_clk
    SLICE_X88Y59         FDSE                                         r  soclinux_ethmac_liteethmaccrc32checker_crc_reg_reg[6]/C
                         clock pessimism              0.090     9.530    
                         clock uncertainty           -0.035     9.495    
    SLICE_X88Y59         FDSE (Setup_fdse_C_CE)      -0.201     9.294    soclinux_ethmac_liteethmaccrc32checker_crc_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          9.294    
                         arrival time                          -5.392    
  -------------------------------------------------------------------
                         slack                                  3.902    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 FDPE_8/C
                            (rising edge-triggered cell FDPE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.890ns
    Source Clock Delay      (SCD):    0.652ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_3/O
                         net (fo=185, routed)         0.652     0.652    eth_rx_clk
    SLICE_X105Y69        FDPE                                         r  FDPE_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y69        FDPE (Prop_fdpe_C_Q)         0.100     0.752 r  FDPE_8/Q
                         net (fo=1, routed)           0.055     0.807    impl_xilinxasyncresetsynchronizerimpl4_rst_meta
    SLICE_X105Y69        FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_3/O
                         net (fo=185, routed)         0.890     0.890    eth_rx_clk
    SLICE_X105Y69        FDPE                                         r  FDPE_9/C
                         clock pessimism             -0.238     0.652    
    SLICE_X105Y69        FDPE (Hold_fdpe_C_D)         0.047     0.699    FDPE_9
  -------------------------------------------------------------------
                         required time                         -0.699    
                         arrival time                           0.807    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 soclinux_ethmac_bufferizeendpoints_pipe_valid_source_payload_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg_0_7_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.100ns (38.246%)  route 0.161ns (61.754%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.885ns
    Source Clock Delay      (SCD):    0.649ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_3/O
                         net (fo=185, routed)         0.649     0.649    eth_rx_clk
    SLICE_X88Y60         FDRE                                         r  soclinux_ethmac_bufferizeendpoints_pipe_valid_source_payload_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y60         FDRE (Prop_fdre_C_Q)         0.100     0.749 r  soclinux_ethmac_bufferizeendpoints_pipe_valid_source_payload_data_reg[0]/Q
                         net (fo=11, routed)          0.161     0.910    storage_11_reg_0_7_0_5/DIA0
    SLICE_X90Y63         RAMD32                                       r  storage_11_reg_0_7_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_3/O
                         net (fo=185, routed)         0.885     0.885    storage_11_reg_0_7_0_5/WCLK
    SLICE_X90Y63         RAMD32                                       r  storage_11_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.225     0.660    
    SLICE_X90Y63         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     0.791    storage_11_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.791    
                         arrival time                           0.910    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 ethphy_liteethphygmiimiirx_gmii_rx_source_payload_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethphy_liteethphygmiimiirx_converter_converter_source_payload_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.100ns (47.111%)  route 0.112ns (52.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.886ns
    Source Clock Delay      (SCD):    0.647ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_3/O
                         net (fo=185, routed)         0.647     0.647    eth_rx_clk
    SLICE_X87Y61         FDRE                                         r  ethphy_liteethphygmiimiirx_gmii_rx_source_payload_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y61         FDRE (Prop_fdre_C_Q)         0.100     0.747 r  ethphy_liteethphygmiimiirx_gmii_rx_source_payload_data_reg[2]/Q
                         net (fo=4, routed)           0.112     0.859    ethphy_liteethphygmiimiirx_gmii_rx_source_payload_data[2]
    SLICE_X89Y62         FDRE                                         r  ethphy_liteethphygmiimiirx_converter_converter_source_payload_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_3/O
                         net (fo=185, routed)         0.886     0.886    eth_rx_clk
    SLICE_X89Y62         FDRE                                         r  ethphy_liteethphygmiimiirx_converter_converter_source_payload_data_reg[2]/C
                         clock pessimism             -0.208     0.678    
    SLICE_X89Y62         FDRE (Hold_fdre_C_D)         0.040     0.718    ethphy_liteethphygmiimiirx_converter_converter_source_payload_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.718    
                         arrival time                           0.859    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 ethphy_liteethphygmiimiirx_pads_d_rx_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethphy_liteethphygmiimiirx_gmii_rx_source_payload_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.100ns (50.577%)  route 0.098ns (49.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.886ns
    Source Clock Delay      (SCD):    0.647ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_3/O
                         net (fo=185, routed)         0.647     0.647    eth_rx_clk
    SLICE_X84Y60         FDRE                                         r  ethphy_liteethphygmiimiirx_pads_d_rx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y60         FDRE (Prop_fdre_C_Q)         0.100     0.747 r  ethphy_liteethphygmiimiirx_pads_d_rx_data_reg[2]/Q
                         net (fo=1, routed)           0.098     0.845    ethphy_liteethphygmiimiirx_pads_d_rx_data[2]
    SLICE_X87Y61         FDRE                                         r  ethphy_liteethphygmiimiirx_gmii_rx_source_payload_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_3/O
                         net (fo=185, routed)         0.886     0.886    eth_rx_clk
    SLICE_X87Y61         FDRE                                         r  ethphy_liteethphygmiimiirx_gmii_rx_source_payload_data_reg[2]/C
                         clock pessimism             -0.225     0.661    
    SLICE_X87Y61         FDRE (Hold_fdre_C_D)         0.040     0.701    ethphy_liteethphygmiimiirx_gmii_rx_source_payload_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.701    
                         arrival time                           0.845    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 ethphy_liteethphygmiimiirx_converter_converter_source_payload_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soclinux_ethmac_bufferizeendpoints_pipe_valid_source_payload_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.133ns (57.869%)  route 0.097ns (42.131%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.888ns
    Source Clock Delay      (SCD):    0.649ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_3/O
                         net (fo=185, routed)         0.649     0.649    eth_rx_clk
    SLICE_X89Y60         FDRE                                         r  ethphy_liteethphygmiimiirx_converter_converter_source_payload_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y60         FDRE (Prop_fdre_C_Q)         0.100     0.749 r  ethphy_liteethphygmiimiirx_converter_converter_source_payload_data_reg[4]/Q
                         net (fo=2, routed)           0.097     0.846    ethphy_liteethphygmiimiirx_converter_converter_source_payload_data[4]
    SLICE_X88Y60         LUT3 (Prop_lut3_I0_O)        0.033     0.879 r  soclinux_ethmac_bufferizeendpoints_pipe_valid_source_payload_data[4]_i_1/O
                         net (fo=1, routed)           0.000     0.879    ethphy_liteethphygmiimiirx_mux_source_payload_data[4]
    SLICE_X88Y60         FDRE                                         r  soclinux_ethmac_bufferizeendpoints_pipe_valid_source_payload_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_3/O
                         net (fo=185, routed)         0.888     0.888    eth_rx_clk
    SLICE_X88Y60         FDRE                                         r  soclinux_ethmac_bufferizeendpoints_pipe_valid_source_payload_data_reg[4]/C
                         clock pessimism             -0.228     0.660    
    SLICE_X88Y60         FDRE (Hold_fdre_C_D)         0.075     0.735    soclinux_ethmac_bufferizeendpoints_pipe_valid_source_payload_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.735    
                         arrival time                           0.879    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 ethphy_liteethphygmiimiirx_pads_d_rx_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethphy_liteethphygmiimiirx_gmii_rx_source_payload_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.100ns (50.731%)  route 0.097ns (49.269%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.886ns
    Source Clock Delay      (SCD):    0.647ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_3/O
                         net (fo=185, routed)         0.647     0.647    eth_rx_clk
    SLICE_X84Y60         FDRE                                         r  ethphy_liteethphygmiimiirx_pads_d_rx_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y60         FDRE (Prop_fdre_C_Q)         0.100     0.747 r  ethphy_liteethphygmiimiirx_pads_d_rx_data_reg[4]/Q
                         net (fo=1, routed)           0.097     0.844    ethphy_liteethphygmiimiirx_pads_d_rx_data[4]
    SLICE_X84Y61         FDRE                                         r  ethphy_liteethphygmiimiirx_gmii_rx_source_payload_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_3/O
                         net (fo=185, routed)         0.886     0.886    eth_rx_clk
    SLICE_X84Y61         FDRE                                         r  ethphy_liteethphygmiimiirx_gmii_rx_source_payload_data_reg[4]/C
                         clock pessimism             -0.225     0.661    
    SLICE_X84Y61         FDRE (Hold_fdre_C_D)         0.038     0.699    ethphy_liteethphygmiimiirx_gmii_rx_source_payload_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.699    
                         arrival time                           0.844    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 ethphy_liteethphygmiimiirx_pads_d_rx_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethphy_liteethphygmiimiirx_gmii_rx_source_payload_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.633%)  route 0.101ns (50.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.883ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_3/O
                         net (fo=185, routed)         0.644     0.644    eth_rx_clk
    SLICE_X89Y68         FDRE                                         r  ethphy_liteethphygmiimiirx_pads_d_rx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y68         FDRE (Prop_fdre_C_Q)         0.100     0.744 r  ethphy_liteethphygmiimiirx_pads_d_rx_data_reg[6]/Q
                         net (fo=1, routed)           0.101     0.845    ethphy_liteethphygmiimiirx_pads_d_rx_data[6]
    SLICE_X88Y66         FDRE                                         r  ethphy_liteethphygmiimiirx_gmii_rx_source_payload_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_3/O
                         net (fo=185, routed)         0.883     0.883    eth_rx_clk
    SLICE_X88Y66         FDRE                                         r  ethphy_liteethphygmiimiirx_gmii_rx_source_payload_data_reg[6]/C
                         clock pessimism             -0.225     0.658    
    SLICE_X88Y66         FDRE (Hold_fdre_C_D)         0.038     0.696    ethphy_liteethphygmiimiirx_gmii_rx_source_payload_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.696    
                         arrival time                           0.845    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 ethphy_liteethphygmiimiirx_pads_d_rx_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethphy_liteethphygmiimiirx_gmii_rx_source_payload_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.892%)  route 0.105ns (51.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.883ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_3/O
                         net (fo=185, routed)         0.644     0.644    eth_rx_clk
    SLICE_X89Y68         FDRE                                         r  ethphy_liteethphygmiimiirx_pads_d_rx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y68         FDRE (Prop_fdre_C_Q)         0.100     0.744 r  ethphy_liteethphygmiimiirx_pads_d_rx_data_reg[3]/Q
                         net (fo=1, routed)           0.105     0.849    ethphy_liteethphygmiimiirx_pads_d_rx_data[3]
    SLICE_X88Y66         FDRE                                         r  ethphy_liteethphygmiimiirx_gmii_rx_source_payload_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_3/O
                         net (fo=185, routed)         0.883     0.883    eth_rx_clk
    SLICE_X88Y66         FDRE                                         r  ethphy_liteethphygmiimiirx_gmii_rx_source_payload_data_reg[3]/C
                         clock pessimism             -0.225     0.658    
    SLICE_X88Y66         FDRE (Hold_fdre_C_D)         0.040     0.698    ethphy_liteethphygmiimiirx_gmii_rx_source_payload_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.698    
                         arrival time                           0.849    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 ethphy_liteethphygmiimiirx_gmii_rx_source_payload_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethphy_liteethphygmiimiirx_converter_converter_source_payload_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.191%)  route 0.103ns (50.809%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.884ns
    Source Clock Delay      (SCD):    0.647ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_3/O
                         net (fo=185, routed)         0.647     0.647    eth_rx_clk
    SLICE_X87Y61         FDRE                                         r  ethphy_liteethphygmiimiirx_gmii_rx_source_payload_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y61         FDRE (Prop_fdre_C_Q)         0.100     0.747 r  ethphy_liteethphygmiimiirx_gmii_rx_source_payload_data_reg[2]/Q
                         net (fo=4, routed)           0.103     0.850    ethphy_liteethphygmiimiirx_gmii_rx_source_payload_data[2]
    SLICE_X87Y62         FDRE                                         r  ethphy_liteethphygmiimiirx_converter_converter_source_payload_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_3/O
                         net (fo=185, routed)         0.884     0.884    eth_rx_clk
    SLICE_X87Y62         FDRE                                         r  ethphy_liteethphygmiimiirx_converter_converter_source_payload_data_reg[6]/C
                         clock pessimism             -0.225     0.659    
    SLICE_X87Y62         FDRE (Hold_fdre_C_D)         0.040     0.699    ethphy_liteethphygmiimiirx_converter_converter_source_payload_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.699    
                         arrival time                           0.850    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 soclinux_ethmac_liteethmaccrc32checker_crc_reg_reg[16]/C
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soclinux_ethmac_liteethmaccrc32checker_crc_reg_reg[24]/D
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.157ns (57.825%)  route 0.115ns (42.175%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    0.650ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_3/O
                         net (fo=185, routed)         0.650     0.650    eth_rx_clk
    SLICE_X88Y58         FDSE                                         r  soclinux_ethmac_liteethmaccrc32checker_crc_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y58         FDSE (Prop_fdse_C_Q)         0.091     0.741 r  soclinux_ethmac_liteethmaccrc32checker_crc_reg_reg[16]/Q
                         net (fo=2, routed)           0.115     0.856    soclinux_ethmac_liteethmaccrc32checker_crc_reg_reg_n_0_[16]
    SLICE_X86Y59         LUT6 (Prop_lut6_I1_O)        0.066     0.922 r  soclinux_ethmac_liteethmaccrc32checker_crc_reg[24]_i_1/O
                         net (fo=1, routed)           0.000     0.922    soclinux_ethmac_liteethmaccrc32checker_crc_next_reg[24]
    SLICE_X86Y59         FDSE                                         r  soclinux_ethmac_liteethmaccrc32checker_crc_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_3/O
                         net (fo=185, routed)         0.887     0.887    eth_rx_clk
    SLICE_X86Y59         FDSE                                         r  soclinux_ethmac_liteethmaccrc32checker_crc_reg_reg[24]/C
                         clock pessimism             -0.208     0.679    
    SLICE_X86Y59         FDSE (Hold_fdse_C_D)         0.087     0.766    soclinux_ethmac_liteethmaccrc32checker_crc_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.766    
                         arrival time                           0.922    
  -------------------------------------------------------------------
                         slack                                  0.156    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_rx_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { BUFG_3/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB36_X6Y15    storage_12_reg/CLKBWRCLK
Min Period        n/a     FDPE/C              n/a            0.750         8.000       7.250      SLICE_X105Y69   FDPE_9/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X92Y61    FSM_onehot_soclinux_rxdatapath_bufferizeendpoints_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X124Y208  ethphy_eth_counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X122Y208  ethphy_eth_counter_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X122Y207  ethphy_eth_counter_reg[7]/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X122Y207  ethphy_eth_counter_reg[9]/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X93Y58    impl_xilinxmultiregimpl8_regs1_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X93Y61    impl_xilinxmultiregimpl8_regs1_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X93Y61    impl_xilinxmultiregimpl8_regs1_reg[2]/C
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X90Y63    storage_11_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X90Y63    storage_11_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X90Y63    storage_11_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X90Y63    storage_11_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X90Y63    storage_11_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X90Y63    storage_11_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         4.000       3.232      SLICE_X90Y63    storage_11_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         4.000       3.232      SLICE_X90Y63    storage_11_reg_0_7_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X90Y64    storage_11_reg_0_7_6_9/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X90Y64    storage_11_reg_0_7_6_9/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X90Y64    storage_11_reg_0_7_6_9/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X90Y64    storage_11_reg_0_7_6_9/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X90Y64    storage_11_reg_0_7_6_9/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X90Y64    storage_11_reg_0_7_6_9/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X90Y64    storage_11_reg_0_7_6_9/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X90Y64    storage_11_reg_0_7_6_9/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         4.000       3.232      SLICE_X90Y64    storage_11_reg_0_7_6_9/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         4.000       3.232      SLICE_X90Y64    storage_11_reg_0_7_6_9/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X90Y63    storage_11_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X90Y63    storage_11_reg_0_7_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  eth_tx_clk
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.592ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.592ns  (required time - arrival time)
  Source:                 FDPE_6/C
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FDPE_7/D
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.334ns  (logic 0.223ns (66.790%)  route 0.111ns (33.210%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, routed)         1.583     1.583    eth_tx_clk
    SLICE_X105Y63        FDPE                                         r  FDPE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y63        FDPE (Prop_fdpe_C_Q)         0.223     1.806 r  FDPE_6/Q
                         net (fo=1, routed)           0.111     1.917    impl_xilinxasyncresetsynchronizerimpl3_rst_meta
    SLICE_X105Y63        FDPE                                         r  FDPE_7/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y2        BUFG                         0.000     2.000 r  BUFG_4/O
                         net (fo=161, routed)         1.447     3.447    eth_tx_clk
    SLICE_X105Y63        FDPE                                         r  FDPE_7/C
                         clock pessimism              0.136     3.583    
                         clock uncertainty           -0.064     3.519    
    SLICE_X105Y63        FDPE (Setup_fdpe_C_D)       -0.010     3.509    FDPE_7
  -------------------------------------------------------------------
                         required time                          3.509    
                         arrival time                          -1.917    
  -------------------------------------------------------------------
                         slack                                  1.592    

Slack (MET) :             2.733ns  (required time - arrival time)
  Source:                 soclinux_ethmac_tx_crc_pipe_valid_source_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        4.590ns  (logic 0.680ns (14.814%)  route 3.910ns (85.186%))
  Logic Levels:           6  (LUT2=1 LUT3=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.540ns = ( 9.540 - 8.000 ) 
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.017ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, routed)         1.753     1.753    eth_tx_clk
    SLICE_X96Y46         FDRE                                         r  soclinux_ethmac_tx_crc_pipe_valid_source_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y46         FDRE (Prop_fdre_C_Q)         0.223     1.976 f  soclinux_ethmac_tx_crc_pipe_valid_source_valid_reg/Q
                         net (fo=7, routed)           0.599     2.575    soclinux_ethmac_tx_crc_pipe_valid_source_valid
    SLICE_X96Y47         LUT3 (Prop_lut3_I0_O)        0.051     2.626 f  FSM_onehot_soclinux_txdatapath_liteethmacpreambleinserter_state[2]_i_5/O
                         net (fo=7, routed)           0.253     2.879    soclinux_ethmac_tx_crc_source_valid
    SLICE_X95Y47         LUT4 (Prop_lut4_I1_O)        0.136     3.015 r  soclinux_ethmac_tx_crc_cnt[1]_i_2/O
                         net (fo=8, routed)           0.452     3.467    soclinux_ethmac_tx_preamble_sink_ready
    SLICE_X97Y45         LUT3 (Prop_lut3_I1_O)        0.043     3.510 r  soclinux_ethmac_tx_crc_pipe_valid_source_payload_data[7]_i_2/O
                         net (fo=12, routed)          0.473     3.983    soclinux_ethmac_tx_crc_pipe_valid_sink_ready
    SLICE_X97Y46         LUT4 (Prop_lut4_I0_O)        0.052     4.035 r  storage_10_reg_i_45/O
                         net (fo=11, routed)          0.416     4.451    soclinux_txdatapath_liteethmactxlastbe_next_state1391_out
    SLICE_X100Y43        LUT2 (Prop_lut2_I0_O)        0.132     4.583 r  storage_10_reg_i_44/O
                         net (fo=2, routed)           0.194     4.777    soclinux_ethmac_tx_cdc_cdc_graycounter1_ce
    SLICE_X100Y44        LUT6 (Prop_lut6_I1_O)        0.043     4.820 r  storage_10_reg_i_1/O
                         net (fo=2, routed)           1.523     6.343    soclinux_ethmac_tx_cdc_cdc_graycounter1_q_next_binary[4]
    RAMB36_X6Y10         RAMB36E1                                     r  storage_10_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_4/O
                         net (fo=161, routed)         1.540     9.540    eth_tx_clk
    RAMB36_X6Y10         RAMB36E1                                     r  storage_10_reg/CLKARDCLK
                         clock pessimism              0.017     9.557    
                         clock uncertainty           -0.064     9.492    
    RAMB36_X6Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.416     9.076    storage_10_reg
  -------------------------------------------------------------------
                         required time                          9.076    
                         arrival time                          -6.343    
  -------------------------------------------------------------------
                         slack                                  2.733    

Slack (MET) :             3.024ns  (required time - arrival time)
  Source:                 soclinux_ethmac_tx_crc_pipe_valid_source_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        4.300ns  (logic 0.637ns (14.815%)  route 3.663ns (85.185%))
  Logic Levels:           5  (LUT3=2 LUT4=3)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.540ns = ( 9.540 - 8.000 ) 
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.017ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, routed)         1.753     1.753    eth_tx_clk
    SLICE_X96Y46         FDRE                                         r  soclinux_ethmac_tx_crc_pipe_valid_source_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y46         FDRE (Prop_fdre_C_Q)         0.223     1.976 f  soclinux_ethmac_tx_crc_pipe_valid_source_valid_reg/Q
                         net (fo=7, routed)           0.599     2.575    soclinux_ethmac_tx_crc_pipe_valid_source_valid
    SLICE_X96Y47         LUT3 (Prop_lut3_I0_O)        0.051     2.626 f  FSM_onehot_soclinux_txdatapath_liteethmacpreambleinserter_state[2]_i_5/O
                         net (fo=7, routed)           0.253     2.879    soclinux_ethmac_tx_crc_source_valid
    SLICE_X95Y47         LUT4 (Prop_lut4_I1_O)        0.136     3.015 r  soclinux_ethmac_tx_crc_cnt[1]_i_2/O
                         net (fo=8, routed)           0.452     3.467    soclinux_ethmac_tx_preamble_sink_ready
    SLICE_X97Y45         LUT3 (Prop_lut3_I1_O)        0.043     3.510 r  soclinux_ethmac_tx_crc_pipe_valid_source_payload_data[7]_i_2/O
                         net (fo=12, routed)          0.473     3.983    soclinux_ethmac_tx_crc_pipe_valid_sink_ready
    SLICE_X97Y46         LUT4 (Prop_lut4_I0_O)        0.052     4.035 r  storage_10_reg_i_45/O
                         net (fo=11, routed)          0.408     4.442    soclinux_txdatapath_liteethmactxlastbe_next_state1391_out
    SLICE_X101Y43        LUT4 (Prop_lut4_I1_O)        0.132     4.574 r  storage_10_reg_i_4/O
                         net (fo=2, routed)           1.478     6.053    soclinux_ethmac_tx_cdc_cdc_graycounter1_q_next_binary[1]
    RAMB36_X6Y10         RAMB36E1                                     r  storage_10_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_4/O
                         net (fo=161, routed)         1.540     9.540    eth_tx_clk
    RAMB36_X6Y10         RAMB36E1                                     r  storage_10_reg/CLKARDCLK
                         clock pessimism              0.017     9.557    
                         clock uncertainty           -0.064     9.492    
    RAMB36_X6Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.416     9.076    storage_10_reg
  -------------------------------------------------------------------
                         required time                          9.076    
                         arrival time                          -6.053    
  -------------------------------------------------------------------
                         slack                                  3.024    

Slack (MET) :             3.042ns  (required time - arrival time)
  Source:                 soclinux_ethmac_tx_crc_pipe_valid_source_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        4.281ns  (logic 0.637ns (14.879%)  route 3.644ns (85.121%))
  Logic Levels:           5  (LUT3=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.540ns = ( 9.540 - 8.000 ) 
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.017ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, routed)         1.753     1.753    eth_tx_clk
    SLICE_X96Y46         FDRE                                         r  soclinux_ethmac_tx_crc_pipe_valid_source_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y46         FDRE (Prop_fdre_C_Q)         0.223     1.976 f  soclinux_ethmac_tx_crc_pipe_valid_source_valid_reg/Q
                         net (fo=7, routed)           0.599     2.575    soclinux_ethmac_tx_crc_pipe_valid_source_valid
    SLICE_X96Y47         LUT3 (Prop_lut3_I0_O)        0.051     2.626 f  FSM_onehot_soclinux_txdatapath_liteethmacpreambleinserter_state[2]_i_5/O
                         net (fo=7, routed)           0.253     2.879    soclinux_ethmac_tx_crc_source_valid
    SLICE_X95Y47         LUT4 (Prop_lut4_I1_O)        0.136     3.015 r  soclinux_ethmac_tx_crc_cnt[1]_i_2/O
                         net (fo=8, routed)           0.452     3.467    soclinux_ethmac_tx_preamble_sink_ready
    SLICE_X97Y45         LUT3 (Prop_lut3_I1_O)        0.043     3.510 r  soclinux_ethmac_tx_crc_pipe_valid_source_payload_data[7]_i_2/O
                         net (fo=12, routed)          0.473     3.983    soclinux_ethmac_tx_crc_pipe_valid_sink_ready
    SLICE_X97Y46         LUT4 (Prop_lut4_I0_O)        0.052     4.035 r  storage_10_reg_i_45/O
                         net (fo=11, routed)          0.340     4.375    soclinux_txdatapath_liteethmactxlastbe_next_state1391_out
    SLICE_X101Y44        LUT6 (Prop_lut6_I2_O)        0.132     4.507 r  storage_10_reg_i_2/O
                         net (fo=2, routed)           1.527     6.034    soclinux_ethmac_tx_cdc_cdc_graycounter1_q_next_binary[3]
    RAMB36_X6Y10         RAMB36E1                                     r  storage_10_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_4/O
                         net (fo=161, routed)         1.540     9.540    eth_tx_clk
    RAMB36_X6Y10         RAMB36E1                                     r  storage_10_reg/CLKARDCLK
                         clock pessimism              0.017     9.557    
                         clock uncertainty           -0.064     9.492    
    RAMB36_X6Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.416     9.076    storage_10_reg
  -------------------------------------------------------------------
                         required time                          9.076    
                         arrival time                          -6.034    
  -------------------------------------------------------------------
                         slack                                  3.042    

Slack (MET) :             3.065ns  (required time - arrival time)
  Source:                 soclinux_ethmac_tx_crc_pipe_valid_source_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        4.258ns  (logic 0.637ns (14.959%)  route 3.621ns (85.041%))
  Logic Levels:           5  (LUT3=2 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.540ns = ( 9.540 - 8.000 ) 
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.017ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, routed)         1.753     1.753    eth_tx_clk
    SLICE_X96Y46         FDRE                                         r  soclinux_ethmac_tx_crc_pipe_valid_source_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y46         FDRE (Prop_fdre_C_Q)         0.223     1.976 f  soclinux_ethmac_tx_crc_pipe_valid_source_valid_reg/Q
                         net (fo=7, routed)           0.599     2.575    soclinux_ethmac_tx_crc_pipe_valid_source_valid
    SLICE_X96Y47         LUT3 (Prop_lut3_I0_O)        0.051     2.626 f  FSM_onehot_soclinux_txdatapath_liteethmacpreambleinserter_state[2]_i_5/O
                         net (fo=7, routed)           0.253     2.879    soclinux_ethmac_tx_crc_source_valid
    SLICE_X95Y47         LUT4 (Prop_lut4_I1_O)        0.136     3.015 r  soclinux_ethmac_tx_crc_cnt[1]_i_2/O
                         net (fo=8, routed)           0.452     3.467    soclinux_ethmac_tx_preamble_sink_ready
    SLICE_X97Y45         LUT3 (Prop_lut3_I1_O)        0.043     3.510 r  soclinux_ethmac_tx_crc_pipe_valid_source_payload_data[7]_i_2/O
                         net (fo=12, routed)          0.473     3.983    soclinux_ethmac_tx_crc_pipe_valid_sink_ready
    SLICE_X97Y46         LUT4 (Prop_lut4_I0_O)        0.052     4.035 r  storage_10_reg_i_45/O
                         net (fo=11, routed)          0.542     4.576    soclinux_txdatapath_liteethmactxlastbe_next_state1391_out
    SLICE_X101Y43        LUT5 (Prop_lut5_I1_O)        0.132     4.708 r  storage_10_reg_i_3/O
                         net (fo=2, routed)           1.303     6.011    soclinux_ethmac_tx_cdc_cdc_graycounter1_q_next_binary[2]
    RAMB36_X6Y10         RAMB36E1                                     r  storage_10_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_4/O
                         net (fo=161, routed)         1.540     9.540    eth_tx_clk
    RAMB36_X6Y10         RAMB36E1                                     r  storage_10_reg/CLKARDCLK
                         clock pessimism              0.017     9.557    
                         clock uncertainty           -0.064     9.492    
    RAMB36_X6Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.416     9.076    storage_10_reg
  -------------------------------------------------------------------
                         required time                          9.076    
                         arrival time                          -6.011    
  -------------------------------------------------------------------
                         slack                                  3.065    

Slack (MET) :             3.173ns  (required time - arrival time)
  Source:                 soclinux_ethmac_tx_crc_pipe_valid_source_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        4.150ns  (logic 0.637ns (15.349%)  route 3.513ns (84.651%))
  Logic Levels:           5  (LUT3=3 LUT4=2)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.540ns = ( 9.540 - 8.000 ) 
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.017ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, routed)         1.753     1.753    eth_tx_clk
    SLICE_X96Y46         FDRE                                         r  soclinux_ethmac_tx_crc_pipe_valid_source_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y46         FDRE (Prop_fdre_C_Q)         0.223     1.976 f  soclinux_ethmac_tx_crc_pipe_valid_source_valid_reg/Q
                         net (fo=7, routed)           0.599     2.575    soclinux_ethmac_tx_crc_pipe_valid_source_valid
    SLICE_X96Y47         LUT3 (Prop_lut3_I0_O)        0.051     2.626 f  FSM_onehot_soclinux_txdatapath_liteethmacpreambleinserter_state[2]_i_5/O
                         net (fo=7, routed)           0.253     2.879    soclinux_ethmac_tx_crc_source_valid
    SLICE_X95Y47         LUT4 (Prop_lut4_I1_O)        0.136     3.015 r  soclinux_ethmac_tx_crc_cnt[1]_i_2/O
                         net (fo=8, routed)           0.452     3.467    soclinux_ethmac_tx_preamble_sink_ready
    SLICE_X97Y45         LUT3 (Prop_lut3_I1_O)        0.043     3.510 r  soclinux_ethmac_tx_crc_pipe_valid_source_payload_data[7]_i_2/O
                         net (fo=12, routed)          0.473     3.983    soclinux_ethmac_tx_crc_pipe_valid_sink_ready
    SLICE_X97Y46         LUT4 (Prop_lut4_I0_O)        0.052     4.035 r  storage_10_reg_i_45/O
                         net (fo=11, routed)          0.411     4.445    soclinux_txdatapath_liteethmactxlastbe_next_state1391_out
    SLICE_X101Y43        LUT3 (Prop_lut3_I2_O)        0.132     4.577 r  storage_10_reg_i_5/O
                         net (fo=2, routed)           1.326     5.903    soclinux_ethmac_tx_cdc_cdc_graycounter1_q_next_binary[0]
    RAMB36_X6Y10         RAMB36E1                                     r  storage_10_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_4/O
                         net (fo=161, routed)         1.540     9.540    eth_tx_clk
    RAMB36_X6Y10         RAMB36E1                                     r  storage_10_reg/CLKARDCLK
                         clock pessimism              0.017     9.557    
                         clock uncertainty           -0.064     9.492    
    RAMB36_X6Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.416     9.076    storage_10_reg
  -------------------------------------------------------------------
                         required time                          9.076    
                         arrival time                          -5.903    
  -------------------------------------------------------------------
                         slack                                  3.173    

Slack (MET) :             3.180ns  (required time - arrival time)
  Source:                 storage_10_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soclinux_ethmac_tx_padding_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        4.400ns  (logic 1.929ns (43.836%)  route 2.471ns (56.164%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.608ns = ( 9.608 - 8.000 ) 
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    0.017ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, routed)         1.677     1.677    eth_tx_clk
    RAMB36_X6Y10         RAMB36E1                                     r  storage_10_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[3])
                                                      1.800     3.477 r  storage_10_reg/DOBDO[3]
                         net (fo=1, routed)           0.671     4.148    soclinux_ethmac_tx_converter_sink_payload_last_be[3]
    SLICE_X145Y50        LUT6 (Prop_lut6_I2_O)        0.043     4.191 r  soclinux_txdatapath_liteethmacpaddinginserter_state_i_2/O
                         net (fo=3, routed)           1.088     5.278    soclinux_ethmac_tx_converter_converter_source_payload_data[8]
    SLICE_X95Y45         LUT2 (Prop_lut2_I0_O)        0.043     5.321 r  soclinux_ethmac_tx_padding_counter[0]_i_4/O
                         net (fo=2, routed)           0.184     5.506    soclinux_ethmac_tx_last_be_source_last
    SLICE_X95Y44         LUT5 (Prop_lut5_I0_O)        0.043     5.549 r  soclinux_ethmac_tx_padding_counter[0]_i_1/O
                         net (fo=16, routed)          0.528     6.077    soclinux_ethmac_tx_padding_counter[0]_i_1_n_0
    SLICE_X91Y36         FDRE                                         r  soclinux_ethmac_tx_padding_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_4/O
                         net (fo=161, routed)         1.608     9.608    eth_tx_clk
    SLICE_X91Y36         FDRE                                         r  soclinux_ethmac_tx_padding_counter_reg[0]/C
                         clock pessimism              0.017     9.625    
                         clock uncertainty           -0.064     9.561    
    SLICE_X91Y36         FDRE (Setup_fdre_C_R)       -0.304     9.257    soclinux_ethmac_tx_padding_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          9.257    
                         arrival time                          -6.077    
  -------------------------------------------------------------------
                         slack                                  3.180    

Slack (MET) :             3.180ns  (required time - arrival time)
  Source:                 storage_10_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soclinux_ethmac_tx_padding_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        4.400ns  (logic 1.929ns (43.836%)  route 2.471ns (56.164%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.608ns = ( 9.608 - 8.000 ) 
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    0.017ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, routed)         1.677     1.677    eth_tx_clk
    RAMB36_X6Y10         RAMB36E1                                     r  storage_10_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[3])
                                                      1.800     3.477 r  storage_10_reg/DOBDO[3]
                         net (fo=1, routed)           0.671     4.148    soclinux_ethmac_tx_converter_sink_payload_last_be[3]
    SLICE_X145Y50        LUT6 (Prop_lut6_I2_O)        0.043     4.191 r  soclinux_txdatapath_liteethmacpaddinginserter_state_i_2/O
                         net (fo=3, routed)           1.088     5.278    soclinux_ethmac_tx_converter_converter_source_payload_data[8]
    SLICE_X95Y45         LUT2 (Prop_lut2_I0_O)        0.043     5.321 r  soclinux_ethmac_tx_padding_counter[0]_i_4/O
                         net (fo=2, routed)           0.184     5.506    soclinux_ethmac_tx_last_be_source_last
    SLICE_X95Y44         LUT5 (Prop_lut5_I0_O)        0.043     5.549 r  soclinux_ethmac_tx_padding_counter[0]_i_1/O
                         net (fo=16, routed)          0.528     6.077    soclinux_ethmac_tx_padding_counter[0]_i_1_n_0
    SLICE_X91Y36         FDRE                                         r  soclinux_ethmac_tx_padding_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_4/O
                         net (fo=161, routed)         1.608     9.608    eth_tx_clk
    SLICE_X91Y36         FDRE                                         r  soclinux_ethmac_tx_padding_counter_reg[1]/C
                         clock pessimism              0.017     9.625    
                         clock uncertainty           -0.064     9.561    
    SLICE_X91Y36         FDRE (Setup_fdre_C_R)       -0.304     9.257    soclinux_ethmac_tx_padding_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          9.257    
                         arrival time                          -6.077    
  -------------------------------------------------------------------
                         slack                                  3.180    

Slack (MET) :             3.180ns  (required time - arrival time)
  Source:                 storage_10_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soclinux_ethmac_tx_padding_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        4.400ns  (logic 1.929ns (43.836%)  route 2.471ns (56.164%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.608ns = ( 9.608 - 8.000 ) 
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    0.017ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, routed)         1.677     1.677    eth_tx_clk
    RAMB36_X6Y10         RAMB36E1                                     r  storage_10_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[3])
                                                      1.800     3.477 r  storage_10_reg/DOBDO[3]
                         net (fo=1, routed)           0.671     4.148    soclinux_ethmac_tx_converter_sink_payload_last_be[3]
    SLICE_X145Y50        LUT6 (Prop_lut6_I2_O)        0.043     4.191 r  soclinux_txdatapath_liteethmacpaddinginserter_state_i_2/O
                         net (fo=3, routed)           1.088     5.278    soclinux_ethmac_tx_converter_converter_source_payload_data[8]
    SLICE_X95Y45         LUT2 (Prop_lut2_I0_O)        0.043     5.321 r  soclinux_ethmac_tx_padding_counter[0]_i_4/O
                         net (fo=2, routed)           0.184     5.506    soclinux_ethmac_tx_last_be_source_last
    SLICE_X95Y44         LUT5 (Prop_lut5_I0_O)        0.043     5.549 r  soclinux_ethmac_tx_padding_counter[0]_i_1/O
                         net (fo=16, routed)          0.528     6.077    soclinux_ethmac_tx_padding_counter[0]_i_1_n_0
    SLICE_X91Y36         FDRE                                         r  soclinux_ethmac_tx_padding_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_4/O
                         net (fo=161, routed)         1.608     9.608    eth_tx_clk
    SLICE_X91Y36         FDRE                                         r  soclinux_ethmac_tx_padding_counter_reg[2]/C
                         clock pessimism              0.017     9.625    
                         clock uncertainty           -0.064     9.561    
    SLICE_X91Y36         FDRE (Setup_fdre_C_R)       -0.304     9.257    soclinux_ethmac_tx_padding_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          9.257    
                         arrival time                          -6.077    
  -------------------------------------------------------------------
                         slack                                  3.180    

Slack (MET) :             3.180ns  (required time - arrival time)
  Source:                 storage_10_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soclinux_ethmac_tx_padding_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        4.400ns  (logic 1.929ns (43.836%)  route 2.471ns (56.164%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.608ns = ( 9.608 - 8.000 ) 
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    0.017ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, routed)         1.677     1.677    eth_tx_clk
    RAMB36_X6Y10         RAMB36E1                                     r  storage_10_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[3])
                                                      1.800     3.477 r  storage_10_reg/DOBDO[3]
                         net (fo=1, routed)           0.671     4.148    soclinux_ethmac_tx_converter_sink_payload_last_be[3]
    SLICE_X145Y50        LUT6 (Prop_lut6_I2_O)        0.043     4.191 r  soclinux_txdatapath_liteethmacpaddinginserter_state_i_2/O
                         net (fo=3, routed)           1.088     5.278    soclinux_ethmac_tx_converter_converter_source_payload_data[8]
    SLICE_X95Y45         LUT2 (Prop_lut2_I0_O)        0.043     5.321 r  soclinux_ethmac_tx_padding_counter[0]_i_4/O
                         net (fo=2, routed)           0.184     5.506    soclinux_ethmac_tx_last_be_source_last
    SLICE_X95Y44         LUT5 (Prop_lut5_I0_O)        0.043     5.549 r  soclinux_ethmac_tx_padding_counter[0]_i_1/O
                         net (fo=16, routed)          0.528     6.077    soclinux_ethmac_tx_padding_counter[0]_i_1_n_0
    SLICE_X91Y36         FDRE                                         r  soclinux_ethmac_tx_padding_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_4/O
                         net (fo=161, routed)         1.608     9.608    eth_tx_clk
    SLICE_X91Y36         FDRE                                         r  soclinux_ethmac_tx_padding_counter_reg[3]/C
                         clock pessimism              0.017     9.625    
                         clock uncertainty           -0.064     9.561    
    SLICE_X91Y36         FDRE (Setup_fdre_C_R)       -0.304     9.257    soclinux_ethmac_tx_padding_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          9.257    
                         arrival time                          -6.077    
  -------------------------------------------------------------------
                         slack                                  3.180    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 soclinux_ethmac_tx_crc_reg_reg[17]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soclinux_ethmac_tx_crc_crc_packet_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.128ns (42.352%)  route 0.174ns (57.648%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.895ns
    Source Clock Delay      (SCD):    0.708ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, routed)         0.708     0.708    eth_tx_clk
    SLICE_X99Y49         FDSE                                         r  soclinux_ethmac_tx_crc_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y49         FDSE (Prop_fdse_C_Q)         0.100     0.808 r  soclinux_ethmac_tx_crc_reg_reg[17]/Q
                         net (fo=2, routed)           0.174     0.982    soclinux_ethmac_tx_crc_reg_reg_n_0_[17]
    SLICE_X97Y50         LUT4 (Prop_lut4_I3_O)        0.028     1.010 r  soclinux_ethmac_tx_crc_crc_packet[6]_i_1/O
                         net (fo=1, routed)           0.000     1.010    soclinux_ethmac_tx_crc_crc_packet_clockdomainsrenamer_clockdomainsrenamer1_next_value0[6]
    SLICE_X97Y50         FDRE                                         r  soclinux_ethmac_tx_crc_crc_packet_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, routed)         0.895     0.895    eth_tx_clk
    SLICE_X97Y50         FDRE                                         r  soclinux_ethmac_tx_crc_crc_packet_reg[6]/C
                         clock pessimism             -0.048     0.847    
    SLICE_X97Y50         FDRE (Hold_fdre_C_D)         0.060     0.907    soclinux_ethmac_tx_crc_crc_packet_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.907    
                         arrival time                           1.010    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 FDPE_6/C
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FDPE_7/D
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.895ns
    Source Clock Delay      (SCD):    0.656ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, routed)         0.656     0.656    eth_tx_clk
    SLICE_X105Y63        FDPE                                         r  FDPE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y63        FDPE (Prop_fdpe_C_Q)         0.100     0.756 r  FDPE_6/Q
                         net (fo=1, routed)           0.055     0.811    impl_xilinxasyncresetsynchronizerimpl3_rst_meta
    SLICE_X105Y63        FDPE                                         r  FDPE_7/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, routed)         0.895     0.895    eth_tx_clk
    SLICE_X105Y63        FDPE                                         r  FDPE_7/C
                         clock pessimism             -0.239     0.656    
    SLICE_X105Y63        FDPE (Hold_fdpe_C_D)         0.047     0.703    FDPE_7
  -------------------------------------------------------------------
                         required time                         -0.703    
                         arrival time                           0.811    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 ethphy_liteethphygmiimiitx_converter_converter_mux_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethphy_liteethphygmiimiitx_mii_tx_pads_tx_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.128ns (41.431%)  route 0.181ns (58.569%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.895ns
    Source Clock Delay      (SCD):    0.706ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, routed)         0.706     0.706    eth_tx_clk
    SLICE_X92Y49         FDRE                                         r  ethphy_liteethphygmiimiitx_converter_converter_mux_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y49         FDRE (Prop_fdre_C_Q)         0.100     0.806 r  ethphy_liteethphygmiimiitx_converter_converter_mux_reg/Q
                         net (fo=6, routed)           0.181     0.987    ethphy_liteethphygmiimiitx_converter_converter_mux
    SLICE_X96Y50         LUT6 (Prop_lut6_I5_O)        0.028     1.015 r  ethphy_liteethphygmiimiitx_mii_tx_pads_tx_data[2]_i_1/O
                         net (fo=1, routed)           0.000     1.015    ethphy_liteethphygmiimiitx_converter_source_payload_data[2]
    SLICE_X96Y50         FDRE                                         r  ethphy_liteethphygmiimiitx_mii_tx_pads_tx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, routed)         0.895     0.895    eth_tx_clk
    SLICE_X96Y50         FDRE                                         r  ethphy_liteethphygmiimiitx_mii_tx_pads_tx_data_reg[2]/C
                         clock pessimism             -0.048     0.847    
    SLICE_X96Y50         FDRE (Hold_fdre_C_D)         0.060     0.907    ethphy_liteethphygmiimiitx_mii_tx_pads_tx_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.907    
                         arrival time                           1.015    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 soclinux_ethmac_tx_crc_reg_reg[27]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soclinux_ethmac_tx_crc_reg_reg[13]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.128ns (40.017%)  route 0.192ns (59.983%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.897ns
    Source Clock Delay      (SCD):    0.708ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, routed)         0.708     0.708    eth_tx_clk
    SLICE_X99Y49         FDSE                                         r  soclinux_ethmac_tx_crc_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y49         FDSE (Prop_fdse_C_Q)         0.100     0.808 r  soclinux_ethmac_tx_crc_reg_reg[27]/Q
                         net (fo=15, routed)          0.192     1.000    p_10_in
    SLICE_X101Y50        LUT6 (Prop_lut6_I0_O)        0.028     1.028 r  soclinux_ethmac_tx_crc_reg[13]_i_1/O
                         net (fo=1, routed)           0.000     1.028    soclinux_ethmac_tx_crc_next_reg[13]
    SLICE_X101Y50        FDSE                                         r  soclinux_ethmac_tx_crc_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, routed)         0.897     0.897    eth_tx_clk
    SLICE_X101Y50        FDSE                                         r  soclinux_ethmac_tx_crc_reg_reg[13]/C
                         clock pessimism             -0.048     0.849    
    SLICE_X101Y50        FDSE (Hold_fdse_C_D)         0.060     0.909    soclinux_ethmac_tx_crc_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.909    
                         arrival time                           1.028    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 soclinux_ethmac_tx_crc_reg_reg[21]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soclinux_ethmac_tx_crc_reg_reg[29]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.128ns (67.010%)  route 0.063ns (32.990%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.969ns
    Source Clock Delay      (SCD):    0.709ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, routed)         0.709     0.709    eth_tx_clk
    SLICE_X101Y48        FDSE                                         r  soclinux_ethmac_tx_crc_reg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y48        FDSE (Prop_fdse_C_Q)         0.100     0.809 r  soclinux_ethmac_tx_crc_reg_reg[21]/Q
                         net (fo=2, routed)           0.063     0.872    soclinux_ethmac_tx_crc_reg_reg_n_0_[21]
    SLICE_X100Y48        LUT5 (Prop_lut5_I1_O)        0.028     0.900 r  soclinux_ethmac_tx_crc_reg[29]_i_1/O
                         net (fo=1, routed)           0.000     0.900    soclinux_ethmac_tx_crc_next_reg[29]
    SLICE_X100Y48        FDSE                                         r  soclinux_ethmac_tx_crc_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, routed)         0.969     0.969    eth_tx_clk
    SLICE_X100Y48        FDSE                                         r  soclinux_ethmac_tx_crc_reg_reg[29]/C
                         clock pessimism             -0.249     0.720    
    SLICE_X100Y48        FDSE (Hold_fdse_C_D)         0.061     0.781    soclinux_ethmac_tx_crc_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.781    
                         arrival time                           0.900    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 soclinux_ethmac_tx_crc_reg_reg[20]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soclinux_ethmac_tx_crc_crc_packet_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.128ns (66.661%)  route 0.064ns (33.339%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.968ns
    Source Clock Delay      (SCD):    0.708ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, routed)         0.708     0.708    eth_tx_clk
    SLICE_X101Y45        FDSE                                         r  soclinux_ethmac_tx_crc_reg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y45        FDSE (Prop_fdse_C_Q)         0.100     0.808 r  soclinux_ethmac_tx_crc_reg_reg[20]/Q
                         net (fo=2, routed)           0.064     0.872    soclinux_ethmac_tx_crc_reg_reg_n_0_[20]
    SLICE_X100Y45        LUT4 (Prop_lut4_I2_O)        0.028     0.900 r  soclinux_ethmac_tx_crc_crc_packet[3]_i_1/O
                         net (fo=1, routed)           0.000     0.900    soclinux_ethmac_tx_crc_crc_packet_clockdomainsrenamer_clockdomainsrenamer1_next_value0[3]
    SLICE_X100Y45        FDRE                                         r  soclinux_ethmac_tx_crc_crc_packet_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, routed)         0.968     0.968    eth_tx_clk
    SLICE_X100Y45        FDRE                                         r  soclinux_ethmac_tx_crc_crc_packet_reg[3]/C
                         clock pessimism             -0.249     0.719    
    SLICE_X100Y45        FDRE (Hold_fdre_C_D)         0.060     0.779    soclinux_ethmac_tx_crc_crc_packet_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.779    
                         arrival time                           0.900    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 soclinux_ethmac_tx_crc_reg_reg[19]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soclinux_ethmac_tx_crc_reg_reg[27]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.128ns (27.903%)  route 0.331ns (72.097%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.656ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, routed)         0.656     0.656    eth_tx_clk
    SLICE_X99Y50         FDSE                                         r  soclinux_ethmac_tx_crc_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y50         FDSE (Prop_fdse_C_Q)         0.100     0.756 r  soclinux_ethmac_tx_crc_reg_reg[19]/Q
                         net (fo=2, routed)           0.331     1.087    soclinux_ethmac_tx_crc_reg_reg_n_0_[19]
    SLICE_X99Y49         LUT5 (Prop_lut5_I0_O)        0.028     1.115 r  soclinux_ethmac_tx_crc_reg[27]_i_1/O
                         net (fo=1, routed)           0.000     1.115    soclinux_ethmac_tx_crc_next_reg[27]
    SLICE_X99Y49         FDSE                                         r  soclinux_ethmac_tx_crc_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, routed)         0.967     0.967    eth_tx_clk
    SLICE_X99Y49         FDSE                                         r  soclinux_ethmac_tx_crc_reg_reg[27]/C
                         clock pessimism             -0.048     0.919    
    SLICE_X99Y49         FDSE (Hold_fdse_C_D)         0.061     0.980    soclinux_ethmac_tx_crc_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           1.115    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 soclinux_ethmac_tx_cdc_cdc_graycounter1_q_binary_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soclinux_ethmac_tx_cdc_cdc_graycounter1_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.128ns (61.072%)  route 0.082ns (38.928%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.968ns
    Source Clock Delay      (SCD):    0.708ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, routed)         0.708     0.708    eth_tx_clk
    SLICE_X101Y43        FDRE                                         r  soclinux_ethmac_tx_cdc_cdc_graycounter1_q_binary_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y43        FDRE (Prop_fdre_C_Q)         0.100     0.808 r  soclinux_ethmac_tx_cdc_cdc_graycounter1_q_binary_reg[2]/Q
                         net (fo=7, routed)           0.082     0.890    soclinux_ethmac_tx_cdc_cdc_graycounter1_q_binary_reg__0[2]
    SLICE_X100Y43        LUT6 (Prop_lut6_I2_O)        0.028     0.918 r  soclinux_ethmac_tx_cdc_cdc_graycounter1_q[3]_i_1/O
                         net (fo=1, routed)           0.000     0.918    soclinux_ethmac_tx_cdc_cdc_graycounter1_q_next[3]
    SLICE_X100Y43        FDRE                                         r  soclinux_ethmac_tx_cdc_cdc_graycounter1_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, routed)         0.968     0.968    eth_tx_clk
    SLICE_X100Y43        FDRE                                         r  soclinux_ethmac_tx_cdc_cdc_graycounter1_q_reg[3]/C
                         clock pessimism             -0.249     0.719    
    SLICE_X100Y43        FDRE (Hold_fdre_C_D)         0.060     0.779    soclinux_ethmac_tx_cdc_cdc_graycounter1_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.779    
                         arrival time                           0.918    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 ethphy_liteethphygmiimiitx_mii_tx_pads_tx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_tx_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.128ns (60.480%)  route 0.084ns (39.520%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    0.654ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, routed)         0.654     0.654    eth_tx_clk
    SLICE_X93Y50         FDRE                                         r  ethphy_liteethphygmiimiitx_mii_tx_pads_tx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y50         FDRE (Prop_fdre_C_Q)         0.100     0.754 r  ethphy_liteethphygmiimiitx_mii_tx_pads_tx_data_reg[0]/Q
                         net (fo=1, routed)           0.084     0.838    ethphy_liteethphygmiimiitx_mii_tx_pads_tx_data[0]
    SLICE_X92Y50         LUT3 (Prop_lut3_I0_O)        0.028     0.866 r  eth_tx_data[0]_i_1/O
                         net (fo=1, routed)           0.000     0.866    eth_tx_data[0]_i_1_n_0
    SLICE_X92Y50         FDRE                                         r  eth_tx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, routed)         0.893     0.893    eth_tx_clk
    SLICE_X92Y50         FDRE                                         r  eth_tx_data_reg[0]/C
                         clock pessimism             -0.228     0.665    
    SLICE_X92Y50         FDRE (Hold_fdre_C_D)         0.060     0.725    eth_tx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.725    
                         arrival time                           0.866    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 soclinux_ethmac_tx_crc_reg_reg[28]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soclinux_ethmac_tx_crc_crc_packet_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.130ns (56.248%)  route 0.101ns (43.752%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.968ns
    Source Clock Delay      (SCD):    0.708ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, routed)         0.708     0.708    eth_tx_clk
    SLICE_X101Y45        FDSE                                         r  soclinux_ethmac_tx_crc_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y45        FDSE (Prop_fdse_C_Q)         0.100     0.808 r  soclinux_ethmac_tx_crc_reg_reg[28]/Q
                         net (fo=8, routed)           0.101     0.909    p_12_in
    SLICE_X100Y45        LUT4 (Prop_lut4_I3_O)        0.030     0.939 r  soclinux_ethmac_tx_crc_crc_packet[27]_i_1/O
                         net (fo=1, routed)           0.000     0.939    soclinux_ethmac_tx_crc_crc_packet_clockdomainsrenamer_clockdomainsrenamer1_next_value0[27]
    SLICE_X100Y45        FDRE                                         r  soclinux_ethmac_tx_crc_crc_packet_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, routed)         0.968     0.968    eth_tx_clk
    SLICE_X100Y45        FDRE                                         r  soclinux_ethmac_tx_crc_crc_packet_reg[27]/C
                         clock pessimism             -0.249     0.719    
    SLICE_X100Y45        FDRE (Hold_fdre_C_D)         0.075     0.794    soclinux_ethmac_tx_crc_crc_packet_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.794    
                         arrival time                           0.939    
  -------------------------------------------------------------------
                         slack                                  0.145    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_tx_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { BUFG_4/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X6Y10   storage_10_reg/CLKARDCLK
Min Period        n/a     ODDR/C              n/a            1.070         8.000       6.930      OLOGIC_X0Y181  ODDR/C
Min Period        n/a     FDPE/C              n/a            0.750         8.000       7.250      SLICE_X105Y63  FDPE_7/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X96Y46   FSM_onehot_soclinux_txdatapath_bufferizeendpoints_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X95Y49   eth_tx_data_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X88Y52   eth_tx_data_reg[5]/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X92Y50   eth_tx_en_reg/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X95Y48   ethphy_liteethphygmiimiitx_gmii_tx_pads_tx_data_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X95Y50   ethphy_liteethphygmiimiitx_gmii_tx_pads_tx_data_reg[4]/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X95Y50   ethphy_liteethphygmiimiitx_gmii_tx_pads_tx_data_reg[5]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.400         4.000       3.600      SLICE_X105Y63  FDPE_7/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X96Y46   FSM_onehot_soclinux_txdatapath_bufferizeendpoints_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X96Y46   FSM_onehot_soclinux_txdatapath_bufferizeendpoints_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X95Y49   eth_tx_data_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X92Y50   eth_tx_en_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X95Y48   ethphy_liteethphygmiimiitx_gmii_tx_pads_tx_data_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X95Y50   ethphy_liteethphygmiimiitx_gmii_tx_pads_tx_data_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X95Y50   ethphy_liteethphygmiimiitx_gmii_tx_pads_tx_data_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X92Y50   ethphy_liteethphygmiimiitx_mii_tx_pads_tx_en_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X100Y37  impl_xilinxmultiregimpl3_regs1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X93Y46   FSM_onehot_soclinux_txdatapath_liteethmacpreambleinserter_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X95Y46   FSM_onehot_soclinux_txdatapath_liteethmacpreambleinserter_state_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X95Y49   eth_tx_data_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X96Y50   eth_tx_data_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X95Y49   eth_tx_data_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X92Y49   ethphy_liteethphygmiimiitx_converter_converter_mux_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X95Y48   ethphy_liteethphygmiimiitx_gmii_tx_pads_tx_data_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X95Y48   ethphy_liteethphygmiimiitx_gmii_tx_pads_tx_data_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X95Y48   ethphy_liteethphygmiimiitx_gmii_tx_pads_tx_data_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X92Y49   ethphy_liteethphygmiimiitx_gmii_tx_sink_ready_reg/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  crg_clkout0
  To Clock:  crg_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        1.438ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.668ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.438ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SNN_3x2/packet_loader/load_packet_fifo/wptr_full/wptr_reg[5]/CLR
                            (recovery check against rising-edge clock crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (crg_clkout0 rise@8.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        5.608ns  (logic 0.236ns (4.209%)  route 5.372ns (95.791%))
  Logic Levels:           0  
  Clock Path Skew:        -0.598ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.578ns = ( 16.578 - 8.000 ) 
    Source Clock Delay      (SCD):    9.737ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=21973, routed)       1.864     9.737    sys_clk
    SLICE_X152Y16        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y16        FDPE (Prop_fdpe_C_Q)         0.236     9.973 f  FDPE_1/Q
                         net (fo=32505, routed)       5.372    15.344    SNN_3x2/packet_loader/load_packet_fifo/wptr_full/sys_rst
    SLICE_X60Y129        FDCE                                         f  SNN_3x2/packet_loader/load_packet_fifo/wptr_full/wptr_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=21973, routed)       1.251    16.578    SNN_3x2/packet_loader/load_packet_fifo/wptr_full/out
    SLICE_X60Y129        FDCE                                         r  SNN_3x2/packet_loader/load_packet_fifo/wptr_full/wptr_reg[5]/C
                         clock pessimism              0.560    17.139    
                         clock uncertainty           -0.064    17.074    
    SLICE_X60Y129        FDCE (Recov_fdce_C_CLR)     -0.292    16.782    SNN_3x2/packet_loader/load_packet_fifo/wptr_full/wptr_reg[5]
  -------------------------------------------------------------------
                         required time                         16.782    
                         arrival time                         -15.344    
  -------------------------------------------------------------------
                         slack                                  1.438    

Slack (MET) :             1.560ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SNN_3x2/packet_loader/load_packet_fifo/wptr_full/wbin_reg[3]/CLR
                            (recovery check against rising-edge clock crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (crg_clkout0 rise@8.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        5.480ns  (logic 0.236ns (4.307%)  route 5.244ns (95.693%))
  Logic Levels:           0  
  Clock Path Skew:        -0.604ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.572ns = ( 16.572 - 8.000 ) 
    Source Clock Delay      (SCD):    9.737ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=21973, routed)       1.864     9.737    sys_clk
    SLICE_X152Y16        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y16        FDPE (Prop_fdpe_C_Q)         0.236     9.973 f  FDPE_1/Q
                         net (fo=32505, routed)       5.244    15.217    SNN_3x2/packet_loader/load_packet_fifo/wptr_full/sys_rst
    SLICE_X64Y125        FDCE                                         f  SNN_3x2/packet_loader/load_packet_fifo/wptr_full/wbin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=21973, routed)       1.245    16.572    SNN_3x2/packet_loader/load_packet_fifo/wptr_full/out
    SLICE_X64Y125        FDCE                                         r  SNN_3x2/packet_loader/load_packet_fifo/wptr_full/wbin_reg[3]/C
                         clock pessimism              0.560    17.133    
                         clock uncertainty           -0.064    17.068    
    SLICE_X64Y125        FDCE (Recov_fdce_C_CLR)     -0.292    16.776    SNN_3x2/packet_loader/load_packet_fifo/wptr_full/wbin_reg[3]
  -------------------------------------------------------------------
                         required time                         16.776    
                         arrival time                         -15.217    
  -------------------------------------------------------------------
                         slack                                  1.560    

Slack (MET) :             1.562ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SNN_3x2/packet_loader/load_packet_fifo/sync_r2w/wq1_rptr_reg[4]/CLR
                            (recovery check against rising-edge clock crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (crg_clkout0 rise@8.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        5.478ns  (logic 0.236ns (4.308%)  route 5.242ns (95.692%))
  Logic Levels:           0  
  Clock Path Skew:        -0.604ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.572ns = ( 16.572 - 8.000 ) 
    Source Clock Delay      (SCD):    9.737ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=21973, routed)       1.864     9.737    sys_clk
    SLICE_X152Y16        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y16        FDPE (Prop_fdpe_C_Q)         0.236     9.973 f  FDPE_1/Q
                         net (fo=32505, routed)       5.242    15.215    SNN_3x2/packet_loader/load_packet_fifo/sync_r2w/sys_rst
    SLICE_X65Y125        FDCE                                         f  SNN_3x2/packet_loader/load_packet_fifo/sync_r2w/wq1_rptr_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=21973, routed)       1.245    16.572    SNN_3x2/packet_loader/load_packet_fifo/sync_r2w/out
    SLICE_X65Y125        FDCE                                         r  SNN_3x2/packet_loader/load_packet_fifo/sync_r2w/wq1_rptr_reg[4]/C
                         clock pessimism              0.560    17.133    
                         clock uncertainty           -0.064    17.068    
    SLICE_X65Y125        FDCE (Recov_fdce_C_CLR)     -0.292    16.776    SNN_3x2/packet_loader/load_packet_fifo/sync_r2w/wq1_rptr_reg[4]
  -------------------------------------------------------------------
                         required time                         16.776    
                         arrival time                         -15.215    
  -------------------------------------------------------------------
                         slack                                  1.562    

Slack (MET) :             1.584ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SNN_3x2/packet_loader/load_packet_fifo/sync_r2w/wq2_rptr_reg[4]/CLR
                            (recovery check against rising-edge clock crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (crg_clkout0 rise@8.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        5.458ns  (logic 0.236ns (4.324%)  route 5.222ns (95.676%))
  Logic Levels:           0  
  Clock Path Skew:        -0.602ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.574ns = ( 16.574 - 8.000 ) 
    Source Clock Delay      (SCD):    9.737ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=21973, routed)       1.864     9.737    sys_clk
    SLICE_X152Y16        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y16        FDPE (Prop_fdpe_C_Q)         0.236     9.973 f  FDPE_1/Q
                         net (fo=32505, routed)       5.222    15.195    SNN_3x2/packet_loader/load_packet_fifo/sync_r2w/sys_rst
    SLICE_X65Y127        FDCE                                         f  SNN_3x2/packet_loader/load_packet_fifo/sync_r2w/wq2_rptr_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=21973, routed)       1.247    16.574    SNN_3x2/packet_loader/load_packet_fifo/sync_r2w/out
    SLICE_X65Y127        FDCE                                         r  SNN_3x2/packet_loader/load_packet_fifo/sync_r2w/wq2_rptr_reg[4]/C
                         clock pessimism              0.560    17.135    
                         clock uncertainty           -0.064    17.070    
    SLICE_X65Y127        FDCE (Recov_fdce_C_CLR)     -0.292    16.778    SNN_3x2/packet_loader/load_packet_fifo/sync_r2w/wq2_rptr_reg[4]
  -------------------------------------------------------------------
                         required time                         16.778    
                         arrival time                         -15.195    
  -------------------------------------------------------------------
                         slack                                  1.584    

Slack (MET) :             1.584ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SNN_3x2/packet_loader/load_packet_fifo/wptr_full/wbin_reg[8]/CLR
                            (recovery check against rising-edge clock crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (crg_clkout0 rise@8.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        5.458ns  (logic 0.236ns (4.324%)  route 5.222ns (95.676%))
  Logic Levels:           0  
  Clock Path Skew:        -0.602ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.574ns = ( 16.574 - 8.000 ) 
    Source Clock Delay      (SCD):    9.737ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=21973, routed)       1.864     9.737    sys_clk
    SLICE_X152Y16        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y16        FDPE (Prop_fdpe_C_Q)         0.236     9.973 f  FDPE_1/Q
                         net (fo=32505, routed)       5.222    15.195    SNN_3x2/packet_loader/load_packet_fifo/wptr_full/sys_rst
    SLICE_X65Y127        FDCE                                         f  SNN_3x2/packet_loader/load_packet_fifo/wptr_full/wbin_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=21973, routed)       1.247    16.574    SNN_3x2/packet_loader/load_packet_fifo/wptr_full/out
    SLICE_X65Y127        FDCE                                         r  SNN_3x2/packet_loader/load_packet_fifo/wptr_full/wbin_reg[8]/C
                         clock pessimism              0.560    17.135    
                         clock uncertainty           -0.064    17.070    
    SLICE_X65Y127        FDCE (Recov_fdce_C_CLR)     -0.292    16.778    SNN_3x2/packet_loader/load_packet_fifo/wptr_full/wbin_reg[8]
  -------------------------------------------------------------------
                         required time                         16.778    
                         arrival time                         -15.195    
  -------------------------------------------------------------------
                         slack                                  1.584    

Slack (MET) :             1.584ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SNN_3x2/packet_loader/load_packet_fifo/wptr_full/wptr_reg[2]/CLR
                            (recovery check against rising-edge clock crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (crg_clkout0 rise@8.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        5.458ns  (logic 0.236ns (4.324%)  route 5.222ns (95.676%))
  Logic Levels:           0  
  Clock Path Skew:        -0.602ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.574ns = ( 16.574 - 8.000 ) 
    Source Clock Delay      (SCD):    9.737ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=21973, routed)       1.864     9.737    sys_clk
    SLICE_X152Y16        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y16        FDPE (Prop_fdpe_C_Q)         0.236     9.973 f  FDPE_1/Q
                         net (fo=32505, routed)       5.222    15.195    SNN_3x2/packet_loader/load_packet_fifo/wptr_full/sys_rst
    SLICE_X65Y127        FDCE                                         f  SNN_3x2/packet_loader/load_packet_fifo/wptr_full/wptr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=21973, routed)       1.247    16.574    SNN_3x2/packet_loader/load_packet_fifo/wptr_full/out
    SLICE_X65Y127        FDCE                                         r  SNN_3x2/packet_loader/load_packet_fifo/wptr_full/wptr_reg[2]/C
                         clock pessimism              0.560    17.135    
                         clock uncertainty           -0.064    17.070    
    SLICE_X65Y127        FDCE (Recov_fdce_C_CLR)     -0.292    16.778    SNN_3x2/packet_loader/load_packet_fifo/wptr_full/wptr_reg[2]
  -------------------------------------------------------------------
                         required time                         16.778    
                         arrival time                         -15.195    
  -------------------------------------------------------------------
                         slack                                  1.584    

Slack (MET) :             1.694ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SNN_3x2/packet_loader/load_packet_fifo/sync_r2w/wq1_rptr_reg[1]/CLR
                            (recovery check against rising-edge clock crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (crg_clkout0 rise@8.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        5.353ns  (logic 0.236ns (4.409%)  route 5.117ns (95.591%))
  Logic Levels:           0  
  Clock Path Skew:        -0.597ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.579ns = ( 16.579 - 8.000 ) 
    Source Clock Delay      (SCD):    9.737ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=21973, routed)       1.864     9.737    sys_clk
    SLICE_X152Y16        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y16        FDPE (Prop_fdpe_C_Q)         0.236     9.973 f  FDPE_1/Q
                         net (fo=32505, routed)       5.117    15.089    SNN_3x2/packet_loader/load_packet_fifo/sync_r2w/sys_rst
    SLICE_X57Y130        FDCE                                         f  SNN_3x2/packet_loader/load_packet_fifo/sync_r2w/wq1_rptr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=21973, routed)       1.252    16.579    SNN_3x2/packet_loader/load_packet_fifo/sync_r2w/out
    SLICE_X57Y130        FDCE                                         r  SNN_3x2/packet_loader/load_packet_fifo/sync_r2w/wq1_rptr_reg[1]/C
                         clock pessimism              0.560    17.140    
                         clock uncertainty           -0.064    17.075    
    SLICE_X57Y130        FDCE (Recov_fdce_C_CLR)     -0.292    16.783    SNN_3x2/packet_loader/load_packet_fifo/sync_r2w/wq1_rptr_reg[1]
  -------------------------------------------------------------------
                         required time                         16.783    
                         arrival time                         -15.089    
  -------------------------------------------------------------------
                         slack                                  1.694    

Slack (MET) :             1.741ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SNN_3x2/packet_loader/load_packet_fifo/wptr_full/wbin_reg[0]/CLR
                            (recovery check against rising-edge clock crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (crg_clkout0 rise@8.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        5.300ns  (logic 0.236ns (4.453%)  route 5.064ns (95.547%))
  Logic Levels:           0  
  Clock Path Skew:        -0.603ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.573ns = ( 16.573 - 8.000 ) 
    Source Clock Delay      (SCD):    9.737ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=21973, routed)       1.864     9.737    sys_clk
    SLICE_X152Y16        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y16        FDPE (Prop_fdpe_C_Q)         0.236     9.973 f  FDPE_1/Q
                         net (fo=32505, routed)       5.064    15.036    SNN_3x2/packet_loader/load_packet_fifo/wptr_full/sys_rst
    SLICE_X61Y125        FDCE                                         f  SNN_3x2/packet_loader/load_packet_fifo/wptr_full/wbin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=21973, routed)       1.246    16.573    SNN_3x2/packet_loader/load_packet_fifo/wptr_full/out
    SLICE_X61Y125        FDCE                                         r  SNN_3x2/packet_loader/load_packet_fifo/wptr_full/wbin_reg[0]/C
                         clock pessimism              0.560    17.134    
                         clock uncertainty           -0.064    17.069    
    SLICE_X61Y125        FDCE (Recov_fdce_C_CLR)     -0.292    16.777    SNN_3x2/packet_loader/load_packet_fifo/wptr_full/wbin_reg[0]
  -------------------------------------------------------------------
                         required time                         16.777    
                         arrival time                         -15.036    
  -------------------------------------------------------------------
                         slack                                  1.741    

Slack (MET) :             1.741ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SNN_3x2/packet_loader/load_packet_fifo/wptr_full/wbin_reg[1]/CLR
                            (recovery check against rising-edge clock crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (crg_clkout0 rise@8.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        5.300ns  (logic 0.236ns (4.453%)  route 5.064ns (95.547%))
  Logic Levels:           0  
  Clock Path Skew:        -0.603ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.573ns = ( 16.573 - 8.000 ) 
    Source Clock Delay      (SCD):    9.737ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=21973, routed)       1.864     9.737    sys_clk
    SLICE_X152Y16        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y16        FDPE (Prop_fdpe_C_Q)         0.236     9.973 f  FDPE_1/Q
                         net (fo=32505, routed)       5.064    15.036    SNN_3x2/packet_loader/load_packet_fifo/wptr_full/sys_rst
    SLICE_X61Y125        FDCE                                         f  SNN_3x2/packet_loader/load_packet_fifo/wptr_full/wbin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=21973, routed)       1.246    16.573    SNN_3x2/packet_loader/load_packet_fifo/wptr_full/out
    SLICE_X61Y125        FDCE                                         r  SNN_3x2/packet_loader/load_packet_fifo/wptr_full/wbin_reg[1]/C
                         clock pessimism              0.560    17.134    
                         clock uncertainty           -0.064    17.069    
    SLICE_X61Y125        FDCE (Recov_fdce_C_CLR)     -0.292    16.777    SNN_3x2/packet_loader/load_packet_fifo/wptr_full/wbin_reg[1]
  -------------------------------------------------------------------
                         required time                         16.777    
                         arrival time                         -15.036    
  -------------------------------------------------------------------
                         slack                                  1.741    

Slack (MET) :             1.741ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SNN_3x2/packet_loader/load_packet_fifo/wptr_full/wbin_reg[2]/CLR
                            (recovery check against rising-edge clock crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (crg_clkout0 rise@8.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        5.300ns  (logic 0.236ns (4.453%)  route 5.064ns (95.547%))
  Logic Levels:           0  
  Clock Path Skew:        -0.603ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.573ns = ( 16.573 - 8.000 ) 
    Source Clock Delay      (SCD):    9.737ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=21973, routed)       1.864     9.737    sys_clk
    SLICE_X152Y16        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y16        FDPE (Prop_fdpe_C_Q)         0.236     9.973 f  FDPE_1/Q
                         net (fo=32505, routed)       5.064    15.036    SNN_3x2/packet_loader/load_packet_fifo/wptr_full/sys_rst
    SLICE_X61Y125        FDCE                                         f  SNN_3x2/packet_loader/load_packet_fifo/wptr_full/wbin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=21973, routed)       1.246    16.573    SNN_3x2/packet_loader/load_packet_fifo/wptr_full/out
    SLICE_X61Y125        FDCE                                         r  SNN_3x2/packet_loader/load_packet_fifo/wptr_full/wbin_reg[2]/C
                         clock pessimism              0.560    17.134    
                         clock uncertainty           -0.064    17.069    
    SLICE_X61Y125        FDCE (Recov_fdce_C_CLR)     -0.292    16.777    SNN_3x2/packet_loader/load_packet_fifo/wptr_full/wbin_reg[2]
  -------------------------------------------------------------------
                         required time                         16.777    
                         arrival time                         -15.036    
  -------------------------------------------------------------------
                         slack                                  1.741    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.668ns  (arrival time - required time)
  Source:                 soclinux_reset_re_reg/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/bufferCC_4/buffers_0_reg/PRE
                            (removal check against rising-edge clock crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.128ns (16.642%)  route 0.641ns (83.358%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.832ns
    Source Clock Delay      (SCD):    4.109ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=21973, routed)       0.648     4.109    sys_clk
    SLICE_X105Y76        FDRE                                         r  soclinux_reset_re_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y76        FDRE (Prop_fdre_C_Q)         0.100     4.209 f  soclinux_reset_re_reg/Q
                         net (fo=2, routed)           0.227     4.437    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/bufferCC_4/soclinux_reset_re
    SLICE_X105Y72        LUT4 (Prop_lut4_I1_O)        0.028     4.465 f  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/bufferCC_4/buffers_0_i_1/O
                         net (fo=2, routed)           0.414     4.879    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/bufferCC_4/debugCd_external_reset0
    SLICE_X79Y72         FDPE                                         f  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/bufferCC_4/buffers_0_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=21973, routed)       0.869     4.832    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/bufferCC_4/buffers_1_reg_0
    SLICE_X79Y72         FDPE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/bufferCC_4/buffers_0_reg/C
                         clock pessimism             -0.549     4.282    
    SLICE_X79Y72         FDPE (Remov_fdpe_C_PRE)     -0.072     4.210    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/bufferCC_4/buffers_0_reg
  -------------------------------------------------------------------
                         required time                         -4.210    
                         arrival time                           4.879    
  -------------------------------------------------------------------
                         slack                                  0.668    

Slack (MET) :             0.668ns  (arrival time - required time)
  Source:                 soclinux_reset_re_reg/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/bufferCC_4/buffers_1_reg/PRE
                            (removal check against rising-edge clock crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.128ns (16.642%)  route 0.641ns (83.358%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.832ns
    Source Clock Delay      (SCD):    4.109ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=21973, routed)       0.648     4.109    sys_clk
    SLICE_X105Y76        FDRE                                         r  soclinux_reset_re_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y76        FDRE (Prop_fdre_C_Q)         0.100     4.209 f  soclinux_reset_re_reg/Q
                         net (fo=2, routed)           0.227     4.437    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/bufferCC_4/soclinux_reset_re
    SLICE_X105Y72        LUT4 (Prop_lut4_I1_O)        0.028     4.465 f  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/bufferCC_4/buffers_0_i_1/O
                         net (fo=2, routed)           0.414     4.879    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/bufferCC_4/debugCd_external_reset0
    SLICE_X79Y72         FDPE                                         f  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/bufferCC_4/buffers_1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=21973, routed)       0.869     4.832    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/bufferCC_4/buffers_1_reg_0
    SLICE_X79Y72         FDPE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/bufferCC_4/buffers_1_reg/C
                         clock pessimism             -0.549     4.282    
    SLICE_X79Y72         FDPE (Remov_fdpe_C_PRE)     -0.072     4.210    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Cdma_Ood_Wm/bufferCC_4/buffers_1_reg
  -------------------------------------------------------------------
                         required time                         -4.210    
                         arrival time                           4.879    
  -------------------------------------------------------------------
                         slack                                  0.668    

Slack (MET) :             1.956ns  (arrival time - required time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SNN_3x2/spike_out_fifo/rptr_empty/rptr_reg[0]/CLR
                            (removal check against rising-edge clock crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        1.924ns  (logic 0.107ns (5.562%)  route 1.817ns (94.438%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.840ns
    Source Clock Delay      (SCD):    4.236ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=21973, routed)       0.775     4.236    sys_clk
    SLICE_X152Y16        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y16        FDPE (Prop_fdpe_C_Q)         0.107     4.343 f  FDPE_1/Q
                         net (fo=32505, routed)       1.817     6.160    SNN_3x2/spike_out_fifo/rptr_empty/sys_rst
    SLICE_X90Y77         FDCE                                         f  SNN_3x2/spike_out_fifo/rptr_empty/rptr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=21973, routed)       0.877     4.840    SNN_3x2/spike_out_fifo/rptr_empty/out
    SLICE_X90Y77         FDCE                                         r  SNN_3x2/spike_out_fifo/rptr_empty/rptr_reg[0]/C
                         clock pessimism             -0.549     4.290    
    SLICE_X90Y77         FDCE (Remov_fdce_C_CLR)     -0.086     4.204    SNN_3x2/spike_out_fifo/rptr_empty/rptr_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.204    
                         arrival time                           6.160    
  -------------------------------------------------------------------
                         slack                                  1.956    

Slack (MET) :             1.956ns  (arrival time - required time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SNN_3x2/spike_out_fifo/sync_w2r/rq1_wptr_reg[0]/CLR
                            (removal check against rising-edge clock crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        1.924ns  (logic 0.107ns (5.562%)  route 1.817ns (94.438%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.840ns
    Source Clock Delay      (SCD):    4.236ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=21973, routed)       0.775     4.236    sys_clk
    SLICE_X152Y16        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y16        FDPE (Prop_fdpe_C_Q)         0.107     4.343 f  FDPE_1/Q
                         net (fo=32505, routed)       1.817     6.160    SNN_3x2/spike_out_fifo/sync_w2r/sys_rst
    SLICE_X90Y77         FDCE                                         f  SNN_3x2/spike_out_fifo/sync_w2r/rq1_wptr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=21973, routed)       0.877     4.840    SNN_3x2/spike_out_fifo/sync_w2r/out
    SLICE_X90Y77         FDCE                                         r  SNN_3x2/spike_out_fifo/sync_w2r/rq1_wptr_reg[0]/C
                         clock pessimism             -0.549     4.290    
    SLICE_X90Y77         FDCE (Remov_fdce_C_CLR)     -0.086     4.204    SNN_3x2/spike_out_fifo/sync_w2r/rq1_wptr_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.204    
                         arrival time                           6.160    
  -------------------------------------------------------------------
                         slack                                  1.956    

Slack (MET) :             1.956ns  (arrival time - required time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SNN_3x2/spike_out_fifo/sync_w2r/rq1_wptr_reg[1]/CLR
                            (removal check against rising-edge clock crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        1.924ns  (logic 0.107ns (5.562%)  route 1.817ns (94.438%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.840ns
    Source Clock Delay      (SCD):    4.236ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=21973, routed)       0.775     4.236    sys_clk
    SLICE_X152Y16        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y16        FDPE (Prop_fdpe_C_Q)         0.107     4.343 f  FDPE_1/Q
                         net (fo=32505, routed)       1.817     6.160    SNN_3x2/spike_out_fifo/sync_w2r/sys_rst
    SLICE_X90Y77         FDCE                                         f  SNN_3x2/spike_out_fifo/sync_w2r/rq1_wptr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=21973, routed)       0.877     4.840    SNN_3x2/spike_out_fifo/sync_w2r/out
    SLICE_X90Y77         FDCE                                         r  SNN_3x2/spike_out_fifo/sync_w2r/rq1_wptr_reg[1]/C
                         clock pessimism             -0.549     4.290    
    SLICE_X90Y77         FDCE (Remov_fdce_C_CLR)     -0.086     4.204    SNN_3x2/spike_out_fifo/sync_w2r/rq1_wptr_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.204    
                         arrival time                           6.160    
  -------------------------------------------------------------------
                         slack                                  1.956    

Slack (MET) :             1.956ns  (arrival time - required time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SNN_3x2/spike_out_fifo/sync_w2r/rq2_wptr_reg[0]/CLR
                            (removal check against rising-edge clock crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        1.924ns  (logic 0.107ns (5.562%)  route 1.817ns (94.438%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.840ns
    Source Clock Delay      (SCD):    4.236ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=21973, routed)       0.775     4.236    sys_clk
    SLICE_X152Y16        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y16        FDPE (Prop_fdpe_C_Q)         0.107     4.343 f  FDPE_1/Q
                         net (fo=32505, routed)       1.817     6.160    SNN_3x2/spike_out_fifo/sync_w2r/sys_rst
    SLICE_X90Y77         FDCE                                         f  SNN_3x2/spike_out_fifo/sync_w2r/rq2_wptr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=21973, routed)       0.877     4.840    SNN_3x2/spike_out_fifo/sync_w2r/out
    SLICE_X90Y77         FDCE                                         r  SNN_3x2/spike_out_fifo/sync_w2r/rq2_wptr_reg[0]/C
                         clock pessimism             -0.549     4.290    
    SLICE_X90Y77         FDCE (Remov_fdce_C_CLR)     -0.086     4.204    SNN_3x2/spike_out_fifo/sync_w2r/rq2_wptr_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.204    
                         arrival time                           6.160    
  -------------------------------------------------------------------
                         slack                                  1.956    

Slack (MET) :             1.956ns  (arrival time - required time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SNN_3x2/spike_out_fifo/sync_w2r/rq2_wptr_reg[1]/CLR
                            (removal check against rising-edge clock crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        1.924ns  (logic 0.107ns (5.562%)  route 1.817ns (94.438%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.840ns
    Source Clock Delay      (SCD):    4.236ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=21973, routed)       0.775     4.236    sys_clk
    SLICE_X152Y16        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y16        FDPE (Prop_fdpe_C_Q)         0.107     4.343 f  FDPE_1/Q
                         net (fo=32505, routed)       1.817     6.160    SNN_3x2/spike_out_fifo/sync_w2r/sys_rst
    SLICE_X90Y77         FDCE                                         f  SNN_3x2/spike_out_fifo/sync_w2r/rq2_wptr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=21973, routed)       0.877     4.840    SNN_3x2/spike_out_fifo/sync_w2r/out
    SLICE_X90Y77         FDCE                                         r  SNN_3x2/spike_out_fifo/sync_w2r/rq2_wptr_reg[1]/C
                         clock pessimism             -0.549     4.290    
    SLICE_X90Y77         FDCE (Remov_fdce_C_CLR)     -0.086     4.204    SNN_3x2/spike_out_fifo/sync_w2r/rq2_wptr_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.204    
                         arrival time                           6.160    
  -------------------------------------------------------------------
                         slack                                  1.956    

Slack (MET) :             2.033ns  (arrival time - required time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SNN_3x2/spike_out_fifo/rptr_empty/rbin_reg[0]/CLR
                            (removal check against rising-edge clock crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        1.978ns  (logic 0.107ns (5.410%)  route 1.871ns (94.590%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.836ns
    Source Clock Delay      (SCD):    4.236ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=21973, routed)       0.775     4.236    sys_clk
    SLICE_X152Y16        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y16        FDPE (Prop_fdpe_C_Q)         0.107     4.343 f  FDPE_1/Q
                         net (fo=32505, routed)       1.871     6.214    SNN_3x2/spike_out_fifo/rptr_empty/sys_rst
    SLICE_X85Y76         FDCE                                         f  SNN_3x2/spike_out_fifo/rptr_empty/rbin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=21973, routed)       0.873     4.836    SNN_3x2/spike_out_fifo/rptr_empty/out
    SLICE_X85Y76         FDCE                                         r  SNN_3x2/spike_out_fifo/rptr_empty/rbin_reg[0]/C
                         clock pessimism             -0.549     4.286    
    SLICE_X85Y76         FDCE (Remov_fdce_C_CLR)     -0.105     4.181    SNN_3x2/spike_out_fifo/rptr_empty/rbin_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.181    
                         arrival time                           6.214    
  -------------------------------------------------------------------
                         slack                                  2.033    

Slack (MET) :             2.033ns  (arrival time - required time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SNN_3x2/spike_out_fifo/rptr_empty/rbin_reg[1]/CLR
                            (removal check against rising-edge clock crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        1.978ns  (logic 0.107ns (5.410%)  route 1.871ns (94.590%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.836ns
    Source Clock Delay      (SCD):    4.236ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=21973, routed)       0.775     4.236    sys_clk
    SLICE_X152Y16        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y16        FDPE (Prop_fdpe_C_Q)         0.107     4.343 f  FDPE_1/Q
                         net (fo=32505, routed)       1.871     6.214    SNN_3x2/spike_out_fifo/rptr_empty/sys_rst
    SLICE_X85Y76         FDCE                                         f  SNN_3x2/spike_out_fifo/rptr_empty/rbin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=21973, routed)       0.873     4.836    SNN_3x2/spike_out_fifo/rptr_empty/out
    SLICE_X85Y76         FDCE                                         r  SNN_3x2/spike_out_fifo/rptr_empty/rbin_reg[1]/C
                         clock pessimism             -0.549     4.286    
    SLICE_X85Y76         FDCE (Remov_fdce_C_CLR)     -0.105     4.181    SNN_3x2/spike_out_fifo/rptr_empty/rbin_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.181    
                         arrival time                           6.214    
  -------------------------------------------------------------------
                         slack                                  2.033    

Slack (MET) :             2.033ns  (arrival time - required time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SNN_3x2/spike_out_fifo/rptr_empty/rbin_reg[2]/CLR
                            (removal check against rising-edge clock crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        1.978ns  (logic 0.107ns (5.410%)  route 1.871ns (94.590%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.836ns
    Source Clock Delay      (SCD):    4.236ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=21973, routed)       0.775     4.236    sys_clk
    SLICE_X152Y16        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y16        FDPE (Prop_fdpe_C_Q)         0.107     4.343 f  FDPE_1/Q
                         net (fo=32505, routed)       1.871     6.214    SNN_3x2/spike_out_fifo/rptr_empty/sys_rst
    SLICE_X85Y76         FDCE                                         f  SNN_3x2/spike_out_fifo/rptr_empty/rbin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=21973, routed)       0.873     4.836    SNN_3x2/spike_out_fifo/rptr_empty/out
    SLICE_X85Y76         FDCE                                         r  SNN_3x2/spike_out_fifo/rptr_empty/rbin_reg[2]/C
                         clock pessimism             -0.549     4.286    
    SLICE_X85Y76         FDCE (Remov_fdce_C_CLR)     -0.105     4.181    SNN_3x2/spike_out_fifo/rptr_empty/rbin_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.181    
                         arrival time                           6.214    
  -------------------------------------------------------------------
                         slack                                  2.033    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

-----------+----------------+----------------+----------+---------------+---------+---------------+---------+-------------+
Reference  | Input          | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal    |
Clock      | Port           | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock       |
-----------+----------------+----------------+----------+---------------+---------+---------------+---------+-------------+
clk200_p   | cpu_reset      | FDCE           | -        |    -0.435 (r) | FAST    |     2.662 (r) | SLOW    |             |
clk200_p   | eth_mdio       | FDRE           | -        |    -0.277 (r) | FAST    |     4.570 (r) | SLOW    | crg_clkout0 |
clk200_p   | sdcard_cmd     | IDDR (IO)      | -        |    -3.489 (r) | FAST    |     8.894 (r) | SLOW    | crg_clkout0 |
clk200_p   | sdcard_cmd     | IDDR (IO)      | -        |    -3.489 (f) | FAST    |     8.894 (f) | SLOW    | crg_clkout0 |
clk200_p   | sdcard_data[0] | IDDR (IO)      | -        |    -3.513 (r) | FAST    |     8.919 (r) | SLOW    | crg_clkout0 |
clk200_p   | sdcard_data[0] | IDDR (IO)      | -        |    -3.513 (f) | FAST    |     8.919 (f) | SLOW    | crg_clkout0 |
clk200_p   | sdcard_data[1] | IDDR (IO)      | -        |    -3.489 (r) | FAST    |     8.894 (r) | SLOW    | crg_clkout0 |
clk200_p   | sdcard_data[1] | IDDR (IO)      | -        |    -3.489 (f) | FAST    |     8.894 (f) | SLOW    | crg_clkout0 |
clk200_p   | sdcard_data[2] | IDDR (IO)      | -        |    -3.498 (r) | FAST    |     8.903 (r) | SLOW    | crg_clkout0 |
clk200_p   | sdcard_data[2] | IDDR (IO)      | -        |    -3.498 (f) | FAST    |     8.903 (f) | SLOW    | crg_clkout0 |
clk200_p   | sdcard_data[3] | IDDR (IO)      | -        |    -3.503 (r) | FAST    |     8.909 (r) | SLOW    | crg_clkout0 |
clk200_p   | sdcard_data[3] | IDDR (IO)      | -        |    -3.503 (f) | FAST    |     8.909 (f) | SLOW    | crg_clkout0 |
clk200_p   | serial_rx      | FDRE           | -        |    -0.341 (r) | FAST    |     4.618 (r) | SLOW    | crg_clkout0 |
clk200_p   | ddram_dq[0]    | ISERDESE2 (IO) | VARIABLE |    -3.553 (r) | FAST    |     8.717 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[0]    | ISERDESE2 (IO) | VARIABLE |    -3.475 (f) | FAST    |     8.717 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[1]    | ISERDESE2 (IO) | VARIABLE |    -3.539 (r) | FAST    |     8.703 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[1]    | ISERDESE2 (IO) | VARIABLE |    -3.461 (f) | FAST    |     8.703 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[2]    | ISERDESE2 (IO) | VARIABLE |    -3.552 (r) | FAST    |     8.715 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[2]    | ISERDESE2 (IO) | VARIABLE |    -3.474 (f) | FAST    |     8.715 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[3]    | ISERDESE2 (IO) | VARIABLE |    -3.561 (r) | FAST    |     8.724 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[3]    | ISERDESE2 (IO) | VARIABLE |    -3.483 (f) | FAST    |     8.724 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[4]    | ISERDESE2 (IO) | VARIABLE |    -3.526 (r) | FAST    |     8.690 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[4]    | ISERDESE2 (IO) | VARIABLE |    -3.448 (f) | FAST    |     8.690 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[5]    | ISERDESE2 (IO) | VARIABLE |    -3.559 (r) | FAST    |     8.722 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[5]    | ISERDESE2 (IO) | VARIABLE |    -3.481 (f) | FAST    |     8.722 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[6]    | ISERDESE2 (IO) | VARIABLE |    -3.536 (r) | FAST    |     8.700 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[6]    | ISERDESE2 (IO) | VARIABLE |    -3.458 (f) | FAST    |     8.700 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[7]    | ISERDESE2 (IO) | VARIABLE |    -3.531 (r) | FAST    |     8.695 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[7]    | ISERDESE2 (IO) | VARIABLE |    -3.453 (f) | FAST    |     8.695 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[8]    | ISERDESE2 (IO) | VARIABLE |    -3.485 (r) | FAST    |     8.649 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[8]    | ISERDESE2 (IO) | VARIABLE |    -3.407 (f) | FAST    |     8.649 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[9]    | ISERDESE2 (IO) | VARIABLE |    -3.491 (r) | FAST    |     8.652 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[9]    | ISERDESE2 (IO) | VARIABLE |    -3.413 (f) | FAST    |     8.652 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[10]   | ISERDESE2 (IO) | VARIABLE |    -3.476 (r) | FAST    |     8.640 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[10]   | ISERDESE2 (IO) | VARIABLE |    -3.398 (f) | FAST    |     8.640 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[11]   | ISERDESE2 (IO) | VARIABLE |    -3.494 (r) | FAST    |     8.656 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[11]   | ISERDESE2 (IO) | VARIABLE |    -3.416 (f) | FAST    |     8.656 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[12]   | ISERDESE2 (IO) | VARIABLE |    -3.467 (r) | FAST    |     8.630 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[12]   | ISERDESE2 (IO) | VARIABLE |    -3.389 (f) | FAST    |     8.630 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[13]   | ISERDESE2 (IO) | VARIABLE |    -3.479 (r) | FAST    |     8.642 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[13]   | ISERDESE2 (IO) | VARIABLE |    -3.401 (f) | FAST    |     8.642 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[14]   | ISERDESE2 (IO) | VARIABLE |    -3.473 (r) | FAST    |     8.634 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[14]   | ISERDESE2 (IO) | VARIABLE |    -3.395 (f) | FAST    |     8.634 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[15]   | ISERDESE2 (IO) | VARIABLE |    -3.473 (r) | FAST    |     8.634 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[15]   | ISERDESE2 (IO) | VARIABLE |    -3.395 (f) | FAST    |     8.634 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[16]   | ISERDESE2 (IO) | VARIABLE |    -3.480 (r) | FAST    |     8.643 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[16]   | ISERDESE2 (IO) | VARIABLE |    -3.402 (f) | FAST    |     8.643 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[17]   | ISERDESE2 (IO) | VARIABLE |    -3.462 (r) | FAST    |     8.626 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[17]   | ISERDESE2 (IO) | VARIABLE |    -3.384 (f) | FAST    |     8.626 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[18]   | ISERDESE2 (IO) | VARIABLE |    -3.490 (r) | FAST    |     8.651 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[18]   | ISERDESE2 (IO) | VARIABLE |    -3.412 (f) | FAST    |     8.651 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[19]   | ISERDESE2 (IO) | VARIABLE |    -3.489 (r) | FAST    |     8.650 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[19]   | ISERDESE2 (IO) | VARIABLE |    -3.411 (f) | FAST    |     8.650 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[20]   | ISERDESE2 (IO) | VARIABLE |    -3.464 (r) | FAST    |     8.628 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[20]   | ISERDESE2 (IO) | VARIABLE |    -3.386 (f) | FAST    |     8.628 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[21]   | ISERDESE2 (IO) | VARIABLE |    -3.473 (r) | FAST    |     8.637 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[21]   | ISERDESE2 (IO) | VARIABLE |    -3.395 (f) | FAST    |     8.637 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[22]   | ISERDESE2 (IO) | VARIABLE |    -3.475 (r) | FAST    |     8.636 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[22]   | ISERDESE2 (IO) | VARIABLE |    -3.397 (f) | FAST    |     8.636 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[23]   | ISERDESE2 (IO) | VARIABLE |    -3.483 (r) | FAST    |     8.644 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[23]   | ISERDESE2 (IO) | VARIABLE |    -3.405 (f) | FAST    |     8.644 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[24]   | ISERDESE2 (IO) | VARIABLE |    -3.481 (r) | FAST    |     8.645 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[24]   | ISERDESE2 (IO) | VARIABLE |    -3.403 (f) | FAST    |     8.645 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[25]   | ISERDESE2 (IO) | VARIABLE |    -3.484 (r) | FAST    |     8.648 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[25]   | ISERDESE2 (IO) | VARIABLE |    -3.406 (f) | FAST    |     8.648 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[26]   | ISERDESE2 (IO) | VARIABLE |    -3.504 (r) | FAST    |     8.668 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[26]   | ISERDESE2 (IO) | VARIABLE |    -3.426 (f) | FAST    |     8.668 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[27]   | ISERDESE2 (IO) | VARIABLE |    -3.507 (r) | FAST    |     8.671 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[27]   | ISERDESE2 (IO) | VARIABLE |    -3.429 (f) | FAST    |     8.671 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[28]   | ISERDESE2 (IO) | VARIABLE |    -3.489 (r) | FAST    |     8.654 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[28]   | ISERDESE2 (IO) | VARIABLE |    -3.411 (f) | FAST    |     8.654 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[29]   | ISERDESE2 (IO) | VARIABLE |    -3.501 (r) | FAST    |     8.665 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[29]   | ISERDESE2 (IO) | VARIABLE |    -3.423 (f) | FAST    |     8.665 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[30]   | ISERDESE2 (IO) | VARIABLE |    -3.491 (r) | FAST    |     8.655 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[30]   | ISERDESE2 (IO) | VARIABLE |    -3.413 (f) | FAST    |     8.655 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[31]   | ISERDESE2 (IO) | VARIABLE |    -3.487 (r) | FAST    |     8.651 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[31]   | ISERDESE2 (IO) | VARIABLE |    -3.409 (f) | FAST    |     8.651 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[32]   | ISERDESE2 (IO) | VARIABLE |    -3.378 (r) | FAST    |     8.303 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[32]   | ISERDESE2 (IO) | VARIABLE |    -3.300 (f) | FAST    |     8.303 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[33]   | ISERDESE2 (IO) | VARIABLE |    -3.376 (r) | FAST    |     8.299 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[33]   | ISERDESE2 (IO) | VARIABLE |    -3.298 (f) | FAST    |     8.299 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[34]   | ISERDESE2 (IO) | VARIABLE |    -3.398 (r) | FAST    |     8.323 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[34]   | ISERDESE2 (IO) | VARIABLE |    -3.320 (f) | FAST    |     8.323 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[35]   | ISERDESE2 (IO) | VARIABLE |    -3.399 (r) | FAST    |     8.323 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[35]   | ISERDESE2 (IO) | VARIABLE |    -3.321 (f) | FAST    |     8.323 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[36]   | ISERDESE2 (IO) | VARIABLE |    -3.394 (r) | FAST    |     8.318 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[36]   | ISERDESE2 (IO) | VARIABLE |    -3.316 (f) | FAST    |     8.318 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[37]   | ISERDESE2 (IO) | VARIABLE |    -3.357 (r) | FAST    |     8.282 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[37]   | ISERDESE2 (IO) | VARIABLE |    -3.279 (f) | FAST    |     8.282 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[38]   | ISERDESE2 (IO) | VARIABLE |    -3.379 (r) | FAST    |     8.304 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[38]   | ISERDESE2 (IO) | VARIABLE |    -3.301 (f) | FAST    |     8.304 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[39]   | ISERDESE2 (IO) | VARIABLE |    -3.379 (r) | FAST    |     8.303 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[39]   | ISERDESE2 (IO) | VARIABLE |    -3.301 (f) | FAST    |     8.303 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[40]   | ISERDESE2 (IO) | VARIABLE |    -3.363 (r) | FAST    |     8.285 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[40]   | ISERDESE2 (IO) | VARIABLE |    -3.285 (f) | FAST    |     8.285 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[41]   | ISERDESE2 (IO) | VARIABLE |    -3.364 (r) | FAST    |     8.286 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[41]   | ISERDESE2 (IO) | VARIABLE |    -3.286 (f) | FAST    |     8.286 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[42]   | ISERDESE2 (IO) | VARIABLE |    -3.347 (r) | FAST    |     8.270 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[42]   | ISERDESE2 (IO) | VARIABLE |    -3.269 (f) | FAST    |     8.270 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[43]   | ISERDESE2 (IO) | VARIABLE |    -3.342 (r) | FAST    |     8.265 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[43]   | ISERDESE2 (IO) | VARIABLE |    -3.264 (f) | FAST    |     8.265 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[44]   | ISERDESE2 (IO) | VARIABLE |    -3.361 (r) | FAST    |     8.282 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[44]   | ISERDESE2 (IO) | VARIABLE |    -3.283 (f) | FAST    |     8.282 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[45]   | ISERDESE2 (IO) | VARIABLE |    -3.360 (r) | FAST    |     8.280 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[45]   | ISERDESE2 (IO) | VARIABLE |    -3.282 (f) | FAST    |     8.280 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[46]   | ISERDESE2 (IO) | VARIABLE |    -3.334 (r) | FAST    |     8.258 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[46]   | ISERDESE2 (IO) | VARIABLE |    -3.256 (f) | FAST    |     8.258 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[47]   | ISERDESE2 (IO) | VARIABLE |    -3.325 (r) | FAST    |     8.249 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[47]   | ISERDESE2 (IO) | VARIABLE |    -3.247 (f) | FAST    |     8.249 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[48]   | ISERDESE2 (IO) | VARIABLE |    -3.357 (r) | FAST    |     8.281 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[48]   | ISERDESE2 (IO) | VARIABLE |    -3.279 (f) | FAST    |     8.281 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[49]   | ISERDESE2 (IO) | VARIABLE |    -3.367 (r) | FAST    |     8.290 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[49]   | ISERDESE2 (IO) | VARIABLE |    -3.289 (f) | FAST    |     8.290 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[50]   | ISERDESE2 (IO) | VARIABLE |    -3.388 (r) | FAST    |     8.309 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[50]   | ISERDESE2 (IO) | VARIABLE |    -3.310 (f) | FAST    |     8.309 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[51]   | ISERDESE2 (IO) | VARIABLE |    -3.376 (r) | FAST    |     8.297 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[51]   | ISERDESE2 (IO) | VARIABLE |    -3.298 (f) | FAST    |     8.297 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[52]   | ISERDESE2 (IO) | VARIABLE |    -3.376 (r) | FAST    |     8.300 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[52]   | ISERDESE2 (IO) | VARIABLE |    -3.298 (f) | FAST    |     8.300 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[53]   | ISERDESE2 (IO) | VARIABLE |    -3.387 (r) | FAST    |     8.308 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[53]   | ISERDESE2 (IO) | VARIABLE |    -3.309 (f) | FAST    |     8.308 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[54]   | ISERDESE2 (IO) | VARIABLE |    -3.370 (r) | FAST    |     8.294 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[54]   | ISERDESE2 (IO) | VARIABLE |    -3.292 (f) | FAST    |     8.294 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[55]   | ISERDESE2 (IO) | VARIABLE |    -3.389 (r) | FAST    |     8.311 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[55]   | ISERDESE2 (IO) | VARIABLE |    -3.311 (f) | FAST    |     8.311 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[56]   | ISERDESE2 (IO) | VARIABLE |    -3.370 (r) | FAST    |     8.294 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[56]   | ISERDESE2 (IO) | VARIABLE |    -3.292 (f) | FAST    |     8.294 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[57]   | ISERDESE2 (IO) | VARIABLE |    -3.390 (r) | FAST    |     8.314 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[57]   | ISERDESE2 (IO) | VARIABLE |    -3.312 (f) | FAST    |     8.314 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[58]   | ISERDESE2 (IO) | VARIABLE |    -3.396 (r) | FAST    |     8.319 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[58]   | ISERDESE2 (IO) | VARIABLE |    -3.318 (f) | FAST    |     8.319 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[59]   | ISERDESE2 (IO) | VARIABLE |    -3.400 (r) | FAST    |     8.323 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[59]   | ISERDESE2 (IO) | VARIABLE |    -3.322 (f) | FAST    |     8.323 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[60]   | ISERDESE2 (IO) | VARIABLE |    -3.397 (r) | FAST    |     8.321 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[60]   | ISERDESE2 (IO) | VARIABLE |    -3.319 (f) | FAST    |     8.321 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[61]   | ISERDESE2 (IO) | VARIABLE |    -3.396 (r) | FAST    |     8.321 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[61]   | ISERDESE2 (IO) | VARIABLE |    -3.318 (f) | FAST    |     8.321 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[62]   | ISERDESE2 (IO) | VARIABLE |    -3.370 (r) | FAST    |     8.295 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[62]   | ISERDESE2 (IO) | VARIABLE |    -3.292 (f) | FAST    |     8.295 (f) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[63]   | ISERDESE2 (IO) | VARIABLE |    -3.385 (r) | FAST    |     8.309 (r) | SLOW    | crg_clkout1 |
clk200_p   | ddram_dq[63]   | ISERDESE2 (IO) | VARIABLE |    -3.307 (f) | FAST    |     8.309 (f) | SLOW    | crg_clkout1 |
eth_rx_clk | eth_rx_data[0] | FDRE           | -        |     2.877 (r) | SLOW    |    -1.477 (r) | FAST    |             |
eth_rx_clk | eth_rx_data[1] | FDRE           | -        |     3.001 (r) | SLOW    |    -1.528 (r) | FAST    |             |
eth_rx_clk | eth_rx_data[2] | FDRE           | -        |     3.116 (r) | SLOW    |    -1.589 (r) | FAST    |             |
eth_rx_clk | eth_rx_data[3] | FDRE           | -        |     2.989 (r) | SLOW    |    -1.529 (r) | FAST    |             |
eth_rx_clk | eth_rx_data[4] | FDRE           | -        |     3.815 (r) | SLOW    |    -1.978 (r) | FAST    |             |
eth_rx_clk | eth_rx_data[5] | FDRE           | -        |     3.248 (r) | SLOW    |    -1.668 (r) | FAST    |             |
eth_rx_clk | eth_rx_data[6] | FDRE           | -        |     3.346 (r) | SLOW    |    -1.680 (r) | FAST    |             |
eth_rx_clk | eth_rx_data[7] | FDRE           | -        |     3.463 (r) | SLOW    |    -1.749 (r) | FAST    |             |
eth_rx_clk | eth_rx_dv      | FDRE           | -        |     3.459 (r) | SLOW    |    -1.759 (r) | FAST    |             |
-----------+----------------+----------------+----------+---------------+---------+---------------+---------+-------------+


Output Ports Clock-to-out

-----------+----------------+----------------+----------+----------------+---------+----------------+---------+-------------+
Reference  | Output         | IO Reg         | Delay    | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal    |
Clock      | Port           | Type           | Type     |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock       |
-----------+----------------+----------------+----------+----------------+---------+----------------+---------+-------------+
clk200_p   | ddram_dq[0]    | FDRE           | -        |     15.025 (r) | SLOW    |      6.744 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[1]    | FDRE           | -        |     15.252 (r) | SLOW    |      6.862 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[2]    | FDRE           | -        |     15.222 (r) | SLOW    |      6.849 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[3]    | FDRE           | -        |     15.127 (r) | SLOW    |      6.805 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[4]    | FDRE           | -        |     15.351 (r) | SLOW    |      6.906 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[5]    | FDRE           | -        |     14.933 (r) | SLOW    |      6.700 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[6]    | FDRE           | -        |     14.773 (r) | SLOW    |      6.602 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[7]    | FDRE           | -        |     15.353 (r) | SLOW    |      6.911 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[8]    | FDRE           | -        |     14.729 (r) | SLOW    |      6.552 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[9]    | FDRE           | -        |     14.336 (r) | SLOW    |      6.347 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[10]   | FDRE           | -        |     14.652 (r) | SLOW    |      6.508 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[11]   | FDRE           | -        |     14.419 (r) | SLOW    |      6.391 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[12]   | FDRE           | -        |     14.643 (r) | SLOW    |      6.496 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[13]   | FDRE           | -        |     14.545 (r) | SLOW    |      6.452 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[14]   | FDRE           | -        |     14.251 (r) | SLOW    |      6.290 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[15]   | FDRE           | -        |     14.336 (r) | SLOW    |      6.334 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[16]   | FDRE           | -        |     13.724 (r) | SLOW    |      6.003 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[17]   | FDRE           | -        |     13.553 (r) | SLOW    |      5.902 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[18]   | FDRE           | -        |     14.028 (r) | SLOW    |      6.173 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[19]   | FDRE           | -        |     13.857 (r) | SLOW    |      6.084 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[20]   | FDRE           | -        |     13.653 (r) | SLOW    |      5.959 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[21]   | FDRE           | -        |     13.527 (r) | SLOW    |      5.891 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[22]   | FDRE           | -        |     13.962 (r) | SLOW    |      6.132 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[23]   | FDRE           | -        |     14.040 (r) | SLOW    |      6.176 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[24]   | FDRE           | -        |     12.860 (r) | SLOW    |      5.533 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[25]   | FDRE           | -        |     13.339 (r) | SLOW    |      5.797 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[26]   | FDRE           | -        |     13.111 (r) | SLOW    |      5.680 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[27]   | FDRE           | -        |     13.301 (r) | SLOW    |      5.784 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[28]   | FDRE           | -        |     13.420 (r) | SLOW    |      5.841 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[29]   | FDRE           | -        |     13.221 (r) | SLOW    |      5.740 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[30]   | FDRE           | -        |     13.038 (r) | SLOW    |      5.636 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[31]   | FDRE           | -        |     12.940 (r) | SLOW    |      5.579 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[32]   | FDRE           | -        |     13.903 (r) | SLOW    |      6.098 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[33]   | FDRE           | -        |     14.086 (r) | SLOW    |      6.194 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[34]   | FDRE           | -        |     14.336 (r) | SLOW    |      6.338 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[35]   | FDRE           | -        |     14.348 (r) | SLOW    |      6.347 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[36]   | FDRE           | -        |     14.451 (r) | SLOW    |      6.400 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[37]   | FDRE           | -        |     13.826 (r) | SLOW    |      6.045 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[38]   | FDRE           | -        |     13.993 (r) | SLOW    |      6.146 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[39]   | FDRE           | -        |     14.172 (r) | SLOW    |      6.242 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[40]   | FDRE           | -        |     15.134 (r) | SLOW    |      6.749 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[41]   | FDRE           | -        |     15.048 (r) | SLOW    |      6.705 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[42]   | FDRE           | -        |     14.781 (r) | SLOW    |      6.553 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[43]   | FDRE           | -        |     14.877 (r) | SLOW    |      6.601 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[44]   | FDRE           | -        |     15.153 (r) | SLOW    |      6.762 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[45]   | FDRE           | -        |     15.239 (r) | SLOW    |      6.805 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[46]   | FDRE           | -        |     14.698 (r) | SLOW    |      6.500 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[47]   | FDRE           | -        |     14.792 (r) | SLOW    |      6.544 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[48]   | FDRE           | -        |     15.738 (r) | SLOW    |      7.074 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[49]   | FDRE           | -        |     15.828 (r) | SLOW    |      7.127 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[50]   | FDRE           | -        |     15.516 (r) | SLOW    |      6.974 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[51]   | FDRE           | -        |     15.434 (r) | SLOW    |      6.922 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[52]   | FDRE           | -        |     15.908 (r) | SLOW    |      7.175 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[53]   | FDRE           | -        |     15.327 (r) | SLOW    |      6.873 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[54]   | FDRE           | -        |     15.806 (r) | SLOW    |      7.113 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[55]   | FDRE           | -        |     15.414 (r) | SLOW    |      6.921 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[56]   | FDRE           | -        |     16.480 (r) | SLOW    |      7.471 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[57]   | FDRE           | -        |     16.562 (r) | SLOW    |      7.528 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[58]   | FDRE           | -        |     16.256 (r) | SLOW    |      7.367 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[59]   | FDRE           | -        |     16.265 (r) | SLOW    |      7.376 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[60]   | FDRE           | -        |     16.074 (r) | SLOW    |      7.271 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[61]   | FDRE           | -        |     16.168 (r) | SLOW    |      7.323 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[62]   | FDRE           | -        |     16.667 (r) | SLOW    |      7.571 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dq[63]   | FDRE           | -        |     16.654 (r) | SLOW    |      7.572 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dqs_n[0] | FDRE           | -        |     13.787 (r) | SLOW    |      6.063 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dqs_n[1] | FDRE           | -        |     13.566 (r) | SLOW    |      5.917 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dqs_n[2] | FDRE           | -        |     13.258 (r) | SLOW    |      5.749 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dqs_n[3] | FDRE           | -        |     12.971 (r) | SLOW    |      5.596 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dqs_n[4] | FDRE           | -        |     13.525 (r) | SLOW    |      5.954 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dqs_n[5] | FDRE           | -        |     13.928 (r) | SLOW    |      6.154 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dqs_n[6] | FDRE           | -        |     14.208 (r) | SLOW    |      6.322 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dqs_n[7] | FDRE           | -        |     14.489 (r) | SLOW    |      6.468 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dqs_p[0] | FDRE           | -        |     13.791 (r) | SLOW    |      6.063 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dqs_p[1] | FDRE           | -        |     13.569 (r) | SLOW    |      5.917 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dqs_p[2] | FDRE           | -        |     13.255 (r) | SLOW    |      5.749 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dqs_p[3] | FDRE           | -        |     12.967 (r) | SLOW    |      5.596 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dqs_p[4] | FDRE           | -        |     13.524 (r) | SLOW    |      5.954 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dqs_p[5] | FDRE           | -        |     13.927 (r) | SLOW    |      6.154 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dqs_p[6] | FDRE           | -        |     14.205 (r) | SLOW    |      6.322 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_dqs_p[7] | FDRE           | -        |     14.484 (r) | SLOW    |      6.468 (r) | FAST    | crg_clkout0 |
clk200_p   | eth_mdc        | FDRE           | -        |     16.618 (r) | SLOW    |      7.456 (r) | FAST    | crg_clkout0 |
clk200_p   | eth_mdio       | FDRE           | -        |     17.774 (r) | SLOW    |      6.746 (r) | FAST    | crg_clkout0 |
clk200_p   | eth_rst_n      | FDRE           | -        |     18.677 (r) | SLOW    |      8.235 (r) | FAST    | crg_clkout0 |
clk200_p   | sdcard_clk     | ODDR (IO)      | -        |     12.721 (r) | SLOW    |      5.339 (r) | FAST    | crg_clkout0 |
clk200_p   | sdcard_clk     | ODDR (IO)      | -        |     12.721 (f) | SLOW    |      5.339 (f) | FAST    | crg_clkout0 |
clk200_p   | sdcard_cmd     | ODDR (IO)      | -        |     12.718 (r) | SLOW    |      4.667 (r) | FAST    | crg_clkout0 |
clk200_p   | sdcard_cmd     | ODDR (IO)      | -        |     12.718 (f) | SLOW    |      4.667 (f) | FAST    | crg_clkout0 |
clk200_p   | sdcard_data[0] | ODDR (IO)      | -        |     12.693 (r) | SLOW    |      4.666 (r) | FAST    | crg_clkout0 |
clk200_p   | sdcard_data[0] | ODDR (IO)      | -        |     12.693 (f) | SLOW    |      4.666 (f) | FAST    | crg_clkout0 |
clk200_p   | sdcard_data[1] | ODDR (IO)      | -        |     12.718 (r) | SLOW    |      4.667 (r) | FAST    | crg_clkout0 |
clk200_p   | sdcard_data[1] | ODDR (IO)      | -        |     12.718 (f) | SLOW    |      4.667 (f) | FAST    | crg_clkout0 |
clk200_p   | sdcard_data[2] | ODDR (IO)      | -        |     12.709 (r) | SLOW    |      4.667 (r) | FAST    | crg_clkout0 |
clk200_p   | sdcard_data[2] | ODDR (IO)      | -        |     12.709 (f) | SLOW    |      4.667 (f) | FAST    | crg_clkout0 |
clk200_p   | sdcard_data[3] | ODDR (IO)      | -        |     12.703 (r) | SLOW    |      4.666 (r) | FAST    | crg_clkout0 |
clk200_p   | sdcard_data[3] | ODDR (IO)      | -        |     12.703 (f) | SLOW    |      4.666 (f) | FAST    | crg_clkout0 |
clk200_p   | serial_tx      | FDSE           | -        |     17.485 (r) | SLOW    |      7.943 (r) | FAST    | crg_clkout0 |
clk200_p   | user_led0      | FDRE           | -        |     14.772 (r) | SLOW    |      6.550 (r) | FAST    | crg_clkout0 |
clk200_p   | user_led1      | FDRE           | -        |     14.986 (r) | SLOW    |      6.645 (r) | FAST    | crg_clkout0 |
clk200_p   | user_led2      | FDRE           | -        |     14.736 (r) | SLOW    |      6.463 (r) | FAST    | crg_clkout0 |
clk200_p   | user_led3      | FDRE           | -        |     15.030 (r) | SLOW    |      6.556 (r) | FAST    | crg_clkout0 |
clk200_p   | user_led4      | FDRE           | -        |     16.850 (r) | SLOW    |      7.452 (r) | FAST    | crg_clkout0 |
clk200_p   | user_led5      | FDRE           | -        |     19.620 (r) | SLOW    |      8.794 (r) | FAST    | crg_clkout0 |
clk200_p   | user_led6      | FDRE           | -        |     18.699 (r) | SLOW    |      8.411 (r) | FAST    | crg_clkout0 |
clk200_p   | user_led7      | FDRE           | -        |     18.931 (r) | SLOW    |      8.366 (r) | FAST    | crg_clkout0 |
clk200_p   | ddram_a[0]     | OSERDESE2 (IO) | VARIABLE |     12.369 (r) | SLOW    |      5.331 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_a[1]     | OSERDESE2 (IO) | VARIABLE |     12.377 (r) | SLOW    |      5.339 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_a[2]     | OSERDESE2 (IO) | VARIABLE |     12.366 (r) | SLOW    |      5.328 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_a[3]     | OSERDESE2 (IO) | VARIABLE |     12.369 (r) | SLOW    |      5.331 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_a[4]     | OSERDESE2 (IO) | VARIABLE |     12.378 (r) | SLOW    |      5.341 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_a[5]     | OSERDESE2 (IO) | VARIABLE |     12.390 (r) | SLOW    |      5.353 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_a[6]     | OSERDESE2 (IO) | VARIABLE |     12.389 (r) | SLOW    |      5.352 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_a[7]     | OSERDESE2 (IO) | VARIABLE |     12.390 (r) | SLOW    |      5.352 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_a[8]     | OSERDESE2 (IO) | VARIABLE |     12.400 (r) | SLOW    |      5.361 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_a[9]     | OSERDESE2 (IO) | VARIABLE |     12.407 (r) | SLOW    |      5.368 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_a[10]    | OSERDESE2 (IO) | VARIABLE |     12.370 (r) | SLOW    |      5.333 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_a[11]    | OSERDESE2 (IO) | VARIABLE |     12.381 (r) | SLOW    |      5.344 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_a[12]    | OSERDESE2 (IO) | VARIABLE |     12.371 (r) | SLOW    |      5.333 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_a[13]    | OSERDESE2 (IO) | VARIABLE |     12.363 (r) | SLOW    |      5.326 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_a[14]    | OSERDESE2 (IO) | VARIABLE |     12.372 (r) | SLOW    |      5.335 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_a[15]    | OSERDESE2 (IO) | VARIABLE |     12.384 (r) | SLOW    |      5.347 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_ba[0]    | OSERDESE2 (IO) | VARIABLE |     12.360 (r) | SLOW    |      5.324 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_ba[1]    | OSERDESE2 (IO) | VARIABLE |     12.357 (r) | SLOW    |      5.321 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_ba[2]    | OSERDESE2 (IO) | VARIABLE |     12.366 (r) | SLOW    |      5.331 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_cas_n    | OSERDESE2 (IO) | VARIABLE |     12.337 (r) | SLOW    |      5.301 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_cke      | OSERDESE2 (IO) | VARIABLE |     12.350 (r) | SLOW    |      5.315 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_clk_n    | OSERDESE2 (IO) | VARIABLE |     12.355 (r) | SLOW    |      5.321 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_clk_p    | OSERDESE2 (IO) | VARIABLE |     12.355 (r) | SLOW    |      5.321 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_cs_n     | OSERDESE2 (IO) | VARIABLE |     12.341 (r) | SLOW    |      5.305 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dm[0]    | OSERDESE2 (IO) | VARIABLE |     12.508 (r) | SLOW    |      5.350 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dm[1]    | OSERDESE2 (IO) | VARIABLE |     12.547 (r) | SLOW    |      5.390 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dm[2]    | OSERDESE2 (IO) | VARIABLE |     12.533 (r) | SLOW    |      5.379 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dm[3]    | OSERDESE2 (IO) | VARIABLE |     12.543 (r) | SLOW    |      5.386 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dm[4]    | OSERDESE2 (IO) | VARIABLE |     12.236 (r) | SLOW    |      5.318 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dm[5]    | OSERDESE2 (IO) | VARIABLE |     12.237 (r) | SLOW    |      5.320 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dm[6]    | OSERDESE2 (IO) | VARIABLE |     12.196 (r) | SLOW    |      5.282 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dm[7]    | OSERDESE2 (IO) | VARIABLE |     12.198 (r) | SLOW    |      5.281 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[0]    | OSERDESE2 (IO) | VARIABLE |     12.491 (r) | SLOW    |      4.675 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[1]    | OSERDESE2 (IO) | VARIABLE |     12.509 (r) | SLOW    |      4.677 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[2]    | OSERDESE2 (IO) | VARIABLE |     12.493 (r) | SLOW    |      4.676 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[3]    | OSERDESE2 (IO) | VARIABLE |     12.484 (r) | SLOW    |      4.676 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[4]    | OSERDESE2 (IO) | VARIABLE |     12.522 (r) | SLOW    |      4.677 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[5]    | OSERDESE2 (IO) | VARIABLE |     12.485 (r) | SLOW    |      4.675 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[6]    | OSERDESE2 (IO) | VARIABLE |     12.506 (r) | SLOW    |      4.675 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[7]    | OSERDESE2 (IO) | VARIABLE |     12.517 (r) | SLOW    |      4.677 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[8]    | OSERDESE2 (IO) | VARIABLE |     12.554 (r) | SLOW    |      4.673 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[9]    | OSERDESE2 (IO) | VARIABLE |     12.536 (r) | SLOW    |      4.668 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[10]   | OSERDESE2 (IO) | VARIABLE |     12.563 (r) | SLOW    |      4.673 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[11]   | OSERDESE2 (IO) | VARIABLE |     12.533 (r) | SLOW    |      4.668 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[12]   | OSERDESE2 (IO) | VARIABLE |     12.566 (r) | SLOW    |      4.671 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[13]   | OSERDESE2 (IO) | VARIABLE |     12.555 (r) | SLOW    |      4.671 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[14]   | OSERDESE2 (IO) | VARIABLE |     12.551 (r) | SLOW    |      4.667 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[15]   | OSERDESE2 (IO) | VARIABLE |     12.550 (r) | SLOW    |      4.667 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[16]   | OSERDESE2 (IO) | VARIABLE |     12.559 (r) | SLOW    |      4.673 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[17]   | OSERDESE2 (IO) | VARIABLE |     12.576 (r) | SLOW    |      4.673 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[18]   | OSERDESE2 (IO) | VARIABLE |     12.537 (r) | SLOW    |      4.668 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[19]   | OSERDESE2 (IO) | VARIABLE |     12.538 (r) | SLOW    |      4.668 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[20]   | OSERDESE2 (IO) | VARIABLE |     12.575 (r) | SLOW    |      4.673 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[21]   | OSERDESE2 (IO) | VARIABLE |     12.566 (r) | SLOW    |      4.673 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[22]   | OSERDESE2 (IO) | VARIABLE |     12.554 (r) | SLOW    |      4.669 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[23]   | OSERDESE2 (IO) | VARIABLE |     12.546 (r) | SLOW    |      4.669 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[24]   | OSERDESE2 (IO) | VARIABLE |     12.567 (r) | SLOW    |      4.677 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[25]   | OSERDESE2 (IO) | VARIABLE |     12.560 (r) | SLOW    |      4.675 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[26]   | OSERDESE2 (IO) | VARIABLE |     12.544 (r) | SLOW    |      4.677 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[27]   | OSERDESE2 (IO) | VARIABLE |     12.537 (r) | SLOW    |      4.676 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[28]   | OSERDESE2 (IO) | VARIABLE |     12.555 (r) | SLOW    |      4.675 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[29]   | OSERDESE2 (IO) | VARIABLE |     12.544 (r) | SLOW    |      4.676 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[30]   | OSERDESE2 (IO) | VARIABLE |     12.557 (r) | SLOW    |      4.677 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[31]   | OSERDESE2 (IO) | VARIABLE |     12.561 (r) | SLOW    |      4.677 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[32]   | OSERDESE2 (IO) | VARIABLE |     12.221 (r) | SLOW    |      4.573 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[33]   | OSERDESE2 (IO) | VARIABLE |     12.221 (r) | SLOW    |      4.572 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[34]   | OSERDESE2 (IO) | VARIABLE |     12.198 (r) | SLOW    |      4.571 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[35]   | OSERDESE2 (IO) | VARIABLE |     12.197 (r) | SLOW    |      4.571 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[36]   | OSERDESE2 (IO) | VARIABLE |     12.201 (r) | SLOW    |      4.571 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[37]   | OSERDESE2 (IO) | VARIABLE |     12.243 (r) | SLOW    |      4.573 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[38]   | OSERDESE2 (IO) | VARIABLE |     12.221 (r) | SLOW    |      4.573 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[39]   | OSERDESE2 (IO) | VARIABLE |     12.218 (r) | SLOW    |      4.572 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[40]   | OSERDESE2 (IO) | VARIABLE |     12.216 (r) | SLOW    |      4.564 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[41]   | OSERDESE2 (IO) | VARIABLE |     12.215 (r) | SLOW    |      4.564 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[42]   | OSERDESE2 (IO) | VARIABLE |     12.239 (r) | SLOW    |      4.567 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[43]   | OSERDESE2 (IO) | VARIABLE |     12.244 (r) | SLOW    |      4.567 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[44]   | OSERDESE2 (IO) | VARIABLE |     12.215 (r) | SLOW    |      4.563 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[45]   | OSERDESE2 (IO) | VARIABLE |     12.216 (r) | SLOW    |      4.563 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[46]   | OSERDESE2 (IO) | VARIABLE |     12.257 (r) | SLOW    |      4.569 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[47]   | OSERDESE2 (IO) | VARIABLE |     12.266 (r) | SLOW    |      4.569 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[48]   | OSERDESE2 (IO) | VARIABLE |     12.234 (r) | SLOW    |      4.569 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[49]   | OSERDESE2 (IO) | VARIABLE |     12.224 (r) | SLOW    |      4.569 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[50]   | OSERDESE2 (IO) | VARIABLE |     12.193 (r) | SLOW    |      4.565 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[51]   | OSERDESE2 (IO) | VARIABLE |     12.205 (r) | SLOW    |      4.565 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[52]   | OSERDESE2 (IO) | VARIABLE |     12.215 (r) | SLOW    |      4.569 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[53]   | OSERDESE2 (IO) | VARIABLE |     12.192 (r) | SLOW    |      4.564 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[54]   | OSERDESE2 (IO) | VARIABLE |     12.221 (r) | SLOW    |      4.569 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[55]   | OSERDESE2 (IO) | VARIABLE |     12.189 (r) | SLOW    |      4.564 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[56]   | OSERDESE2 (IO) | VARIABLE |     12.230 (r) | SLOW    |      4.573 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[57]   | OSERDESE2 (IO) | VARIABLE |     12.210 (r) | SLOW    |      4.573 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[58]   | OSERDESE2 (IO) | VARIABLE |     12.201 (r) | SLOW    |      4.572 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[59]   | OSERDESE2 (IO) | VARIABLE |     12.197 (r) | SLOW    |      4.572 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[60]   | OSERDESE2 (IO) | VARIABLE |     12.199 (r) | SLOW    |      4.571 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[61]   | OSERDESE2 (IO) | VARIABLE |     12.200 (r) | SLOW    |      4.571 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[62]   | OSERDESE2 (IO) | VARIABLE |     12.230 (r) | SLOW    |      4.573 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dq[63]   | OSERDESE2 (IO) | VARIABLE |     12.215 (r) | SLOW    |      4.573 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dqs_n[0] | OSERDESE2 (IO) | VARIABLE |     12.884 (r) | SLOW    |      4.676 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dqs_n[1] | OSERDESE2 (IO) | VARIABLE |     12.931 (r) | SLOW    |      4.669 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dqs_n[2] | OSERDESE2 (IO) | VARIABLE |     12.927 (r) | SLOW    |      4.671 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dqs_n[3] | OSERDESE2 (IO) | VARIABLE |     12.930 (r) | SLOW    |      4.676 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dqs_n[4] | OSERDESE2 (IO) | VARIABLE |     12.584 (r) | SLOW    |      4.572 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dqs_n[5] | OSERDESE2 (IO) | VARIABLE |     12.602 (r) | SLOW    |      4.565 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dqs_n[6] | OSERDESE2 (IO) | VARIABLE |     12.588 (r) | SLOW    |      4.567 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dqs_n[7] | OSERDESE2 (IO) | VARIABLE |     12.598 (r) | SLOW    |      4.572 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dqs_p[0] | OSERDESE2 (IO) | VARIABLE |     12.887 (r) | SLOW    |      4.676 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dqs_p[1] | OSERDESE2 (IO) | VARIABLE |     12.935 (r) | SLOW    |      4.669 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dqs_p[2] | OSERDESE2 (IO) | VARIABLE |     12.924 (r) | SLOW    |      4.671 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dqs_p[3] | OSERDESE2 (IO) | VARIABLE |     12.926 (r) | SLOW    |      4.676 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dqs_p[4] | OSERDESE2 (IO) | VARIABLE |     12.583 (r) | SLOW    |      4.572 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dqs_p[5] | OSERDESE2 (IO) | VARIABLE |     12.601 (r) | SLOW    |      4.565 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dqs_p[6] | OSERDESE2 (IO) | VARIABLE |     12.585 (r) | SLOW    |      4.567 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_dqs_p[7] | OSERDESE2 (IO) | VARIABLE |     12.593 (r) | SLOW    |      4.572 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_odt      | OSERDESE2 (IO) | VARIABLE |     12.330 (r) | SLOW    |      5.293 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_ras_n    | OSERDESE2 (IO) | VARIABLE |     12.331 (r) | SLOW    |      5.297 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_reset_n  | OSERDESE2 (IO) | VARIABLE |     12.568 (r) | SLOW    |      5.551 (r) | FAST    | crg_clkout1 |
clk200_p   | ddram_we_n     | OSERDESE2 (IO) | VARIABLE |     12.341 (r) | SLOW    |      5.306 (r) | FAST    | crg_clkout1 |
eth_tx_clk | eth_clocks_gtx | ODDR (IO)      | -        |      4.689 (r) | SLOW    |      2.061 (r) | FAST    |             |
eth_tx_clk | eth_clocks_gtx | ODDR (IO)      | -        |      4.689 (f) | SLOW    |      2.061 (f) | FAST    |             |
eth_tx_clk | eth_tx_data[0] | FDRE           | -        |      8.513 (r) | SLOW    |      3.746 (r) | FAST    |             |
eth_tx_clk | eth_tx_data[1] | FDRE           | -        |      8.932 (r) | SLOW    |      3.947 (r) | FAST    |             |
eth_tx_clk | eth_tx_data[2] | FDRE           | -        |      8.905 (r) | SLOW    |      4.077 (r) | FAST    |             |
eth_tx_clk | eth_tx_data[3] | FDRE           | -        |     10.288 (r) | SLOW    |      4.849 (r) | FAST    |             |
eth_tx_clk | eth_tx_data[4] | FDRE           | -        |      9.261 (r) | SLOW    |      4.256 (r) | FAST    |             |
eth_tx_clk | eth_tx_data[5] | FDRE           | -        |     10.605 (r) | SLOW    |      5.046 (r) | FAST    |             |
eth_tx_clk | eth_tx_data[6] | FDRE           | -        |      9.094 (r) | SLOW    |      4.184 (r) | FAST    |             |
eth_tx_clk | eth_tx_data[7] | FDRE           | -        |      9.144 (r) | SLOW    |      4.151 (r) | FAST    |             |
eth_tx_clk | eth_tx_en      | FDRE           | -        |     10.253 (r) | SLOW    |      4.869 (r) | FAST    |             |
-----------+----------------+----------------+----------+----------------+---------+----------------+---------+-------------+


Setup between Clocks

-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source     | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock      | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk200_p   | clk200_p    |        13.234 | SLOW    |        10.015 | SLOW    |         5.581 | SLOW    |         6.535 | SLOW    |
eth_rx_clk | clk200_p    |        -2.508 | FAST    |               |         |               |         |               |         |
eth_tx_clk | clk200_p    |        -2.731 | FAST    |               |         |               |         |               |         |
clk200_p   | eth_rx_clk  |        13.910 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | eth_rx_clk  |         4.763 | SLOW    |               |         |               |         |               |         |
clk200_p   | eth_tx_clk  |        17.617 | SLOW    |               |         |               |         |               |         |
eth_tx_clk | eth_tx_clk  |         5.267 | SLOW    |               |         |               |         |               |         |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk200_p
Worst Case Data Window: 5.476 ns
Ideal Clock Offset to Actual Clock: 5.985 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        |  -3.553 (r) | FAST    |   8.717 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        |  -3.475 (f) | FAST    |   8.717 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -3.539 (r) | FAST    |   8.703 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -3.461 (f) | FAST    |   8.703 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -3.552 (r) | FAST    |   8.715 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -3.474 (f) | FAST    |   8.715 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -3.561 (r) | FAST    |   8.724 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -3.483 (f) | FAST    |   8.724 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -3.526 (r) | FAST    |   8.690 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -3.448 (f) | FAST    |   8.690 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -3.559 (r) | FAST    |   8.722 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -3.481 (f) | FAST    |   8.722 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -3.536 (r) | FAST    |   8.700 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -3.458 (f) | FAST    |   8.700 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -3.531 (r) | FAST    |   8.695 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -3.453 (f) | FAST    |   8.695 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -3.485 (r) | FAST    |   8.649 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -3.407 (f) | FAST    |   8.649 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -3.491 (r) | FAST    |   8.652 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -3.413 (f) | FAST    |   8.652 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -3.476 (r) | FAST    |   8.640 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -3.398 (f) | FAST    |   8.640 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -3.494 (r) | FAST    |   8.656 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -3.416 (f) | FAST    |   8.656 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -3.467 (r) | FAST    |   8.630 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -3.389 (f) | FAST    |   8.630 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -3.479 (r) | FAST    |   8.642 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -3.401 (f) | FAST    |   8.642 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -3.473 (r) | FAST    |   8.634 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -3.395 (f) | FAST    |   8.634 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -3.473 (r) | FAST    |   8.634 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -3.395 (f) | FAST    |   8.634 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[16]       |  -3.480 (r) | FAST    |   8.643 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[16]       |  -3.402 (f) | FAST    |   8.643 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[17]       |  -3.462 (r) | FAST    |   8.626 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[17]       |  -3.384 (f) | FAST    |   8.626 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[18]       |  -3.490 (r) | FAST    |   8.651 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[18]       |  -3.412 (f) | FAST    |   8.651 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[19]       |  -3.489 (r) | FAST    |   8.650 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[19]       |  -3.411 (f) | FAST    |   8.650 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[20]       |  -3.464 (r) | FAST    |   8.628 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[20]       |  -3.386 (f) | FAST    |   8.628 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[21]       |  -3.473 (r) | FAST    |   8.637 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[21]       |  -3.395 (f) | FAST    |   8.637 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[22]       |  -3.475 (r) | FAST    |   8.636 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[22]       |  -3.397 (f) | FAST    |   8.636 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[23]       |  -3.483 (r) | FAST    |   8.644 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[23]       |  -3.405 (f) | FAST    |   8.644 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[24]       |  -3.481 (r) | FAST    |   8.645 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[24]       |  -3.403 (f) | FAST    |   8.645 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[25]       |  -3.484 (r) | FAST    |   8.648 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[25]       |  -3.406 (f) | FAST    |   8.648 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[26]       |  -3.504 (r) | FAST    |   8.668 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[26]       |  -3.426 (f) | FAST    |   8.668 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[27]       |  -3.507 (r) | FAST    |   8.671 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[27]       |  -3.429 (f) | FAST    |   8.671 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[28]       |  -3.489 (r) | FAST    |   8.654 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[28]       |  -3.411 (f) | FAST    |   8.654 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[29]       |  -3.501 (r) | FAST    |   8.665 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[29]       |  -3.423 (f) | FAST    |   8.665 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[30]       |  -3.491 (r) | FAST    |   8.655 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[30]       |  -3.413 (f) | FAST    |   8.655 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[31]       |  -3.487 (r) | FAST    |   8.651 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[31]       |  -3.409 (f) | FAST    |   8.651 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[32]       |  -3.378 (r) | FAST    |   8.303 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[32]       |  -3.300 (f) | FAST    |   8.303 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[33]       |  -3.376 (r) | FAST    |   8.299 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[33]       |  -3.298 (f) | FAST    |   8.299 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[34]       |  -3.398 (r) | FAST    |   8.323 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[34]       |  -3.320 (f) | FAST    |   8.323 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[35]       |  -3.399 (r) | FAST    |   8.323 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[35]       |  -3.321 (f) | FAST    |   8.323 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[36]       |  -3.394 (r) | FAST    |   8.318 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[36]       |  -3.316 (f) | FAST    |   8.318 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[37]       |  -3.357 (r) | FAST    |   8.282 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[37]       |  -3.279 (f) | FAST    |   8.282 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[38]       |  -3.379 (r) | FAST    |   8.304 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[38]       |  -3.301 (f) | FAST    |   8.304 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[39]       |  -3.379 (r) | FAST    |   8.303 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[39]       |  -3.301 (f) | FAST    |   8.303 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[40]       |  -3.363 (r) | FAST    |   8.285 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[40]       |  -3.285 (f) | FAST    |   8.285 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[41]       |  -3.364 (r) | FAST    |   8.286 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[41]       |  -3.286 (f) | FAST    |   8.286 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[42]       |  -3.347 (r) | FAST    |   8.270 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[42]       |  -3.269 (f) | FAST    |   8.270 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[43]       |  -3.342 (r) | FAST    |   8.265 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[43]       |  -3.264 (f) | FAST    |   8.265 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[44]       |  -3.361 (r) | FAST    |   8.282 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[44]       |  -3.283 (f) | FAST    |   8.282 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[45]       |  -3.360 (r) | FAST    |   8.280 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[45]       |  -3.282 (f) | FAST    |   8.280 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[46]       |  -3.334 (r) | FAST    |   8.258 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[46]       |  -3.256 (f) | FAST    |   8.258 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[47]       |  -3.325 (r) | FAST    |   8.249 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[47]       |  -3.247 (f) | FAST    |   8.249 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[48]       |  -3.357 (r) | FAST    |   8.281 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[48]       |  -3.279 (f) | FAST    |   8.281 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[49]       |  -3.367 (r) | FAST    |   8.290 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[49]       |  -3.289 (f) | FAST    |   8.290 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[50]       |  -3.388 (r) | FAST    |   8.309 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[50]       |  -3.310 (f) | FAST    |   8.309 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[51]       |  -3.376 (r) | FAST    |   8.297 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[51]       |  -3.298 (f) | FAST    |   8.297 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[52]       |  -3.376 (r) | FAST    |   8.300 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[52]       |  -3.298 (f) | FAST    |   8.300 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[53]       |  -3.387 (r) | FAST    |   8.308 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[53]       |  -3.309 (f) | FAST    |   8.308 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[54]       |  -3.370 (r) | FAST    |   8.294 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[54]       |  -3.292 (f) | FAST    |   8.294 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[55]       |  -3.389 (r) | FAST    |   8.311 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[55]       |  -3.311 (f) | FAST    |   8.311 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[56]       |  -3.370 (r) | FAST    |   8.294 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[56]       |  -3.292 (f) | FAST    |   8.294 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[57]       |  -3.390 (r) | FAST    |   8.314 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[57]       |  -3.312 (f) | FAST    |   8.314 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[58]       |  -3.396 (r) | FAST    |   8.319 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[58]       |  -3.318 (f) | FAST    |   8.319 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[59]       |  -3.400 (r) | FAST    |   8.323 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[59]       |  -3.322 (f) | FAST    |   8.323 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[60]       |  -3.397 (r) | FAST    |   8.321 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[60]       |  -3.319 (f) | FAST    |   8.321 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[61]       |  -3.396 (r) | FAST    |   8.321 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[61]       |  -3.318 (f) | FAST    |   8.321 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[62]       |  -3.370 (r) | FAST    |   8.295 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[62]       |  -3.292 (f) | FAST    |   8.295 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[63]       |  -3.385 (r) | FAST    |   8.309 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[63]       |  -3.307 (f) | FAST    |   8.309 (f) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |  -3.247 (f) | FAST    |   8.724 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: eth_rx_clk
Worst Case Data Window: 2.338 ns
Ideal Clock Offset to Actual Clock: -2.646 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
eth_rx_data[0]     |   2.877 (r) | SLOW    |  -1.477 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[1]     |   3.001 (r) | SLOW    |  -1.528 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[2]     |   3.116 (r) | SLOW    |  -1.589 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[3]     |   2.989 (r) | SLOW    |  -1.529 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[4]     |   3.815 (r) | SLOW    |  -1.978 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[5]     |   3.248 (r) | SLOW    |  -1.668 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[6]     |   3.346 (r) | SLOW    |  -1.680 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[7]     |   3.463 (r) | SLOW    |  -1.749 (r) | FAST    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |   3.815 (r) | SLOW    |  -1.477 (r) | FAST    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: clk200_p
Worst Case Data Window: 5.430 ns
Ideal Clock Offset to Actual Clock: 6.204 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
sdcard_data[0]     |  -3.513 (r) | FAST    |   8.919 (r) | SLOW    |       inf |       inf |             - |
sdcard_data[0]     |  -3.513 (f) | FAST    |   8.919 (f) | SLOW    |       inf |       inf |             - |
sdcard_data[1]     |  -3.489 (r) | FAST    |   8.894 (r) | SLOW    |       inf |       inf |             - |
sdcard_data[1]     |  -3.489 (f) | FAST    |   8.894 (f) | SLOW    |       inf |       inf |             - |
sdcard_data[2]     |  -3.498 (r) | FAST    |   8.903 (r) | SLOW    |       inf |       inf |             - |
sdcard_data[2]     |  -3.498 (f) | FAST    |   8.903 (f) | SLOW    |       inf |       inf |             - |
sdcard_data[3]     |  -3.503 (r) | FAST    |   8.909 (r) | SLOW    |       inf |       inf |             - |
sdcard_data[3]     |  -3.503 (f) | FAST    |   8.909 (f) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |  -3.489 (r) | FAST    |   8.919 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk200_p
Bus Skew: 0.044 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_a[0]         |   12.369 (r) | SLOW    |   5.331 (r) | FAST    |    0.005 |
ddram_a[1]         |   12.377 (r) | SLOW    |   5.339 (r) | FAST    |    0.014 |
ddram_a[2]         |   12.366 (r) | SLOW    |   5.328 (r) | FAST    |    0.003 |
ddram_a[3]         |   12.369 (r) | SLOW    |   5.331 (r) | FAST    |    0.006 |
ddram_a[4]         |   12.378 (r) | SLOW    |   5.341 (r) | FAST    |    0.015 |
ddram_a[5]         |   12.390 (r) | SLOW    |   5.353 (r) | FAST    |    0.027 |
ddram_a[6]         |   12.389 (r) | SLOW    |   5.352 (r) | FAST    |    0.026 |
ddram_a[7]         |   12.390 (r) | SLOW    |   5.352 (r) | FAST    |    0.026 |
ddram_a[8]         |   12.400 (r) | SLOW    |   5.361 (r) | FAST    |    0.036 |
ddram_a[9]         |   12.407 (r) | SLOW    |   5.368 (r) | FAST    |    0.044 |
ddram_a[10]        |   12.370 (r) | SLOW    |   5.333 (r) | FAST    |    0.007 |
ddram_a[11]        |   12.381 (r) | SLOW    |   5.344 (r) | FAST    |    0.018 |
ddram_a[12]        |   12.371 (r) | SLOW    |   5.333 (r) | FAST    |    0.007 |
ddram_a[13]        |   12.363 (r) | SLOW    |   5.326 (r) | FAST    |    0.000 |
ddram_a[14]        |   12.372 (r) | SLOW    |   5.335 (r) | FAST    |    0.009 |
ddram_a[15]        |   12.384 (r) | SLOW    |   5.347 (r) | FAST    |    0.021 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   12.407 (r) | SLOW    |   5.326 (r) | FAST    |    0.044 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk200_p
Bus Skew: 0.009 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_ba[0]        |   12.360 (r) | SLOW    |   5.324 (r) | FAST    |    0.003 |
ddram_ba[1]        |   12.357 (r) | SLOW    |   5.321 (r) | FAST    |    0.000 |
ddram_ba[2]        |   12.366 (r) | SLOW    |   5.331 (r) | FAST    |    0.009 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   12.366 (r) | SLOW    |   5.321 (r) | FAST    |    0.009 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk200_p
Bus Skew: 0.351 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dm[0]        |   12.508 (r) | SLOW    |   5.350 (r) | FAST    |    0.312 |
ddram_dm[1]        |   12.547 (r) | SLOW    |   5.390 (r) | FAST    |    0.351 |
ddram_dm[2]        |   12.533 (r) | SLOW    |   5.379 (r) | FAST    |    0.337 |
ddram_dm[3]        |   12.543 (r) | SLOW    |   5.386 (r) | FAST    |    0.347 |
ddram_dm[4]        |   12.236 (r) | SLOW    |   5.318 (r) | FAST    |    0.040 |
ddram_dm[5]        |   12.237 (r) | SLOW    |   5.320 (r) | FAST    |    0.041 |
ddram_dm[6]        |   12.196 (r) | SLOW    |   5.282 (r) | FAST    |    0.001 |
ddram_dm[7]        |   12.198 (r) | SLOW    |   5.281 (r) | FAST    |    0.002 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   12.547 (r) | SLOW    |   5.281 (r) | FAST    |    0.351 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk200_p
Bus Skew: 3.807 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dq[0]        |   15.025 (r) | SLOW    |   4.675 (r) | FAST    |    2.166 |
ddram_dq[1]        |   15.252 (r) | SLOW    |   4.677 (r) | FAST    |    2.392 |
ddram_dq[2]        |   15.222 (r) | SLOW    |   4.676 (r) | FAST    |    2.362 |
ddram_dq[3]        |   15.127 (r) | SLOW    |   4.676 (r) | FAST    |    2.267 |
ddram_dq[4]        |   15.351 (r) | SLOW    |   4.677 (r) | FAST    |    2.491 |
ddram_dq[5]        |   14.933 (r) | SLOW    |   4.675 (r) | FAST    |    2.074 |
ddram_dq[6]        |   14.773 (r) | SLOW    |   4.675 (r) | FAST    |    1.913 |
ddram_dq[7]        |   15.353 (r) | SLOW    |   4.677 (r) | FAST    |    2.494 |
ddram_dq[8]        |   14.729 (r) | SLOW    |   4.673 (r) | FAST    |    1.869 |
ddram_dq[9]        |   14.336 (r) | SLOW    |   4.668 (r) | FAST    |    1.476 |
ddram_dq[10]       |   14.652 (r) | SLOW    |   4.673 (r) | FAST    |    1.792 |
ddram_dq[11]       |   14.419 (r) | SLOW    |   4.668 (r) | FAST    |    1.559 |
ddram_dq[12]       |   14.643 (r) | SLOW    |   4.671 (r) | FAST    |    1.783 |
ddram_dq[13]       |   14.545 (r) | SLOW    |   4.671 (r) | FAST    |    1.686 |
ddram_dq[14]       |   14.251 (r) | SLOW    |   4.667 (r) | FAST    |    1.391 |
ddram_dq[15]       |   14.336 (r) | SLOW    |   4.667 (r) | FAST    |    1.477 |
ddram_dq[16]       |   13.724 (r) | SLOW    |   4.673 (r) | FAST    |    0.864 |
ddram_dq[17]       |   13.553 (r) | SLOW    |   4.673 (r) | FAST    |    0.693 |
ddram_dq[18]       |   14.028 (r) | SLOW    |   4.668 (r) | FAST    |    1.168 |
ddram_dq[19]       |   13.857 (r) | SLOW    |   4.668 (r) | FAST    |    0.997 |
ddram_dq[20]       |   13.653 (r) | SLOW    |   4.673 (r) | FAST    |    0.794 |
ddram_dq[21]       |   13.527 (r) | SLOW    |   4.673 (r) | FAST    |    0.667 |
ddram_dq[22]       |   13.962 (r) | SLOW    |   4.669 (r) | FAST    |    1.103 |
ddram_dq[23]       |   14.040 (r) | SLOW    |   4.669 (r) | FAST    |    1.181 |
ddram_dq[24]       |   12.860 (r) | SLOW    |   4.677 (r) | FAST    |    0.114 |
ddram_dq[25]       |   13.339 (r) | SLOW    |   4.675 (r) | FAST    |    0.479 |
ddram_dq[26]       |   13.111 (r) | SLOW    |   4.677 (r) | FAST    |    0.251 |
ddram_dq[27]       |   13.301 (r) | SLOW    |   4.676 (r) | FAST    |    0.441 |
ddram_dq[28]       |   13.420 (r) | SLOW    |   4.675 (r) | FAST    |    0.560 |
ddram_dq[29]       |   13.221 (r) | SLOW    |   4.676 (r) | FAST    |    0.361 |
ddram_dq[30]       |   13.038 (r) | SLOW    |   4.677 (r) | FAST    |    0.178 |
ddram_dq[31]       |   12.940 (r) | SLOW    |   4.677 (r) | FAST    |    0.114 |
ddram_dq[32]       |   13.903 (r) | SLOW    |   4.573 (r) | FAST    |    1.044 |
ddram_dq[33]       |   14.086 (r) | SLOW    |   4.572 (r) | FAST    |    1.226 |
ddram_dq[34]       |   14.336 (r) | SLOW    |   4.571 (r) | FAST    |    1.476 |
ddram_dq[35]       |   14.348 (r) | SLOW    |   4.571 (r) | FAST    |    1.489 |
ddram_dq[36]       |   14.451 (r) | SLOW    |   4.571 (r) | FAST    |    1.592 |
ddram_dq[37]       |   13.826 (r) | SLOW    |   4.573 (r) | FAST    |    0.966 |
ddram_dq[38]       |   13.993 (r) | SLOW    |   4.573 (r) | FAST    |    1.133 |
ddram_dq[39]       |   14.172 (r) | SLOW    |   4.572 (r) | FAST    |    1.312 |
ddram_dq[40]       |   15.134 (r) | SLOW    |   4.564 (r) | FAST    |    2.274 |
ddram_dq[41]       |   15.048 (r) | SLOW    |   4.564 (r) | FAST    |    2.188 |
ddram_dq[42]       |   14.781 (r) | SLOW    |   4.567 (r) | FAST    |    1.922 |
ddram_dq[43]       |   14.877 (r) | SLOW    |   4.567 (r) | FAST    |    2.017 |
ddram_dq[44]       |   15.153 (r) | SLOW    |   4.563 (r) | FAST    |    2.293 |
ddram_dq[45]       |   15.239 (r) | SLOW    |   4.563 (r) | FAST    |    2.380 |
ddram_dq[46]       |   14.698 (r) | SLOW    |   4.569 (r) | FAST    |    1.838 |
ddram_dq[47]       |   14.792 (r) | SLOW    |   4.569 (r) | FAST    |    1.933 |
ddram_dq[48]       |   15.738 (r) | SLOW    |   4.569 (r) | FAST    |    2.878 |
ddram_dq[49]       |   15.828 (r) | SLOW    |   4.569 (r) | FAST    |    2.968 |
ddram_dq[50]       |   15.516 (r) | SLOW    |   4.565 (r) | FAST    |    2.656 |
ddram_dq[51]       |   15.434 (r) | SLOW    |   4.565 (r) | FAST    |    2.574 |
ddram_dq[52]       |   15.908 (r) | SLOW    |   4.569 (r) | FAST    |    3.049 |
ddram_dq[53]       |   15.327 (r) | SLOW    |   4.564 (r) | FAST    |    2.467 |
ddram_dq[54]       |   15.806 (r) | SLOW    |   4.569 (r) | FAST    |    2.946 |
ddram_dq[55]       |   15.414 (r) | SLOW    |   4.564 (r) | FAST    |    2.554 |
ddram_dq[56]       |   16.480 (r) | SLOW    |   4.573 (r) | FAST    |    3.620 |
ddram_dq[57]       |   16.562 (r) | SLOW    |   4.573 (r) | FAST    |    3.703 |
ddram_dq[58]       |   16.256 (r) | SLOW    |   4.572 (r) | FAST    |    3.396 |
ddram_dq[59]       |   16.265 (r) | SLOW    |   4.572 (r) | FAST    |    3.405 |
ddram_dq[60]       |   16.074 (r) | SLOW    |   4.571 (r) | FAST    |    3.214 |
ddram_dq[61]       |   16.168 (r) | SLOW    |   4.571 (r) | FAST    |    3.308 |
ddram_dq[62]       |   16.667 (r) | SLOW    |   4.573 (r) | FAST    |    3.807 |
ddram_dq[63]       |   16.654 (r) | SLOW    |   4.573 (r) | FAST    |    3.794 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   16.667 (r) | SLOW    |   4.563 (r) | FAST    |    3.807 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk200_p
Bus Skew: 1.522 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   13.787 (r) | SLOW    |   4.676 (r) | FAST    |    0.821 |
ddram_dqs_n[1]     |   13.566 (r) | SLOW    |   4.669 (r) | FAST    |    0.599 |
ddram_dqs_n[2]     |   13.258 (r) | SLOW    |   4.671 (r) | FAST    |    0.292 |
ddram_dqs_n[3]     |   12.971 (r) | SLOW    |   4.676 (r) | FAST    |    0.111 |
ddram_dqs_n[4]     |   13.525 (r) | SLOW    |   4.572 (r) | FAST    |    0.558 |
ddram_dqs_n[5]     |   13.928 (r) | SLOW    |   4.565 (r) | FAST    |    0.961 |
ddram_dqs_n[6]     |   14.208 (r) | SLOW    |   4.567 (r) | FAST    |    1.242 |
ddram_dqs_n[7]     |   14.489 (r) | SLOW    |   4.572 (r) | FAST    |    1.522 |
ddram_dqs_p[0]     |   13.791 (r) | SLOW    |   4.676 (r) | FAST    |    0.824 |
ddram_dqs_p[1]     |   13.569 (r) | SLOW    |   4.669 (r) | FAST    |    0.602 |
ddram_dqs_p[2]     |   13.255 (r) | SLOW    |   4.671 (r) | FAST    |    0.289 |
ddram_dqs_p[3]     |   12.967 (r) | SLOW    |   4.676 (r) | FAST    |    0.111 |
ddram_dqs_p[4]     |   13.524 (r) | SLOW    |   4.572 (r) | FAST    |    0.557 |
ddram_dqs_p[5]     |   13.927 (r) | SLOW    |   4.565 (r) | FAST    |    0.960 |
ddram_dqs_p[6]     |   14.205 (r) | SLOW    |   4.567 (r) | FAST    |    1.238 |
ddram_dqs_p[7]     |   14.484 (r) | SLOW    |   4.572 (r) | FAST    |    1.517 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   14.489 (r) | SLOW    |   4.565 (r) | FAST    |    1.522 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: eth_tx_clk
Bus Skew: 2.091 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
eth_tx_data[0]     |    8.513 (r) | SLOW    |   3.746 (r) | FAST    |    0.000 |
eth_tx_data[1]     |    8.932 (r) | SLOW    |   3.947 (r) | FAST    |    0.419 |
eth_tx_data[2]     |    8.905 (r) | SLOW    |   4.077 (r) | FAST    |    0.391 |
eth_tx_data[3]     |   10.288 (r) | SLOW    |   4.849 (r) | FAST    |    1.775 |
eth_tx_data[4]     |    9.261 (r) | SLOW    |   4.256 (r) | FAST    |    0.747 |
eth_tx_data[5]     |   10.605 (r) | SLOW    |   5.046 (r) | FAST    |    2.091 |
eth_tx_data[6]     |    9.094 (r) | SLOW    |   4.184 (r) | FAST    |    0.581 |
eth_tx_data[7]     |    9.144 (r) | SLOW    |   4.151 (r) | FAST    |    0.630 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   10.605 (r) | SLOW    |   3.746 (r) | FAST    |    2.091 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk200_p
Bus Skew: 0.025 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
sdcard_data[0]     |   12.693 (r) | SLOW    |   4.666 (r) | FAST    |    0.000 |
sdcard_data[0]     |   12.693 (f) | SLOW    |   4.666 (f) | FAST    |    0.000 |
sdcard_data[1]     |   12.718 (r) | SLOW    |   4.667 (r) | FAST    |    0.025 |
sdcard_data[1]     |   12.718 (f) | SLOW    |   4.667 (f) | FAST    |    0.025 |
sdcard_data[2]     |   12.709 (r) | SLOW    |   4.667 (r) | FAST    |    0.016 |
sdcard_data[2]     |   12.709 (f) | SLOW    |   4.667 (f) | FAST    |    0.016 |
sdcard_data[3]     |   12.703 (r) | SLOW    |   4.666 (r) | FAST    |    0.010 |
sdcard_data[3]     |   12.703 (f) | SLOW    |   4.666 (f) | FAST    |    0.010 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   12.718 (r) | SLOW    |   4.666 (r) | FAST    |    0.025 |
-------------------+--------------+---------+-------------+---------+----------+




