{
    "mults_auto_half/bm_base_multiply/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "mults_auto_half/bm_base_multiply/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_base_multiply_generated.blif",
        "max_rss(MiB)": 11.1,
        "exec_time(ms)": 539.8,
        "simulation_time(ms)": 514.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 47,
        "Po": 78,
        "logic element": 446,
        "latch": 55,
        "Multiplier": 2,
        "generic logic size": 4,
        "Longest Path": 25,
        "Average Path": 5,
        "Estimated LUTs": 446,
        "Total Node": 504
    },
    "mults_auto_half/bm_base_multiply/k6_frac_N10_mem32K_40nm": {
        "test_name": "mults_auto_half/bm_base_multiply/k6_frac_N10_mem32K_40nm",
        "architecture": "k6_frac_N10_mem32K_40nm.xml",
        "generated_blif": "bm_base_multiply_generated.blif",
        "max_rss(MiB)": 11.1,
        "exec_time(ms)": 570.7,
        "simulation_time(ms)": 537,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 47,
        "Po": 78,
        "logic element": 446,
        "latch": 55,
        "Multiplier": 2,
        "generic logic size": 5,
        "Longest Path": 25,
        "Average Path": 5,
        "Estimated LUTs": 446,
        "Total Node": 504
    },
    "mults_auto_half/bm_base_multiply/k6_N10_40nm": {
        "test_name": "mults_auto_half/bm_base_multiply/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_base_multiply_generated.blif",
        "max_rss(MiB)": 8,
        "exec_time(ms)": 857.6,
        "simulation_time(ms)": 839.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 47,
        "Po": 78,
        "logic element": 787,
        "latch": 55,
        "generic logic size": 6,
        "Longest Path": 26,
        "Average Path": 5,
        "Estimated LUTs": 787,
        "Total Node": 843
    },
    "mults_auto_half/bm_base_multiply/k6_N10_mem32K_40nm": {
        "test_name": "mults_auto_half/bm_base_multiply/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_base_multiply_generated.blif",
        "max_rss(MiB)": 11,
        "exec_time(ms)": 554.9,
        "simulation_time(ms)": 524.2,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 47,
        "Po": 78,
        "logic element": 446,
        "latch": 55,
        "Multiplier": 2,
        "generic logic size": 6,
        "Longest Path": 25,
        "Average Path": 5,
        "Estimated LUTs": 446,
        "Total Node": 504
    },
    "mults_auto_half/bm_match1_str_arch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "mults_auto_half/bm_match1_str_arch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_match1_str_arch_generated.blif",
        "max_rss(MiB)": 13.5,
        "exec_time(ms)": 1799.8,
        "simulation_time(ms)": 1747.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 88,
        "Po": 144,
        "logic element": 1777,
        "latch": 72,
        "Multiplier": 1,
        "generic logic size": 4,
        "Longest Path": 74,
        "Average Path": 5,
        "Estimated LUTs": 1777,
        "Total Node": 1851
    },
    "mults_auto_half/bm_match1_str_arch/k6_frac_N10_mem32K_40nm": {
        "test_name": "mults_auto_half/bm_match1_str_arch/k6_frac_N10_mem32K_40nm",
        "architecture": "k6_frac_N10_mem32K_40nm.xml",
        "generated_blif": "bm_match1_str_arch_generated.blif",
        "max_rss(MiB)": 13.5,
        "exec_time(ms)": 1829.5,
        "simulation_time(ms)": 1779,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 88,
        "Po": 144,
        "logic element": 1777,
        "latch": 72,
        "Multiplier": 1,
        "generic logic size": 5,
        "Longest Path": 74,
        "Average Path": 5,
        "Estimated LUTs": 1777,
        "Total Node": 1851
    },
    "mults_auto_half/bm_match1_str_arch/k6_N10_40nm": {
        "test_name": "mults_auto_half/bm_match1_str_arch/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_match1_str_arch_generated.blif",
        "max_rss(MiB)": 10.4,
        "exec_time(ms)": 2040.4,
        "simulation_time(ms)": 2001.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 88,
        "Po": 144,
        "logic element": 2010,
        "latch": 72,
        "generic logic size": 6,
        "Longest Path": 74,
        "Average Path": 6,
        "Estimated LUTs": 2010,
        "Total Node": 2083
    },
    "mults_auto_half/bm_match1_str_arch/k6_N10_mem32K_40nm": {
        "test_name": "mults_auto_half/bm_match1_str_arch/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_match1_str_arch_generated.blif",
        "max_rss(MiB)": 13.4,
        "exec_time(ms)": 1805.5,
        "simulation_time(ms)": 1751.5,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 88,
        "Po": 144,
        "logic element": 1777,
        "latch": 72,
        "Multiplier": 1,
        "generic logic size": 6,
        "Longest Path": 74,
        "Average Path": 5,
        "Estimated LUTs": 1777,
        "Total Node": 1851
    },
    "mults_auto_half/bm_match2_str_arch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "mults_auto_half/bm_match2_str_arch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_match2_str_arch_generated.blif",
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 837.7,
        "simulation_time(ms)": 797.2,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 99,
        "logic element": 565,
        "latch": 54,
        "Adder": 78,
        "Multiplier": 2,
        "generic logic size": 4,
        "Longest Path": 31,
        "Average Path": 6,
        "Estimated LUTs": 565,
        "Total Node": 700
    },
    "mults_auto_half/bm_match2_str_arch/k6_frac_N10_mem32K_40nm": {
        "test_name": "mults_auto_half/bm_match2_str_arch/k6_frac_N10_mem32K_40nm",
        "architecture": "k6_frac_N10_mem32K_40nm.xml",
        "generated_blif": "bm_match2_str_arch_generated.blif",
        "max_rss(MiB)": 11.7,
        "exec_time(ms)": 801.3,
        "simulation_time(ms)": 765,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 99,
        "logic element": 722,
        "latch": 54,
        "Multiplier": 2,
        "generic logic size": 5,
        "Longest Path": 31,
        "Average Path": 6,
        "Estimated LUTs": 722,
        "Total Node": 779
    },
    "mults_auto_half/bm_match2_str_arch/k6_N10_40nm": {
        "test_name": "mults_auto_half/bm_match2_str_arch/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_match2_str_arch_generated.blif",
        "max_rss(MiB)": 8.7,
        "exec_time(ms)": 1204,
        "simulation_time(ms)": 1175,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 99,
        "logic element": 1188,
        "latch": 54,
        "generic logic size": 6,
        "Longest Path": 32,
        "Average Path": 7,
        "Estimated LUTs": 1188,
        "Total Node": 1243
    },
    "mults_auto_half/bm_match2_str_arch/k6_N10_mem32K_40nm": {
        "test_name": "mults_auto_half/bm_match2_str_arch/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_match2_str_arch_generated.blif",
        "max_rss(MiB)": 11.6,
        "exec_time(ms)": 801,
        "simulation_time(ms)": 763.5,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 99,
        "logic element": 722,
        "latch": 54,
        "Multiplier": 2,
        "generic logic size": 6,
        "Longest Path": 31,
        "Average Path": 6,
        "Estimated LUTs": 722,
        "Total Node": 779
    },
    "mults_auto_half/bm_match3_str_arch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "mults_auto_half/bm_match3_str_arch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_match3_str_arch_generated.blif",
        "max_rss(MiB)": 11,
        "exec_time(ms)": 451,
        "simulation_time(ms)": 420.1,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 54,
        "logic element": 287,
        "latch": 54,
        "Adder": 50,
        "generic logic size": 4,
        "Longest Path": 31,
        "Average Path": 5,
        "Estimated LUTs": 287,
        "Total Node": 392
    },
    "mults_auto_half/bm_match3_str_arch/k6_frac_N10_mem32K_40nm": {
        "test_name": "mults_auto_half/bm_match3_str_arch/k6_frac_N10_mem32K_40nm",
        "architecture": "k6_frac_N10_mem32K_40nm.xml",
        "generated_blif": "bm_match3_str_arch_generated.blif",
        "max_rss(MiB)": 8.1,
        "exec_time(ms)": 456.2,
        "simulation_time(ms)": 422,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 54,
        "logic element": 391,
        "latch": 54,
        "generic logic size": 5,
        "Longest Path": 58,
        "Average Path": 5,
        "Estimated LUTs": 391,
        "Total Node": 446
    },
    "mults_auto_half/bm_match3_str_arch/k6_N10_40nm": {
        "test_name": "mults_auto_half/bm_match3_str_arch/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_match3_str_arch_generated.blif",
        "max_rss(MiB)": 7.4,
        "exec_time(ms)": 404.6,
        "simulation_time(ms)": 393.8,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 54,
        "logic element": 391,
        "latch": 54,
        "generic logic size": 6,
        "Longest Path": 58,
        "Average Path": 5,
        "Estimated LUTs": 391,
        "Total Node": 446
    },
    "mults_auto_half/bm_match3_str_arch/k6_N10_mem32K_40nm": {
        "test_name": "mults_auto_half/bm_match3_str_arch/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_match3_str_arch_generated.blif",
        "max_rss(MiB)": 8,
        "exec_time(ms)": 458.6,
        "simulation_time(ms)": 430,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 54,
        "logic element": 391,
        "latch": 54,
        "generic logic size": 6,
        "Longest Path": 58,
        "Average Path": 5,
        "Estimated LUTs": 391,
        "Total Node": 446
    },
    "mults_auto_half/bm_match4_str_arch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "mults_auto_half/bm_match4_str_arch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_match4_str_arch_generated.blif",
        "max_rss(MiB)": 11.8,
        "exec_time(ms)": 1058.4,
        "simulation_time(ms)": 1015.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 51,
        "Po": 216,
        "logic element": 643,
        "latch": 108,
        "Adder": 74,
        "Multiplier": 1,
        "generic logic size": 4,
        "Longest Path": 48,
        "Average Path": 5,
        "Estimated LUTs": 643,
        "Total Node": 827
    },
    "mults_auto_half/bm_match4_str_arch/k6_frac_N10_mem32K_40nm": {
        "test_name": "mults_auto_half/bm_match4_str_arch/k6_frac_N10_mem32K_40nm",
        "architecture": "k6_frac_N10_mem32K_40nm.xml",
        "generated_blif": "bm_match4_str_arch_generated.blif",
        "max_rss(MiB)": 11.9,
        "exec_time(ms)": 944.4,
        "simulation_time(ms)": 906.1,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 51,
        "Po": 216,
        "logic element": 785,
        "latch": 108,
        "Multiplier": 1,
        "generic logic size": 5,
        "Longest Path": 48,
        "Average Path": 5,
        "Estimated LUTs": 785,
        "Total Node": 895
    },
    "mults_auto_half/bm_match4_str_arch/k6_N10_40nm": {
        "test_name": "mults_auto_half/bm_match4_str_arch/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_match4_str_arch_generated.blif",
        "max_rss(MiB)": 8.8,
        "exec_time(ms)": 1132,
        "simulation_time(ms)": 1110,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 51,
        "Po": 216,
        "logic element": 1036,
        "latch": 108,
        "generic logic size": 6,
        "Longest Path": 49,
        "Average Path": 5,
        "Estimated LUTs": 1036,
        "Total Node": 1145
    },
    "mults_auto_half/bm_match4_str_arch/k6_N10_mem32K_40nm": {
        "test_name": "mults_auto_half/bm_match4_str_arch/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_match4_str_arch_generated.blif",
        "max_rss(MiB)": 11.8,
        "exec_time(ms)": 996,
        "simulation_time(ms)": 957.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 51,
        "Po": 216,
        "logic element": 785,
        "latch": 108,
        "Multiplier": 1,
        "generic logic size": 6,
        "Longest Path": 48,
        "Average Path": 5,
        "Estimated LUTs": 785,
        "Total Node": 895
    },
    "mults_auto_half/bm_match5_str_arch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "mults_auto_half/bm_match5_str_arch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_match5_str_arch_generated.blif",
        "max_rss(MiB)": 12.1,
        "exec_time(ms)": 1068.4,
        "simulation_time(ms)": 1018.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 90,
        "Po": 54,
        "logic element": 753,
        "latch": 54,
        "Adder": 106,
        "Multiplier": 3,
        "generic logic size": 4,
        "Longest Path": 32,
        "Average Path": 5,
        "Estimated LUTs": 753,
        "Total Node": 917
    },
    "mults_auto_half/bm_match5_str_arch/k6_frac_N10_mem32K_40nm": {
        "test_name": "mults_auto_half/bm_match5_str_arch/k6_frac_N10_mem32K_40nm",
        "architecture": "k6_frac_N10_mem32K_40nm.xml",
        "generated_blif": "bm_match5_str_arch_generated.blif",
        "max_rss(MiB)": 11.9,
        "exec_time(ms)": 997.3,
        "simulation_time(ms)": 963,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 90,
        "Po": 54,
        "logic element": 963,
        "latch": 54,
        "Multiplier": 3,
        "generic logic size": 5,
        "Longest Path": 32,
        "Average Path": 6,
        "Estimated LUTs": 963,
        "Total Node": 1021
    },
    "mults_auto_half/bm_match5_str_arch/k6_N10_40nm": {
        "test_name": "mults_auto_half/bm_match5_str_arch/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_match5_str_arch_generated.blif",
        "max_rss(MiB)": 9.6,
        "exec_time(ms)": 1319.3,
        "simulation_time(ms)": 1287.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 90,
        "Po": 54,
        "logic element": 1662,
        "latch": 54,
        "generic logic size": 6,
        "Longest Path": 34,
        "Average Path": 6,
        "Estimated LUTs": 1662,
        "Total Node": 1717
    },
    "mults_auto_half/bm_match5_str_arch/k6_N10_mem32K_40nm": {
        "test_name": "mults_auto_half/bm_match5_str_arch/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_match5_str_arch_generated.blif",
        "max_rss(MiB)": 11.7,
        "exec_time(ms)": 940.6,
        "simulation_time(ms)": 904,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 90,
        "Po": 54,
        "logic element": 963,
        "latch": 54,
        "Multiplier": 3,
        "generic logic size": 6,
        "Longest Path": 32,
        "Average Path": 6,
        "Estimated LUTs": 963,
        "Total Node": 1021
    },
    "mults_auto_half/multiply_hard_block/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "mults_auto_half/multiply_hard_block/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "multiply_hard_block_generated.blif",
        "max_rss(MiB)": 10.4,
        "exec_time(ms)": 29.8,
        "simulation_time(ms)": 8.7,
        "test_coverage(%)": 100,
        "Pi": 8,
        "Po": 8,
        "logic element": 17,
        "Multiplier": 1,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 17,
        "Total Node": 18
    },
    "mults_auto_half/multiply_hard_block/k6_frac_N10_mem32K_40nm": {
        "test_name": "mults_auto_half/multiply_hard_block/k6_frac_N10_mem32K_40nm",
        "architecture": "k6_frac_N10_mem32K_40nm.xml",
        "generated_blif": "multiply_hard_block_generated.blif",
        "max_rss(MiB)": 10.3,
        "exec_time(ms)": 27.8,
        "simulation_time(ms)": 8.9,
        "test_coverage(%)": 100,
        "Pi": 8,
        "Po": 8,
        "logic element": 17,
        "Multiplier": 1,
        "generic logic size": 5,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 17,
        "Total Node": 18
    },
    "mults_auto_half/multiply_hard_block/k6_N10_40nm": {
        "test_name": "mults_auto_half/multiply_hard_block/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "multiply_hard_block_generated.blif",
        "max_rss(MiB)": 6.8,
        "exec_time(ms)": 12.3,
        "simulation_time(ms)": 9.2,
        "test_coverage(%)": 100,
        "Pi": 8,
        "Po": 8,
        "logic element": 26,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 26,
        "Total Node": 26
    },
    "mults_auto_half/multiply_hard_block/k6_N10_mem32K_40nm": {
        "test_name": "mults_auto_half/multiply_hard_block/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "multiply_hard_block_generated.blif",
        "max_rss(MiB)": 10.2,
        "exec_time(ms)": 26.9,
        "simulation_time(ms)": 8.5,
        "test_coverage(%)": 100,
        "Pi": 8,
        "Po": 8,
        "logic element": 17,
        "Multiplier": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 17,
        "Total Node": 18
    },
    "mults_auto_half/twobits_arithmetic_multiply/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "mults_auto_half/twobits_arithmetic_multiply/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "twobits_arithmetic_multiply_generated.blif",
        "max_rss(MiB)": 7.5,
        "exec_time(ms)": 22,
        "simulation_time(ms)": 2.6,
        "test_coverage(%)": 91.9,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 5,
        "logic element": 18,
        "latch": 4,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 18,
        "Total Node": 23
    },
    "mults_auto_half/twobits_arithmetic_multiply/k6_frac_N10_mem32K_40nm": {
        "test_name": "mults_auto_half/twobits_arithmetic_multiply/k6_frac_N10_mem32K_40nm",
        "architecture": "k6_frac_N10_mem32K_40nm.xml",
        "generated_blif": "twobits_arithmetic_multiply_generated.blif",
        "max_rss(MiB)": 7.2,
        "exec_time(ms)": 21.7,
        "simulation_time(ms)": 2.4,
        "test_coverage(%)": 91.9,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 5,
        "logic element": 18,
        "latch": 4,
        "generic logic size": 5,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 18,
        "Total Node": 23
    },
    "mults_auto_half/twobits_arithmetic_multiply/k6_N10_40nm": {
        "test_name": "mults_auto_half/twobits_arithmetic_multiply/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "twobits_arithmetic_multiply_generated.blif",
        "max_rss(MiB)": 6.9,
        "exec_time(ms)": 5.6,
        "simulation_time(ms)": 2.4,
        "test_coverage(%)": 91.9,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 5,
        "logic element": 18,
        "latch": 4,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 18,
        "Total Node": 23
    },
    "mults_auto_half/twobits_arithmetic_multiply/k6_N10_mem32K_40nm": {
        "test_name": "mults_auto_half/twobits_arithmetic_multiply/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "twobits_arithmetic_multiply_generated.blif",
        "max_rss(MiB)": 7.2,
        "exec_time(ms)": 20.5,
        "simulation_time(ms)": 2.4,
        "test_coverage(%)": 91.9,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 5,
        "logic element": 18,
        "latch": 4,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 18,
        "Total Node": 23
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "generated_blif": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "simulation_time(ms)": -1,
        "test_coverage(%)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
