// Seed: 795499238
module module_0 (
    output tri1 id_0,
    output wire id_1,
    input tri0 id_2,
    input tri1 id_3,
    input tri0 id_4,
    output supply0 id_5,
    input tri1 id_6,
    output tri0 id_7,
    input wand id_8,
    input supply1 id_9,
    input supply1 id_10,
    output supply1 id_11,
    input wand id_12,
    output wire id_13
);
  assign id_0 = 1;
endmodule
module module_1 (
    output tri1 id_0,
    input wor id_1,
    output tri0 id_2,
    input tri1 id_3#(
        .id_10(1),
        .id_11(1),
        .id_12(1)
    ),
    output supply1 id_4,
    input tri0 id_5,
    input tri0 id_6,
    input wand id_7,
    input wire id_8
);
  wire id_13;
  module_0(
      id_0, id_4, id_7, id_6, id_7, id_4, id_6, id_4, id_5, id_7, id_1, id_0, id_5, id_4
  );
endmodule
