Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot miniRV_sim_behav xil_defaultlib.miniRV_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'RF_wR' [D:/School/cpu/proj_pipeline/proj_pipeline.srcs/sources_1/new/myCPU.v:129]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 24 for port 'wdata_to_led' [D:/School/cpu/proj_pipeline/proj_pipeline.srcs/sources_1/new/miniRV_SoC.v:157]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 24 for port 'rdata_from_sw' [D:/School/cpu/proj_pipeline/proj_pipeline.srcs/sources_1/new/miniRV_SoC.v:160]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 24 for port 'wdata' [D:/School/cpu/proj_pipeline/proj_pipeline.srcs/sources_1/new/miniRV_SoC.v:184]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
