\newglossaryentry{AAP}
{ name={AAP}
, description={}
, first={Analog Auto Placer (AAP)}
, long={Analog Auto Placer}
}
\newglossaryentry{ABE}
{ name={ABE}
, description={}
, first={Advanced Boolean Engine (ABE)}
, long={Advanced Boolean Engine}
}
\newglossaryentry{AOCV}
{ name={AOCV}
, description={}
, first={Advanced On-chip Variation (AOCV)}
, long={Advanced On-chip Variation}
}
\newglossaryentry{ADE}
{ name={ADE}
, description={}
, first={Analog Design Environment (ADE)}
, long={Analog Design Environment}
}
\newglossaryentry{AEL}
{ name={AEL}
, description={}
, first={Analog Expression Language (AEL)}
, long={Analog Expression Language}
}
\newglossaryentry{AMS}
{ name={AMS}
, description={}
, first={Analog-Mixed-Signal (AMS)}
, long={Analog-Mixed-Signal}
}
\newglossaryentry{AMSD}
{ name={AMSD}
, description={}
, first={AMS Designer (AMSD)}
, long={AMS Designer}
}
\newglossaryentry{AoT}
{ name={AoT}
, description={}
, first={Analog on Top (AoT)}
, long={Analog on Top}
}
\newglossaryentry{APS}
{ name={APS}
, description={}
, first={Accelerated Parallel Simulation (APS)}
, long={Accelerated Parallel Simulation}
}
\newglossaryentry{ATPG}
{ name={ATPG}
, description={}
, first={Automatic Test Pattern Generation (ATPG)}
, long={Automatic Test Pattern Generation}
}
\newglossaryentry{AVUM}
{ name={AVUM}
, description={}
, first={AMS Virtuoso Use Model (AVUM)}
, long={AMS Virtuoso Use Model}
}
\newglossaryentry{AXUM}
{ name={AXUM}
, description={}
, first={AMS Xcelium Use Model (AXUM)}
, long={AMS Xcelium Use Model}
}
\newglossaryentry{API}
{ name={API}
, description={}
, first={Application Programming Interface (API)}
, long={Application Programming Interface}
}
\newglossaryentry{ALU}
{ name={ALU}
, description={}
, first={Arithmetic Logic Unit (ALU)}
, long={Arithmetic Logic Unit}
}
\newglossaryentry{ASIC}
{ name={ASIC}
, description={}
, first={Application-Specific Integrated Circuit (ASIC)}
, long={Application-Specific Integrated Circuit}
}
\newglossaryentry{BDU}
{ name={BDU}
, description={}
, first={Blackbox Design Unit (BDU)}
, long={Blackbox Design Unit}
}
\newglossaryentry{BEOL}
{ name={BEOL}
, description={}
, first={Back End of Line (BEOL)}
, long={Back End of Line}
}
\newglossaryentry{BER}
{ name={BER}
, description={}
, first={Bit Error Rate (BER)}
, long={Bit Error Rate}
}
\newglossaryentry{BiCMOS}
{ name={BiCMOS}
, description={}
, first={Bipolar Complementary Metal Oxide Silicon (BiCMOS)}
, long={Bipolar Complementary Metal Oxide Silicon}
}
\newglossaryentry{BSIM}
{ name={BSIM}
, description={}
, first={Berkeley Short-Channel IGFET Model (BSIM)}
, long={Berkeley Short-Channel IGFET Model}
}
\newglossaryentry{BIST}
{ name={BIST}
, description={}
, first={Built-in Self Test (BIST)}
, long={Built-in Self Test}
}
\newglossaryentry{CAS}
{ name={CAS}
, description={}
, first={Check Against Source (CAS)}
, long={Check Against Source}
}
\newglossaryentry{CCD}
{ name={CCD}
, description={}
, first={Conformal Constraints Designer (CCD)}
, long={Conformal Constraints Designer}
}
\newglossaryentry{CCF}
{ name={CCF}
, description={}
, first={Clock Constraint File (CCF)}
, long={Clock Constraint File}
}
\newglossaryentry{CCL}
{ name={CCL}
, description={}
, first={Common Command Language (CCL)}
, long={Common Command Language}
}
\newglossaryentry{CCS}
{ name={CCS}
, description={}
, first={Composite Current Source (CCS)}
, long={Composite Current Source}
}
\newglossaryentry{CDF}
{ name={CDF}
, description={}
, first={Component Description Format (CDF)}
, long={Component Description Format}
}
\newglossaryentry{CDL}
{ name={CDL}
, description={}
, first={Circuit Description Language (CDL)}
, long={Circuit Description Language}
}
\newglossaryentry{CDM}
{ name={CDM}
, description={}
, first={Charge Device Model (CDM)}
, long={Charge Device Model}
}
\newglossaryentry{CDBA}
{ name={CDBA}
, description={}
, first={Cadence Database API (CDBA)}
, long={Cadence Database API}
}
\newglossaryentry{CDS}
{ name={CDS}
, description={}
, first={Cadence Design Systems (CDS)}
, long={Cadence Design Systems}
}
\newglossaryentry{CIF}
{ name={CIF}
, description={}
, first={Caltech Intermediate Format (CIF)}
, long={Caltech Intermediate Format}
}
\newglossaryentry{CEL}
{ name={CEL}
, description={}
, first={CDF Expression Language (CEL)}
, long={CDF Expression Language}
}
\newglossaryentry{CGIC}
{ name={CGIC}
, description={}
, first={Clock-gating integrated cell (CGIC)}
, long={Clock-gating integrated cell}
}
\newglossaryentry{CIW}
{ name={CIW}
, description={}
, first={Command Interpreter Window (CIW)}
, long={Command Interpreter Window}
}
\newglossaryentry{CMI}
{ name={CMI}
, description={}
, first={Compile Module Interface (CMI)}
, long={Compile Module Interface}
}
\newglossaryentry{CML}
{ name={CML}
, description={}
, first={Channel Length Modulation (CML)}
, long={Channel Length Modulation}
}
\newglossaryentry{CMOS}
{ name={CMOS}
, description={}
, first={Complementary Metal Oxide Silicon (CMOS)}
, long={Complementary Metal Oxide Silicon}
}
\newglossaryentry{CMP}
{ name={CMP}
, description={}
, first={Chemical Mechanical Polishing (CMP)}
, long={Chemical Mechanical Polishing}
}
\newglossaryentry{CPF}
{ name={CPF}
, description={}
, first={Common Power Format (CPF)}
, long={Common Power Format}
}
\newglossaryentry{CDB}
{ name={CDB}
, description={}
, first={Cadence Database (CDB)}
, long={Cadence Database}
}
\newglossaryentry{CPG}
{ name={CPG}
, description={}
, first={Cadence Placement Guidance (CPG)}
, long={Cadence Placement Guidance}
}
\newglossaryentry{CMC}
{ name={CMC}
, description={}
, first={Compact Modeling Counsel (CMC)}
, long={Compact Modeling Counsel}
}
\newglossaryentry{CPH}
{ name={CPH}
, description={}
, first={Configure Physical Hierarchy (CPH)}
, long={Configure Physical Hierarchy}
}
\newglossaryentry{CPPR}
{ name={CPPR}
, description={}
, first={Clock Path Pessimism Removal (CPPR)}
, long={Clock Path Pessimism Removal}
}
\newglossaryentry{CRPR}
{ name={CRPR}
, description={}
, first={Clock Reconvergence Pessimism Removal (CRPR)}
, long={Clock Reconvergence Pessimism Removal}
}
\newglossaryentry{CSA}
{ name={CSA}
, description={}
, first={Carry-Save Adder (CSA)}
, long={Carry-Save Adder}
}
\newglossaryentry{CSR}
{ name={CSR}
, description={}
, first={Cadence Space-based Router (CSR)}
, long={Cadence Space-based Router}
}
\newglossaryentry{CTD}
{ name={CTD}
, description={}
, first={Clock Tree Debugger (CTD)}
, long={Clock Tree Debugger}
}
\newglossaryentry{CTS}
{ name={CTS}
, description={}
, first={Clock Tree Synthesis (CTS)}
, long={Clock Tree Synthesis}
}
\newglossaryentry{CVD}
{ name={CVD}
, description={}
, first={Common User Interface (CVD)}
, long={Common User Interface}
}
\newglossaryentry{DDC}
{ name={DDC}
, description={}
, first={Define Device Correspondence (DDC)}
, long={Define Device Correspondence}
}
\newglossaryentry{DFII}
{ name={DFII}
, description={}
, first={Design Framework II (DFII)}
, long={Design Framework II}
}
\newglossaryentry{DFM}
{ name={DFM}
, description={}
, first={Design for Manufacturability (DFM)}
, long={Design for Manufacturability}
}
\newglossaryentry{DFT}
{ name={DFT}
, description={}
, first={Design for Test (DFT)}
, long={Design for Test}
}
\newglossaryentry{DIBL}
{ name={DIBL}
, description={}
, first={Drain-induced barrier lowering (DIBL)}
, long={Drain-induced barrier lowering}
}
\newglossaryentry{DITS}
{ name={DITS}
, description={}
, first={Drain-induced threshold shift (DITS)}
, long={Drain-induced threshold shift}
}
\newglossaryentry{DMIM}
{ name={DMIM}
, description={}
, first={Double Metal Insulator Metal (DMIM)}
, long={Double Metal Insulator Metal}
}
\newglossaryentry{DoT}
{ name={DoT}
, description={}
, first={Digital on Top (DoT)}
, long={Digital on Top}
}
\newglossaryentry{DPL}
{ name={DPL}
, description={}
, first={Disembodied Property List (DPL)}
, long={Disembodied Property List}
}
\newglossaryentry{DDPI}
{ name={DDPI}
, description={}
, first={Design Data Procedural Interface (DDPI)}
, long={Design Data Procedural Interface}
}
\newglossaryentry{DPT}
{ name={DPT}
, description={}
, first={Double Patterning Technology (DPT)}
, long={Double Patterning Technology}
}
\newglossaryentry{DRC}
{ name={DRC}
, description={}
, first={Design Rule Check (DRC)}
, long={Design Rule Check}
}
\newglossaryentry{DRD}
{ name={DRD}
, description={}
, first={Design Rule Driven (DRD)}
, long={Design Rule Driven}
}
\newglossaryentry{DRL}
{ name={DRL}
, description={}
, first={Device Recognition Layer (DRL)}
, long={Device Recognition Layer}
}
\newglossaryentry{DRV}
{ name={DRV}
, description={}
, first={Design Rule Violation (DRV)}
, long={Design Rule Violation}
}
\newglossaryentry{DSPF}
{ name={DSPF}
, description={}
, first={Detaild Standard Parasitic Format (DSPF)}
, long={Detaild Standard Parasitic Format}
}
\newglossaryentry{DUT}
{ name={DUT}
, description={}
, first={Device under Test (DUT)}
, long={Device under Test}
}
\newglossaryentry{ECC}
{ name={ECC}
, description={}
, first={Error-Correcting Codes (ECC)}
, long={Error-Correcting Codes}
}
\newglossaryentry{ECF}
{ name={ECF}
, description={}
, first={Early Clock Flow (ECF)}
, long={Early Clock Flow}
}
\newglossaryentry{ECO}
{ name={ECO}
, description={}
, first={Engineering Change Order (ECO)}
, long={Engineering Change Order}
}
\newglossaryentry{ECSM}
{ name={ECSM}
, description={}
, first={Effective Current Source Model (ECSM)}
, long={Effective Current Source Model}
}
\newglossaryentry{EDA}
{ name={EDA}
, description={}
, first={Electronic Design Automation (EDA)}
, long={Electronic Design Automation}
}
\newglossaryentry{EDIF}
{ name={EDIF}
, description={}
, first={Electronic Design Interchange Format (EDIF)}
, long={Electronic Design Interchange Format}
}
\newglossaryentry{EIP}
{ name={EIP}
, description={}
, first={Edit In Place (EIP)}
, long={Edit In Place}
}
\newglossaryentry{EMIR}
{ name={EMIR}
, description={}
, first={Electromigration and IR-Drop (EMIR)}
, long={Electromigration and IR-Drop}
}
\newglossaryentry{ENOB}
{ name={ENOB}
, description={}
, first={Effective Number of Bits (ENOB)}
, long={Effective Number of Bits}
}
\newglossaryentry{EOT}
{ name={EOT}
, description={}
, first={Equivalent Oxide Thickness (EOT)}
, long={Equivalent Oxide Thickness}
}
\newglossaryentry{ERA}
{ name={ERA}
, description={}
, first={Early Rail Analysis (ERA)}
, long={Early Rail Analysis}
}
\newglossaryentry{ERC}
{ name={ERC}
, description={}
, first={Electrical Rule Check (ERC)}
, long={Electrical Rule Check}
}
\newglossaryentry{ESD}
{ name={ESD}
, description={}
, first={Electrostatic Discharge (ESD)}
, long={Electrostatic Discharge}
}
\newglossaryentry{ESR}
{ name={ESR}
, description={}
, first={Effective Series Resistance (ESR)}
, long={Effective Series Resistance}
}
\newglossaryentry{ETL}
{ name={ETL}
, description={}
, first={Edge Triggered Latch (ETL)}
, long={Edge Triggered Latch}
}
\newglossaryentry{FET}
{ name={FET}
, description={}
, first={Field-Effect Transistor (FET)}
, long={Field-Effect Transistor}
}
\newglossaryentry{FBB}
{ name={FBB}
, description={}
, first={Forward Body Bias (FBB)}
, long={Forward Body Bias}
}
\newglossaryentry{FEOL}
{ name={FEOL}
, description={}
, first={Front End of Line (FEOL)}
, long={Front End of Line}
}
\newglossaryentry{FF}
{ name={FF}
, description={}
, first={Flip-Flop (FF)}
, long={Flip-Flop}
}
\newglossaryentry{FGR}
{ name={FGR}
, description={}
, first={Fluid Guard Ring (FGR)}
, long={Fluid Guard Ring}
}
\newglossaryentry{FN}
{ name={FN}
, description={}
, first={Fowler-Nordheim (FN)}
, long={Fowler-Nordheim}
}
\newglossaryentry{FSDB}
{ name={FSDB}
, description={}
, first={Fast Signal Database (FSDB)}
, long={Fast Signal Database}
}
\newglossaryentry{FSM}
{ name={FSM}
, description={}
, first={Finite State Machine (FSM)}
, long={Finite State Machine}
}
\newglossaryentry{GDSII}
{ name={GDSII}
, description={}
, first={Graphical Design Station II (GDSII)}
, long={Graphical Design Station II}
}
\newglossaryentry{GFS}
{ name={GFS}
, description={}
, first={Generate From Source (GFS)}
, long={Generate From Source}
}
\newglossaryentry{GIDL}
{ name={GIDL}
, description={}
, first={Gate Induced Drain Leakage (GIDL)}
, long={Gate Induced Drain Leakage}
}
\newglossaryentry{GISL}
{ name={GISL}
, description={}
, first={Gate Induced Source Leakage (GISL)}
, long={Gate Induced Source Leakage}
}
\newglossaryentry{GLD}
{ name={GLD}
, description={}
, first={Graphical LVS Debugger (GLD)}
, long={Graphical LVS Debugger}
}
\newglossaryentry{GLS}
{ name={GLS}
, description={}
, first={Gate-Level Simulation (GLS)}
, long={Gate-Level Simulation}
}
\newglossaryentry{GSFS}
{ name={GSFS}
, description={}
, first={Generate Selected From Source (GSFS)}
, long={Generate Selected From Source}
}
\newglossaryentry{HBT}
{ name={HBT}
, description={}
, first={Hetero-Junction Bipolar Transistor (HBT)}
, long={Hetero-Junction Bipolar Transistor}
}
\newglossaryentry{HBM}
{ name={HBM}
, description={}
, first={Human-Body Model (HBM)}
, long={Human-Body Model}
}
\newglossaryentry{HCI}
{ name={HCI}
, description={}
, first={Hot Carrier Injection (HCI)}
, long={Hot Carrier Injection}
}
\newglossaryentry{HDL}
{ name={HDL}
, description={}
, first={Hardware Description Language (HDL)}
, long={Hardware Description Language}
}
\newglossaryentry{HED}
{ name={HED}
, description={}
, first={Hierarchy Editor (HED)}
, long={Hierarchy Editor}
}
\newglossaryentry{IBIS}
{ name={IBIS}
, description={}
, first={I/O Buffer Information Specification (IBIS)}
, long={I/O Buffer Information Specification}
}
\newglossaryentry{ICE}
{ name={ICE}
, description={}
, first={Integration Constraint Editor (ICE)}
, long={Integration Constraint Editor}
}
\newglossaryentry{ICT}
{ name={ICT}
, description={}
, first={Interconnect Technology (ICT)}
, long={Interconnect Technology}
}
\newglossaryentry{ICRP}
{ name={ICRP}
, description={}
, first={IC Remote Processes (ICRP)}
, long={IC Remote Processes}
}
\newglossaryentry{ITRS}
{ name={ITRS}
, description={}
, first={International Technology Roadmap for Semiconductors (ITRS)}
, long={International Technology Roadmap for Semiconductors}
}
\newglossaryentry{IE}
{ name={IE}
, description={}
, first={Interface Element (IE)}
, long={Interface Element}
}
\newglossaryentry{IGFET}
{ name={IGFET}
, description={}
, first={Insulated-Gate Field-Effect Transistor (IGFET)}
, long={Insulated-Gate Field-Effect Transistor}
}
\newglossaryentry{ILD}
{ name={ILD}
, description={}
, first={Inter-Layer Dielectric (ILD)}
, long={Inter-Layer Dielectric}
}
\newglossaryentry{ILM}
{ name={ILM}
, description={}
, first={Interface Logic Models (ILM)}
, long={Interface Logic Models}
}
\newglossaryentry{IP}
{ name={IP}
, description={}
, first={Intellectual Property (IP)}
, long={Intellectual Property}
}
\newglossaryentry{KCL}
{ name={KCL}
, description={}
, first={Kirchhoff’s Current Law (KCL)}
, long={Kirchhoff’s Current Law}
}
\newglossaryentry{KVL}
{ name={KVL}
, description={}
, first={Kirchhoff’s Voltage Law (KVL)}
, long={Kirchhoff’s Voltage Law}
}
\newglossaryentry{LDD}
{ name={LDD}
, description={}
, first={Lightly Doped Drain (LDD)}
, long={Lightly Doped Drain}
}
\newglossaryentry{LDE}
{ name={LDE}
, description={}
, first={Layout-Dependent Effects (LDE)}
, long={Layout-Dependent Effects}
}
\newglossaryentry{LDS}
{ name={LDS}
, description={}
, first={Low-Discrepancy Sequence (LDS)}
, long={Low-Discrepancy Sequence}
}
\newglossaryentry{LEC}
{ name={LEC}
, description={}
, first={Logic Equivalence Checking (LEC)}
, long={Logic Equivalence Checking}
}
\newglossaryentry{LEF}
{ name={LEF}
, description={}
, first={Library Exchange Format (LEF)}
, long={Library Exchange Format}
}
\newglossaryentry{LHS}
{ name={LHS}
, description={}
, first={Latin Hypercube Sampling (LHS)}
, long={Latin Hypercube Sampling}
}
\newglossaryentry{LOCOS}
{ name={LOCOS}
, description={}
, first={Local Oxidation of Silicon (LOCOS)}
, long={Local Oxidation of Silicon}
}
\newglossaryentry{LPP}
{ name={LPP}
, description={}
, first={Layer-Purpose Pair (LPP)}
, long={Layer-Purpose Pair}
}
\newglossaryentry{LRP}
{ name={LRP}
, description={}
, first={Least Resistive Path (LRP)}
, long={Least Resistive Path}
}
\newglossaryentry{LSCS}
{ name={LSCS}
, description={}
, first={Large-Scale Cloud Simulation (LSCS)}
, long={Large-Scale Cloud Simulation}
}
\newglossaryentry{LSF}
{ name={LSF}
, description={}
, first={Load Sharing Facility (LSF)}
, long={Load Sharing Facility}
}
\newglossaryentry{LTE}
{ name={LTE}
, description={}
, first={Local Truncation Error (LTE)}
, long={Local Truncation Error}
}
\newglossaryentry{LVL}
{ name={LVL}
, description={}
, first={Layout Versus Layout (LVL)}
, long={Layout Versus Layout}
}
\newglossaryentry{LVS}
{ name={LVS}
, description={}
, first={Layout Versus Schematic (LVS)}
, long={Layout Versus Schematic}
}
\newglossaryentry{MC}
{ name={MC}
, description={}
, first={Monte Carlo (MC)}
, long={Monte Carlo}
}
\newglossaryentry{MISFET}
{ name={MISFET}
, description={}
, first={Metal-Insulator Semiconductor FET (MISFET)}
, long={Metal-Insulator Semiconductor FET}
}
\newglossaryentry{MOSFET}
{ name={MOSFET}
, description={}
, first={Metal-Oxide Semiconductor FET (MOSFET)}
, long={Metal-Oxide Semiconductor FET}
}
\newglossaryentry{MDL}
{ name={MDL}
, description={}
, first={Measurement Description Language (MDL)}
, long={Measurement Description Language}
}
\newglossaryentry{MEOL}
{ name={MEOL}
, description={}
, first={Middle End of Line (MEOL)}
, long={Middle End of Line}
}
\newglossaryentry{MIM}
{ name={MIM}
, description={}
, first={Metal Insulator Metal (MIM)}
, long={Metal Insulator Metal}
}
\newglossaryentry{MM}
{ name={MM}
, description={}
, first={Machine Model (MM)}
, long={Machine Model}
}
\newglossaryentry{MMMC}
{ name={MMMC}
, description={}
, first={Multi-Mode Multi-Corner (MMMC)}
, long={Multi-Mode Multi-Corner}
}
\newglossaryentry{MPT}
{ name={MPT}
, description={}
, first={Multi-Patterning Technology (MPT)}
, long={Multi-Patterning Technology}
}
\newglossaryentry{MPW}
{ name={MPW}
, description={}
, first={Multi-Project Wafer (MPW)}
, long={Multi-Project Wafer}
}
\newglossaryentry{MSV}
{ name={MSV}
, description={}
, first={Multiple Supply Voltage (MSV)}
, long={Multiple Supply Voltage}
}
\newglossaryentry{MTS}
{ name={MTS}
, description={}
, first={Multi-Technology Simulation (MTS)}
, long={Multi-Technology Simulation}
}
\newglossaryentry{NLDM}
{ name={NLDM}
, description={}
, first={Non-linear Delay Model (NLDM)}
, long={Non-linear Delay Model}
}
\newglossaryentry{NLP}
{ name={NLP}
, description={}
, first={Netlist property (NLP)}
, long={Netlist property}
}
\newglossaryentry{NQS}
{ name={NQS}
, description={}
, first={Nonquasi-static (NQS)}
, long={Nonquasi-static}
}
\newglossaryentry{NRHF}
{ name={NRHF}
, description={}
, first={NanoRoute High Frequency Router (NRHF)}
, long={NanoRoute High Frequency Router}
}
\newglossaryentry{NTBI}
{ name={NTBI}
, description={}
, first={Negative Bias Temperature Instability (NTBI)}
, long={Negative Bias Temperature Instability}
}
\newglossaryentry{OA}
{ name={OA}
, description={}
, first={Open Access (OA)}
, long={Open Access}
}
\newglossaryentry{OASIS}
{ name={OASIS}
, description={}
, first={Open Artwork System Interchange Standard (OASIS)}
, long={Open Artwork System Interchange Standard}
}
\newglossaryentry{OCV}
{ name={OCV}
, description={}
, first={On-Chip Variation (OCV)}
, long={On-Chip Variation}
}
\newglossaryentry{OOMR}
{ name={OOMR}
, description={}
, first={Out-Of-Module Reference (OOMR)}
, long={Out-Of-Module Reference}
}
\newglossaryentry{OOP}
{ name={OOP}
, description={}
, first={Out-of-Context Probing (OOP)}
, long={Out-of-Context Probing}
}
\newglossaryentry{OPC}
{ name={OPC}
, description={}
, first={Optical Proximity Correction (OPC)}
, long={Optical Proximity Correction}
}
\newglossaryentry{OSSN}
{ name={OSSN}
, description={}
, first={Open Simulation System for Netlisting (OSSN)}
, long={Open Simulation System for Netlisting}
}
\newglossaryentry{PAE}
{ name={PAE}
, description={}
, first={Process Antenna Effect (PAE)}
, long={Process Antenna Effect}
}
\newglossaryentry{PBKG}
{ name={PBKG}
, description={}
, first={Protected Backgate (PBKG)}
, long={Protected Backgate}
}
\newglossaryentry{PDK}
{ name={PDK}
, description={}
, first={Process Design Kit (PDK)}
, long={Process Design Kit}
}
\newglossaryentry{PEX}
{ name={PEX}
, description={}
, first={Parasitic Extraction (PEX)}
, long={Parasitic Extraction}
}
\newglossaryentry{PIP}
{ name={PIP}
, description={}
, first={Polysilicon Insulator Polysilicon (PIP)}
, long={Polysilicon Insulator Polysilicon}
}
\newglossaryentry{PLA}
{ name={PLA}
, description={}
, first={Programmable Logic Array (PLA)}
, long={Programmable Logic Array}
}
\newglossaryentry{PPA}
{ name={PPA}
, description={}
, first={Performance, Power and Area (PPA)}
, long={Performance, Power and Area}
}
\newglossaryentry{PR}
{ name={PR}
, description={}
, first={Place and Route (PR)}
, long={Place and Route}
}
\newglossaryentry{PBRS}
{ name={PBRS}
, description={}
, first={Pseudo-Random Bit Sequence (PBRS)}
, long={Pseudo-Random Bit Sequence}
}
\newglossaryentry{PD}
{ name={PD}
, description={}
, first={Phase Detector (PD)}
, long={Phase Detector}
}
\newglossaryentry{PDP}
{ name={PDP}
, description={}
, first={Power-Delay Product (PDP)}
, long={Power-Delay Product}
}
\newglossaryentry{PLCC}
{ name={PLCC}
, description={}
, first={Plastic Leadless Chip Carrier (PLCC)}
, long={Plastic Leadless Chip Carrier}
}
\newglossaryentry{PSF}
{ name={PSF}
, description={}
, first={Parameter Storage Format (PSF)}
, long={Parameter Storage Format}
}
\newglossaryentry{PVL}
{ name={PVL}
, description={}
, first={Physical Verification Language (PVL)}
, long={Physical Verification Language}
}
\newglossaryentry{PVS}
{ name={PVS}
, description={}
, first={Physical Verification Solution (PVS)}
, long={Physical Verification Solution}
}
\newglossaryentry{PVT}
{ name={PVT}
, description={}
, first={Process, Voltage and Temperature (PVT)}
, long={Process, Voltage and Temperature}
}
\newglossaryentry{QRC}
{ name={QRC}
, description={}
, first={Quantus Extraction Solution (QRC)}
, long={Quantus Extraction Solution}
}
\newglossaryentry{RAK}
{ name={RAK}
, description={}
, first={Rapid Adoption Kit (RAK)}
, long={Rapid Adoption Kit}
}
\newglossaryentry{RAP}
{ name={RAP}
, description={}
, first={Rapid Analog Prototype (RAP)}
, long={Rapid Analog Prototype}
}
\newglossaryentry{RNM}
{ name={RNM}
, description={}
, first={Real Number Modeling (RNM)}
, long={Real Number Modeling}
}
\newglossaryentry{ROD}
{ name={ROD}
, description={}
, first={Relative Object Design (ROD)}
, long={Relative Object Design}
}
\newglossaryentry{RSPF}
{ name={RSPF}
, description={}
, first={Reduced Standard Parasitic Format (RSPF)}
, long={Reduced Standard Parasitic Format}
}
\newglossaryentry{RTL}
{ name={RTL}
, description={}
, first={Register Transfer Logic (RTL)}
, long={Register Transfer Logic}
}
\newglossaryentry{SCBE}
{ name={SCBE}
, description={}
, first={Substrate current induced body effect (SCBE)}
, long={Substrate current induced body effect}
}
\newglossaryentry{SDC}
{ name={SDC}
, description={}
, first={Standard Design Constraints (SDC)}
, long={Standard Design Constraints}
}
\newglossaryentry{SDF}
{ name={SDF}
, description={}
, first={Standard Delay Format (SDF)}
, long={Standard Delay Format}
}
\newglossaryentry{SDL}
{ name={SDL}
, description={}
, first={Schematic Driven Layout (SDL)}
, long={Schematic Driven Layout}
}
\newglossaryentry{SDP}
{ name={SDP}
, description={}
, first={Structured Data Paths (SDP)}
, long={Structured Data Paths}
}
\newglossaryentry{SDR}
{ name={SDR}
, description={}
, first={Simulation driven routing (SDR)}
, long={Simulation driven routing}
}
\newglossaryentry{SFF}
{ name={SFF}
, description={}
, first={Scan Flip-Flop (SFF)}
, long={Scan Flip-Flop}
}
\newglossaryentry{SGE}
{ name={SGE}
, description={}
, first={Sun Grid Engine (SGE)}
, long={Sun Grid Engine}
}
\newglossaryentry{SHE}
{ name={SHE}
, description={}
, first={Self Heating Effects (SHE)}
, long={Self Heating Effects}
}
\newglossaryentry{SI}
{ name={SI}
, description={}
, first={Signal Integrity (SI)}
, long={Signal Integrity}
}
\newglossaryentry{SNA}
{ name={SNA}
, description={}
, first={Substrate Noise Analysis (SNA)}
, long={Substrate Noise Analysis}
}
\newglossaryentry{SNR}
{ name={SNR}
, description={}
, first={Signal to Noise Ratio (SNR)}
, long={Signal to Noise Ratio}
}
\newglossaryentry{SOA}
{ name={SOA}
, description={}
, first={Safe Operating Area (SOA)}
, long={Safe Operating Area}
}
\newglossaryentry{SOAC}
{ name={SOAC}
, description={}
, first={Safe Operating Area Check (SOAC)}
, long={Safe Operating Area Check}
}
\newglossaryentry{SoC}
{ name={SoC}
, description={}
, first={System on a Chip (SoC)}
, long={System on a Chip}
}
\newglossaryentry{SOI}
{ name={SOI}
, description={}
, first={Silicon-on-Insulator (SOI)}
, long={Silicon-on-Insulator}
}
\newglossaryentry{SPD}
{ name={SPD}
, description={}
, first={Symbolic Placement of Devices (SPD)}
, long={Symbolic Placement of Devices}
}
\newglossaryentry{SPF}
{ name={SPF}
, description={}
, first={Standard Parasitic Format (SPF)}
, long={Standard Parasitic Format}
}
\newglossaryentry{SPICE}
{ name={SPICE}
, description={}
, first={Simulation Program with Integrated Circuit Emphasis (SPICE)}
, long={Simulation Program with Integrated Circuit Emphasis}
}
\newglossaryentry{SST2}
{ name={SST2}
, description={}
, first={Stanford Sentiment Treebank V2 (SST2)}
, long={Stanford Sentiment Treebank V2}
}
\newglossaryentry{SSTA}
{ name={SSTA}
, description={}
, first={Statistical Static Timing Analysis (SSTA)}
, long={Statistical Static Timing Analysis}
}
\newglossaryentry{SSV}
{ name={SSV}
, description={}
, first={Silicon Signoff and Verification (SSV)}
, long={Silicon Signoff and Verification}
}
\newglossaryentry{STA}
{ name={STA}
, description={}
, first={Static Timing Analysis (STA)}
, long={Static Timing Analysis}
}
\newglossaryentry{STI}
{ name={STI}
, description={}
, first={Shallow Trench Isolation (STI)}
, long={Shallow Trench Isolation}
}
\newglossaryentry{SV}
{ name={SV}
, description={}
, first={System Verilog (SV)}
, long={System Verilog}
}
\newglossaryentry{SVP}
{ name={SVP}
, description={}
, first={Silicon Virtual Prototype (SVP)}
, long={Silicon Virtual Prototype}
}
\newglossaryentry{SVS}
{ name={SVS}
, description={}
, first={Schematic Versus Schematic (SVS)}
, long={Schematic Versus Schematic}
}
\newglossaryentry{TAT}
{ name={TAT}
, description={}
, first={Turnaround Time (TAT)}
, long={Turnaround Time}
}
\newglossaryentry{Tcl}
{ name={Tcl}
, description={}
, first={Tool Command Language (Tcl)}
, long={Tool Command Language}
}
\newglossaryentry{TDDB}
{ name={TDDB}
, description={}
, first={Time Dependent Dielectric Breakdown (TDDB)}
, long={Time Dependent Dielectric Breakdown}
}
\newglossaryentry{TNS}
{ name={TNS}
, description={}
, first={Total Negative Slack (TNS)}
, long={Total Negative Slack}
}
\newglossaryentry{TRP}
{ name={TRP}
, description={}
, first={Transfer Property Control (TRP)}
, long={Transfer Property Control}
}
\newglossaryentry{TSG}
{ name={TSG}
, description={}
, first={Text-to-Symbol Generator (TSG)}
, long={Text-to-Symbol Generator}
}
\newglossaryentry{UCN}
{ name={UCN}
, description={}
, first={Update Components and Nets (UCN)}
, long={Update Components and Nets}
}
\newglossaryentry{ULP}
{ name={ULP}
, description={}
, first={Update Layout Parameters (ULP)}
, long={Update Layout Parameters}
}
\newglossaryentry{UNL}
{ name={UNL}
, description={}
, first={Unified Netlister (UNL)}
, long={Unified Netlister}
}
\newglossaryentry{UPF}
{ name={UPF}
, description={}
, first={Unified Power Format (UPF)}
, long={Unified Power Format}
}
\newglossaryentry{USP}
{ name={USP}
, description={}
, first={Update Schematic Parameters (USP)}
, long={Update Schematic Parameters}
}
\newglossaryentry{VCP}
{ name={VCP}
, description={}
, first={Virtuoso Custom Digital Placer (VCP)}
, long={Virtuoso Custom Digital Placer}
}
\newglossaryentry{VDI}
{ name={VDI}
, description={}
, first={Virtuoso Digital Implementation (VDI)}
, long={Virtuoso Digital Implementation}
}
\newglossaryentry{VDSP}
{ name={VDSP}
, description={}
, first={Virtuoso Digital Signoff for Power (VDSP)}
, long={Virtuoso Digital Signoff for Power}
}
\newglossaryentry{VDST}
{ name={VDST}
, description={}
, first={Virtuoso Digital Signoff for Timing (VDST)}
, long={Virtuoso Digital Signoff for Timing}
}
\newglossaryentry{VFP}
{ name={VFP}
, description={}
, first={Virtuoso Floorplanner (VFP)}
, long={Virtuoso Floorplanner}
}
\newglossaryentry{VHDL}
{ name={VHDL}
, description={}
, first={Very High Speed Integrated Circuit HDL (VHDL)}
, long={Very High Speed Integrated Circuit HDL}
}
\newglossaryentry{ViVA}
{ name={ViVA}
, description={}
, first={Virtuoso Visualization and Analysis (ViVA)}
, long={Virtuoso Visualization and Analysis}
}
\newglossaryentry{VLM}
{ name={VLM}
, description={}
, first={Virtuoso Layout Optimize (VLM)}
, long={Virtuoso Layout Optimize}
}
\newglossaryentry{VLS}
{ name={VLS}
, description={}
, first={Virtuoso Layout Suite (VLS)}
, long={Virtuoso Layout Suite}
}
\newglossaryentry{VLS GXL}
{ name={VLS GXL}
, description={}
, first={Virtuoso Layout Suite GXL (VLS GXL)}
, long={Virtuoso Layout Suite GXL}
}
\newglossaryentry{VLS L}
{ name={VLS L}
, description={}
, first={Virtuoso Layout Suite L (VLS L)}
, long={Virtuoso Layout Suite L}
}
\newglossaryentry{VLS XL}
{ name={VLS XL}
, description={}
, first={Virtuoso Layout Suite XL (VLS XL)}
, long={Virtuoso Layout Suite XL}
}
\newglossaryentry{VSE}
{ name={VSE}
, description={}
, first={Virtuoso Schematic Editor (VSE)}
, long={Virtuoso Schematic Editor}
}
\newglossaryentry{VSR}
{ name={VSR}
, description={}
, first={Virtuoso Space-based Router (VSR)}
, long={Virtuoso Space-based Router}
}
\newglossaryentry{WDF}
{ name={WDF}
, description={}
, first={Workshare Compare Delta File (WDF)}
, long={Workshare Compare Delta File}
}
\newglossaryentry{WDU}
{ name={WDU}
, description={}
, first={Whitebox Design Unit (WDU)}
, long={Whitebox Design Unit}
}
\newglossaryentry{WEE}
{ name={WEE}
, description={}
, first={Wire-Edge Enlargement (WEE)}
, long={Wire-Edge Enlargement}
}
\newglossaryentry{WLM}
{ name={WLM}
, description={}
, first={Wire-Load Model (WLM)}
, long={Wire-Load Model}
}
\newglossaryentry{WNS}
{ name={WNS}
, description={}
, first={Worst Negative Slack (WNS)}
, long={Worst Negative Slack}
}
\newglossaryentry{WPE}
{ name={WPE}
, description={}
, first={Well Proximity Effect (WPE)}
, long={Well Proximity Effect}
}
