
practica_4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001db0  080001ac  080001ac  000101ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000018  08001f5c  08001f5c  00011f5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001f74  08001f74  00020050  2**0
                  CONTENTS
  4 .ARM          00000008  08001f74  08001f74  00011f74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08001f7c  08001f7c  00020050  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001f7c  08001f7c  00011f7c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08001f80  08001f80  00011f80  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000050  20000000  08001f84  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020050  2**0
                  CONTENTS
 10 .bss          00000030  20000050  20000050  00020050  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000080  20000080  00020050  2**0
                  ALLOC
 12 .ARM.attributes 0000002a  00000000  00000000  00020050  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  0002007a  2**0
                  CONTENTS, READONLY
 14 .debug_info   0000446c  00000000  00000000  000200bd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 000011d5  00000000  00000000  00024529  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 000004d8  00000000  00000000  00025700  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 0000037a  00000000  00000000  00025bd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00023ccc  00000000  00000000  00025f52  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00006fe5  00000000  00000000  00049c1e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000e0ac7  00000000  00000000  00050c03  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  000011e4  00000000  00000000  001316cc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000005b  00000000  00000000  001328b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001ac <__do_global_dtors_aux>:
 80001ac:	b510      	push	{r4, lr}
 80001ae:	4c05      	ldr	r4, [pc, #20]	; (80001c4 <__do_global_dtors_aux+0x18>)
 80001b0:	7823      	ldrb	r3, [r4, #0]
 80001b2:	b933      	cbnz	r3, 80001c2 <__do_global_dtors_aux+0x16>
 80001b4:	4b04      	ldr	r3, [pc, #16]	; (80001c8 <__do_global_dtors_aux+0x1c>)
 80001b6:	b113      	cbz	r3, 80001be <__do_global_dtors_aux+0x12>
 80001b8:	4804      	ldr	r0, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x20>)
 80001ba:	f3af 8000 	nop.w
 80001be:	2301      	movs	r3, #1
 80001c0:	7023      	strb	r3, [r4, #0]
 80001c2:	bd10      	pop	{r4, pc}
 80001c4:	20000050 	.word	0x20000050
 80001c8:	00000000 	.word	0x00000000
 80001cc:	08001f44 	.word	0x08001f44

080001d0 <frame_dummy>:
 80001d0:	b508      	push	{r3, lr}
 80001d2:	4b03      	ldr	r3, [pc, #12]	; (80001e0 <frame_dummy+0x10>)
 80001d4:	b11b      	cbz	r3, 80001de <frame_dummy+0xe>
 80001d6:	4903      	ldr	r1, [pc, #12]	; (80001e4 <frame_dummy+0x14>)
 80001d8:	4803      	ldr	r0, [pc, #12]	; (80001e8 <frame_dummy+0x18>)
 80001da:	f3af 8000 	nop.w
 80001de:	bd08      	pop	{r3, pc}
 80001e0:	00000000 	.word	0x00000000
 80001e4:	20000054 	.word	0x20000054
 80001e8:	08001f44 	.word	0x08001f44

080001ec <__aeabi_fmul>:
 80001ec:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80001f0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80001f4:	bf1e      	ittt	ne
 80001f6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80001fa:	ea92 0f0c 	teqne	r2, ip
 80001fe:	ea93 0f0c 	teqne	r3, ip
 8000202:	d06f      	beq.n	80002e4 <__aeabi_fmul+0xf8>
 8000204:	441a      	add	r2, r3
 8000206:	ea80 0c01 	eor.w	ip, r0, r1
 800020a:	0240      	lsls	r0, r0, #9
 800020c:	bf18      	it	ne
 800020e:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000212:	d01e      	beq.n	8000252 <__aeabi_fmul+0x66>
 8000214:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000218:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 800021c:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000220:	fba0 3101 	umull	r3, r1, r0, r1
 8000224:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000228:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 800022c:	bf3e      	ittt	cc
 800022e:	0049      	lslcc	r1, r1, #1
 8000230:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000234:	005b      	lslcc	r3, r3, #1
 8000236:	ea40 0001 	orr.w	r0, r0, r1
 800023a:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 800023e:	2afd      	cmp	r2, #253	; 0xfd
 8000240:	d81d      	bhi.n	800027e <__aeabi_fmul+0x92>
 8000242:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000246:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 800024a:	bf08      	it	eq
 800024c:	f020 0001 	biceq.w	r0, r0, #1
 8000250:	4770      	bx	lr
 8000252:	f090 0f00 	teq	r0, #0
 8000256:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 800025a:	bf08      	it	eq
 800025c:	0249      	lsleq	r1, r1, #9
 800025e:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000262:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000266:	3a7f      	subs	r2, #127	; 0x7f
 8000268:	bfc2      	ittt	gt
 800026a:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 800026e:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000272:	4770      	bxgt	lr
 8000274:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000278:	f04f 0300 	mov.w	r3, #0
 800027c:	3a01      	subs	r2, #1
 800027e:	dc5d      	bgt.n	800033c <__aeabi_fmul+0x150>
 8000280:	f112 0f19 	cmn.w	r2, #25
 8000284:	bfdc      	itt	le
 8000286:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 800028a:	4770      	bxle	lr
 800028c:	f1c2 0200 	rsb	r2, r2, #0
 8000290:	0041      	lsls	r1, r0, #1
 8000292:	fa21 f102 	lsr.w	r1, r1, r2
 8000296:	f1c2 0220 	rsb	r2, r2, #32
 800029a:	fa00 fc02 	lsl.w	ip, r0, r2
 800029e:	ea5f 0031 	movs.w	r0, r1, rrx
 80002a2:	f140 0000 	adc.w	r0, r0, #0
 80002a6:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 80002aa:	bf08      	it	eq
 80002ac:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 80002b0:	4770      	bx	lr
 80002b2:	f092 0f00 	teq	r2, #0
 80002b6:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 80002ba:	bf02      	ittt	eq
 80002bc:	0040      	lsleq	r0, r0, #1
 80002be:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 80002c2:	3a01      	subeq	r2, #1
 80002c4:	d0f9      	beq.n	80002ba <__aeabi_fmul+0xce>
 80002c6:	ea40 000c 	orr.w	r0, r0, ip
 80002ca:	f093 0f00 	teq	r3, #0
 80002ce:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 80002d2:	bf02      	ittt	eq
 80002d4:	0049      	lsleq	r1, r1, #1
 80002d6:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 80002da:	3b01      	subeq	r3, #1
 80002dc:	d0f9      	beq.n	80002d2 <__aeabi_fmul+0xe6>
 80002de:	ea41 010c 	orr.w	r1, r1, ip
 80002e2:	e78f      	b.n	8000204 <__aeabi_fmul+0x18>
 80002e4:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80002e8:	ea92 0f0c 	teq	r2, ip
 80002ec:	bf18      	it	ne
 80002ee:	ea93 0f0c 	teqne	r3, ip
 80002f2:	d00a      	beq.n	800030a <__aeabi_fmul+0x11e>
 80002f4:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 80002f8:	bf18      	it	ne
 80002fa:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 80002fe:	d1d8      	bne.n	80002b2 <__aeabi_fmul+0xc6>
 8000300:	ea80 0001 	eor.w	r0, r0, r1
 8000304:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000308:	4770      	bx	lr
 800030a:	f090 0f00 	teq	r0, #0
 800030e:	bf17      	itett	ne
 8000310:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000314:	4608      	moveq	r0, r1
 8000316:	f091 0f00 	teqne	r1, #0
 800031a:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 800031e:	d014      	beq.n	800034a <__aeabi_fmul+0x15e>
 8000320:	ea92 0f0c 	teq	r2, ip
 8000324:	d101      	bne.n	800032a <__aeabi_fmul+0x13e>
 8000326:	0242      	lsls	r2, r0, #9
 8000328:	d10f      	bne.n	800034a <__aeabi_fmul+0x15e>
 800032a:	ea93 0f0c 	teq	r3, ip
 800032e:	d103      	bne.n	8000338 <__aeabi_fmul+0x14c>
 8000330:	024b      	lsls	r3, r1, #9
 8000332:	bf18      	it	ne
 8000334:	4608      	movne	r0, r1
 8000336:	d108      	bne.n	800034a <__aeabi_fmul+0x15e>
 8000338:	ea80 0001 	eor.w	r0, r0, r1
 800033c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000340:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000344:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000348:	4770      	bx	lr
 800034a:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 800034e:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000352:	4770      	bx	lr

08000354 <__aeabi_frsub>:
 8000354:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000358:	e002      	b.n	8000360 <__addsf3>
 800035a:	bf00      	nop

0800035c <__aeabi_fsub>:
 800035c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000360 <__addsf3>:
 8000360:	0042      	lsls	r2, r0, #1
 8000362:	bf1f      	itttt	ne
 8000364:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000368:	ea92 0f03 	teqne	r2, r3
 800036c:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000370:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000374:	d06a      	beq.n	800044c <__addsf3+0xec>
 8000376:	ea4f 6212 	mov.w	r2, r2, lsr #24
 800037a:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 800037e:	bfc1      	itttt	gt
 8000380:	18d2      	addgt	r2, r2, r3
 8000382:	4041      	eorgt	r1, r0
 8000384:	4048      	eorgt	r0, r1
 8000386:	4041      	eorgt	r1, r0
 8000388:	bfb8      	it	lt
 800038a:	425b      	neglt	r3, r3
 800038c:	2b19      	cmp	r3, #25
 800038e:	bf88      	it	hi
 8000390:	4770      	bxhi	lr
 8000392:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000396:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800039a:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 800039e:	bf18      	it	ne
 80003a0:	4240      	negne	r0, r0
 80003a2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80003a6:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 80003aa:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 80003ae:	bf18      	it	ne
 80003b0:	4249      	negne	r1, r1
 80003b2:	ea92 0f03 	teq	r2, r3
 80003b6:	d03f      	beq.n	8000438 <__addsf3+0xd8>
 80003b8:	f1a2 0201 	sub.w	r2, r2, #1
 80003bc:	fa41 fc03 	asr.w	ip, r1, r3
 80003c0:	eb10 000c 	adds.w	r0, r0, ip
 80003c4:	f1c3 0320 	rsb	r3, r3, #32
 80003c8:	fa01 f103 	lsl.w	r1, r1, r3
 80003cc:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80003d0:	d502      	bpl.n	80003d8 <__addsf3+0x78>
 80003d2:	4249      	negs	r1, r1
 80003d4:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80003d8:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 80003dc:	d313      	bcc.n	8000406 <__addsf3+0xa6>
 80003de:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80003e2:	d306      	bcc.n	80003f2 <__addsf3+0x92>
 80003e4:	0840      	lsrs	r0, r0, #1
 80003e6:	ea4f 0131 	mov.w	r1, r1, rrx
 80003ea:	f102 0201 	add.w	r2, r2, #1
 80003ee:	2afe      	cmp	r2, #254	; 0xfe
 80003f0:	d251      	bcs.n	8000496 <__addsf3+0x136>
 80003f2:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 80003f6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80003fa:	bf08      	it	eq
 80003fc:	f020 0001 	biceq.w	r0, r0, #1
 8000400:	ea40 0003 	orr.w	r0, r0, r3
 8000404:	4770      	bx	lr
 8000406:	0049      	lsls	r1, r1, #1
 8000408:	eb40 0000 	adc.w	r0, r0, r0
 800040c:	3a01      	subs	r2, #1
 800040e:	bf28      	it	cs
 8000410:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000414:	d2ed      	bcs.n	80003f2 <__addsf3+0x92>
 8000416:	fab0 fc80 	clz	ip, r0
 800041a:	f1ac 0c08 	sub.w	ip, ip, #8
 800041e:	ebb2 020c 	subs.w	r2, r2, ip
 8000422:	fa00 f00c 	lsl.w	r0, r0, ip
 8000426:	bfaa      	itet	ge
 8000428:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 800042c:	4252      	neglt	r2, r2
 800042e:	4318      	orrge	r0, r3
 8000430:	bfbc      	itt	lt
 8000432:	40d0      	lsrlt	r0, r2
 8000434:	4318      	orrlt	r0, r3
 8000436:	4770      	bx	lr
 8000438:	f092 0f00 	teq	r2, #0
 800043c:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000440:	bf06      	itte	eq
 8000442:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000446:	3201      	addeq	r2, #1
 8000448:	3b01      	subne	r3, #1
 800044a:	e7b5      	b.n	80003b8 <__addsf3+0x58>
 800044c:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000450:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000454:	bf18      	it	ne
 8000456:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800045a:	d021      	beq.n	80004a0 <__addsf3+0x140>
 800045c:	ea92 0f03 	teq	r2, r3
 8000460:	d004      	beq.n	800046c <__addsf3+0x10c>
 8000462:	f092 0f00 	teq	r2, #0
 8000466:	bf08      	it	eq
 8000468:	4608      	moveq	r0, r1
 800046a:	4770      	bx	lr
 800046c:	ea90 0f01 	teq	r0, r1
 8000470:	bf1c      	itt	ne
 8000472:	2000      	movne	r0, #0
 8000474:	4770      	bxne	lr
 8000476:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 800047a:	d104      	bne.n	8000486 <__addsf3+0x126>
 800047c:	0040      	lsls	r0, r0, #1
 800047e:	bf28      	it	cs
 8000480:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000484:	4770      	bx	lr
 8000486:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 800048a:	bf3c      	itt	cc
 800048c:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000490:	4770      	bxcc	lr
 8000492:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000496:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 800049a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800049e:	4770      	bx	lr
 80004a0:	ea7f 6222 	mvns.w	r2, r2, asr #24
 80004a4:	bf16      	itet	ne
 80004a6:	4608      	movne	r0, r1
 80004a8:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80004ac:	4601      	movne	r1, r0
 80004ae:	0242      	lsls	r2, r0, #9
 80004b0:	bf06      	itte	eq
 80004b2:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 80004b6:	ea90 0f01 	teqeq	r0, r1
 80004ba:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 80004be:	4770      	bx	lr

080004c0 <__aeabi_ui2f>:
 80004c0:	f04f 0300 	mov.w	r3, #0
 80004c4:	e004      	b.n	80004d0 <__aeabi_i2f+0x8>
 80004c6:	bf00      	nop

080004c8 <__aeabi_i2f>:
 80004c8:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 80004cc:	bf48      	it	mi
 80004ce:	4240      	negmi	r0, r0
 80004d0:	ea5f 0c00 	movs.w	ip, r0
 80004d4:	bf08      	it	eq
 80004d6:	4770      	bxeq	lr
 80004d8:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 80004dc:	4601      	mov	r1, r0
 80004de:	f04f 0000 	mov.w	r0, #0
 80004e2:	e01c      	b.n	800051e <__aeabi_l2f+0x2a>

080004e4 <__aeabi_ul2f>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	f04f 0300 	mov.w	r3, #0
 80004f0:	e00a      	b.n	8000508 <__aeabi_l2f+0x14>
 80004f2:	bf00      	nop

080004f4 <__aeabi_l2f>:
 80004f4:	ea50 0201 	orrs.w	r2, r0, r1
 80004f8:	bf08      	it	eq
 80004fa:	4770      	bxeq	lr
 80004fc:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000500:	d502      	bpl.n	8000508 <__aeabi_l2f+0x14>
 8000502:	4240      	negs	r0, r0
 8000504:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000508:	ea5f 0c01 	movs.w	ip, r1
 800050c:	bf02      	ittt	eq
 800050e:	4684      	moveq	ip, r0
 8000510:	4601      	moveq	r1, r0
 8000512:	2000      	moveq	r0, #0
 8000514:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000518:	bf08      	it	eq
 800051a:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 800051e:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000522:	fabc f28c 	clz	r2, ip
 8000526:	3a08      	subs	r2, #8
 8000528:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 800052c:	db10      	blt.n	8000550 <__aeabi_l2f+0x5c>
 800052e:	fa01 fc02 	lsl.w	ip, r1, r2
 8000532:	4463      	add	r3, ip
 8000534:	fa00 fc02 	lsl.w	ip, r0, r2
 8000538:	f1c2 0220 	rsb	r2, r2, #32
 800053c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000540:	fa20 f202 	lsr.w	r2, r0, r2
 8000544:	eb43 0002 	adc.w	r0, r3, r2
 8000548:	bf08      	it	eq
 800054a:	f020 0001 	biceq.w	r0, r0, #1
 800054e:	4770      	bx	lr
 8000550:	f102 0220 	add.w	r2, r2, #32
 8000554:	fa01 fc02 	lsl.w	ip, r1, r2
 8000558:	f1c2 0220 	rsb	r2, r2, #32
 800055c:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000560:	fa21 f202 	lsr.w	r2, r1, r2
 8000564:	eb43 0002 	adc.w	r0, r3, r2
 8000568:	bf08      	it	eq
 800056a:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800056e:	4770      	bx	lr

08000570 <__aeabi_f2uiz>:
 8000570:	0042      	lsls	r2, r0, #1
 8000572:	d20e      	bcs.n	8000592 <__aeabi_f2uiz+0x22>
 8000574:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000578:	d30b      	bcc.n	8000592 <__aeabi_f2uiz+0x22>
 800057a:	f04f 039e 	mov.w	r3, #158	; 0x9e
 800057e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000582:	d409      	bmi.n	8000598 <__aeabi_f2uiz+0x28>
 8000584:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000588:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800058c:	fa23 f002 	lsr.w	r0, r3, r2
 8000590:	4770      	bx	lr
 8000592:	f04f 0000 	mov.w	r0, #0
 8000596:	4770      	bx	lr
 8000598:	f112 0f61 	cmn.w	r2, #97	; 0x61
 800059c:	d101      	bne.n	80005a2 <__aeabi_f2uiz+0x32>
 800059e:	0242      	lsls	r2, r0, #9
 80005a0:	d102      	bne.n	80005a8 <__aeabi_f2uiz+0x38>
 80005a2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80005a6:	4770      	bx	lr
 80005a8:	f04f 0000 	mov.w	r0, #0
 80005ac:	4770      	bx	lr
 80005ae:	bf00      	nop

080005b0 <__aeabi_uldivmod>:
 80005b0:	b953      	cbnz	r3, 80005c8 <__aeabi_uldivmod+0x18>
 80005b2:	b94a      	cbnz	r2, 80005c8 <__aeabi_uldivmod+0x18>
 80005b4:	2900      	cmp	r1, #0
 80005b6:	bf08      	it	eq
 80005b8:	2800      	cmpeq	r0, #0
 80005ba:	bf1c      	itt	ne
 80005bc:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80005c0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80005c4:	f000 b970 	b.w	80008a8 <__aeabi_idiv0>
 80005c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80005cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80005d0:	f000 f806 	bl	80005e0 <__udivmoddi4>
 80005d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80005d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80005dc:	b004      	add	sp, #16
 80005de:	4770      	bx	lr

080005e0 <__udivmoddi4>:
 80005e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80005e4:	9e08      	ldr	r6, [sp, #32]
 80005e6:	460d      	mov	r5, r1
 80005e8:	4604      	mov	r4, r0
 80005ea:	460f      	mov	r7, r1
 80005ec:	2b00      	cmp	r3, #0
 80005ee:	d14a      	bne.n	8000686 <__udivmoddi4+0xa6>
 80005f0:	428a      	cmp	r2, r1
 80005f2:	4694      	mov	ip, r2
 80005f4:	d965      	bls.n	80006c2 <__udivmoddi4+0xe2>
 80005f6:	fab2 f382 	clz	r3, r2
 80005fa:	b143      	cbz	r3, 800060e <__udivmoddi4+0x2e>
 80005fc:	fa02 fc03 	lsl.w	ip, r2, r3
 8000600:	f1c3 0220 	rsb	r2, r3, #32
 8000604:	409f      	lsls	r7, r3
 8000606:	fa20 f202 	lsr.w	r2, r0, r2
 800060a:	4317      	orrs	r7, r2
 800060c:	409c      	lsls	r4, r3
 800060e:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000612:	fa1f f58c 	uxth.w	r5, ip
 8000616:	fbb7 f1fe 	udiv	r1, r7, lr
 800061a:	0c22      	lsrs	r2, r4, #16
 800061c:	fb0e 7711 	mls	r7, lr, r1, r7
 8000620:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000624:	fb01 f005 	mul.w	r0, r1, r5
 8000628:	4290      	cmp	r0, r2
 800062a:	d90a      	bls.n	8000642 <__udivmoddi4+0x62>
 800062c:	eb1c 0202 	adds.w	r2, ip, r2
 8000630:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
 8000634:	f080 811b 	bcs.w	800086e <__udivmoddi4+0x28e>
 8000638:	4290      	cmp	r0, r2
 800063a:	f240 8118 	bls.w	800086e <__udivmoddi4+0x28e>
 800063e:	3902      	subs	r1, #2
 8000640:	4462      	add	r2, ip
 8000642:	1a12      	subs	r2, r2, r0
 8000644:	b2a4      	uxth	r4, r4
 8000646:	fbb2 f0fe 	udiv	r0, r2, lr
 800064a:	fb0e 2210 	mls	r2, lr, r0, r2
 800064e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000652:	fb00 f505 	mul.w	r5, r0, r5
 8000656:	42a5      	cmp	r5, r4
 8000658:	d90a      	bls.n	8000670 <__udivmoddi4+0x90>
 800065a:	eb1c 0404 	adds.w	r4, ip, r4
 800065e:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000662:	f080 8106 	bcs.w	8000872 <__udivmoddi4+0x292>
 8000666:	42a5      	cmp	r5, r4
 8000668:	f240 8103 	bls.w	8000872 <__udivmoddi4+0x292>
 800066c:	4464      	add	r4, ip
 800066e:	3802      	subs	r0, #2
 8000670:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000674:	1b64      	subs	r4, r4, r5
 8000676:	2100      	movs	r1, #0
 8000678:	b11e      	cbz	r6, 8000682 <__udivmoddi4+0xa2>
 800067a:	40dc      	lsrs	r4, r3
 800067c:	2300      	movs	r3, #0
 800067e:	e9c6 4300 	strd	r4, r3, [r6]
 8000682:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000686:	428b      	cmp	r3, r1
 8000688:	d908      	bls.n	800069c <__udivmoddi4+0xbc>
 800068a:	2e00      	cmp	r6, #0
 800068c:	f000 80ec 	beq.w	8000868 <__udivmoddi4+0x288>
 8000690:	2100      	movs	r1, #0
 8000692:	e9c6 0500 	strd	r0, r5, [r6]
 8000696:	4608      	mov	r0, r1
 8000698:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800069c:	fab3 f183 	clz	r1, r3
 80006a0:	2900      	cmp	r1, #0
 80006a2:	d149      	bne.n	8000738 <__udivmoddi4+0x158>
 80006a4:	42ab      	cmp	r3, r5
 80006a6:	d302      	bcc.n	80006ae <__udivmoddi4+0xce>
 80006a8:	4282      	cmp	r2, r0
 80006aa:	f200 80f7 	bhi.w	800089c <__udivmoddi4+0x2bc>
 80006ae:	1a84      	subs	r4, r0, r2
 80006b0:	eb65 0203 	sbc.w	r2, r5, r3
 80006b4:	2001      	movs	r0, #1
 80006b6:	4617      	mov	r7, r2
 80006b8:	2e00      	cmp	r6, #0
 80006ba:	d0e2      	beq.n	8000682 <__udivmoddi4+0xa2>
 80006bc:	e9c6 4700 	strd	r4, r7, [r6]
 80006c0:	e7df      	b.n	8000682 <__udivmoddi4+0xa2>
 80006c2:	b902      	cbnz	r2, 80006c6 <__udivmoddi4+0xe6>
 80006c4:	deff      	udf	#255	; 0xff
 80006c6:	fab2 f382 	clz	r3, r2
 80006ca:	2b00      	cmp	r3, #0
 80006cc:	f040 808f 	bne.w	80007ee <__udivmoddi4+0x20e>
 80006d0:	1a8a      	subs	r2, r1, r2
 80006d2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80006d6:	fa1f fe8c 	uxth.w	lr, ip
 80006da:	2101      	movs	r1, #1
 80006dc:	fbb2 f5f7 	udiv	r5, r2, r7
 80006e0:	fb07 2015 	mls	r0, r7, r5, r2
 80006e4:	0c22      	lsrs	r2, r4, #16
 80006e6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80006ea:	fb0e f005 	mul.w	r0, lr, r5
 80006ee:	4290      	cmp	r0, r2
 80006f0:	d908      	bls.n	8000704 <__udivmoddi4+0x124>
 80006f2:	eb1c 0202 	adds.w	r2, ip, r2
 80006f6:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 80006fa:	d202      	bcs.n	8000702 <__udivmoddi4+0x122>
 80006fc:	4290      	cmp	r0, r2
 80006fe:	f200 80ca 	bhi.w	8000896 <__udivmoddi4+0x2b6>
 8000702:	4645      	mov	r5, r8
 8000704:	1a12      	subs	r2, r2, r0
 8000706:	b2a4      	uxth	r4, r4
 8000708:	fbb2 f0f7 	udiv	r0, r2, r7
 800070c:	fb07 2210 	mls	r2, r7, r0, r2
 8000710:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000714:	fb0e fe00 	mul.w	lr, lr, r0
 8000718:	45a6      	cmp	lr, r4
 800071a:	d908      	bls.n	800072e <__udivmoddi4+0x14e>
 800071c:	eb1c 0404 	adds.w	r4, ip, r4
 8000720:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000724:	d202      	bcs.n	800072c <__udivmoddi4+0x14c>
 8000726:	45a6      	cmp	lr, r4
 8000728:	f200 80ba 	bhi.w	80008a0 <__udivmoddi4+0x2c0>
 800072c:	4610      	mov	r0, r2
 800072e:	eba4 040e 	sub.w	r4, r4, lr
 8000732:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000736:	e79f      	b.n	8000678 <__udivmoddi4+0x98>
 8000738:	f1c1 0720 	rsb	r7, r1, #32
 800073c:	408b      	lsls	r3, r1
 800073e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000742:	ea4c 0c03 	orr.w	ip, ip, r3
 8000746:	fa05 f401 	lsl.w	r4, r5, r1
 800074a:	fa20 f307 	lsr.w	r3, r0, r7
 800074e:	40fd      	lsrs	r5, r7
 8000750:	4323      	orrs	r3, r4
 8000752:	fa00 f901 	lsl.w	r9, r0, r1
 8000756:	ea4f 401c 	mov.w	r0, ip, lsr #16
 800075a:	fa1f fe8c 	uxth.w	lr, ip
 800075e:	fbb5 f8f0 	udiv	r8, r5, r0
 8000762:	0c1c      	lsrs	r4, r3, #16
 8000764:	fb00 5518 	mls	r5, r0, r8, r5
 8000768:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 800076c:	fb08 f50e 	mul.w	r5, r8, lr
 8000770:	42a5      	cmp	r5, r4
 8000772:	fa02 f201 	lsl.w	r2, r2, r1
 8000776:	d90b      	bls.n	8000790 <__udivmoddi4+0x1b0>
 8000778:	eb1c 0404 	adds.w	r4, ip, r4
 800077c:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000780:	f080 8087 	bcs.w	8000892 <__udivmoddi4+0x2b2>
 8000784:	42a5      	cmp	r5, r4
 8000786:	f240 8084 	bls.w	8000892 <__udivmoddi4+0x2b2>
 800078a:	f1a8 0802 	sub.w	r8, r8, #2
 800078e:	4464      	add	r4, ip
 8000790:	1b64      	subs	r4, r4, r5
 8000792:	b29d      	uxth	r5, r3
 8000794:	fbb4 f3f0 	udiv	r3, r4, r0
 8000798:	fb00 4413 	mls	r4, r0, r3, r4
 800079c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80007a0:	fb03 fe0e 	mul.w	lr, r3, lr
 80007a4:	45a6      	cmp	lr, r4
 80007a6:	d908      	bls.n	80007ba <__udivmoddi4+0x1da>
 80007a8:	eb1c 0404 	adds.w	r4, ip, r4
 80007ac:	f103 30ff 	add.w	r0, r3, #4294967295	; 0xffffffff
 80007b0:	d26b      	bcs.n	800088a <__udivmoddi4+0x2aa>
 80007b2:	45a6      	cmp	lr, r4
 80007b4:	d969      	bls.n	800088a <__udivmoddi4+0x2aa>
 80007b6:	3b02      	subs	r3, #2
 80007b8:	4464      	add	r4, ip
 80007ba:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 80007be:	fba0 8302 	umull	r8, r3, r0, r2
 80007c2:	eba4 040e 	sub.w	r4, r4, lr
 80007c6:	429c      	cmp	r4, r3
 80007c8:	46c6      	mov	lr, r8
 80007ca:	461d      	mov	r5, r3
 80007cc:	d355      	bcc.n	800087a <__udivmoddi4+0x29a>
 80007ce:	d052      	beq.n	8000876 <__udivmoddi4+0x296>
 80007d0:	b156      	cbz	r6, 80007e8 <__udivmoddi4+0x208>
 80007d2:	ebb9 030e 	subs.w	r3, r9, lr
 80007d6:	eb64 0405 	sbc.w	r4, r4, r5
 80007da:	fa04 f707 	lsl.w	r7, r4, r7
 80007de:	40cb      	lsrs	r3, r1
 80007e0:	40cc      	lsrs	r4, r1
 80007e2:	431f      	orrs	r7, r3
 80007e4:	e9c6 7400 	strd	r7, r4, [r6]
 80007e8:	2100      	movs	r1, #0
 80007ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80007ee:	f1c3 0120 	rsb	r1, r3, #32
 80007f2:	fa02 fc03 	lsl.w	ip, r2, r3
 80007f6:	fa20 f201 	lsr.w	r2, r0, r1
 80007fa:	fa25 f101 	lsr.w	r1, r5, r1
 80007fe:	409d      	lsls	r5, r3
 8000800:	432a      	orrs	r2, r5
 8000802:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000806:	fa1f fe8c 	uxth.w	lr, ip
 800080a:	fbb1 f0f7 	udiv	r0, r1, r7
 800080e:	fb07 1510 	mls	r5, r7, r0, r1
 8000812:	0c11      	lsrs	r1, r2, #16
 8000814:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000818:	fb00 f50e 	mul.w	r5, r0, lr
 800081c:	428d      	cmp	r5, r1
 800081e:	fa04 f403 	lsl.w	r4, r4, r3
 8000822:	d908      	bls.n	8000836 <__udivmoddi4+0x256>
 8000824:	eb1c 0101 	adds.w	r1, ip, r1
 8000828:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 800082c:	d22f      	bcs.n	800088e <__udivmoddi4+0x2ae>
 800082e:	428d      	cmp	r5, r1
 8000830:	d92d      	bls.n	800088e <__udivmoddi4+0x2ae>
 8000832:	3802      	subs	r0, #2
 8000834:	4461      	add	r1, ip
 8000836:	1b49      	subs	r1, r1, r5
 8000838:	b292      	uxth	r2, r2
 800083a:	fbb1 f5f7 	udiv	r5, r1, r7
 800083e:	fb07 1115 	mls	r1, r7, r5, r1
 8000842:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000846:	fb05 f10e 	mul.w	r1, r5, lr
 800084a:	4291      	cmp	r1, r2
 800084c:	d908      	bls.n	8000860 <__udivmoddi4+0x280>
 800084e:	eb1c 0202 	adds.w	r2, ip, r2
 8000852:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000856:	d216      	bcs.n	8000886 <__udivmoddi4+0x2a6>
 8000858:	4291      	cmp	r1, r2
 800085a:	d914      	bls.n	8000886 <__udivmoddi4+0x2a6>
 800085c:	3d02      	subs	r5, #2
 800085e:	4462      	add	r2, ip
 8000860:	1a52      	subs	r2, r2, r1
 8000862:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000866:	e739      	b.n	80006dc <__udivmoddi4+0xfc>
 8000868:	4631      	mov	r1, r6
 800086a:	4630      	mov	r0, r6
 800086c:	e709      	b.n	8000682 <__udivmoddi4+0xa2>
 800086e:	4639      	mov	r1, r7
 8000870:	e6e7      	b.n	8000642 <__udivmoddi4+0x62>
 8000872:	4610      	mov	r0, r2
 8000874:	e6fc      	b.n	8000670 <__udivmoddi4+0x90>
 8000876:	45c1      	cmp	r9, r8
 8000878:	d2aa      	bcs.n	80007d0 <__udivmoddi4+0x1f0>
 800087a:	ebb8 0e02 	subs.w	lr, r8, r2
 800087e:	eb63 050c 	sbc.w	r5, r3, ip
 8000882:	3801      	subs	r0, #1
 8000884:	e7a4      	b.n	80007d0 <__udivmoddi4+0x1f0>
 8000886:	4645      	mov	r5, r8
 8000888:	e7ea      	b.n	8000860 <__udivmoddi4+0x280>
 800088a:	4603      	mov	r3, r0
 800088c:	e795      	b.n	80007ba <__udivmoddi4+0x1da>
 800088e:	4640      	mov	r0, r8
 8000890:	e7d1      	b.n	8000836 <__udivmoddi4+0x256>
 8000892:	46d0      	mov	r8, sl
 8000894:	e77c      	b.n	8000790 <__udivmoddi4+0x1b0>
 8000896:	3d02      	subs	r5, #2
 8000898:	4462      	add	r2, ip
 800089a:	e733      	b.n	8000704 <__udivmoddi4+0x124>
 800089c:	4608      	mov	r0, r1
 800089e:	e70b      	b.n	80006b8 <__udivmoddi4+0xd8>
 80008a0:	4464      	add	r4, ip
 80008a2:	3802      	subs	r0, #2
 80008a4:	e743      	b.n	800072e <__udivmoddi4+0x14e>
 80008a6:	bf00      	nop

080008a8 <__aeabi_idiv0>:
 80008a8:	4770      	bx	lr
 80008aa:	bf00      	nop

080008ac <periodicBlinkInit>:
 * Function that initiates sequentially an array of leds.
 * @param delays Pointer to an array of defined delays.
 * @param duties Pointer to an array of duty cycles per led.
 * @param numLed length of the array of leds.
 */
void periodicBlinkInit(delay_t *delays,duty_cycle * duties, size_t numLed){
 80008ac:	b580      	push	{r7, lr}
 80008ae:	b088      	sub	sp, #32
 80008b0:	af00      	add	r7, sp, #0
 80008b2:	60f8      	str	r0, [r7, #12]
 80008b4:	60b9      	str	r1, [r7, #8]
 80008b6:	607a      	str	r2, [r7, #4]


	for (uint8_t i = 0; i < numLed; i++){
 80008b8:	2300      	movs	r3, #0
 80008ba:	77fb      	strb	r3, [r7, #31]
 80008bc:	e03a      	b.n	8000934 <periodicBlinkInit+0x88>
		tick_t duration = (tick_t)(duties[i].duration)*(duties[i].dutyCycle);
 80008be:	7ffb      	ldrb	r3, [r7, #31]
 80008c0:	011b      	lsls	r3, r3, #4
 80008c2:	68ba      	ldr	r2, [r7, #8]
 80008c4:	4413      	add	r3, r2
 80008c6:	681b      	ldr	r3, [r3, #0]
 80008c8:	4618      	mov	r0, r3
 80008ca:	f7ff fdf9 	bl	80004c0 <__aeabi_ui2f>
 80008ce:	7ffb      	ldrb	r3, [r7, #31]
 80008d0:	011b      	lsls	r3, r3, #4
 80008d2:	68ba      	ldr	r2, [r7, #8]
 80008d4:	4413      	add	r3, r2
 80008d6:	685b      	ldr	r3, [r3, #4]
 80008d8:	4619      	mov	r1, r3
 80008da:	f7ff fc87 	bl	80001ec <__aeabi_fmul>
 80008de:	4603      	mov	r3, r0
 80008e0:	4618      	mov	r0, r3
 80008e2:	f7ff fe45 	bl	8000570 <__aeabi_f2uiz>
 80008e6:	4603      	mov	r3, r0
 80008e8:	61bb      	str	r3, [r7, #24]
		BSP_LED_Init(duties[i].led);
 80008ea:	7ffb      	ldrb	r3, [r7, #31]
 80008ec:	011b      	lsls	r3, r3, #4
 80008ee:	68ba      	ldr	r2, [r7, #8]
 80008f0:	4413      	add	r3, r2
 80008f2:	891b      	ldrh	r3, [r3, #8]
 80008f4:	b2db      	uxtb	r3, r3
 80008f6:	4618      	mov	r0, r3
 80008f8:	f000 f868 	bl	80009cc <BSP_LED_Init>
		delayInit(&delays[i], duration);
 80008fc:	7ffa      	ldrb	r2, [r7, #31]
 80008fe:	4613      	mov	r3, r2
 8000900:	005b      	lsls	r3, r3, #1
 8000902:	4413      	add	r3, r2
 8000904:	009b      	lsls	r3, r3, #2
 8000906:	461a      	mov	r2, r3
 8000908:	68fb      	ldr	r3, [r7, #12]
 800090a:	4413      	add	r3, r2
 800090c:	69b9      	ldr	r1, [r7, #24]
 800090e:	4618      	mov	r0, r3
 8000910:	f000 f819 	bl	8000946 <delayInit>
		uint32_t dutyCounter = duties[i].counter*2;
 8000914:	7ffb      	ldrb	r3, [r7, #31]
 8000916:	011b      	lsls	r3, r3, #4
 8000918:	68ba      	ldr	r2, [r7, #8]
 800091a:	4413      	add	r3, r2
 800091c:	68db      	ldr	r3, [r3, #12]
 800091e:	005b      	lsls	r3, r3, #1
 8000920:	617b      	str	r3, [r7, #20]
		duties[i].counter = dutyCounter;
 8000922:	7ffb      	ldrb	r3, [r7, #31]
 8000924:	011b      	lsls	r3, r3, #4
 8000926:	68ba      	ldr	r2, [r7, #8]
 8000928:	4413      	add	r3, r2
 800092a:	697a      	ldr	r2, [r7, #20]
 800092c:	60da      	str	r2, [r3, #12]
	for (uint8_t i = 0; i < numLed; i++){
 800092e:	7ffb      	ldrb	r3, [r7, #31]
 8000930:	3301      	adds	r3, #1
 8000932:	77fb      	strb	r3, [r7, #31]
 8000934:	7ffb      	ldrb	r3, [r7, #31]
 8000936:	687a      	ldr	r2, [r7, #4]
 8000938:	429a      	cmp	r2, r3
 800093a:	d8c0      	bhi.n	80008be <periodicBlinkInit+0x12>
	}

}
 800093c:	bf00      	nop
 800093e:	bf00      	nop
 8000940:	3720      	adds	r7, #32
 8000942:	46bd      	mov	sp, r7
 8000944:	bd80      	pop	{r7, pc}

08000946 <delayInit>:
 * Function that initiates a delay.
 * @param delay Pointer to a defined delay struct.
 * @param duration in milliseconds.
 * @note if duration is 0 or a negative number, it defaults to DEFAULT_DELAY.
 */
void delayInit(delay_t *delay, tick_t duration){
 8000946:	b480      	push	{r7}
 8000948:	b083      	sub	sp, #12
 800094a:	af00      	add	r7, sp, #0
 800094c:	6078      	str	r0, [r7, #4]
 800094e:	6039      	str	r1, [r7, #0]
	if (duration <= 0){
 8000950:	683b      	ldr	r3, [r7, #0]
 8000952:	2b00      	cmp	r3, #0
 8000954:	d101      	bne.n	800095a <delayInit+0x14>
		duration = DEFAULT_DELAY;
 8000956:	2364      	movs	r3, #100	; 0x64
 8000958:	603b      	str	r3, [r7, #0]
	}
	delay->duration = duration;
 800095a:	687b      	ldr	r3, [r7, #4]
 800095c:	683a      	ldr	r2, [r7, #0]
 800095e:	605a      	str	r2, [r3, #4]
	delay->running = false;
 8000960:	687b      	ldr	r3, [r7, #4]
 8000962:	2200      	movs	r2, #0
 8000964:	721a      	strb	r2, [r3, #8]
	delay->startTime = 0;
 8000966:	687b      	ldr	r3, [r7, #4]
 8000968:	2200      	movs	r2, #0
 800096a:	601a      	str	r2, [r3, #0]

}
 800096c:	bf00      	nop
 800096e:	370c      	adds	r7, #12
 8000970:	46bd      	mov	sp, r7
 8000972:	bc80      	pop	{r7}
 8000974:	4770      	bx	lr

08000976 <delayRead>:
 * @brief Checks if an specific delay has elapsed.
 * Function that checks the current status of a delay and updates its values.
 * @param delay Pointer to a defined delay struct.
 * @retval bool indicating running state.
 */
bool_t delayRead(delay_t *delay){
 8000976:	b580      	push	{r7, lr}
 8000978:	b084      	sub	sp, #16
 800097a:	af00      	add	r7, sp, #0
 800097c:	6078      	str	r0, [r7, #4]

	tick_t currentTime = HAL_GetTick();
 800097e:	f000 f9cb 	bl	8000d18 <HAL_GetTick>
 8000982:	60f8      	str	r0, [r7, #12]
	bool isRunning = delay->running;
 8000984:	687b      	ldr	r3, [r7, #4]
 8000986:	7a1b      	ldrb	r3, [r3, #8]
 8000988:	72fb      	strb	r3, [r7, #11]

	if (isRunning && (currentTime - delay->startTime >= delay->duration)){
 800098a:	7afb      	ldrb	r3, [r7, #11]
 800098c:	2b00      	cmp	r3, #0
 800098e:	d00c      	beq.n	80009aa <delayRead+0x34>
 8000990:	687b      	ldr	r3, [r7, #4]
 8000992:	681b      	ldr	r3, [r3, #0]
 8000994:	68fa      	ldr	r2, [r7, #12]
 8000996:	1ad2      	subs	r2, r2, r3
 8000998:	687b      	ldr	r3, [r7, #4]
 800099a:	685b      	ldr	r3, [r3, #4]
 800099c:	429a      	cmp	r2, r3
 800099e:	d304      	bcc.n	80009aa <delayRead+0x34>
		delay->running = false;
 80009a0:	687b      	ldr	r3, [r7, #4]
 80009a2:	2200      	movs	r2, #0
 80009a4:	721a      	strb	r2, [r3, #8]
		return true;
 80009a6:	2301      	movs	r3, #1
 80009a8:	e00c      	b.n	80009c4 <delayRead+0x4e>
	}

	if (!isRunning) {
 80009aa:	7afb      	ldrb	r3, [r7, #11]
 80009ac:	f083 0301 	eor.w	r3, r3, #1
 80009b0:	b2db      	uxtb	r3, r3
 80009b2:	2b00      	cmp	r3, #0
 80009b4:	d005      	beq.n	80009c2 <delayRead+0x4c>
		delay->running = true;
 80009b6:	687b      	ldr	r3, [r7, #4]
 80009b8:	2201      	movs	r2, #1
 80009ba:	721a      	strb	r2, [r3, #8]
		delay->startTime = currentTime;
 80009bc:	687b      	ldr	r3, [r7, #4]
 80009be:	68fa      	ldr	r2, [r7, #12]
 80009c0:	601a      	str	r2, [r3, #0]

	}
	return false;
 80009c2:	2300      	movs	r3, #0
}
 80009c4:	4618      	mov	r0, r3
 80009c6:	3710      	adds	r7, #16
 80009c8:	46bd      	mov	sp, r7
 80009ca:	bd80      	pop	{r7, pc}

080009cc <BSP_LED_Init>:
  *     @arg  LED1
  *     @arg  LED2
  *     @arg  LED3
  */
void BSP_LED_Init(Led_TypeDef Led)
{
 80009cc:	b580      	push	{r7, lr}
 80009ce:	b08a      	sub	sp, #40	; 0x28
 80009d0:	af00      	add	r7, sp, #0
 80009d2:	4603      	mov	r3, r0
 80009d4:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  GPIO_InitStruct;
  
  /* Enable the GPIO_LED Clock */
  LEDx_GPIO_CLK_ENABLE(Led);
 80009d6:	79fb      	ldrb	r3, [r7, #7]
 80009d8:	2b00      	cmp	r3, #0
 80009da:	d10e      	bne.n	80009fa <BSP_LED_Init+0x2e>
 80009dc:	2300      	movs	r3, #0
 80009de:	613b      	str	r3, [r7, #16]
 80009e0:	4b1f      	ldr	r3, [pc, #124]	; (8000a60 <BSP_LED_Init+0x94>)
 80009e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009e4:	4a1e      	ldr	r2, [pc, #120]	; (8000a60 <BSP_LED_Init+0x94>)
 80009e6:	f043 0302 	orr.w	r3, r3, #2
 80009ea:	6313      	str	r3, [r2, #48]	; 0x30
 80009ec:	4b1c      	ldr	r3, [pc, #112]	; (8000a60 <BSP_LED_Init+0x94>)
 80009ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009f0:	f003 0302 	and.w	r3, r3, #2
 80009f4:	613b      	str	r3, [r7, #16]
 80009f6:	693b      	ldr	r3, [r7, #16]
 80009f8:	e00d      	b.n	8000a16 <BSP_LED_Init+0x4a>
 80009fa:	2300      	movs	r3, #0
 80009fc:	60fb      	str	r3, [r7, #12]
 80009fe:	4b18      	ldr	r3, [pc, #96]	; (8000a60 <BSP_LED_Init+0x94>)
 8000a00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a02:	4a17      	ldr	r2, [pc, #92]	; (8000a60 <BSP_LED_Init+0x94>)
 8000a04:	f043 0302 	orr.w	r3, r3, #2
 8000a08:	6313      	str	r3, [r2, #48]	; 0x30
 8000a0a:	4b15      	ldr	r3, [pc, #84]	; (8000a60 <BSP_LED_Init+0x94>)
 8000a0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a0e:	f003 0302 	and.w	r3, r3, #2
 8000a12:	60fb      	str	r3, [r7, #12]
 8000a14:	68fb      	ldr	r3, [r7, #12]
  
  /* Configure the GPIO_LED pin */
  GPIO_InitStruct.Pin = GPIO_PIN[Led];
 8000a16:	79fb      	ldrb	r3, [r7, #7]
 8000a18:	4a12      	ldr	r2, [pc, #72]	; (8000a64 <BSP_LED_Init+0x98>)
 8000a1a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000a1e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a20:	2301      	movs	r3, #1
 8000a22:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a24:	2300      	movs	r3, #0
 8000a26:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 8000a28:	2302      	movs	r3, #2
 8000a2a:	623b      	str	r3, [r7, #32]
  
  HAL_GPIO_Init(GPIO_PORT[Led], &GPIO_InitStruct);
 8000a2c:	79fb      	ldrb	r3, [r7, #7]
 8000a2e:	4a0e      	ldr	r2, [pc, #56]	; (8000a68 <BSP_LED_Init+0x9c>)
 8000a30:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000a34:	f107 0214 	add.w	r2, r7, #20
 8000a38:	4611      	mov	r1, r2
 8000a3a:	4618      	mov	r0, r3
 8000a3c:	f000 fa84 	bl	8000f48 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_RESET); 
 8000a40:	79fb      	ldrb	r3, [r7, #7]
 8000a42:	4a09      	ldr	r2, [pc, #36]	; (8000a68 <BSP_LED_Init+0x9c>)
 8000a44:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8000a48:	79fb      	ldrb	r3, [r7, #7]
 8000a4a:	4a06      	ldr	r2, [pc, #24]	; (8000a64 <BSP_LED_Init+0x98>)
 8000a4c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000a50:	2200      	movs	r2, #0
 8000a52:	4619      	mov	r1, r3
 8000a54:	f000 fc39 	bl	80012ca <HAL_GPIO_WritePin>
}
 8000a58:	bf00      	nop
 8000a5a:	3728      	adds	r7, #40	; 0x28
 8000a5c:	46bd      	mov	sp, r7
 8000a5e:	bd80      	pop	{r7, pc}
 8000a60:	40023800 	.word	0x40023800
 8000a64:	08001f5c 	.word	0x08001f5c
 8000a68:	20000000 	.word	0x20000000

08000a6c <BSP_LED_On>:
  * @param  Led: Specifies the Led to be set on. 
  *   This parameter can be one of following parameters:
  *     @arg LED2
  */
void BSP_LED_On(Led_TypeDef Led)
{
 8000a6c:	b580      	push	{r7, lr}
 8000a6e:	b082      	sub	sp, #8
 8000a70:	af00      	add	r7, sp, #0
 8000a72:	4603      	mov	r3, r0
 8000a74:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_SET); 
 8000a76:	79fb      	ldrb	r3, [r7, #7]
 8000a78:	4a07      	ldr	r2, [pc, #28]	; (8000a98 <BSP_LED_On+0x2c>)
 8000a7a:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8000a7e:	79fb      	ldrb	r3, [r7, #7]
 8000a80:	4a06      	ldr	r2, [pc, #24]	; (8000a9c <BSP_LED_On+0x30>)
 8000a82:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000a86:	2201      	movs	r2, #1
 8000a88:	4619      	mov	r1, r3
 8000a8a:	f000 fc1e 	bl	80012ca <HAL_GPIO_WritePin>
}
 8000a8e:	bf00      	nop
 8000a90:	3708      	adds	r7, #8
 8000a92:	46bd      	mov	sp, r7
 8000a94:	bd80      	pop	{r7, pc}
 8000a96:	bf00      	nop
 8000a98:	20000000 	.word	0x20000000
 8000a9c:	08001f5c 	.word	0x08001f5c

08000aa0 <BSP_LED_Off>:
  *     @arg  LED1
  *     @arg  LED2
  *     @arg  LED3
  */
void BSP_LED_Off(Led_TypeDef Led)
{
 8000aa0:	b580      	push	{r7, lr}
 8000aa2:	b082      	sub	sp, #8
 8000aa4:	af00      	add	r7, sp, #0
 8000aa6:	4603      	mov	r3, r0
 8000aa8:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_RESET); 
 8000aaa:	79fb      	ldrb	r3, [r7, #7]
 8000aac:	4a07      	ldr	r2, [pc, #28]	; (8000acc <BSP_LED_Off+0x2c>)
 8000aae:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8000ab2:	79fb      	ldrb	r3, [r7, #7]
 8000ab4:	4a06      	ldr	r2, [pc, #24]	; (8000ad0 <BSP_LED_Off+0x30>)
 8000ab6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000aba:	2200      	movs	r2, #0
 8000abc:	4619      	mov	r1, r3
 8000abe:	f000 fc04 	bl	80012ca <HAL_GPIO_WritePin>
}
 8000ac2:	bf00      	nop
 8000ac4:	3708      	adds	r7, #8
 8000ac6:	46bd      	mov	sp, r7
 8000ac8:	bd80      	pop	{r7, pc}
 8000aca:	bf00      	nop
 8000acc:	20000000 	.word	0x20000000
 8000ad0:	08001f5c 	.word	0x08001f5c

08000ad4 <BSP_PB_Init>:
  *     @arg BUTTON_MODE_GPIO: Button will be used as simple IO 
  *     @arg BUTTON_MODE_EXTI: Button will be connected to EXTI line with interrupt
  *                            generation capability  
  */
void BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 8000ad4:	b580      	push	{r7, lr}
 8000ad6:	b088      	sub	sp, #32
 8000ad8:	af00      	add	r7, sp, #0
 8000ada:	4603      	mov	r3, r0
 8000adc:	460a      	mov	r2, r1
 8000ade:	71fb      	strb	r3, [r7, #7]
 8000ae0:	4613      	mov	r3, r2
 8000ae2:	71bb      	strb	r3, [r7, #6]
  GPIO_InitTypeDef GPIO_InitStruct;
  
  /* Enable the BUTTON Clock */
  BUTTONx_GPIO_CLK_ENABLE(Button);
 8000ae4:	2300      	movs	r3, #0
 8000ae6:	60bb      	str	r3, [r7, #8]
 8000ae8:	4b23      	ldr	r3, [pc, #140]	; (8000b78 <BSP_PB_Init+0xa4>)
 8000aea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000aec:	4a22      	ldr	r2, [pc, #136]	; (8000b78 <BSP_PB_Init+0xa4>)
 8000aee:	f043 0304 	orr.w	r3, r3, #4
 8000af2:	6313      	str	r3, [r2, #48]	; 0x30
 8000af4:	4b20      	ldr	r3, [pc, #128]	; (8000b78 <BSP_PB_Init+0xa4>)
 8000af6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000af8:	f003 0304 	and.w	r3, r3, #4
 8000afc:	60bb      	str	r3, [r7, #8]
 8000afe:	68bb      	ldr	r3, [r7, #8]
  
  if(ButtonMode == BUTTON_MODE_GPIO)
 8000b00:	79bb      	ldrb	r3, [r7, #6]
 8000b02:	2b00      	cmp	r3, #0
 8000b04:	d112      	bne.n	8000b2c <BSP_PB_Init+0x58>
  {
    /* Configure Button pin as input */
    GPIO_InitStruct.Pin = BUTTON_PIN[Button];
 8000b06:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000b0a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b0c:	2300      	movs	r3, #0
 8000b0e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000b10:	2302      	movs	r3, #2
 8000b12:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 8000b14:	2302      	movs	r3, #2
 8000b16:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(BUTTON_PORT[Button], &GPIO_InitStruct);
 8000b18:	79fb      	ldrb	r3, [r7, #7]
 8000b1a:	4a18      	ldr	r2, [pc, #96]	; (8000b7c <BSP_PB_Init+0xa8>)
 8000b1c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000b20:	f107 020c 	add.w	r2, r7, #12
 8000b24:	4611      	mov	r1, r2
 8000b26:	4618      	mov	r0, r3
 8000b28:	f000 fa0e 	bl	8000f48 <HAL_GPIO_Init>
  }
  
  if(ButtonMode == BUTTON_MODE_EXTI)
 8000b2c:	79bb      	ldrb	r3, [r7, #6]
 8000b2e:	2b01      	cmp	r3, #1
 8000b30:	d11d      	bne.n	8000b6e <BSP_PB_Init+0x9a>
  {
    /* Configure Button pin as input with External interrupt */
    GPIO_InitStruct.Pin = BUTTON_PIN[Button];
 8000b32:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000b36:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b38:	2300      	movs	r3, #0
 8000b3a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING; 
 8000b3c:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8000b40:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(BUTTON_PORT[Button], &GPIO_InitStruct);
 8000b42:	79fb      	ldrb	r3, [r7, #7]
 8000b44:	4a0d      	ldr	r2, [pc, #52]	; (8000b7c <BSP_PB_Init+0xa8>)
 8000b46:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000b4a:	f107 020c 	add.w	r2, r7, #12
 8000b4e:	4611      	mov	r1, r2
 8000b50:	4618      	mov	r0, r3
 8000b52:	f000 f9f9 	bl	8000f48 <HAL_GPIO_Init>
    
    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((IRQn_Type)(BUTTON_IRQn[Button]), 0x0F, 0x00);
 8000b56:	2328      	movs	r3, #40	; 0x28
 8000b58:	b25b      	sxtb	r3, r3
 8000b5a:	2200      	movs	r2, #0
 8000b5c:	210f      	movs	r1, #15
 8000b5e:	4618      	mov	r0, r3
 8000b60:	f000 f9bb 	bl	8000eda <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((IRQn_Type)(BUTTON_IRQn[Button]));
 8000b64:	2328      	movs	r3, #40	; 0x28
 8000b66:	b25b      	sxtb	r3, r3
 8000b68:	4618      	mov	r0, r3
 8000b6a:	f000 f9d2 	bl	8000f12 <HAL_NVIC_EnableIRQ>
  }
}
 8000b6e:	bf00      	nop
 8000b70:	3720      	adds	r7, #32
 8000b72:	46bd      	mov	sp, r7
 8000b74:	bd80      	pop	{r7, pc}
 8000b76:	bf00      	nop
 8000b78:	40023800 	.word	0x40023800
 8000b7c:	2000000c 	.word	0x2000000c

08000b80 <BSP_PB_GetState>:
  * @param  Button: Specifies the Button to be checked.
  *   This parameter should be: BUTTON_USER  
  * @retval The Button GPIO pin value.
  */
uint32_t BSP_PB_GetState(Button_TypeDef Button)
{
 8000b80:	b580      	push	{r7, lr}
 8000b82:	b082      	sub	sp, #8
 8000b84:	af00      	add	r7, sp, #0
 8000b86:	4603      	mov	r3, r0
 8000b88:	71fb      	strb	r3, [r7, #7]
  return HAL_GPIO_ReadPin(BUTTON_PORT[Button], BUTTON_PIN[Button]);
 8000b8a:	79fb      	ldrb	r3, [r7, #7]
 8000b8c:	4a06      	ldr	r2, [pc, #24]	; (8000ba8 <BSP_PB_GetState+0x28>)
 8000b8e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000b92:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000b96:	4611      	mov	r1, r2
 8000b98:	4618      	mov	r0, r3
 8000b9a:	f000 fb7f 	bl	800129c <HAL_GPIO_ReadPin>
 8000b9e:	4603      	mov	r3, r0
}
 8000ba0:	4618      	mov	r0, r3
 8000ba2:	3708      	adds	r7, #8
 8000ba4:	46bd      	mov	sp, r7
 8000ba6:	bd80      	pop	{r7, pc}
 8000ba8:	2000000c 	.word	0x2000000c

08000bac <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000bac:	b480      	push	{r7}
 8000bae:	af00      	add	r7, sp, #0
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8000bb0:	4b12      	ldr	r3, [pc, #72]	; (8000bfc <SystemInit+0x50>)
 8000bb2:	681b      	ldr	r3, [r3, #0]
 8000bb4:	4a11      	ldr	r2, [pc, #68]	; (8000bfc <SystemInit+0x50>)
 8000bb6:	f043 0301 	orr.w	r3, r3, #1
 8000bba:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000bbc:	4b0f      	ldr	r3, [pc, #60]	; (8000bfc <SystemInit+0x50>)
 8000bbe:	2200      	movs	r2, #0
 8000bc0:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8000bc2:	4b0e      	ldr	r3, [pc, #56]	; (8000bfc <SystemInit+0x50>)
 8000bc4:	681b      	ldr	r3, [r3, #0]
 8000bc6:	4a0d      	ldr	r2, [pc, #52]	; (8000bfc <SystemInit+0x50>)
 8000bc8:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8000bcc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000bd0:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8000bd2:	4b0a      	ldr	r3, [pc, #40]	; (8000bfc <SystemInit+0x50>)
 8000bd4:	4a0a      	ldr	r2, [pc, #40]	; (8000c00 <SystemInit+0x54>)
 8000bd6:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8000bd8:	4b08      	ldr	r3, [pc, #32]	; (8000bfc <SystemInit+0x50>)
 8000bda:	681b      	ldr	r3, [r3, #0]
 8000bdc:	4a07      	ldr	r2, [pc, #28]	; (8000bfc <SystemInit+0x50>)
 8000bde:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000be2:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8000be4:	4b05      	ldr	r3, [pc, #20]	; (8000bfc <SystemInit+0x50>)
 8000be6:	2200      	movs	r2, #0
 8000be8:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000bea:	4b06      	ldr	r3, [pc, #24]	; (8000c04 <SystemInit+0x58>)
 8000bec:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000bf0:	609a      	str	r2, [r3, #8]
#endif
}
 8000bf2:	bf00      	nop
 8000bf4:	46bd      	mov	sp, r7
 8000bf6:	bc80      	pop	{r7}
 8000bf8:	4770      	bx	lr
 8000bfa:	bf00      	nop
 8000bfc:	40023800 	.word	0x40023800
 8000c00:	24003010 	.word	0x24003010
 8000c04:	e000ed00 	.word	0xe000ed00

08000c08 <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 8000c08:	b480      	push	{r7}
 8000c0a:	af00      	add	r7, sp, #0
}
 8000c0c:	bf00      	nop
 8000c0e:	46bd      	mov	sp, r7
 8000c10:	bc80      	pop	{r7}
 8000c12:	4770      	bx	lr

08000c14 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8000c14:	b480      	push	{r7}
 8000c16:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 8000c18:	e7fe      	b.n	8000c18 <HardFault_Handler+0x4>

08000c1a <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8000c1a:	b480      	push	{r7}
 8000c1c:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 8000c1e:	e7fe      	b.n	8000c1e <MemManage_Handler+0x4>

08000c20 <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 8000c20:	b480      	push	{r7}
 8000c22:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 8000c24:	e7fe      	b.n	8000c24 <BusFault_Handler+0x4>

08000c26 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8000c26:	b480      	push	{r7}
 8000c28:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 8000c2a:	e7fe      	b.n	8000c2a <UsageFault_Handler+0x4>

08000c2c <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 8000c2c:	b480      	push	{r7}
 8000c2e:	af00      	add	r7, sp, #0
}
 8000c30:	bf00      	nop
 8000c32:	46bd      	mov	sp, r7
 8000c34:	bc80      	pop	{r7}
 8000c36:	4770      	bx	lr

08000c38 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 8000c38:	b480      	push	{r7}
 8000c3a:	af00      	add	r7, sp, #0
}
 8000c3c:	bf00      	nop
 8000c3e:	46bd      	mov	sp, r7
 8000c40:	bc80      	pop	{r7}
 8000c42:	4770      	bx	lr

08000c44 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 8000c44:	b480      	push	{r7}
 8000c46:	af00      	add	r7, sp, #0
}
 8000c48:	bf00      	nop
 8000c4a:	46bd      	mov	sp, r7
 8000c4c:	bc80      	pop	{r7}
 8000c4e:	4770      	bx	lr

08000c50 <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 8000c50:	b580      	push	{r7, lr}
 8000c52:	af00      	add	r7, sp, #0
    HAL_IncTick();
 8000c54:	f000 f84e 	bl	8000cf4 <HAL_IncTick>
}
 8000c58:	bf00      	nop
 8000c5a:	bd80      	pop	{r7, pc}

08000c5c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c5c:	b580      	push	{r7, lr}
 8000c5e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000c60:	4b0b      	ldr	r3, [pc, #44]	; (8000c90 <HAL_Init+0x34>)
 8000c62:	681b      	ldr	r3, [r3, #0]
 8000c64:	4a0a      	ldr	r2, [pc, #40]	; (8000c90 <HAL_Init+0x34>)
 8000c66:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000c6a:	6013      	str	r3, [r2, #0]
#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000c6c:	4b08      	ldr	r3, [pc, #32]	; (8000c90 <HAL_Init+0x34>)
 8000c6e:	681b      	ldr	r3, [r3, #0]
 8000c70:	4a07      	ldr	r2, [pc, #28]	; (8000c90 <HAL_Init+0x34>)
 8000c72:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000c76:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000c78:	2003      	movs	r0, #3
 8000c7a:	f000 f923 	bl	8000ec4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000c7e:	200f      	movs	r0, #15
 8000c80:	f000 f808 	bl	8000c94 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000c84:	f000 fb39 	bl	80012fa <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000c88:	2300      	movs	r3, #0
}
 8000c8a:	4618      	mov	r0, r3
 8000c8c:	bd80      	pop	{r7, pc}
 8000c8e:	bf00      	nop
 8000c90:	40023c00 	.word	0x40023c00

08000c94 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c94:	b580      	push	{r7, lr}
 8000c96:	b082      	sub	sp, #8
 8000c98:	af00      	add	r7, sp, #0
 8000c9a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000c9c:	4b12      	ldr	r3, [pc, #72]	; (8000ce8 <HAL_InitTick+0x54>)
 8000c9e:	681a      	ldr	r2, [r3, #0]
 8000ca0:	4b12      	ldr	r3, [pc, #72]	; (8000cec <HAL_InitTick+0x58>)
 8000ca2:	781b      	ldrb	r3, [r3, #0]
 8000ca4:	4619      	mov	r1, r3
 8000ca6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000caa:	fbb3 f3f1 	udiv	r3, r3, r1
 8000cae:	fbb2 f3f3 	udiv	r3, r2, r3
 8000cb2:	4618      	mov	r0, r3
 8000cb4:	f000 f93b 	bl	8000f2e <HAL_SYSTICK_Config>
 8000cb8:	4603      	mov	r3, r0
 8000cba:	2b00      	cmp	r3, #0
 8000cbc:	d001      	beq.n	8000cc2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000cbe:	2301      	movs	r3, #1
 8000cc0:	e00e      	b.n	8000ce0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000cc2:	687b      	ldr	r3, [r7, #4]
 8000cc4:	2b0f      	cmp	r3, #15
 8000cc6:	d80a      	bhi.n	8000cde <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000cc8:	2200      	movs	r2, #0
 8000cca:	6879      	ldr	r1, [r7, #4]
 8000ccc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000cd0:	f000 f903 	bl	8000eda <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000cd4:	4a06      	ldr	r2, [pc, #24]	; (8000cf0 <HAL_InitTick+0x5c>)
 8000cd6:	687b      	ldr	r3, [r7, #4]
 8000cd8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000cda:	2300      	movs	r3, #0
 8000cdc:	e000      	b.n	8000ce0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000cde:	2301      	movs	r3, #1
}
 8000ce0:	4618      	mov	r0, r3
 8000ce2:	3708      	adds	r7, #8
 8000ce4:	46bd      	mov	sp, r7
 8000ce6:	bd80      	pop	{r7, pc}
 8000ce8:	20000010 	.word	0x20000010
 8000cec:	20000018 	.word	0x20000018
 8000cf0:	20000014 	.word	0x20000014

08000cf4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000cf4:	b480      	push	{r7}
 8000cf6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000cf8:	4b05      	ldr	r3, [pc, #20]	; (8000d10 <HAL_IncTick+0x1c>)
 8000cfa:	781b      	ldrb	r3, [r3, #0]
 8000cfc:	461a      	mov	r2, r3
 8000cfe:	4b05      	ldr	r3, [pc, #20]	; (8000d14 <HAL_IncTick+0x20>)
 8000d00:	681b      	ldr	r3, [r3, #0]
 8000d02:	4413      	add	r3, r2
 8000d04:	4a03      	ldr	r2, [pc, #12]	; (8000d14 <HAL_IncTick+0x20>)
 8000d06:	6013      	str	r3, [r2, #0]
}
 8000d08:	bf00      	nop
 8000d0a:	46bd      	mov	sp, r7
 8000d0c:	bc80      	pop	{r7}
 8000d0e:	4770      	bx	lr
 8000d10:	20000018 	.word	0x20000018
 8000d14:	2000006c 	.word	0x2000006c

08000d18 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d18:	b480      	push	{r7}
 8000d1a:	af00      	add	r7, sp, #0
  return uwTick;
 8000d1c:	4b02      	ldr	r3, [pc, #8]	; (8000d28 <HAL_GetTick+0x10>)
 8000d1e:	681b      	ldr	r3, [r3, #0]
}
 8000d20:	4618      	mov	r0, r3
 8000d22:	46bd      	mov	sp, r7
 8000d24:	bc80      	pop	{r7}
 8000d26:	4770      	bx	lr
 8000d28:	2000006c 	.word	0x2000006c

08000d2c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d2c:	b480      	push	{r7}
 8000d2e:	b085      	sub	sp, #20
 8000d30:	af00      	add	r7, sp, #0
 8000d32:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	f003 0307 	and.w	r3, r3, #7
 8000d3a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000d3c:	4b0c      	ldr	r3, [pc, #48]	; (8000d70 <__NVIC_SetPriorityGrouping+0x44>)
 8000d3e:	68db      	ldr	r3, [r3, #12]
 8000d40:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000d42:	68ba      	ldr	r2, [r7, #8]
 8000d44:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000d48:	4013      	ands	r3, r2
 8000d4a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000d4c:	68fb      	ldr	r3, [r7, #12]
 8000d4e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000d50:	68bb      	ldr	r3, [r7, #8]
 8000d52:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000d54:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000d58:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000d5c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000d5e:	4a04      	ldr	r2, [pc, #16]	; (8000d70 <__NVIC_SetPriorityGrouping+0x44>)
 8000d60:	68bb      	ldr	r3, [r7, #8]
 8000d62:	60d3      	str	r3, [r2, #12]
}
 8000d64:	bf00      	nop
 8000d66:	3714      	adds	r7, #20
 8000d68:	46bd      	mov	sp, r7
 8000d6a:	bc80      	pop	{r7}
 8000d6c:	4770      	bx	lr
 8000d6e:	bf00      	nop
 8000d70:	e000ed00 	.word	0xe000ed00

08000d74 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000d74:	b480      	push	{r7}
 8000d76:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000d78:	4b04      	ldr	r3, [pc, #16]	; (8000d8c <__NVIC_GetPriorityGrouping+0x18>)
 8000d7a:	68db      	ldr	r3, [r3, #12]
 8000d7c:	0a1b      	lsrs	r3, r3, #8
 8000d7e:	f003 0307 	and.w	r3, r3, #7
}
 8000d82:	4618      	mov	r0, r3
 8000d84:	46bd      	mov	sp, r7
 8000d86:	bc80      	pop	{r7}
 8000d88:	4770      	bx	lr
 8000d8a:	bf00      	nop
 8000d8c:	e000ed00 	.word	0xe000ed00

08000d90 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d90:	b480      	push	{r7}
 8000d92:	b083      	sub	sp, #12
 8000d94:	af00      	add	r7, sp, #0
 8000d96:	4603      	mov	r3, r0
 8000d98:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d9e:	2b00      	cmp	r3, #0
 8000da0:	db0b      	blt.n	8000dba <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000da2:	79fb      	ldrb	r3, [r7, #7]
 8000da4:	f003 021f 	and.w	r2, r3, #31
 8000da8:	4906      	ldr	r1, [pc, #24]	; (8000dc4 <__NVIC_EnableIRQ+0x34>)
 8000daa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dae:	095b      	lsrs	r3, r3, #5
 8000db0:	2001      	movs	r0, #1
 8000db2:	fa00 f202 	lsl.w	r2, r0, r2
 8000db6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000dba:	bf00      	nop
 8000dbc:	370c      	adds	r7, #12
 8000dbe:	46bd      	mov	sp, r7
 8000dc0:	bc80      	pop	{r7}
 8000dc2:	4770      	bx	lr
 8000dc4:	e000e100 	.word	0xe000e100

08000dc8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000dc8:	b480      	push	{r7}
 8000dca:	b083      	sub	sp, #12
 8000dcc:	af00      	add	r7, sp, #0
 8000dce:	4603      	mov	r3, r0
 8000dd0:	6039      	str	r1, [r7, #0]
 8000dd2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000dd4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dd8:	2b00      	cmp	r3, #0
 8000dda:	db0a      	blt.n	8000df2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ddc:	683b      	ldr	r3, [r7, #0]
 8000dde:	b2da      	uxtb	r2, r3
 8000de0:	490c      	ldr	r1, [pc, #48]	; (8000e14 <__NVIC_SetPriority+0x4c>)
 8000de2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000de6:	0112      	lsls	r2, r2, #4
 8000de8:	b2d2      	uxtb	r2, r2
 8000dea:	440b      	add	r3, r1
 8000dec:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000df0:	e00a      	b.n	8000e08 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000df2:	683b      	ldr	r3, [r7, #0]
 8000df4:	b2da      	uxtb	r2, r3
 8000df6:	4908      	ldr	r1, [pc, #32]	; (8000e18 <__NVIC_SetPriority+0x50>)
 8000df8:	79fb      	ldrb	r3, [r7, #7]
 8000dfa:	f003 030f 	and.w	r3, r3, #15
 8000dfe:	3b04      	subs	r3, #4
 8000e00:	0112      	lsls	r2, r2, #4
 8000e02:	b2d2      	uxtb	r2, r2
 8000e04:	440b      	add	r3, r1
 8000e06:	761a      	strb	r2, [r3, #24]
}
 8000e08:	bf00      	nop
 8000e0a:	370c      	adds	r7, #12
 8000e0c:	46bd      	mov	sp, r7
 8000e0e:	bc80      	pop	{r7}
 8000e10:	4770      	bx	lr
 8000e12:	bf00      	nop
 8000e14:	e000e100 	.word	0xe000e100
 8000e18:	e000ed00 	.word	0xe000ed00

08000e1c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e1c:	b480      	push	{r7}
 8000e1e:	b089      	sub	sp, #36	; 0x24
 8000e20:	af00      	add	r7, sp, #0
 8000e22:	60f8      	str	r0, [r7, #12]
 8000e24:	60b9      	str	r1, [r7, #8]
 8000e26:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000e28:	68fb      	ldr	r3, [r7, #12]
 8000e2a:	f003 0307 	and.w	r3, r3, #7
 8000e2e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000e30:	69fb      	ldr	r3, [r7, #28]
 8000e32:	f1c3 0307 	rsb	r3, r3, #7
 8000e36:	2b04      	cmp	r3, #4
 8000e38:	bf28      	it	cs
 8000e3a:	2304      	movcs	r3, #4
 8000e3c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e3e:	69fb      	ldr	r3, [r7, #28]
 8000e40:	3304      	adds	r3, #4
 8000e42:	2b06      	cmp	r3, #6
 8000e44:	d902      	bls.n	8000e4c <NVIC_EncodePriority+0x30>
 8000e46:	69fb      	ldr	r3, [r7, #28]
 8000e48:	3b03      	subs	r3, #3
 8000e4a:	e000      	b.n	8000e4e <NVIC_EncodePriority+0x32>
 8000e4c:	2300      	movs	r3, #0
 8000e4e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e50:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000e54:	69bb      	ldr	r3, [r7, #24]
 8000e56:	fa02 f303 	lsl.w	r3, r2, r3
 8000e5a:	43da      	mvns	r2, r3
 8000e5c:	68bb      	ldr	r3, [r7, #8]
 8000e5e:	401a      	ands	r2, r3
 8000e60:	697b      	ldr	r3, [r7, #20]
 8000e62:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000e64:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000e68:	697b      	ldr	r3, [r7, #20]
 8000e6a:	fa01 f303 	lsl.w	r3, r1, r3
 8000e6e:	43d9      	mvns	r1, r3
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e74:	4313      	orrs	r3, r2
         );
}
 8000e76:	4618      	mov	r0, r3
 8000e78:	3724      	adds	r7, #36	; 0x24
 8000e7a:	46bd      	mov	sp, r7
 8000e7c:	bc80      	pop	{r7}
 8000e7e:	4770      	bx	lr

08000e80 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000e80:	b580      	push	{r7, lr}
 8000e82:	b082      	sub	sp, #8
 8000e84:	af00      	add	r7, sp, #0
 8000e86:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	3b01      	subs	r3, #1
 8000e8c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000e90:	d301      	bcc.n	8000e96 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000e92:	2301      	movs	r3, #1
 8000e94:	e00f      	b.n	8000eb6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000e96:	4a0a      	ldr	r2, [pc, #40]	; (8000ec0 <SysTick_Config+0x40>)
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	3b01      	subs	r3, #1
 8000e9c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000e9e:	210f      	movs	r1, #15
 8000ea0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000ea4:	f7ff ff90 	bl	8000dc8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000ea8:	4b05      	ldr	r3, [pc, #20]	; (8000ec0 <SysTick_Config+0x40>)
 8000eaa:	2200      	movs	r2, #0
 8000eac:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000eae:	4b04      	ldr	r3, [pc, #16]	; (8000ec0 <SysTick_Config+0x40>)
 8000eb0:	2207      	movs	r2, #7
 8000eb2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000eb4:	2300      	movs	r3, #0
}
 8000eb6:	4618      	mov	r0, r3
 8000eb8:	3708      	adds	r7, #8
 8000eba:	46bd      	mov	sp, r7
 8000ebc:	bd80      	pop	{r7, pc}
 8000ebe:	bf00      	nop
 8000ec0:	e000e010 	.word	0xe000e010

08000ec4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	b082      	sub	sp, #8
 8000ec8:	af00      	add	r7, sp, #0
 8000eca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000ecc:	6878      	ldr	r0, [r7, #4]
 8000ece:	f7ff ff2d 	bl	8000d2c <__NVIC_SetPriorityGrouping>
}
 8000ed2:	bf00      	nop
 8000ed4:	3708      	adds	r7, #8
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	bd80      	pop	{r7, pc}

08000eda <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000eda:	b580      	push	{r7, lr}
 8000edc:	b086      	sub	sp, #24
 8000ede:	af00      	add	r7, sp, #0
 8000ee0:	4603      	mov	r3, r0
 8000ee2:	60b9      	str	r1, [r7, #8]
 8000ee4:	607a      	str	r2, [r7, #4]
 8000ee6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000ee8:	2300      	movs	r3, #0
 8000eea:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000eec:	f7ff ff42 	bl	8000d74 <__NVIC_GetPriorityGrouping>
 8000ef0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000ef2:	687a      	ldr	r2, [r7, #4]
 8000ef4:	68b9      	ldr	r1, [r7, #8]
 8000ef6:	6978      	ldr	r0, [r7, #20]
 8000ef8:	f7ff ff90 	bl	8000e1c <NVIC_EncodePriority>
 8000efc:	4602      	mov	r2, r0
 8000efe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f02:	4611      	mov	r1, r2
 8000f04:	4618      	mov	r0, r3
 8000f06:	f7ff ff5f 	bl	8000dc8 <__NVIC_SetPriority>
}
 8000f0a:	bf00      	nop
 8000f0c:	3718      	adds	r7, #24
 8000f0e:	46bd      	mov	sp, r7
 8000f10:	bd80      	pop	{r7, pc}

08000f12 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f12:	b580      	push	{r7, lr}
 8000f14:	b082      	sub	sp, #8
 8000f16:	af00      	add	r7, sp, #0
 8000f18:	4603      	mov	r3, r0
 8000f1a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000f1c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f20:	4618      	mov	r0, r3
 8000f22:	f7ff ff35 	bl	8000d90 <__NVIC_EnableIRQ>
}
 8000f26:	bf00      	nop
 8000f28:	3708      	adds	r7, #8
 8000f2a:	46bd      	mov	sp, r7
 8000f2c:	bd80      	pop	{r7, pc}

08000f2e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000f2e:	b580      	push	{r7, lr}
 8000f30:	b082      	sub	sp, #8
 8000f32:	af00      	add	r7, sp, #0
 8000f34:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000f36:	6878      	ldr	r0, [r7, #4]
 8000f38:	f7ff ffa2 	bl	8000e80 <SysTick_Config>
 8000f3c:	4603      	mov	r3, r0
}
 8000f3e:	4618      	mov	r0, r3
 8000f40:	3708      	adds	r7, #8
 8000f42:	46bd      	mov	sp, r7
 8000f44:	bd80      	pop	{r7, pc}
	...

08000f48 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000f48:	b480      	push	{r7}
 8000f4a:	b089      	sub	sp, #36	; 0x24
 8000f4c:	af00      	add	r7, sp, #0
 8000f4e:	6078      	str	r0, [r7, #4]
 8000f50:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000f52:	2300      	movs	r3, #0
 8000f54:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000f56:	2300      	movs	r3, #0
 8000f58:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000f5a:	2300      	movs	r3, #0
 8000f5c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000f5e:	2300      	movs	r3, #0
 8000f60:	61fb      	str	r3, [r7, #28]
 8000f62:	e177      	b.n	8001254 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000f64:	2201      	movs	r2, #1
 8000f66:	69fb      	ldr	r3, [r7, #28]
 8000f68:	fa02 f303 	lsl.w	r3, r2, r3
 8000f6c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000f6e:	683b      	ldr	r3, [r7, #0]
 8000f70:	681b      	ldr	r3, [r3, #0]
 8000f72:	697a      	ldr	r2, [r7, #20]
 8000f74:	4013      	ands	r3, r2
 8000f76:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000f78:	693a      	ldr	r2, [r7, #16]
 8000f7a:	697b      	ldr	r3, [r7, #20]
 8000f7c:	429a      	cmp	r2, r3
 8000f7e:	f040 8166 	bne.w	800124e <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000f82:	683b      	ldr	r3, [r7, #0]
 8000f84:	685b      	ldr	r3, [r3, #4]
 8000f86:	f003 0303 	and.w	r3, r3, #3
 8000f8a:	2b01      	cmp	r3, #1
 8000f8c:	d005      	beq.n	8000f9a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000f8e:	683b      	ldr	r3, [r7, #0]
 8000f90:	685b      	ldr	r3, [r3, #4]
 8000f92:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000f96:	2b02      	cmp	r3, #2
 8000f98:	d130      	bne.n	8000ffc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	689b      	ldr	r3, [r3, #8]
 8000f9e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000fa0:	69fb      	ldr	r3, [r7, #28]
 8000fa2:	005b      	lsls	r3, r3, #1
 8000fa4:	2203      	movs	r2, #3
 8000fa6:	fa02 f303 	lsl.w	r3, r2, r3
 8000faa:	43db      	mvns	r3, r3
 8000fac:	69ba      	ldr	r2, [r7, #24]
 8000fae:	4013      	ands	r3, r2
 8000fb0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000fb2:	683b      	ldr	r3, [r7, #0]
 8000fb4:	68da      	ldr	r2, [r3, #12]
 8000fb6:	69fb      	ldr	r3, [r7, #28]
 8000fb8:	005b      	lsls	r3, r3, #1
 8000fba:	fa02 f303 	lsl.w	r3, r2, r3
 8000fbe:	69ba      	ldr	r2, [r7, #24]
 8000fc0:	4313      	orrs	r3, r2
 8000fc2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	69ba      	ldr	r2, [r7, #24]
 8000fc8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	685b      	ldr	r3, [r3, #4]
 8000fce:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000fd0:	2201      	movs	r2, #1
 8000fd2:	69fb      	ldr	r3, [r7, #28]
 8000fd4:	fa02 f303 	lsl.w	r3, r2, r3
 8000fd8:	43db      	mvns	r3, r3
 8000fda:	69ba      	ldr	r2, [r7, #24]
 8000fdc:	4013      	ands	r3, r2
 8000fde:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000fe0:	683b      	ldr	r3, [r7, #0]
 8000fe2:	685b      	ldr	r3, [r3, #4]
 8000fe4:	091b      	lsrs	r3, r3, #4
 8000fe6:	f003 0201 	and.w	r2, r3, #1
 8000fea:	69fb      	ldr	r3, [r7, #28]
 8000fec:	fa02 f303 	lsl.w	r3, r2, r3
 8000ff0:	69ba      	ldr	r2, [r7, #24]
 8000ff2:	4313      	orrs	r3, r2
 8000ff4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	69ba      	ldr	r2, [r7, #24]
 8000ffa:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000ffc:	683b      	ldr	r3, [r7, #0]
 8000ffe:	685b      	ldr	r3, [r3, #4]
 8001000:	f003 0303 	and.w	r3, r3, #3
 8001004:	2b03      	cmp	r3, #3
 8001006:	d017      	beq.n	8001038 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	68db      	ldr	r3, [r3, #12]
 800100c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800100e:	69fb      	ldr	r3, [r7, #28]
 8001010:	005b      	lsls	r3, r3, #1
 8001012:	2203      	movs	r2, #3
 8001014:	fa02 f303 	lsl.w	r3, r2, r3
 8001018:	43db      	mvns	r3, r3
 800101a:	69ba      	ldr	r2, [r7, #24]
 800101c:	4013      	ands	r3, r2
 800101e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001020:	683b      	ldr	r3, [r7, #0]
 8001022:	689a      	ldr	r2, [r3, #8]
 8001024:	69fb      	ldr	r3, [r7, #28]
 8001026:	005b      	lsls	r3, r3, #1
 8001028:	fa02 f303 	lsl.w	r3, r2, r3
 800102c:	69ba      	ldr	r2, [r7, #24]
 800102e:	4313      	orrs	r3, r2
 8001030:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	69ba      	ldr	r2, [r7, #24]
 8001036:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001038:	683b      	ldr	r3, [r7, #0]
 800103a:	685b      	ldr	r3, [r3, #4]
 800103c:	f003 0303 	and.w	r3, r3, #3
 8001040:	2b02      	cmp	r3, #2
 8001042:	d123      	bne.n	800108c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001044:	69fb      	ldr	r3, [r7, #28]
 8001046:	08da      	lsrs	r2, r3, #3
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	3208      	adds	r2, #8
 800104c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001050:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001052:	69fb      	ldr	r3, [r7, #28]
 8001054:	f003 0307 	and.w	r3, r3, #7
 8001058:	009b      	lsls	r3, r3, #2
 800105a:	220f      	movs	r2, #15
 800105c:	fa02 f303 	lsl.w	r3, r2, r3
 8001060:	43db      	mvns	r3, r3
 8001062:	69ba      	ldr	r2, [r7, #24]
 8001064:	4013      	ands	r3, r2
 8001066:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001068:	683b      	ldr	r3, [r7, #0]
 800106a:	691a      	ldr	r2, [r3, #16]
 800106c:	69fb      	ldr	r3, [r7, #28]
 800106e:	f003 0307 	and.w	r3, r3, #7
 8001072:	009b      	lsls	r3, r3, #2
 8001074:	fa02 f303 	lsl.w	r3, r2, r3
 8001078:	69ba      	ldr	r2, [r7, #24]
 800107a:	4313      	orrs	r3, r2
 800107c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800107e:	69fb      	ldr	r3, [r7, #28]
 8001080:	08da      	lsrs	r2, r3, #3
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	3208      	adds	r2, #8
 8001086:	69b9      	ldr	r1, [r7, #24]
 8001088:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001092:	69fb      	ldr	r3, [r7, #28]
 8001094:	005b      	lsls	r3, r3, #1
 8001096:	2203      	movs	r2, #3
 8001098:	fa02 f303 	lsl.w	r3, r2, r3
 800109c:	43db      	mvns	r3, r3
 800109e:	69ba      	ldr	r2, [r7, #24]
 80010a0:	4013      	ands	r3, r2
 80010a2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80010a4:	683b      	ldr	r3, [r7, #0]
 80010a6:	685b      	ldr	r3, [r3, #4]
 80010a8:	f003 0203 	and.w	r2, r3, #3
 80010ac:	69fb      	ldr	r3, [r7, #28]
 80010ae:	005b      	lsls	r3, r3, #1
 80010b0:	fa02 f303 	lsl.w	r3, r2, r3
 80010b4:	69ba      	ldr	r2, [r7, #24]
 80010b6:	4313      	orrs	r3, r2
 80010b8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	69ba      	ldr	r2, [r7, #24]
 80010be:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80010c0:	683b      	ldr	r3, [r7, #0]
 80010c2:	685b      	ldr	r3, [r3, #4]
 80010c4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	f000 80c0 	beq.w	800124e <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80010ce:	2300      	movs	r3, #0
 80010d0:	60fb      	str	r3, [r7, #12]
 80010d2:	4b65      	ldr	r3, [pc, #404]	; (8001268 <HAL_GPIO_Init+0x320>)
 80010d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010d6:	4a64      	ldr	r2, [pc, #400]	; (8001268 <HAL_GPIO_Init+0x320>)
 80010d8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80010dc:	6453      	str	r3, [r2, #68]	; 0x44
 80010de:	4b62      	ldr	r3, [pc, #392]	; (8001268 <HAL_GPIO_Init+0x320>)
 80010e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010e2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80010e6:	60fb      	str	r3, [r7, #12]
 80010e8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80010ea:	4a60      	ldr	r2, [pc, #384]	; (800126c <HAL_GPIO_Init+0x324>)
 80010ec:	69fb      	ldr	r3, [r7, #28]
 80010ee:	089b      	lsrs	r3, r3, #2
 80010f0:	3302      	adds	r3, #2
 80010f2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80010f6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80010f8:	69fb      	ldr	r3, [r7, #28]
 80010fa:	f003 0303 	and.w	r3, r3, #3
 80010fe:	009b      	lsls	r3, r3, #2
 8001100:	220f      	movs	r2, #15
 8001102:	fa02 f303 	lsl.w	r3, r2, r3
 8001106:	43db      	mvns	r3, r3
 8001108:	69ba      	ldr	r2, [r7, #24]
 800110a:	4013      	ands	r3, r2
 800110c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	4a57      	ldr	r2, [pc, #348]	; (8001270 <HAL_GPIO_Init+0x328>)
 8001112:	4293      	cmp	r3, r2
 8001114:	d037      	beq.n	8001186 <HAL_GPIO_Init+0x23e>
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	4a56      	ldr	r2, [pc, #344]	; (8001274 <HAL_GPIO_Init+0x32c>)
 800111a:	4293      	cmp	r3, r2
 800111c:	d031      	beq.n	8001182 <HAL_GPIO_Init+0x23a>
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	4a55      	ldr	r2, [pc, #340]	; (8001278 <HAL_GPIO_Init+0x330>)
 8001122:	4293      	cmp	r3, r2
 8001124:	d02b      	beq.n	800117e <HAL_GPIO_Init+0x236>
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	4a54      	ldr	r2, [pc, #336]	; (800127c <HAL_GPIO_Init+0x334>)
 800112a:	4293      	cmp	r3, r2
 800112c:	d025      	beq.n	800117a <HAL_GPIO_Init+0x232>
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	4a53      	ldr	r2, [pc, #332]	; (8001280 <HAL_GPIO_Init+0x338>)
 8001132:	4293      	cmp	r3, r2
 8001134:	d01f      	beq.n	8001176 <HAL_GPIO_Init+0x22e>
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	4a52      	ldr	r2, [pc, #328]	; (8001284 <HAL_GPIO_Init+0x33c>)
 800113a:	4293      	cmp	r3, r2
 800113c:	d019      	beq.n	8001172 <HAL_GPIO_Init+0x22a>
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	4a51      	ldr	r2, [pc, #324]	; (8001288 <HAL_GPIO_Init+0x340>)
 8001142:	4293      	cmp	r3, r2
 8001144:	d013      	beq.n	800116e <HAL_GPIO_Init+0x226>
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	4a50      	ldr	r2, [pc, #320]	; (800128c <HAL_GPIO_Init+0x344>)
 800114a:	4293      	cmp	r3, r2
 800114c:	d00d      	beq.n	800116a <HAL_GPIO_Init+0x222>
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	4a4f      	ldr	r2, [pc, #316]	; (8001290 <HAL_GPIO_Init+0x348>)
 8001152:	4293      	cmp	r3, r2
 8001154:	d007      	beq.n	8001166 <HAL_GPIO_Init+0x21e>
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	4a4e      	ldr	r2, [pc, #312]	; (8001294 <HAL_GPIO_Init+0x34c>)
 800115a:	4293      	cmp	r3, r2
 800115c:	d101      	bne.n	8001162 <HAL_GPIO_Init+0x21a>
 800115e:	2309      	movs	r3, #9
 8001160:	e012      	b.n	8001188 <HAL_GPIO_Init+0x240>
 8001162:	230a      	movs	r3, #10
 8001164:	e010      	b.n	8001188 <HAL_GPIO_Init+0x240>
 8001166:	2308      	movs	r3, #8
 8001168:	e00e      	b.n	8001188 <HAL_GPIO_Init+0x240>
 800116a:	2307      	movs	r3, #7
 800116c:	e00c      	b.n	8001188 <HAL_GPIO_Init+0x240>
 800116e:	2306      	movs	r3, #6
 8001170:	e00a      	b.n	8001188 <HAL_GPIO_Init+0x240>
 8001172:	2305      	movs	r3, #5
 8001174:	e008      	b.n	8001188 <HAL_GPIO_Init+0x240>
 8001176:	2304      	movs	r3, #4
 8001178:	e006      	b.n	8001188 <HAL_GPIO_Init+0x240>
 800117a:	2303      	movs	r3, #3
 800117c:	e004      	b.n	8001188 <HAL_GPIO_Init+0x240>
 800117e:	2302      	movs	r3, #2
 8001180:	e002      	b.n	8001188 <HAL_GPIO_Init+0x240>
 8001182:	2301      	movs	r3, #1
 8001184:	e000      	b.n	8001188 <HAL_GPIO_Init+0x240>
 8001186:	2300      	movs	r3, #0
 8001188:	69fa      	ldr	r2, [r7, #28]
 800118a:	f002 0203 	and.w	r2, r2, #3
 800118e:	0092      	lsls	r2, r2, #2
 8001190:	4093      	lsls	r3, r2
 8001192:	69ba      	ldr	r2, [r7, #24]
 8001194:	4313      	orrs	r3, r2
 8001196:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001198:	4934      	ldr	r1, [pc, #208]	; (800126c <HAL_GPIO_Init+0x324>)
 800119a:	69fb      	ldr	r3, [r7, #28]
 800119c:	089b      	lsrs	r3, r3, #2
 800119e:	3302      	adds	r3, #2
 80011a0:	69ba      	ldr	r2, [r7, #24]
 80011a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80011a6:	4b3c      	ldr	r3, [pc, #240]	; (8001298 <HAL_GPIO_Init+0x350>)
 80011a8:	689b      	ldr	r3, [r3, #8]
 80011aa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011ac:	693b      	ldr	r3, [r7, #16]
 80011ae:	43db      	mvns	r3, r3
 80011b0:	69ba      	ldr	r2, [r7, #24]
 80011b2:	4013      	ands	r3, r2
 80011b4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80011b6:	683b      	ldr	r3, [r7, #0]
 80011b8:	685b      	ldr	r3, [r3, #4]
 80011ba:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80011be:	2b00      	cmp	r3, #0
 80011c0:	d003      	beq.n	80011ca <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80011c2:	69ba      	ldr	r2, [r7, #24]
 80011c4:	693b      	ldr	r3, [r7, #16]
 80011c6:	4313      	orrs	r3, r2
 80011c8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80011ca:	4a33      	ldr	r2, [pc, #204]	; (8001298 <HAL_GPIO_Init+0x350>)
 80011cc:	69bb      	ldr	r3, [r7, #24]
 80011ce:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80011d0:	4b31      	ldr	r3, [pc, #196]	; (8001298 <HAL_GPIO_Init+0x350>)
 80011d2:	68db      	ldr	r3, [r3, #12]
 80011d4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011d6:	693b      	ldr	r3, [r7, #16]
 80011d8:	43db      	mvns	r3, r3
 80011da:	69ba      	ldr	r2, [r7, #24]
 80011dc:	4013      	ands	r3, r2
 80011de:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80011e0:	683b      	ldr	r3, [r7, #0]
 80011e2:	685b      	ldr	r3, [r3, #4]
 80011e4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80011e8:	2b00      	cmp	r3, #0
 80011ea:	d003      	beq.n	80011f4 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80011ec:	69ba      	ldr	r2, [r7, #24]
 80011ee:	693b      	ldr	r3, [r7, #16]
 80011f0:	4313      	orrs	r3, r2
 80011f2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80011f4:	4a28      	ldr	r2, [pc, #160]	; (8001298 <HAL_GPIO_Init+0x350>)
 80011f6:	69bb      	ldr	r3, [r7, #24]
 80011f8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80011fa:	4b27      	ldr	r3, [pc, #156]	; (8001298 <HAL_GPIO_Init+0x350>)
 80011fc:	685b      	ldr	r3, [r3, #4]
 80011fe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001200:	693b      	ldr	r3, [r7, #16]
 8001202:	43db      	mvns	r3, r3
 8001204:	69ba      	ldr	r2, [r7, #24]
 8001206:	4013      	ands	r3, r2
 8001208:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800120a:	683b      	ldr	r3, [r7, #0]
 800120c:	685b      	ldr	r3, [r3, #4]
 800120e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001212:	2b00      	cmp	r3, #0
 8001214:	d003      	beq.n	800121e <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8001216:	69ba      	ldr	r2, [r7, #24]
 8001218:	693b      	ldr	r3, [r7, #16]
 800121a:	4313      	orrs	r3, r2
 800121c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800121e:	4a1e      	ldr	r2, [pc, #120]	; (8001298 <HAL_GPIO_Init+0x350>)
 8001220:	69bb      	ldr	r3, [r7, #24]
 8001222:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001224:	4b1c      	ldr	r3, [pc, #112]	; (8001298 <HAL_GPIO_Init+0x350>)
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800122a:	693b      	ldr	r3, [r7, #16]
 800122c:	43db      	mvns	r3, r3
 800122e:	69ba      	ldr	r2, [r7, #24]
 8001230:	4013      	ands	r3, r2
 8001232:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001234:	683b      	ldr	r3, [r7, #0]
 8001236:	685b      	ldr	r3, [r3, #4]
 8001238:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800123c:	2b00      	cmp	r3, #0
 800123e:	d003      	beq.n	8001248 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8001240:	69ba      	ldr	r2, [r7, #24]
 8001242:	693b      	ldr	r3, [r7, #16]
 8001244:	4313      	orrs	r3, r2
 8001246:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001248:	4a13      	ldr	r2, [pc, #76]	; (8001298 <HAL_GPIO_Init+0x350>)
 800124a:	69bb      	ldr	r3, [r7, #24]
 800124c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800124e:	69fb      	ldr	r3, [r7, #28]
 8001250:	3301      	adds	r3, #1
 8001252:	61fb      	str	r3, [r7, #28]
 8001254:	69fb      	ldr	r3, [r7, #28]
 8001256:	2b0f      	cmp	r3, #15
 8001258:	f67f ae84 	bls.w	8000f64 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800125c:	bf00      	nop
 800125e:	bf00      	nop
 8001260:	3724      	adds	r7, #36	; 0x24
 8001262:	46bd      	mov	sp, r7
 8001264:	bc80      	pop	{r7}
 8001266:	4770      	bx	lr
 8001268:	40023800 	.word	0x40023800
 800126c:	40013800 	.word	0x40013800
 8001270:	40020000 	.word	0x40020000
 8001274:	40020400 	.word	0x40020400
 8001278:	40020800 	.word	0x40020800
 800127c:	40020c00 	.word	0x40020c00
 8001280:	40021000 	.word	0x40021000
 8001284:	40021400 	.word	0x40021400
 8001288:	40021800 	.word	0x40021800
 800128c:	40021c00 	.word	0x40021c00
 8001290:	40022000 	.word	0x40022000
 8001294:	40022400 	.word	0x40022400
 8001298:	40013c00 	.word	0x40013c00

0800129c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800129c:	b480      	push	{r7}
 800129e:	b085      	sub	sp, #20
 80012a0:	af00      	add	r7, sp, #0
 80012a2:	6078      	str	r0, [r7, #4]
 80012a4:	460b      	mov	r3, r1
 80012a6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	691a      	ldr	r2, [r3, #16]
 80012ac:	887b      	ldrh	r3, [r7, #2]
 80012ae:	4013      	ands	r3, r2
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d002      	beq.n	80012ba <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80012b4:	2301      	movs	r3, #1
 80012b6:	73fb      	strb	r3, [r7, #15]
 80012b8:	e001      	b.n	80012be <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80012ba:	2300      	movs	r3, #0
 80012bc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80012be:	7bfb      	ldrb	r3, [r7, #15]
}
 80012c0:	4618      	mov	r0, r3
 80012c2:	3714      	adds	r7, #20
 80012c4:	46bd      	mov	sp, r7
 80012c6:	bc80      	pop	{r7}
 80012c8:	4770      	bx	lr

080012ca <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80012ca:	b480      	push	{r7}
 80012cc:	b083      	sub	sp, #12
 80012ce:	af00      	add	r7, sp, #0
 80012d0:	6078      	str	r0, [r7, #4]
 80012d2:	460b      	mov	r3, r1
 80012d4:	807b      	strh	r3, [r7, #2]
 80012d6:	4613      	mov	r3, r2
 80012d8:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80012da:	787b      	ldrb	r3, [r7, #1]
 80012dc:	2b00      	cmp	r3, #0
 80012de:	d003      	beq.n	80012e8 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80012e0:	887a      	ldrh	r2, [r7, #2]
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80012e6:	e003      	b.n	80012f0 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80012e8:	887b      	ldrh	r3, [r7, #2]
 80012ea:	041a      	lsls	r2, r3, #16
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	619a      	str	r2, [r3, #24]
}
 80012f0:	bf00      	nop
 80012f2:	370c      	adds	r7, #12
 80012f4:	46bd      	mov	sp, r7
 80012f6:	bc80      	pop	{r7}
 80012f8:	4770      	bx	lr

080012fa <HAL_MspInit>:
  * @note   This function is called from HAL_Init() function to perform system
  *         level initialization (GPIOs, clock, DMA, interrupt).
  * @retval None
  */
void HAL_MspInit(void)
{
 80012fa:	b480      	push	{r7}
 80012fc:	af00      	add	r7, sp, #0

}
 80012fe:	bf00      	nop
 8001300:	46bd      	mov	sp, r7
 8001302:	bc80      	pop	{r7}
 8001304:	4770      	bx	lr
	...

08001308 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001308:	b580      	push	{r7, lr}
 800130a:	b086      	sub	sp, #24
 800130c:	af00      	add	r7, sp, #0
 800130e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	2b00      	cmp	r3, #0
 8001314:	d101      	bne.n	800131a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001316:	2301      	movs	r3, #1
 8001318:	e267      	b.n	80017ea <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	f003 0301 	and.w	r3, r3, #1
 8001322:	2b00      	cmp	r3, #0
 8001324:	d075      	beq.n	8001412 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001326:	4b88      	ldr	r3, [pc, #544]	; (8001548 <HAL_RCC_OscConfig+0x240>)
 8001328:	689b      	ldr	r3, [r3, #8]
 800132a:	f003 030c 	and.w	r3, r3, #12
 800132e:	2b04      	cmp	r3, #4
 8001330:	d00c      	beq.n	800134c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001332:	4b85      	ldr	r3, [pc, #532]	; (8001548 <HAL_RCC_OscConfig+0x240>)
 8001334:	689b      	ldr	r3, [r3, #8]
 8001336:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800133a:	2b08      	cmp	r3, #8
 800133c:	d112      	bne.n	8001364 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800133e:	4b82      	ldr	r3, [pc, #520]	; (8001548 <HAL_RCC_OscConfig+0x240>)
 8001340:	685b      	ldr	r3, [r3, #4]
 8001342:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001346:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800134a:	d10b      	bne.n	8001364 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800134c:	4b7e      	ldr	r3, [pc, #504]	; (8001548 <HAL_RCC_OscConfig+0x240>)
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001354:	2b00      	cmp	r3, #0
 8001356:	d05b      	beq.n	8001410 <HAL_RCC_OscConfig+0x108>
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	685b      	ldr	r3, [r3, #4]
 800135c:	2b00      	cmp	r3, #0
 800135e:	d157      	bne.n	8001410 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001360:	2301      	movs	r3, #1
 8001362:	e242      	b.n	80017ea <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	685b      	ldr	r3, [r3, #4]
 8001368:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800136c:	d106      	bne.n	800137c <HAL_RCC_OscConfig+0x74>
 800136e:	4b76      	ldr	r3, [pc, #472]	; (8001548 <HAL_RCC_OscConfig+0x240>)
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	4a75      	ldr	r2, [pc, #468]	; (8001548 <HAL_RCC_OscConfig+0x240>)
 8001374:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001378:	6013      	str	r3, [r2, #0]
 800137a:	e01d      	b.n	80013b8 <HAL_RCC_OscConfig+0xb0>
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	685b      	ldr	r3, [r3, #4]
 8001380:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001384:	d10c      	bne.n	80013a0 <HAL_RCC_OscConfig+0x98>
 8001386:	4b70      	ldr	r3, [pc, #448]	; (8001548 <HAL_RCC_OscConfig+0x240>)
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	4a6f      	ldr	r2, [pc, #444]	; (8001548 <HAL_RCC_OscConfig+0x240>)
 800138c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001390:	6013      	str	r3, [r2, #0]
 8001392:	4b6d      	ldr	r3, [pc, #436]	; (8001548 <HAL_RCC_OscConfig+0x240>)
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	4a6c      	ldr	r2, [pc, #432]	; (8001548 <HAL_RCC_OscConfig+0x240>)
 8001398:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800139c:	6013      	str	r3, [r2, #0]
 800139e:	e00b      	b.n	80013b8 <HAL_RCC_OscConfig+0xb0>
 80013a0:	4b69      	ldr	r3, [pc, #420]	; (8001548 <HAL_RCC_OscConfig+0x240>)
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	4a68      	ldr	r2, [pc, #416]	; (8001548 <HAL_RCC_OscConfig+0x240>)
 80013a6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80013aa:	6013      	str	r3, [r2, #0]
 80013ac:	4b66      	ldr	r3, [pc, #408]	; (8001548 <HAL_RCC_OscConfig+0x240>)
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	4a65      	ldr	r2, [pc, #404]	; (8001548 <HAL_RCC_OscConfig+0x240>)
 80013b2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80013b6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	685b      	ldr	r3, [r3, #4]
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d013      	beq.n	80013e8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013c0:	f7ff fcaa 	bl	8000d18 <HAL_GetTick>
 80013c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80013c6:	e008      	b.n	80013da <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80013c8:	f7ff fca6 	bl	8000d18 <HAL_GetTick>
 80013cc:	4602      	mov	r2, r0
 80013ce:	693b      	ldr	r3, [r7, #16]
 80013d0:	1ad3      	subs	r3, r2, r3
 80013d2:	2b64      	cmp	r3, #100	; 0x64
 80013d4:	d901      	bls.n	80013da <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80013d6:	2303      	movs	r3, #3
 80013d8:	e207      	b.n	80017ea <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80013da:	4b5b      	ldr	r3, [pc, #364]	; (8001548 <HAL_RCC_OscConfig+0x240>)
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d0f0      	beq.n	80013c8 <HAL_RCC_OscConfig+0xc0>
 80013e6:	e014      	b.n	8001412 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013e8:	f7ff fc96 	bl	8000d18 <HAL_GetTick>
 80013ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80013ee:	e008      	b.n	8001402 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80013f0:	f7ff fc92 	bl	8000d18 <HAL_GetTick>
 80013f4:	4602      	mov	r2, r0
 80013f6:	693b      	ldr	r3, [r7, #16]
 80013f8:	1ad3      	subs	r3, r2, r3
 80013fa:	2b64      	cmp	r3, #100	; 0x64
 80013fc:	d901      	bls.n	8001402 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80013fe:	2303      	movs	r3, #3
 8001400:	e1f3      	b.n	80017ea <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001402:	4b51      	ldr	r3, [pc, #324]	; (8001548 <HAL_RCC_OscConfig+0x240>)
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800140a:	2b00      	cmp	r3, #0
 800140c:	d1f0      	bne.n	80013f0 <HAL_RCC_OscConfig+0xe8>
 800140e:	e000      	b.n	8001412 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001410:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	f003 0302 	and.w	r3, r3, #2
 800141a:	2b00      	cmp	r3, #0
 800141c:	d063      	beq.n	80014e6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800141e:	4b4a      	ldr	r3, [pc, #296]	; (8001548 <HAL_RCC_OscConfig+0x240>)
 8001420:	689b      	ldr	r3, [r3, #8]
 8001422:	f003 030c 	and.w	r3, r3, #12
 8001426:	2b00      	cmp	r3, #0
 8001428:	d00b      	beq.n	8001442 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800142a:	4b47      	ldr	r3, [pc, #284]	; (8001548 <HAL_RCC_OscConfig+0x240>)
 800142c:	689b      	ldr	r3, [r3, #8]
 800142e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001432:	2b08      	cmp	r3, #8
 8001434:	d11c      	bne.n	8001470 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001436:	4b44      	ldr	r3, [pc, #272]	; (8001548 <HAL_RCC_OscConfig+0x240>)
 8001438:	685b      	ldr	r3, [r3, #4]
 800143a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800143e:	2b00      	cmp	r3, #0
 8001440:	d116      	bne.n	8001470 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001442:	4b41      	ldr	r3, [pc, #260]	; (8001548 <HAL_RCC_OscConfig+0x240>)
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	f003 0302 	and.w	r3, r3, #2
 800144a:	2b00      	cmp	r3, #0
 800144c:	d005      	beq.n	800145a <HAL_RCC_OscConfig+0x152>
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	68db      	ldr	r3, [r3, #12]
 8001452:	2b01      	cmp	r3, #1
 8001454:	d001      	beq.n	800145a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001456:	2301      	movs	r3, #1
 8001458:	e1c7      	b.n	80017ea <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800145a:	4b3b      	ldr	r3, [pc, #236]	; (8001548 <HAL_RCC_OscConfig+0x240>)
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	691b      	ldr	r3, [r3, #16]
 8001466:	00db      	lsls	r3, r3, #3
 8001468:	4937      	ldr	r1, [pc, #220]	; (8001548 <HAL_RCC_OscConfig+0x240>)
 800146a:	4313      	orrs	r3, r2
 800146c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800146e:	e03a      	b.n	80014e6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	68db      	ldr	r3, [r3, #12]
 8001474:	2b00      	cmp	r3, #0
 8001476:	d020      	beq.n	80014ba <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001478:	4b34      	ldr	r3, [pc, #208]	; (800154c <HAL_RCC_OscConfig+0x244>)
 800147a:	2201      	movs	r2, #1
 800147c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800147e:	f7ff fc4b 	bl	8000d18 <HAL_GetTick>
 8001482:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001484:	e008      	b.n	8001498 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001486:	f7ff fc47 	bl	8000d18 <HAL_GetTick>
 800148a:	4602      	mov	r2, r0
 800148c:	693b      	ldr	r3, [r7, #16]
 800148e:	1ad3      	subs	r3, r2, r3
 8001490:	2b02      	cmp	r3, #2
 8001492:	d901      	bls.n	8001498 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001494:	2303      	movs	r3, #3
 8001496:	e1a8      	b.n	80017ea <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001498:	4b2b      	ldr	r3, [pc, #172]	; (8001548 <HAL_RCC_OscConfig+0x240>)
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	f003 0302 	and.w	r3, r3, #2
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d0f0      	beq.n	8001486 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80014a4:	4b28      	ldr	r3, [pc, #160]	; (8001548 <HAL_RCC_OscConfig+0x240>)
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	691b      	ldr	r3, [r3, #16]
 80014b0:	00db      	lsls	r3, r3, #3
 80014b2:	4925      	ldr	r1, [pc, #148]	; (8001548 <HAL_RCC_OscConfig+0x240>)
 80014b4:	4313      	orrs	r3, r2
 80014b6:	600b      	str	r3, [r1, #0]
 80014b8:	e015      	b.n	80014e6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80014ba:	4b24      	ldr	r3, [pc, #144]	; (800154c <HAL_RCC_OscConfig+0x244>)
 80014bc:	2200      	movs	r2, #0
 80014be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80014c0:	f7ff fc2a 	bl	8000d18 <HAL_GetTick>
 80014c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80014c6:	e008      	b.n	80014da <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80014c8:	f7ff fc26 	bl	8000d18 <HAL_GetTick>
 80014cc:	4602      	mov	r2, r0
 80014ce:	693b      	ldr	r3, [r7, #16]
 80014d0:	1ad3      	subs	r3, r2, r3
 80014d2:	2b02      	cmp	r3, #2
 80014d4:	d901      	bls.n	80014da <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80014d6:	2303      	movs	r3, #3
 80014d8:	e187      	b.n	80017ea <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80014da:	4b1b      	ldr	r3, [pc, #108]	; (8001548 <HAL_RCC_OscConfig+0x240>)
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	f003 0302 	and.w	r3, r3, #2
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d1f0      	bne.n	80014c8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	f003 0308 	and.w	r3, r3, #8
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d036      	beq.n	8001560 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	695b      	ldr	r3, [r3, #20]
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d016      	beq.n	8001528 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80014fa:	4b15      	ldr	r3, [pc, #84]	; (8001550 <HAL_RCC_OscConfig+0x248>)
 80014fc:	2201      	movs	r2, #1
 80014fe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001500:	f7ff fc0a 	bl	8000d18 <HAL_GetTick>
 8001504:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001506:	e008      	b.n	800151a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001508:	f7ff fc06 	bl	8000d18 <HAL_GetTick>
 800150c:	4602      	mov	r2, r0
 800150e:	693b      	ldr	r3, [r7, #16]
 8001510:	1ad3      	subs	r3, r2, r3
 8001512:	2b02      	cmp	r3, #2
 8001514:	d901      	bls.n	800151a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001516:	2303      	movs	r3, #3
 8001518:	e167      	b.n	80017ea <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800151a:	4b0b      	ldr	r3, [pc, #44]	; (8001548 <HAL_RCC_OscConfig+0x240>)
 800151c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800151e:	f003 0302 	and.w	r3, r3, #2
 8001522:	2b00      	cmp	r3, #0
 8001524:	d0f0      	beq.n	8001508 <HAL_RCC_OscConfig+0x200>
 8001526:	e01b      	b.n	8001560 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001528:	4b09      	ldr	r3, [pc, #36]	; (8001550 <HAL_RCC_OscConfig+0x248>)
 800152a:	2200      	movs	r2, #0
 800152c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800152e:	f7ff fbf3 	bl	8000d18 <HAL_GetTick>
 8001532:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001534:	e00e      	b.n	8001554 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001536:	f7ff fbef 	bl	8000d18 <HAL_GetTick>
 800153a:	4602      	mov	r2, r0
 800153c:	693b      	ldr	r3, [r7, #16]
 800153e:	1ad3      	subs	r3, r2, r3
 8001540:	2b02      	cmp	r3, #2
 8001542:	d907      	bls.n	8001554 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001544:	2303      	movs	r3, #3
 8001546:	e150      	b.n	80017ea <HAL_RCC_OscConfig+0x4e2>
 8001548:	40023800 	.word	0x40023800
 800154c:	42470000 	.word	0x42470000
 8001550:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001554:	4b88      	ldr	r3, [pc, #544]	; (8001778 <HAL_RCC_OscConfig+0x470>)
 8001556:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001558:	f003 0302 	and.w	r3, r3, #2
 800155c:	2b00      	cmp	r3, #0
 800155e:	d1ea      	bne.n	8001536 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	f003 0304 	and.w	r3, r3, #4
 8001568:	2b00      	cmp	r3, #0
 800156a:	f000 8097 	beq.w	800169c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800156e:	2300      	movs	r3, #0
 8001570:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001572:	4b81      	ldr	r3, [pc, #516]	; (8001778 <HAL_RCC_OscConfig+0x470>)
 8001574:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001576:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800157a:	2b00      	cmp	r3, #0
 800157c:	d10f      	bne.n	800159e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800157e:	2300      	movs	r3, #0
 8001580:	60bb      	str	r3, [r7, #8]
 8001582:	4b7d      	ldr	r3, [pc, #500]	; (8001778 <HAL_RCC_OscConfig+0x470>)
 8001584:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001586:	4a7c      	ldr	r2, [pc, #496]	; (8001778 <HAL_RCC_OscConfig+0x470>)
 8001588:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800158c:	6413      	str	r3, [r2, #64]	; 0x40
 800158e:	4b7a      	ldr	r3, [pc, #488]	; (8001778 <HAL_RCC_OscConfig+0x470>)
 8001590:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001592:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001596:	60bb      	str	r3, [r7, #8]
 8001598:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800159a:	2301      	movs	r3, #1
 800159c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800159e:	4b77      	ldr	r3, [pc, #476]	; (800177c <HAL_RCC_OscConfig+0x474>)
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d118      	bne.n	80015dc <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80015aa:	4b74      	ldr	r3, [pc, #464]	; (800177c <HAL_RCC_OscConfig+0x474>)
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	4a73      	ldr	r2, [pc, #460]	; (800177c <HAL_RCC_OscConfig+0x474>)
 80015b0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80015b4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80015b6:	f7ff fbaf 	bl	8000d18 <HAL_GetTick>
 80015ba:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80015bc:	e008      	b.n	80015d0 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80015be:	f7ff fbab 	bl	8000d18 <HAL_GetTick>
 80015c2:	4602      	mov	r2, r0
 80015c4:	693b      	ldr	r3, [r7, #16]
 80015c6:	1ad3      	subs	r3, r2, r3
 80015c8:	2b02      	cmp	r3, #2
 80015ca:	d901      	bls.n	80015d0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80015cc:	2303      	movs	r3, #3
 80015ce:	e10c      	b.n	80017ea <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80015d0:	4b6a      	ldr	r3, [pc, #424]	; (800177c <HAL_RCC_OscConfig+0x474>)
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80015d8:	2b00      	cmp	r3, #0
 80015da:	d0f0      	beq.n	80015be <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	689b      	ldr	r3, [r3, #8]
 80015e0:	2b01      	cmp	r3, #1
 80015e2:	d106      	bne.n	80015f2 <HAL_RCC_OscConfig+0x2ea>
 80015e4:	4b64      	ldr	r3, [pc, #400]	; (8001778 <HAL_RCC_OscConfig+0x470>)
 80015e6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80015e8:	4a63      	ldr	r2, [pc, #396]	; (8001778 <HAL_RCC_OscConfig+0x470>)
 80015ea:	f043 0301 	orr.w	r3, r3, #1
 80015ee:	6713      	str	r3, [r2, #112]	; 0x70
 80015f0:	e01c      	b.n	800162c <HAL_RCC_OscConfig+0x324>
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	689b      	ldr	r3, [r3, #8]
 80015f6:	2b05      	cmp	r3, #5
 80015f8:	d10c      	bne.n	8001614 <HAL_RCC_OscConfig+0x30c>
 80015fa:	4b5f      	ldr	r3, [pc, #380]	; (8001778 <HAL_RCC_OscConfig+0x470>)
 80015fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80015fe:	4a5e      	ldr	r2, [pc, #376]	; (8001778 <HAL_RCC_OscConfig+0x470>)
 8001600:	f043 0304 	orr.w	r3, r3, #4
 8001604:	6713      	str	r3, [r2, #112]	; 0x70
 8001606:	4b5c      	ldr	r3, [pc, #368]	; (8001778 <HAL_RCC_OscConfig+0x470>)
 8001608:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800160a:	4a5b      	ldr	r2, [pc, #364]	; (8001778 <HAL_RCC_OscConfig+0x470>)
 800160c:	f043 0301 	orr.w	r3, r3, #1
 8001610:	6713      	str	r3, [r2, #112]	; 0x70
 8001612:	e00b      	b.n	800162c <HAL_RCC_OscConfig+0x324>
 8001614:	4b58      	ldr	r3, [pc, #352]	; (8001778 <HAL_RCC_OscConfig+0x470>)
 8001616:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001618:	4a57      	ldr	r2, [pc, #348]	; (8001778 <HAL_RCC_OscConfig+0x470>)
 800161a:	f023 0301 	bic.w	r3, r3, #1
 800161e:	6713      	str	r3, [r2, #112]	; 0x70
 8001620:	4b55      	ldr	r3, [pc, #340]	; (8001778 <HAL_RCC_OscConfig+0x470>)
 8001622:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001624:	4a54      	ldr	r2, [pc, #336]	; (8001778 <HAL_RCC_OscConfig+0x470>)
 8001626:	f023 0304 	bic.w	r3, r3, #4
 800162a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	689b      	ldr	r3, [r3, #8]
 8001630:	2b00      	cmp	r3, #0
 8001632:	d015      	beq.n	8001660 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001634:	f7ff fb70 	bl	8000d18 <HAL_GetTick>
 8001638:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800163a:	e00a      	b.n	8001652 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800163c:	f7ff fb6c 	bl	8000d18 <HAL_GetTick>
 8001640:	4602      	mov	r2, r0
 8001642:	693b      	ldr	r3, [r7, #16]
 8001644:	1ad3      	subs	r3, r2, r3
 8001646:	f241 3288 	movw	r2, #5000	; 0x1388
 800164a:	4293      	cmp	r3, r2
 800164c:	d901      	bls.n	8001652 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800164e:	2303      	movs	r3, #3
 8001650:	e0cb      	b.n	80017ea <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001652:	4b49      	ldr	r3, [pc, #292]	; (8001778 <HAL_RCC_OscConfig+0x470>)
 8001654:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001656:	f003 0302 	and.w	r3, r3, #2
 800165a:	2b00      	cmp	r3, #0
 800165c:	d0ee      	beq.n	800163c <HAL_RCC_OscConfig+0x334>
 800165e:	e014      	b.n	800168a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001660:	f7ff fb5a 	bl	8000d18 <HAL_GetTick>
 8001664:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001666:	e00a      	b.n	800167e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001668:	f7ff fb56 	bl	8000d18 <HAL_GetTick>
 800166c:	4602      	mov	r2, r0
 800166e:	693b      	ldr	r3, [r7, #16]
 8001670:	1ad3      	subs	r3, r2, r3
 8001672:	f241 3288 	movw	r2, #5000	; 0x1388
 8001676:	4293      	cmp	r3, r2
 8001678:	d901      	bls.n	800167e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800167a:	2303      	movs	r3, #3
 800167c:	e0b5      	b.n	80017ea <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800167e:	4b3e      	ldr	r3, [pc, #248]	; (8001778 <HAL_RCC_OscConfig+0x470>)
 8001680:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001682:	f003 0302 	and.w	r3, r3, #2
 8001686:	2b00      	cmp	r3, #0
 8001688:	d1ee      	bne.n	8001668 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800168a:	7dfb      	ldrb	r3, [r7, #23]
 800168c:	2b01      	cmp	r3, #1
 800168e:	d105      	bne.n	800169c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001690:	4b39      	ldr	r3, [pc, #228]	; (8001778 <HAL_RCC_OscConfig+0x470>)
 8001692:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001694:	4a38      	ldr	r2, [pc, #224]	; (8001778 <HAL_RCC_OscConfig+0x470>)
 8001696:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800169a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	699b      	ldr	r3, [r3, #24]
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	f000 80a1 	beq.w	80017e8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80016a6:	4b34      	ldr	r3, [pc, #208]	; (8001778 <HAL_RCC_OscConfig+0x470>)
 80016a8:	689b      	ldr	r3, [r3, #8]
 80016aa:	f003 030c 	and.w	r3, r3, #12
 80016ae:	2b08      	cmp	r3, #8
 80016b0:	d05c      	beq.n	800176c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	699b      	ldr	r3, [r3, #24]
 80016b6:	2b02      	cmp	r3, #2
 80016b8:	d141      	bne.n	800173e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80016ba:	4b31      	ldr	r3, [pc, #196]	; (8001780 <HAL_RCC_OscConfig+0x478>)
 80016bc:	2200      	movs	r2, #0
 80016be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016c0:	f7ff fb2a 	bl	8000d18 <HAL_GetTick>
 80016c4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80016c6:	e008      	b.n	80016da <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80016c8:	f7ff fb26 	bl	8000d18 <HAL_GetTick>
 80016cc:	4602      	mov	r2, r0
 80016ce:	693b      	ldr	r3, [r7, #16]
 80016d0:	1ad3      	subs	r3, r2, r3
 80016d2:	2b02      	cmp	r3, #2
 80016d4:	d901      	bls.n	80016da <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80016d6:	2303      	movs	r3, #3
 80016d8:	e087      	b.n	80017ea <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80016da:	4b27      	ldr	r3, [pc, #156]	; (8001778 <HAL_RCC_OscConfig+0x470>)
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d1f0      	bne.n	80016c8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	69da      	ldr	r2, [r3, #28]
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	6a1b      	ldr	r3, [r3, #32]
 80016ee:	431a      	orrs	r2, r3
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016f4:	019b      	lsls	r3, r3, #6
 80016f6:	431a      	orrs	r2, r3
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80016fc:	085b      	lsrs	r3, r3, #1
 80016fe:	3b01      	subs	r3, #1
 8001700:	041b      	lsls	r3, r3, #16
 8001702:	431a      	orrs	r2, r3
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001708:	061b      	lsls	r3, r3, #24
 800170a:	491b      	ldr	r1, [pc, #108]	; (8001778 <HAL_RCC_OscConfig+0x470>)
 800170c:	4313      	orrs	r3, r2
 800170e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001710:	4b1b      	ldr	r3, [pc, #108]	; (8001780 <HAL_RCC_OscConfig+0x478>)
 8001712:	2201      	movs	r2, #1
 8001714:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001716:	f7ff faff 	bl	8000d18 <HAL_GetTick>
 800171a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800171c:	e008      	b.n	8001730 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800171e:	f7ff fafb 	bl	8000d18 <HAL_GetTick>
 8001722:	4602      	mov	r2, r0
 8001724:	693b      	ldr	r3, [r7, #16]
 8001726:	1ad3      	subs	r3, r2, r3
 8001728:	2b02      	cmp	r3, #2
 800172a:	d901      	bls.n	8001730 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800172c:	2303      	movs	r3, #3
 800172e:	e05c      	b.n	80017ea <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001730:	4b11      	ldr	r3, [pc, #68]	; (8001778 <HAL_RCC_OscConfig+0x470>)
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001738:	2b00      	cmp	r3, #0
 800173a:	d0f0      	beq.n	800171e <HAL_RCC_OscConfig+0x416>
 800173c:	e054      	b.n	80017e8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800173e:	4b10      	ldr	r3, [pc, #64]	; (8001780 <HAL_RCC_OscConfig+0x478>)
 8001740:	2200      	movs	r2, #0
 8001742:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001744:	f7ff fae8 	bl	8000d18 <HAL_GetTick>
 8001748:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800174a:	e008      	b.n	800175e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800174c:	f7ff fae4 	bl	8000d18 <HAL_GetTick>
 8001750:	4602      	mov	r2, r0
 8001752:	693b      	ldr	r3, [r7, #16]
 8001754:	1ad3      	subs	r3, r2, r3
 8001756:	2b02      	cmp	r3, #2
 8001758:	d901      	bls.n	800175e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800175a:	2303      	movs	r3, #3
 800175c:	e045      	b.n	80017ea <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800175e:	4b06      	ldr	r3, [pc, #24]	; (8001778 <HAL_RCC_OscConfig+0x470>)
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001766:	2b00      	cmp	r3, #0
 8001768:	d1f0      	bne.n	800174c <HAL_RCC_OscConfig+0x444>
 800176a:	e03d      	b.n	80017e8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	699b      	ldr	r3, [r3, #24]
 8001770:	2b01      	cmp	r3, #1
 8001772:	d107      	bne.n	8001784 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001774:	2301      	movs	r3, #1
 8001776:	e038      	b.n	80017ea <HAL_RCC_OscConfig+0x4e2>
 8001778:	40023800 	.word	0x40023800
 800177c:	40007000 	.word	0x40007000
 8001780:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001784:	4b1b      	ldr	r3, [pc, #108]	; (80017f4 <HAL_RCC_OscConfig+0x4ec>)
 8001786:	685b      	ldr	r3, [r3, #4]
 8001788:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	699b      	ldr	r3, [r3, #24]
 800178e:	2b01      	cmp	r3, #1
 8001790:	d028      	beq.n	80017e4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001792:	68fb      	ldr	r3, [r7, #12]
 8001794:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800179c:	429a      	cmp	r2, r3
 800179e:	d121      	bne.n	80017e4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80017a0:	68fb      	ldr	r3, [r7, #12]
 80017a2:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80017aa:	429a      	cmp	r2, r3
 80017ac:	d11a      	bne.n	80017e4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80017ae:	68fa      	ldr	r2, [r7, #12]
 80017b0:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80017b4:	4013      	ands	r3, r2
 80017b6:	687a      	ldr	r2, [r7, #4]
 80017b8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80017ba:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80017bc:	4293      	cmp	r3, r2
 80017be:	d111      	bne.n	80017e4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80017c0:	68fb      	ldr	r3, [r7, #12]
 80017c2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80017ca:	085b      	lsrs	r3, r3, #1
 80017cc:	3b01      	subs	r3, #1
 80017ce:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80017d0:	429a      	cmp	r2, r3
 80017d2:	d107      	bne.n	80017e4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80017d4:	68fb      	ldr	r3, [r7, #12]
 80017d6:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80017de:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80017e0:	429a      	cmp	r2, r3
 80017e2:	d001      	beq.n	80017e8 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80017e4:	2301      	movs	r3, #1
 80017e6:	e000      	b.n	80017ea <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80017e8:	2300      	movs	r3, #0
}
 80017ea:	4618      	mov	r0, r3
 80017ec:	3718      	adds	r7, #24
 80017ee:	46bd      	mov	sp, r7
 80017f0:	bd80      	pop	{r7, pc}
 80017f2:	bf00      	nop
 80017f4:	40023800 	.word	0x40023800

080017f8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80017f8:	b580      	push	{r7, lr}
 80017fa:	b084      	sub	sp, #16
 80017fc:	af00      	add	r7, sp, #0
 80017fe:	6078      	str	r0, [r7, #4]
 8001800:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	2b00      	cmp	r3, #0
 8001806:	d101      	bne.n	800180c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001808:	2301      	movs	r3, #1
 800180a:	e0cc      	b.n	80019a6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800180c:	4b68      	ldr	r3, [pc, #416]	; (80019b0 <HAL_RCC_ClockConfig+0x1b8>)
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	f003 030f 	and.w	r3, r3, #15
 8001814:	683a      	ldr	r2, [r7, #0]
 8001816:	429a      	cmp	r2, r3
 8001818:	d90c      	bls.n	8001834 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800181a:	4b65      	ldr	r3, [pc, #404]	; (80019b0 <HAL_RCC_ClockConfig+0x1b8>)
 800181c:	683a      	ldr	r2, [r7, #0]
 800181e:	b2d2      	uxtb	r2, r2
 8001820:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001822:	4b63      	ldr	r3, [pc, #396]	; (80019b0 <HAL_RCC_ClockConfig+0x1b8>)
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	f003 030f 	and.w	r3, r3, #15
 800182a:	683a      	ldr	r2, [r7, #0]
 800182c:	429a      	cmp	r2, r3
 800182e:	d001      	beq.n	8001834 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001830:	2301      	movs	r3, #1
 8001832:	e0b8      	b.n	80019a6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	f003 0302 	and.w	r3, r3, #2
 800183c:	2b00      	cmp	r3, #0
 800183e:	d020      	beq.n	8001882 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	f003 0304 	and.w	r3, r3, #4
 8001848:	2b00      	cmp	r3, #0
 800184a:	d005      	beq.n	8001858 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800184c:	4b59      	ldr	r3, [pc, #356]	; (80019b4 <HAL_RCC_ClockConfig+0x1bc>)
 800184e:	689b      	ldr	r3, [r3, #8]
 8001850:	4a58      	ldr	r2, [pc, #352]	; (80019b4 <HAL_RCC_ClockConfig+0x1bc>)
 8001852:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001856:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	f003 0308 	and.w	r3, r3, #8
 8001860:	2b00      	cmp	r3, #0
 8001862:	d005      	beq.n	8001870 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001864:	4b53      	ldr	r3, [pc, #332]	; (80019b4 <HAL_RCC_ClockConfig+0x1bc>)
 8001866:	689b      	ldr	r3, [r3, #8]
 8001868:	4a52      	ldr	r2, [pc, #328]	; (80019b4 <HAL_RCC_ClockConfig+0x1bc>)
 800186a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800186e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001870:	4b50      	ldr	r3, [pc, #320]	; (80019b4 <HAL_RCC_ClockConfig+0x1bc>)
 8001872:	689b      	ldr	r3, [r3, #8]
 8001874:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	689b      	ldr	r3, [r3, #8]
 800187c:	494d      	ldr	r1, [pc, #308]	; (80019b4 <HAL_RCC_ClockConfig+0x1bc>)
 800187e:	4313      	orrs	r3, r2
 8001880:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	f003 0301 	and.w	r3, r3, #1
 800188a:	2b00      	cmp	r3, #0
 800188c:	d044      	beq.n	8001918 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	685b      	ldr	r3, [r3, #4]
 8001892:	2b01      	cmp	r3, #1
 8001894:	d107      	bne.n	80018a6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001896:	4b47      	ldr	r3, [pc, #284]	; (80019b4 <HAL_RCC_ClockConfig+0x1bc>)
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d119      	bne.n	80018d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80018a2:	2301      	movs	r3, #1
 80018a4:	e07f      	b.n	80019a6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	685b      	ldr	r3, [r3, #4]
 80018aa:	2b02      	cmp	r3, #2
 80018ac:	d003      	beq.n	80018b6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80018b2:	2b03      	cmp	r3, #3
 80018b4:	d107      	bne.n	80018c6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80018b6:	4b3f      	ldr	r3, [pc, #252]	; (80019b4 <HAL_RCC_ClockConfig+0x1bc>)
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d109      	bne.n	80018d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80018c2:	2301      	movs	r3, #1
 80018c4:	e06f      	b.n	80019a6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80018c6:	4b3b      	ldr	r3, [pc, #236]	; (80019b4 <HAL_RCC_ClockConfig+0x1bc>)
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	f003 0302 	and.w	r3, r3, #2
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d101      	bne.n	80018d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80018d2:	2301      	movs	r3, #1
 80018d4:	e067      	b.n	80019a6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80018d6:	4b37      	ldr	r3, [pc, #220]	; (80019b4 <HAL_RCC_ClockConfig+0x1bc>)
 80018d8:	689b      	ldr	r3, [r3, #8]
 80018da:	f023 0203 	bic.w	r2, r3, #3
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	685b      	ldr	r3, [r3, #4]
 80018e2:	4934      	ldr	r1, [pc, #208]	; (80019b4 <HAL_RCC_ClockConfig+0x1bc>)
 80018e4:	4313      	orrs	r3, r2
 80018e6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80018e8:	f7ff fa16 	bl	8000d18 <HAL_GetTick>
 80018ec:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80018ee:	e00a      	b.n	8001906 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80018f0:	f7ff fa12 	bl	8000d18 <HAL_GetTick>
 80018f4:	4602      	mov	r2, r0
 80018f6:	68fb      	ldr	r3, [r7, #12]
 80018f8:	1ad3      	subs	r3, r2, r3
 80018fa:	f241 3288 	movw	r2, #5000	; 0x1388
 80018fe:	4293      	cmp	r3, r2
 8001900:	d901      	bls.n	8001906 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001902:	2303      	movs	r3, #3
 8001904:	e04f      	b.n	80019a6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001906:	4b2b      	ldr	r3, [pc, #172]	; (80019b4 <HAL_RCC_ClockConfig+0x1bc>)
 8001908:	689b      	ldr	r3, [r3, #8]
 800190a:	f003 020c 	and.w	r2, r3, #12
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	685b      	ldr	r3, [r3, #4]
 8001912:	009b      	lsls	r3, r3, #2
 8001914:	429a      	cmp	r2, r3
 8001916:	d1eb      	bne.n	80018f0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001918:	4b25      	ldr	r3, [pc, #148]	; (80019b0 <HAL_RCC_ClockConfig+0x1b8>)
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	f003 030f 	and.w	r3, r3, #15
 8001920:	683a      	ldr	r2, [r7, #0]
 8001922:	429a      	cmp	r2, r3
 8001924:	d20c      	bcs.n	8001940 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001926:	4b22      	ldr	r3, [pc, #136]	; (80019b0 <HAL_RCC_ClockConfig+0x1b8>)
 8001928:	683a      	ldr	r2, [r7, #0]
 800192a:	b2d2      	uxtb	r2, r2
 800192c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800192e:	4b20      	ldr	r3, [pc, #128]	; (80019b0 <HAL_RCC_ClockConfig+0x1b8>)
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	f003 030f 	and.w	r3, r3, #15
 8001936:	683a      	ldr	r2, [r7, #0]
 8001938:	429a      	cmp	r2, r3
 800193a:	d001      	beq.n	8001940 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800193c:	2301      	movs	r3, #1
 800193e:	e032      	b.n	80019a6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	f003 0304 	and.w	r3, r3, #4
 8001948:	2b00      	cmp	r3, #0
 800194a:	d008      	beq.n	800195e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800194c:	4b19      	ldr	r3, [pc, #100]	; (80019b4 <HAL_RCC_ClockConfig+0x1bc>)
 800194e:	689b      	ldr	r3, [r3, #8]
 8001950:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	68db      	ldr	r3, [r3, #12]
 8001958:	4916      	ldr	r1, [pc, #88]	; (80019b4 <HAL_RCC_ClockConfig+0x1bc>)
 800195a:	4313      	orrs	r3, r2
 800195c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	f003 0308 	and.w	r3, r3, #8
 8001966:	2b00      	cmp	r3, #0
 8001968:	d009      	beq.n	800197e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800196a:	4b12      	ldr	r3, [pc, #72]	; (80019b4 <HAL_RCC_ClockConfig+0x1bc>)
 800196c:	689b      	ldr	r3, [r3, #8]
 800196e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	691b      	ldr	r3, [r3, #16]
 8001976:	00db      	lsls	r3, r3, #3
 8001978:	490e      	ldr	r1, [pc, #56]	; (80019b4 <HAL_RCC_ClockConfig+0x1bc>)
 800197a:	4313      	orrs	r3, r2
 800197c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800197e:	f000 f821 	bl	80019c4 <HAL_RCC_GetSysClockFreq>
 8001982:	4602      	mov	r2, r0
 8001984:	4b0b      	ldr	r3, [pc, #44]	; (80019b4 <HAL_RCC_ClockConfig+0x1bc>)
 8001986:	689b      	ldr	r3, [r3, #8]
 8001988:	091b      	lsrs	r3, r3, #4
 800198a:	f003 030f 	and.w	r3, r3, #15
 800198e:	490a      	ldr	r1, [pc, #40]	; (80019b8 <HAL_RCC_ClockConfig+0x1c0>)
 8001990:	5ccb      	ldrb	r3, [r1, r3]
 8001992:	fa22 f303 	lsr.w	r3, r2, r3
 8001996:	4a09      	ldr	r2, [pc, #36]	; (80019bc <HAL_RCC_ClockConfig+0x1c4>)
 8001998:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800199a:	4b09      	ldr	r3, [pc, #36]	; (80019c0 <HAL_RCC_ClockConfig+0x1c8>)
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	4618      	mov	r0, r3
 80019a0:	f7ff f978 	bl	8000c94 <HAL_InitTick>

  return HAL_OK;
 80019a4:	2300      	movs	r3, #0
}
 80019a6:	4618      	mov	r0, r3
 80019a8:	3710      	adds	r7, #16
 80019aa:	46bd      	mov	sp, r7
 80019ac:	bd80      	pop	{r7, pc}
 80019ae:	bf00      	nop
 80019b0:	40023c00 	.word	0x40023c00
 80019b4:	40023800 	.word	0x40023800
 80019b8:	08001f64 	.word	0x08001f64
 80019bc:	20000010 	.word	0x20000010
 80019c0:	20000014 	.word	0x20000014

080019c4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80019c4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80019c8:	b094      	sub	sp, #80	; 0x50
 80019ca:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80019cc:	2300      	movs	r3, #0
 80019ce:	647b      	str	r3, [r7, #68]	; 0x44
 80019d0:	2300      	movs	r3, #0
 80019d2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80019d4:	2300      	movs	r3, #0
 80019d6:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 80019d8:	2300      	movs	r3, #0
 80019da:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80019dc:	4b7c      	ldr	r3, [pc, #496]	; (8001bd0 <HAL_RCC_GetSysClockFreq+0x20c>)
 80019de:	689b      	ldr	r3, [r3, #8]
 80019e0:	f003 030c 	and.w	r3, r3, #12
 80019e4:	2b08      	cmp	r3, #8
 80019e6:	d00d      	beq.n	8001a04 <HAL_RCC_GetSysClockFreq+0x40>
 80019e8:	2b08      	cmp	r3, #8
 80019ea:	f200 80e7 	bhi.w	8001bbc <HAL_RCC_GetSysClockFreq+0x1f8>
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d002      	beq.n	80019f8 <HAL_RCC_GetSysClockFreq+0x34>
 80019f2:	2b04      	cmp	r3, #4
 80019f4:	d003      	beq.n	80019fe <HAL_RCC_GetSysClockFreq+0x3a>
 80019f6:	e0e1      	b.n	8001bbc <HAL_RCC_GetSysClockFreq+0x1f8>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80019f8:	4b76      	ldr	r3, [pc, #472]	; (8001bd4 <HAL_RCC_GetSysClockFreq+0x210>)
 80019fa:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 80019fc:	e0e1      	b.n	8001bc2 <HAL_RCC_GetSysClockFreq+0x1fe>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80019fe:	4b76      	ldr	r3, [pc, #472]	; (8001bd8 <HAL_RCC_GetSysClockFreq+0x214>)
 8001a00:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001a02:	e0de      	b.n	8001bc2 <HAL_RCC_GetSysClockFreq+0x1fe>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001a04:	4b72      	ldr	r3, [pc, #456]	; (8001bd0 <HAL_RCC_GetSysClockFreq+0x20c>)
 8001a06:	685b      	ldr	r3, [r3, #4]
 8001a08:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001a0c:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001a0e:	4b70      	ldr	r3, [pc, #448]	; (8001bd0 <HAL_RCC_GetSysClockFreq+0x20c>)
 8001a10:	685b      	ldr	r3, [r3, #4]
 8001a12:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	d065      	beq.n	8001ae6 <HAL_RCC_GetSysClockFreq+0x122>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001a1a:	4b6d      	ldr	r3, [pc, #436]	; (8001bd0 <HAL_RCC_GetSysClockFreq+0x20c>)
 8001a1c:	685b      	ldr	r3, [r3, #4]
 8001a1e:	099b      	lsrs	r3, r3, #6
 8001a20:	2200      	movs	r2, #0
 8001a22:	63bb      	str	r3, [r7, #56]	; 0x38
 8001a24:	63fa      	str	r2, [r7, #60]	; 0x3c
 8001a26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001a28:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001a2c:	633b      	str	r3, [r7, #48]	; 0x30
 8001a2e:	2300      	movs	r3, #0
 8001a30:	637b      	str	r3, [r7, #52]	; 0x34
 8001a32:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8001a36:	4622      	mov	r2, r4
 8001a38:	462b      	mov	r3, r5
 8001a3a:	f04f 0000 	mov.w	r0, #0
 8001a3e:	f04f 0100 	mov.w	r1, #0
 8001a42:	0159      	lsls	r1, r3, #5
 8001a44:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001a48:	0150      	lsls	r0, r2, #5
 8001a4a:	4602      	mov	r2, r0
 8001a4c:	460b      	mov	r3, r1
 8001a4e:	4621      	mov	r1, r4
 8001a50:	1a51      	subs	r1, r2, r1
 8001a52:	6139      	str	r1, [r7, #16]
 8001a54:	4629      	mov	r1, r5
 8001a56:	eb63 0301 	sbc.w	r3, r3, r1
 8001a5a:	617b      	str	r3, [r7, #20]
 8001a5c:	f04f 0200 	mov.w	r2, #0
 8001a60:	f04f 0300 	mov.w	r3, #0
 8001a64:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001a68:	4659      	mov	r1, fp
 8001a6a:	018b      	lsls	r3, r1, #6
 8001a6c:	4651      	mov	r1, sl
 8001a6e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001a72:	4651      	mov	r1, sl
 8001a74:	018a      	lsls	r2, r1, #6
 8001a76:	46d4      	mov	ip, sl
 8001a78:	ebb2 080c 	subs.w	r8, r2, ip
 8001a7c:	4659      	mov	r1, fp
 8001a7e:	eb63 0901 	sbc.w	r9, r3, r1
 8001a82:	f04f 0200 	mov.w	r2, #0
 8001a86:	f04f 0300 	mov.w	r3, #0
 8001a8a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001a8e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001a92:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001a96:	4690      	mov	r8, r2
 8001a98:	4699      	mov	r9, r3
 8001a9a:	4623      	mov	r3, r4
 8001a9c:	eb18 0303 	adds.w	r3, r8, r3
 8001aa0:	60bb      	str	r3, [r7, #8]
 8001aa2:	462b      	mov	r3, r5
 8001aa4:	eb49 0303 	adc.w	r3, r9, r3
 8001aa8:	60fb      	str	r3, [r7, #12]
 8001aaa:	f04f 0200 	mov.w	r2, #0
 8001aae:	f04f 0300 	mov.w	r3, #0
 8001ab2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8001ab6:	4629      	mov	r1, r5
 8001ab8:	024b      	lsls	r3, r1, #9
 8001aba:	4620      	mov	r0, r4
 8001abc:	4629      	mov	r1, r5
 8001abe:	4604      	mov	r4, r0
 8001ac0:	ea43 53d4 	orr.w	r3, r3, r4, lsr #23
 8001ac4:	4601      	mov	r1, r0
 8001ac6:	024a      	lsls	r2, r1, #9
 8001ac8:	4610      	mov	r0, r2
 8001aca:	4619      	mov	r1, r3
 8001acc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001ace:	2200      	movs	r2, #0
 8001ad0:	62bb      	str	r3, [r7, #40]	; 0x28
 8001ad2:	62fa      	str	r2, [r7, #44]	; 0x2c
 8001ad4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001ad8:	f7fe fd6a 	bl	80005b0 <__aeabi_uldivmod>
 8001adc:	4602      	mov	r2, r0
 8001ade:	460b      	mov	r3, r1
 8001ae0:	4613      	mov	r3, r2
 8001ae2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001ae4:	e05c      	b.n	8001ba0 <HAL_RCC_GetSysClockFreq+0x1dc>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001ae6:	4b3a      	ldr	r3, [pc, #232]	; (8001bd0 <HAL_RCC_GetSysClockFreq+0x20c>)
 8001ae8:	685b      	ldr	r3, [r3, #4]
 8001aea:	099b      	lsrs	r3, r3, #6
 8001aec:	2200      	movs	r2, #0
 8001aee:	4618      	mov	r0, r3
 8001af0:	4611      	mov	r1, r2
 8001af2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001af6:	623b      	str	r3, [r7, #32]
 8001af8:	2300      	movs	r3, #0
 8001afa:	627b      	str	r3, [r7, #36]	; 0x24
 8001afc:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001b00:	4642      	mov	r2, r8
 8001b02:	464b      	mov	r3, r9
 8001b04:	f04f 0000 	mov.w	r0, #0
 8001b08:	f04f 0100 	mov.w	r1, #0
 8001b0c:	0159      	lsls	r1, r3, #5
 8001b0e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001b12:	0150      	lsls	r0, r2, #5
 8001b14:	4602      	mov	r2, r0
 8001b16:	460b      	mov	r3, r1
 8001b18:	46c4      	mov	ip, r8
 8001b1a:	ebb2 0a0c 	subs.w	sl, r2, ip
 8001b1e:	4640      	mov	r0, r8
 8001b20:	4649      	mov	r1, r9
 8001b22:	468c      	mov	ip, r1
 8001b24:	eb63 0b0c 	sbc.w	fp, r3, ip
 8001b28:	f04f 0200 	mov.w	r2, #0
 8001b2c:	f04f 0300 	mov.w	r3, #0
 8001b30:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8001b34:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8001b38:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001b3c:	ebb2 040a 	subs.w	r4, r2, sl
 8001b40:	eb63 050b 	sbc.w	r5, r3, fp
 8001b44:	f04f 0200 	mov.w	r2, #0
 8001b48:	f04f 0300 	mov.w	r3, #0
 8001b4c:	00eb      	lsls	r3, r5, #3
 8001b4e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001b52:	00e2      	lsls	r2, r4, #3
 8001b54:	4614      	mov	r4, r2
 8001b56:	461d      	mov	r5, r3
 8001b58:	4603      	mov	r3, r0
 8001b5a:	18e3      	adds	r3, r4, r3
 8001b5c:	603b      	str	r3, [r7, #0]
 8001b5e:	460b      	mov	r3, r1
 8001b60:	eb45 0303 	adc.w	r3, r5, r3
 8001b64:	607b      	str	r3, [r7, #4]
 8001b66:	f04f 0200 	mov.w	r2, #0
 8001b6a:	f04f 0300 	mov.w	r3, #0
 8001b6e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001b72:	4629      	mov	r1, r5
 8001b74:	028b      	lsls	r3, r1, #10
 8001b76:	4620      	mov	r0, r4
 8001b78:	4629      	mov	r1, r5
 8001b7a:	4604      	mov	r4, r0
 8001b7c:	ea43 5394 	orr.w	r3, r3, r4, lsr #22
 8001b80:	4601      	mov	r1, r0
 8001b82:	028a      	lsls	r2, r1, #10
 8001b84:	4610      	mov	r0, r2
 8001b86:	4619      	mov	r1, r3
 8001b88:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001b8a:	2200      	movs	r2, #0
 8001b8c:	61bb      	str	r3, [r7, #24]
 8001b8e:	61fa      	str	r2, [r7, #28]
 8001b90:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001b94:	f7fe fd0c 	bl	80005b0 <__aeabi_uldivmod>
 8001b98:	4602      	mov	r2, r0
 8001b9a:	460b      	mov	r3, r1
 8001b9c:	4613      	mov	r3, r2
 8001b9e:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001ba0:	4b0b      	ldr	r3, [pc, #44]	; (8001bd0 <HAL_RCC_GetSysClockFreq+0x20c>)
 8001ba2:	685b      	ldr	r3, [r3, #4]
 8001ba4:	0c1b      	lsrs	r3, r3, #16
 8001ba6:	f003 0303 	and.w	r3, r3, #3
 8001baa:	3301      	adds	r3, #1
 8001bac:	005b      	lsls	r3, r3, #1
 8001bae:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8001bb0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8001bb2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001bb4:	fbb2 f3f3 	udiv	r3, r2, r3
 8001bb8:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001bba:	e002      	b.n	8001bc2 <HAL_RCC_GetSysClockFreq+0x1fe>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001bbc:	4b05      	ldr	r3, [pc, #20]	; (8001bd4 <HAL_RCC_GetSysClockFreq+0x210>)
 8001bbe:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001bc0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001bc2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8001bc4:	4618      	mov	r0, r3
 8001bc6:	3750      	adds	r7, #80	; 0x50
 8001bc8:	46bd      	mov	sp, r7
 8001bca:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001bce:	bf00      	nop
 8001bd0:	40023800 	.word	0x40023800
 8001bd4:	00f42400 	.word	0x00f42400
 8001bd8:	007a1200 	.word	0x007a1200

08001bdc <debounceFSM_update>:

void debounceFSM_init(void){
	state = BUTTON_UP;
}

void debounceFSM_update(void){
 8001bdc:	b580      	push	{r7, lr}
 8001bde:	af00      	add	r7, sp, #0
	delayInit(&debounce_delay, 40);
 8001be0:	2128      	movs	r1, #40	; 0x28
 8001be2:	4825      	ldr	r0, [pc, #148]	; (8001c78 <debounceFSM_update+0x9c>)
 8001be4:	f7fe feaf 	bl	8000946 <delayInit>

	switch (state){
 8001be8:	4b24      	ldr	r3, [pc, #144]	; (8001c7c <debounceFSM_update+0xa0>)
 8001bea:	781b      	ldrb	r3, [r3, #0]
 8001bec:	2b03      	cmp	r3, #3
 8001bee:	d841      	bhi.n	8001c74 <debounceFSM_update+0x98>
 8001bf0:	a201      	add	r2, pc, #4	; (adr r2, 8001bf8 <debounceFSM_update+0x1c>)
 8001bf2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001bf6:	bf00      	nop
 8001bf8:	08001c09 	.word	0x08001c09
 8001bfc:	08001c1b 	.word	0x08001c1b
 8001c00:	08001c3f 	.word	0x08001c3f
 8001c04:	08001c51 	.word	0x08001c51
	case BUTTON_UP:
		if (BSP_PB_GetState(BUTTON_USER)){
 8001c08:	2000      	movs	r0, #0
 8001c0a:	f7fe ffb9 	bl	8000b80 <BSP_PB_GetState>
 8001c0e:	4603      	mov	r3, r0
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	d002      	beq.n	8001c1a <debounceFSM_update+0x3e>
			state = BUTTON_FALLING;
 8001c14:	4b19      	ldr	r3, [pc, #100]	; (8001c7c <debounceFSM_update+0xa0>)
 8001c16:	2201      	movs	r2, #1
 8001c18:	701a      	strb	r2, [r3, #0]
		}


	case BUTTON_FALLING:
		delayRead(&debounce_delay);
 8001c1a:	4817      	ldr	r0, [pc, #92]	; (8001c78 <debounceFSM_update+0x9c>)
 8001c1c:	f7fe feab 	bl	8000976 <delayRead>
		if (BSP_PB_GetState(BUTTON_USER)){
 8001c20:	2000      	movs	r0, #0
 8001c22:	f7fe ffad 	bl	8000b80 <BSP_PB_GetState>
 8001c26:	4603      	mov	r3, r0
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d005      	beq.n	8001c38 <debounceFSM_update+0x5c>
			state = BUTTON_DOWN;
 8001c2c:	4b13      	ldr	r3, [pc, #76]	; (8001c7c <debounceFSM_update+0xa0>)
 8001c2e:	2202      	movs	r2, #2
 8001c30:	701a      	strb	r2, [r3, #0]
			buttonPressed();
 8001c32:	f000 f825 	bl	8001c80 <buttonPressed>
 8001c36:	e002      	b.n	8001c3e <debounceFSM_update+0x62>
		}else {
			state = BUTTON_UP;
 8001c38:	4b10      	ldr	r3, [pc, #64]	; (8001c7c <debounceFSM_update+0xa0>)
 8001c3a:	2200      	movs	r2, #0
 8001c3c:	701a      	strb	r2, [r3, #0]
		}

	case BUTTON_DOWN:
		if(!BSP_PB_GetState(BUTTON_USER)){
 8001c3e:	2000      	movs	r0, #0
 8001c40:	f7fe ff9e 	bl	8000b80 <BSP_PB_GetState>
 8001c44:	4603      	mov	r3, r0
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d102      	bne.n	8001c50 <debounceFSM_update+0x74>
			state = BUTTON_RAISING;
 8001c4a:	4b0c      	ldr	r3, [pc, #48]	; (8001c7c <debounceFSM_update+0xa0>)
 8001c4c:	2203      	movs	r2, #3
 8001c4e:	701a      	strb	r2, [r3, #0]

		}


	case BUTTON_RAISING:
		delayRead(&debounce_delay);
 8001c50:	4809      	ldr	r0, [pc, #36]	; (8001c78 <debounceFSM_update+0x9c>)
 8001c52:	f7fe fe90 	bl	8000976 <delayRead>
		if (!BSP_PB_GetState(BUTTON_USER)){
 8001c56:	2000      	movs	r0, #0
 8001c58:	f7fe ff92 	bl	8000b80 <BSP_PB_GetState>
 8001c5c:	4603      	mov	r3, r0
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d105      	bne.n	8001c6e <debounceFSM_update+0x92>
			state = BUTTON_UP;
 8001c62:	4b06      	ldr	r3, [pc, #24]	; (8001c7c <debounceFSM_update+0xa0>)
 8001c64:	2200      	movs	r2, #0
 8001c66:	701a      	strb	r2, [r3, #0]
			buttonReleased();
 8001c68:	f000 f811 	bl	8001c8e <buttonReleased>
		}else {
			state = BUTTON_DOWN;
		}

	}
}
 8001c6c:	e002      	b.n	8001c74 <debounceFSM_update+0x98>
			state = BUTTON_DOWN;
 8001c6e:	4b03      	ldr	r3, [pc, #12]	; (8001c7c <debounceFSM_update+0xa0>)
 8001c70:	2202      	movs	r2, #2
 8001c72:	701a      	strb	r2, [r3, #0]
}
 8001c74:	bf00      	nop
 8001c76:	bd80      	pop	{r7, pc}
 8001c78:	20000070 	.word	0x20000070
 8001c7c:	2000007c 	.word	0x2000007c

08001c80 <buttonPressed>:

void buttonPressed(void){
 8001c80:	b580      	push	{r7, lr}
 8001c82:	af00      	add	r7, sp, #0
	BSP_LED_On(LED1);
 8001c84:	2000      	movs	r0, #0
 8001c86:	f7fe fef1 	bl	8000a6c <BSP_LED_On>

}
 8001c8a:	bf00      	nop
 8001c8c:	bd80      	pop	{r7, pc}

08001c8e <buttonReleased>:
void buttonReleased(void){
 8001c8e:	b580      	push	{r7, lr}
 8001c90:	af00      	add	r7, sp, #0
	BSP_LED_Off(LED1);
 8001c92:	2000      	movs	r0, #0
 8001c94:	f7fe ff04 	bl	8000aa0 <BSP_LED_Off>

}
 8001c98:	bf00      	nop
 8001c9a:	bd80      	pop	{r7, pc}

08001c9c <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8001c9c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001ca0:	b08a      	sub	sp, #40	; 0x28
 8001ca2:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8001ca4:	f7fe ffda 	bl	8000c5c <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8001ca8:	f000 f85e 	bl	8001d68 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	BSP_PB_Init(BUTTON_USER, BUTTON_MODE_GPIO);
 8001cac:	2100      	movs	r1, #0
 8001cae:	2000      	movs	r0, #0
 8001cb0:	f7fe ff10 	bl	8000ad4 <BSP_PB_Init>
	MX_GPIO_Init();
 8001cb4:	f000 f8b6 	bl	8001e24 <MX_GPIO_Init>

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	//delayInit(&delay_a, 200);

	delay_t delayArray[arrayLength];
 8001cb8:	4b29      	ldr	r3, [pc, #164]	; (8001d60 <main+0xc4>)
 8001cba:	6819      	ldr	r1, [r3, #0]
 8001cbc:	460b      	mov	r3, r1
 8001cbe:	3b01      	subs	r3, #1
 8001cc0:	623b      	str	r3, [r7, #32]
 8001cc2:	2300      	movs	r3, #0
 8001cc4:	6139      	str	r1, [r7, #16]
 8001cc6:	617b      	str	r3, [r7, #20]
 8001cc8:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001ccc:	1890      	adds	r0, r2, r2
 8001cce:	60b8      	str	r0, [r7, #8]
 8001cd0:	415b      	adcs	r3, r3
 8001cd2:	60fb      	str	r3, [r7, #12]
 8001cd4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001cd8:	6938      	ldr	r0, [r7, #16]
 8001cda:	eb12 0800 	adds.w	r8, r2, r0
 8001cde:	6978      	ldr	r0, [r7, #20]
 8001ce0:	eb43 0900 	adc.w	r9, r3, r0
 8001ce4:	f04f 0200 	mov.w	r2, #0
 8001ce8:	f04f 0300 	mov.w	r3, #0
 8001cec:	ea4f 1349 	mov.w	r3, r9, lsl #5
 8001cf0:	ea43 63d8 	orr.w	r3, r3, r8, lsr #27
 8001cf4:	ea4f 1248 	mov.w	r2, r8, lsl #5
 8001cf8:	2300      	movs	r3, #0
 8001cfa:	468a      	mov	sl, r1
 8001cfc:	469b      	mov	fp, r3
 8001cfe:	4652      	mov	r2, sl
 8001d00:	465b      	mov	r3, fp
 8001d02:	1890      	adds	r0, r2, r2
 8001d04:	6038      	str	r0, [r7, #0]
 8001d06:	415b      	adcs	r3, r3
 8001d08:	607b      	str	r3, [r7, #4]
 8001d0a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001d0e:	eb12 040a 	adds.w	r4, r2, sl
 8001d12:	eb43 050b 	adc.w	r5, r3, fp
 8001d16:	f04f 0200 	mov.w	r2, #0
 8001d1a:	f04f 0300 	mov.w	r3, #0
 8001d1e:	016b      	lsls	r3, r5, #5
 8001d20:	ea43 63d4 	orr.w	r3, r3, r4, lsr #27
 8001d24:	0162      	lsls	r2, r4, #5
 8001d26:	460b      	mov	r3, r1
 8001d28:	005b      	lsls	r3, r3, #1
 8001d2a:	440b      	add	r3, r1
 8001d2c:	009b      	lsls	r3, r3, #2
 8001d2e:	3307      	adds	r3, #7
 8001d30:	08db      	lsrs	r3, r3, #3
 8001d32:	00db      	lsls	r3, r3, #3
 8001d34:	ebad 0d03 	sub.w	sp, sp, r3
 8001d38:	466b      	mov	r3, sp
 8001d3a:	3303      	adds	r3, #3
 8001d3c:	089b      	lsrs	r3, r3, #2
 8001d3e:	009b      	lsls	r3, r3, #2
 8001d40:	61fb      	str	r3, [r7, #28]
	periodicBlinkInit(delayArray,cycles,arrayLength);
 8001d42:	4b07      	ldr	r3, [pc, #28]	; (8001d60 <main+0xc4>)
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	461a      	mov	r2, r3
 8001d48:	4906      	ldr	r1, [pc, #24]	; (8001d64 <main+0xc8>)
 8001d4a:	69f8      	ldr	r0, [r7, #28]
 8001d4c:	f7fe fdae 	bl	80008ac <periodicBlinkInit>

	uint32_t count = 0;
 8001d50:	2300      	movs	r3, #0
 8001d52:	627b      	str	r3, [r7, #36]	; 0x24
	while (1)
	{

		//periodicBlink(delayArray,cycles,arrayLength,count);
		count++;
 8001d54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d56:	3301      	adds	r3, #1
 8001d58:	627b      	str	r3, [r7, #36]	; 0x24
		debounceFSM_update();
 8001d5a:	f7ff ff3f 	bl	8001bdc <debounceFSM_update>
		count++;
 8001d5e:	e7f9      	b.n	8001d54 <main+0xb8>
 8001d60:	2000004c 	.word	0x2000004c
 8001d64:	2000001c 	.word	0x2000001c

08001d68 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8001d68:	b580      	push	{r7, lr}
 8001d6a:	b094      	sub	sp, #80	; 0x50
 8001d6c:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001d6e:	f107 0320 	add.w	r3, r7, #32
 8001d72:	2230      	movs	r2, #48	; 0x30
 8001d74:	2100      	movs	r1, #0
 8001d76:	4618      	mov	r0, r3
 8001d78:	f000 f8b7 	bl	8001eea <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001d7c:	f107 030c 	add.w	r3, r7, #12
 8001d80:	2200      	movs	r2, #0
 8001d82:	601a      	str	r2, [r3, #0]
 8001d84:	605a      	str	r2, [r3, #4]
 8001d86:	609a      	str	r2, [r3, #8]
 8001d88:	60da      	str	r2, [r3, #12]
 8001d8a:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 8001d8c:	2300      	movs	r3, #0
 8001d8e:	60bb      	str	r3, [r7, #8]
 8001d90:	4b22      	ldr	r3, [pc, #136]	; (8001e1c <SystemClock_Config+0xb4>)
 8001d92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d94:	4a21      	ldr	r2, [pc, #132]	; (8001e1c <SystemClock_Config+0xb4>)
 8001d96:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001d9a:	6413      	str	r3, [r2, #64]	; 0x40
 8001d9c:	4b1f      	ldr	r3, [pc, #124]	; (8001e1c <SystemClock_Config+0xb4>)
 8001d9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001da0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001da4:	60bb      	str	r3, [r7, #8]
 8001da6:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001da8:	2300      	movs	r3, #0
 8001daa:	607b      	str	r3, [r7, #4]
 8001dac:	4b1c      	ldr	r3, [pc, #112]	; (8001e20 <SystemClock_Config+0xb8>)
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	4a1b      	ldr	r2, [pc, #108]	; (8001e20 <SystemClock_Config+0xb8>)
 8001db2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001db6:	6013      	str	r3, [r2, #0]
 8001db8:	4b19      	ldr	r3, [pc, #100]	; (8001e20 <SystemClock_Config+0xb8>)
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001dc0:	607b      	str	r3, [r7, #4]
 8001dc2:	687b      	ldr	r3, [r7, #4]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001dc4:	2302      	movs	r3, #2
 8001dc6:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001dc8:	2301      	movs	r3, #1
 8001dca:	62fb      	str	r3, [r7, #44]	; 0x2c
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001dcc:	2310      	movs	r3, #16
 8001dce:	633b      	str	r3, [r7, #48]	; 0x30
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001dd0:	2300      	movs	r3, #0
 8001dd2:	63bb      	str	r3, [r7, #56]	; 0x38
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001dd4:	f107 0320 	add.w	r3, r7, #32
 8001dd8:	4618      	mov	r0, r3
 8001dda:	f7ff fa95 	bl	8001308 <HAL_RCC_OscConfig>
 8001dde:	4603      	mov	r3, r0
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	d001      	beq.n	8001de8 <SystemClock_Config+0x80>
	{
		Error_Handler();
 8001de4:	f000 f852 	bl	8001e8c <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001de8:	230f      	movs	r3, #15
 8001dea:	60fb      	str	r3, [r7, #12]
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001dec:	2300      	movs	r3, #0
 8001dee:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001df0:	2300      	movs	r3, #0
 8001df2:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001df4:	2300      	movs	r3, #0
 8001df6:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001df8:	2300      	movs	r3, #0
 8001dfa:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001dfc:	f107 030c 	add.w	r3, r7, #12
 8001e00:	2100      	movs	r1, #0
 8001e02:	4618      	mov	r0, r3
 8001e04:	f7ff fcf8 	bl	80017f8 <HAL_RCC_ClockConfig>
 8001e08:	4603      	mov	r3, r0
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d001      	beq.n	8001e12 <SystemClock_Config+0xaa>
	{
		Error_Handler();
 8001e0e:	f000 f83d 	bl	8001e8c <Error_Handler>
	}
}
 8001e12:	bf00      	nop
 8001e14:	3750      	adds	r7, #80	; 0x50
 8001e16:	46bd      	mov	sp, r7
 8001e18:	bd80      	pop	{r7, pc}
 8001e1a:	bf00      	nop
 8001e1c:	40023800 	.word	0x40023800
 8001e20:	40007000 	.word	0x40007000

08001e24 <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 8001e24:	b580      	push	{r7, lr}
 8001e26:	b086      	sub	sp, #24
 8001e28:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e2a:	1d3b      	adds	r3, r7, #4
 8001e2c:	2200      	movs	r2, #0
 8001e2e:	601a      	str	r2, [r3, #0]
 8001e30:	605a      	str	r2, [r3, #4]
 8001e32:	609a      	str	r2, [r3, #8]
 8001e34:	60da      	str	r2, [r3, #12]
 8001e36:	611a      	str	r2, [r3, #16]
	/* USER CODE BEGIN MX_GPIO_Init_1 */
	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8001e38:	2300      	movs	r3, #0
 8001e3a:	603b      	str	r3, [r7, #0]
 8001e3c:	4b11      	ldr	r3, [pc, #68]	; (8001e84 <MX_GPIO_Init+0x60>)
 8001e3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e40:	4a10      	ldr	r2, [pc, #64]	; (8001e84 <MX_GPIO_Init+0x60>)
 8001e42:	f043 0308 	orr.w	r3, r3, #8
 8001e46:	6313      	str	r3, [r2, #48]	; 0x30
 8001e48:	4b0e      	ldr	r3, [pc, #56]	; (8001e84 <MX_GPIO_Init+0x60>)
 8001e4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e4c:	f003 0308 	and.w	r3, r3, #8
 8001e50:	603b      	str	r3, [r7, #0]
 8001e52:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 8001e54:	2200      	movs	r2, #0
 8001e56:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 8001e5a:	480b      	ldr	r0, [pc, #44]	; (8001e88 <MX_GPIO_Init+0x64>)
 8001e5c:	f7ff fa35 	bl	80012ca <HAL_GPIO_WritePin>

	/*Configure GPIO pins : PD12 PD13 PD14 PD15 */
	GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8001e60:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 8001e64:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e66:	2301      	movs	r3, #1
 8001e68:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e6a:	2300      	movs	r3, #0
 8001e6c:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e6e:	2300      	movs	r3, #0
 8001e70:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001e72:	1d3b      	adds	r3, r7, #4
 8001e74:	4619      	mov	r1, r3
 8001e76:	4804      	ldr	r0, [pc, #16]	; (8001e88 <MX_GPIO_Init+0x64>)
 8001e78:	f7ff f866 	bl	8000f48 <HAL_GPIO_Init>

	/* USER CODE BEGIN MX_GPIO_Init_2 */
	/* USER CODE END MX_GPIO_Init_2 */
}
 8001e7c:	bf00      	nop
 8001e7e:	3718      	adds	r7, #24
 8001e80:	46bd      	mov	sp, r7
 8001e82:	bd80      	pop	{r7, pc}
 8001e84:	40023800 	.word	0x40023800
 8001e88:	40020c00 	.word	0x40020c00

08001e8c <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8001e8c:	b480      	push	{r7}
 8001e8e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001e90:	b672      	cpsid	i
}
 8001e92:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8001e94:	e7fe      	b.n	8001e94 <Error_Handler+0x8>
	...

08001e98 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8001e98:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001ed0 <LoopFillZerobss+0x14>
 
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001e9c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001e9e:	e003      	b.n	8001ea8 <LoopCopyDataInit>

08001ea0 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001ea0:	4b0c      	ldr	r3, [pc, #48]	; (8001ed4 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8001ea2:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001ea4:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8001ea6:	3104      	adds	r1, #4

08001ea8 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001ea8:	480b      	ldr	r0, [pc, #44]	; (8001ed8 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8001eaa:	4b0c      	ldr	r3, [pc, #48]	; (8001edc <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001eac:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001eae:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001eb0:	d3f6      	bcc.n	8001ea0 <CopyDataInit>
  ldr  r2, =_sbss
 8001eb2:	4a0b      	ldr	r2, [pc, #44]	; (8001ee0 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001eb4:	e002      	b.n	8001ebc <LoopFillZerobss>

08001eb6 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8001eb6:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001eb8:	f842 3b04 	str.w	r3, [r2], #4

08001ebc <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001ebc:	4b09      	ldr	r3, [pc, #36]	; (8001ee4 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8001ebe:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001ec0:	d3f9      	bcc.n	8001eb6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001ec2:	f7fe fe73 	bl	8000bac <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001ec6:	f000 f819 	bl	8001efc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001eca:	f7ff fee7 	bl	8001c9c <main>
  bx  lr    
 8001ece:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8001ed0:	20030000 	.word	0x20030000
  ldr  r3, =_sidata
 8001ed4:	08001f84 	.word	0x08001f84
  ldr  r0, =_sdata
 8001ed8:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001edc:	20000050 	.word	0x20000050
  ldr  r2, =_sbss
 8001ee0:	20000050 	.word	0x20000050
  ldr  r3, = _ebss
 8001ee4:	20000080 	.word	0x20000080

08001ee8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001ee8:	e7fe      	b.n	8001ee8 <ADC_IRQHandler>

08001eea <memset>:
 8001eea:	4402      	add	r2, r0
 8001eec:	4603      	mov	r3, r0
 8001eee:	4293      	cmp	r3, r2
 8001ef0:	d100      	bne.n	8001ef4 <memset+0xa>
 8001ef2:	4770      	bx	lr
 8001ef4:	f803 1b01 	strb.w	r1, [r3], #1
 8001ef8:	e7f9      	b.n	8001eee <memset+0x4>
	...

08001efc <__libc_init_array>:
 8001efc:	b570      	push	{r4, r5, r6, lr}
 8001efe:	4d0d      	ldr	r5, [pc, #52]	; (8001f34 <__libc_init_array+0x38>)
 8001f00:	4c0d      	ldr	r4, [pc, #52]	; (8001f38 <__libc_init_array+0x3c>)
 8001f02:	1b64      	subs	r4, r4, r5
 8001f04:	10a4      	asrs	r4, r4, #2
 8001f06:	2600      	movs	r6, #0
 8001f08:	42a6      	cmp	r6, r4
 8001f0a:	d109      	bne.n	8001f20 <__libc_init_array+0x24>
 8001f0c:	4d0b      	ldr	r5, [pc, #44]	; (8001f3c <__libc_init_array+0x40>)
 8001f0e:	4c0c      	ldr	r4, [pc, #48]	; (8001f40 <__libc_init_array+0x44>)
 8001f10:	f000 f818 	bl	8001f44 <_init>
 8001f14:	1b64      	subs	r4, r4, r5
 8001f16:	10a4      	asrs	r4, r4, #2
 8001f18:	2600      	movs	r6, #0
 8001f1a:	42a6      	cmp	r6, r4
 8001f1c:	d105      	bne.n	8001f2a <__libc_init_array+0x2e>
 8001f1e:	bd70      	pop	{r4, r5, r6, pc}
 8001f20:	f855 3b04 	ldr.w	r3, [r5], #4
 8001f24:	4798      	blx	r3
 8001f26:	3601      	adds	r6, #1
 8001f28:	e7ee      	b.n	8001f08 <__libc_init_array+0xc>
 8001f2a:	f855 3b04 	ldr.w	r3, [r5], #4
 8001f2e:	4798      	blx	r3
 8001f30:	3601      	adds	r6, #1
 8001f32:	e7f2      	b.n	8001f1a <__libc_init_array+0x1e>
 8001f34:	08001f7c 	.word	0x08001f7c
 8001f38:	08001f7c 	.word	0x08001f7c
 8001f3c:	08001f7c 	.word	0x08001f7c
 8001f40:	08001f80 	.word	0x08001f80

08001f44 <_init>:
 8001f44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001f46:	bf00      	nop
 8001f48:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001f4a:	bc08      	pop	{r3}
 8001f4c:	469e      	mov	lr, r3
 8001f4e:	4770      	bx	lr

08001f50 <_fini>:
 8001f50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001f52:	bf00      	nop
 8001f54:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001f56:	bc08      	pop	{r3}
 8001f58:	469e      	mov	lr, r3
 8001f5a:	4770      	bx	lr
