{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1541778507325 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1541778507325 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 09 10:48:27 2018 " "Processing started: Fri Nov 09 10:48:27 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1541778507325 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541778507325 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Part5 -c Part5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Part5 -c Part5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541778507325 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1541778507885 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1541778507885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part5.v 4 4 " "Found 4 design units, including 4 entities, in source file part5.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_segment_display " "Found entity 1: seven_segment_display" {  } { { "Part5.v" "" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part5/Part5.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541778517903 ""} { "Info" "ISGN_ENTITY_NAME" "2 gated_d_latch " "Found entity 2: gated_d_latch" {  } { { "Part5.v" "" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part5/Part5.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541778517903 ""} { "Info" "ISGN_ENTITY_NAME" "3 ped_flip_flop " "Found entity 3: ped_flip_flop" {  } { { "Part5.v" "" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part5/Part5.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541778517903 ""} { "Info" "ISGN_ENTITY_NAME" "4 Part5 " "Found entity 4: Part5" {  } { { "Part5.v" "" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part5/Part5.v" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541778517903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541778517903 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Part5 " "Elaborating entity \"Part5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1541778517937 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "clk Part5.v(74) " "Verilog HDL Always Construct warning at Part5.v(74): inferring latch(es) for variable \"clk\", which holds its previous value in one or more paths through the always construct" {  } { { "Part5.v" "" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part5/Part5.v" 74 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1541778517937 "|Part5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "key_state Part5.v(74) " "Verilog HDL Always Construct warning at Part5.v(74): inferring latch(es) for variable \"key_state\", which holds its previous value in one or more paths through the always construct" {  } { { "Part5.v" "" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part5/Part5.v" 74 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1541778517937 "|Part5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "latch_in Part5.v(74) " "Verilog HDL Always Construct warning at Part5.v(74): inferring latch(es) for variable \"latch_in\", which holds its previous value in one or more paths through the always construct" {  } { { "Part5.v" "" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part5/Part5.v" 74 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1541778517937 "|Part5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "key_state Part5.v(89) " "Verilog HDL Always Construct warning at Part5.v(89): variable \"key_state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Part5.v" "" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part5/Part5.v" 89 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1541778517937 "|Part5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out2 Part5.v(88) " "Verilog HDL Always Construct warning at Part5.v(88): inferring latch(es) for variable \"out2\", which holds its previous value in one or more paths through the always construct" {  } { { "Part5.v" "" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part5/Part5.v" 88 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1541778517937 "|Part5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[0\] Part5.v(89) " "Inferred latch for \"out2\[0\]\" at Part5.v(89)" {  } { { "Part5.v" "" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part5/Part5.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541778517937 "|Part5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[1\] Part5.v(89) " "Inferred latch for \"out2\[1\]\" at Part5.v(89)" {  } { { "Part5.v" "" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part5/Part5.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541778517937 "|Part5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[2\] Part5.v(89) " "Inferred latch for \"out2\[2\]\" at Part5.v(89)" {  } { { "Part5.v" "" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part5/Part5.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541778517937 "|Part5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[3\] Part5.v(89) " "Inferred latch for \"out2\[3\]\" at Part5.v(89)" {  } { { "Part5.v" "" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part5/Part5.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541778517937 "|Part5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[4\] Part5.v(89) " "Inferred latch for \"out2\[4\]\" at Part5.v(89)" {  } { { "Part5.v" "" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part5/Part5.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541778517937 "|Part5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[5\] Part5.v(89) " "Inferred latch for \"out2\[5\]\" at Part5.v(89)" {  } { { "Part5.v" "" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part5/Part5.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541778517937 "|Part5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[6\] Part5.v(89) " "Inferred latch for \"out2\[6\]\" at Part5.v(89)" {  } { { "Part5.v" "" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part5/Part5.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541778517937 "|Part5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[7\] Part5.v(89) " "Inferred latch for \"out2\[7\]\" at Part5.v(89)" {  } { { "Part5.v" "" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part5/Part5.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541778517937 "|Part5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[8\] Part5.v(89) " "Inferred latch for \"out2\[8\]\" at Part5.v(89)" {  } { { "Part5.v" "" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part5/Part5.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541778517937 "|Part5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[9\] Part5.v(89) " "Inferred latch for \"out2\[9\]\" at Part5.v(89)" {  } { { "Part5.v" "" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part5/Part5.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541778517937 "|Part5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[10\] Part5.v(89) " "Inferred latch for \"out2\[10\]\" at Part5.v(89)" {  } { { "Part5.v" "" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part5/Part5.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541778517937 "|Part5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[11\] Part5.v(89) " "Inferred latch for \"out2\[11\]\" at Part5.v(89)" {  } { { "Part5.v" "" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part5/Part5.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541778517937 "|Part5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[12\] Part5.v(89) " "Inferred latch for \"out2\[12\]\" at Part5.v(89)" {  } { { "Part5.v" "" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part5/Part5.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541778517937 "|Part5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[13\] Part5.v(89) " "Inferred latch for \"out2\[13\]\" at Part5.v(89)" {  } { { "Part5.v" "" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part5/Part5.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541778517937 "|Part5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[14\] Part5.v(89) " "Inferred latch for \"out2\[14\]\" at Part5.v(89)" {  } { { "Part5.v" "" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part5/Part5.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541778517937 "|Part5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[15\] Part5.v(89) " "Inferred latch for \"out2\[15\]\" at Part5.v(89)" {  } { { "Part5.v" "" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part5/Part5.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541778517937 "|Part5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latch_in\[0\] Part5.v(74) " "Inferred latch for \"latch_in\[0\]\" at Part5.v(74)" {  } { { "Part5.v" "" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part5/Part5.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541778517937 "|Part5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latch_in\[1\] Part5.v(74) " "Inferred latch for \"latch_in\[1\]\" at Part5.v(74)" {  } { { "Part5.v" "" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part5/Part5.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541778517937 "|Part5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latch_in\[2\] Part5.v(74) " "Inferred latch for \"latch_in\[2\]\" at Part5.v(74)" {  } { { "Part5.v" "" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part5/Part5.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541778517937 "|Part5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latch_in\[3\] Part5.v(74) " "Inferred latch for \"latch_in\[3\]\" at Part5.v(74)" {  } { { "Part5.v" "" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part5/Part5.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541778517937 "|Part5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latch_in\[4\] Part5.v(74) " "Inferred latch for \"latch_in\[4\]\" at Part5.v(74)" {  } { { "Part5.v" "" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part5/Part5.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541778517937 "|Part5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latch_in\[5\] Part5.v(74) " "Inferred latch for \"latch_in\[5\]\" at Part5.v(74)" {  } { { "Part5.v" "" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part5/Part5.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541778517937 "|Part5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latch_in\[6\] Part5.v(74) " "Inferred latch for \"latch_in\[6\]\" at Part5.v(74)" {  } { { "Part5.v" "" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part5/Part5.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541778517937 "|Part5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latch_in\[7\] Part5.v(74) " "Inferred latch for \"latch_in\[7\]\" at Part5.v(74)" {  } { { "Part5.v" "" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part5/Part5.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541778517937 "|Part5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latch_in\[8\] Part5.v(74) " "Inferred latch for \"latch_in\[8\]\" at Part5.v(74)" {  } { { "Part5.v" "" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part5/Part5.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541778517937 "|Part5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latch_in\[9\] Part5.v(74) " "Inferred latch for \"latch_in\[9\]\" at Part5.v(74)" {  } { { "Part5.v" "" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part5/Part5.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541778517937 "|Part5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latch_in\[10\] Part5.v(74) " "Inferred latch for \"latch_in\[10\]\" at Part5.v(74)" {  } { { "Part5.v" "" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part5/Part5.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541778517937 "|Part5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latch_in\[11\] Part5.v(74) " "Inferred latch for \"latch_in\[11\]\" at Part5.v(74)" {  } { { "Part5.v" "" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part5/Part5.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541778517937 "|Part5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latch_in\[12\] Part5.v(74) " "Inferred latch for \"latch_in\[12\]\" at Part5.v(74)" {  } { { "Part5.v" "" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part5/Part5.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541778517937 "|Part5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latch_in\[13\] Part5.v(74) " "Inferred latch for \"latch_in\[13\]\" at Part5.v(74)" {  } { { "Part5.v" "" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part5/Part5.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541778517937 "|Part5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latch_in\[14\] Part5.v(74) " "Inferred latch for \"latch_in\[14\]\" at Part5.v(74)" {  } { { "Part5.v" "" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part5/Part5.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541778517937 "|Part5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latch_in\[15\] Part5.v(74) " "Inferred latch for \"latch_in\[15\]\" at Part5.v(74)" {  } { { "Part5.v" "" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part5/Part5.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541778517937 "|Part5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_state Part5.v(74) " "Inferred latch for \"key_state\" at Part5.v(74)" {  } { { "Part5.v" "" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part5/Part5.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541778517937 "|Part5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk Part5.v(74) " "Inferred latch for \"clk\" at Part5.v(74)" {  } { { "Part5.v" "" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part5/Part5.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541778517937 "|Part5"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "clk Part5.v(93) " "Can't resolve multiple constant drivers for net \"clk\" at Part5.v(93)" {  } { { "Part5.v" "" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part5/Part5.v" 93 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541778517937 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "Part5.v(74) " "Constant driver at Part5.v(74)" {  } { { "Part5.v" "" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part5/Part5.v" 74 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541778517937 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1541778517937 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4723 " "Peak virtual memory: 4723 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1541778518015 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Nov 09 10:48:38 2018 " "Processing ended: Fri Nov 09 10:48:38 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1541778518015 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1541778518015 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1541778518015 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1541778518015 ""}
