$version Generated by VerilatedVcd $end
$date Tue Mar 29 15:03:30 2022 $end
$timescale 1ps $end

 $scope module TOP $end
  $var wire  1 , clock $end
  $var wire  1 - reset $end
  $scope module TblTester $end
   $var wire  1 , clock $end
   $var wire  3 ' cnt [2:0] $end
   $var wire  1 , dut_clock $end
   $var wire  1 % dut_io_d $end
   $var wire  1 & dut_io_o $end
   $var wire  1 $ dut_io_ri $end
   $var wire  1 # dut_io_wi $end
   $var wire  1 - reset $end
   $var wire  1 ( wrap_wrap $end
   $scope module dut $end
    $var wire  1 , clock $end
    $var wire  1 % io_d $end
    $var wire  1 & io_o $end
    $var wire  1 $ io_ri $end
    $var wire  1 # io_wi $end
    $var wire  1 ) m[0] $end
    $var wire  1 * m[1] $end
    $var wire  1 # m_MPORT_addr $end
    $var wire  1 % m_MPORT_data $end
    $var wire  1 . m_MPORT_en $end
    $var wire  1 . m_MPORT_mask $end
    $var wire  1 $ m_io_o_MPORT_addr $end
    $var wire  1 + m_io_o_MPORT_data $end
    $var wire  1 . m_io_o_MPORT_en $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
1$
0%
0&
b000 '
0(
0)
0*
0+
0,
1-
1.
#1
1,
#2
#3
#4
#5
#6
0,
#7
#8
#9
#10
0-
#11
1#
0$
b001 '
1,
#12
#13
#14
#15
#16
0,
#17
#18
#19
#20
#21
0#
1$
b010 '
1,
#22
#23
#24
#25
#26
0,
#27
#28
#29
#30
#31
0$
1%
1&
b011 '
1,
#32
#33
#34
#35
#36
0,
#37
#38
#39
#40
#41
0%
0&
b100 '
1)
1+
1,
#42
#43
#44
#45
#46
0,
#47
#48
#49
#50
#51
1#
b101 '
0)
0+
1,
#52
#53
#54
#55
#56
0,
#57
#58
#59
#60
#61
1$
b110 '
1,
#62
#63
#64
#65
#66
0,
#67
#68
#69
#70
#71
1%
1&
b111 '
1(
1,
#72
#73
#74
#75
#76
0,
#77
#78
#79
#80
