Return-Path: <amd-gfx-bounces@lists.freedesktop.org>
X-Original-To: lists+amd-gfx@lfdr.de
Delivered-To: lists+amd-gfx@lfdr.de
Received: from gabe.freedesktop.org (gabe.freedesktop.org [131.252.210.177])
	by mail.lfdr.de (Postfix) with ESMTPS id 43019B45B5A
	for <lists+amd-gfx@lfdr.de>; Fri,  5 Sep 2025 17:00:21 +0200 (CEST)
Received: from gabe.freedesktop.org (localhost [127.0.0.1])
	by gabe.freedesktop.org (Postfix) with ESMTP id 65CBD10EBE0;
	Fri,  5 Sep 2025 15:00:05 +0000 (UTC)
Authentication-Results: gabe.freedesktop.org;
	dkim=pass (2048-bit key; unprotected) header.d=gmail.com header.i=@gmail.com header.b="VJunp9ep";
	dkim-atps=neutral
X-Original-To: amd-gfx@lists.freedesktop.org
Delivered-To: amd-gfx@lists.freedesktop.org
Received: from mail-pl1-f177.google.com (mail-pl1-f177.google.com
 [209.85.214.177])
 by gabe.freedesktop.org (Postfix) with ESMTPS id A2C4010EBE0
 for <amd-gfx@lists.freedesktop.org>; Fri,  5 Sep 2025 15:00:04 +0000 (UTC)
Received: by mail-pl1-f177.google.com with SMTP id
 d9443c01a7336-24cb6c57a16so3469865ad.2
 for <amd-gfx@lists.freedesktop.org>; Fri, 05 Sep 2025 08:00:04 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=gmail.com; s=20230601; t=1757084404; x=1757689204; darn=lists.freedesktop.org;
 h=content-transfer-encoding:cc:to:subject:message-id:date:from
 :in-reply-to:references:mime-version:from:to:cc:subject:date
 :message-id:reply-to;
 bh=644bWyi7Gz/5AQ0CWTbzwIYMSqCAftuTj3UexOogKD0=;
 b=VJunp9epR7mS0CuNP4xuB4QhSpInFGkCuweQWPrL85lwYaBKQAuf0Tru2niChyoSUg
 +hHVDWjfhV3YBAwza6WQ9a43ZHp1De24zazLuzPVFPaMAhxh2xJcZyAwuCh3i4e+PsL7
 3PLmca/YILBqX56kLbn3nRIi78DbJEf3PINsFaZnr5obMbdR4PYu7Zye1W/NMFVPW121
 g+QVuGNyGEu8ifcD2vsg/quAMV0OV/bZiWY/KbzH7E0HDNgEn/cdRytZtWblTVrDtMzy
 QdiY+IrXMBRjCaExUO57Ap5Ix8G1nk6Q80kJ0MJogrrUTlBCe3XhN3QmLpKeIqhu5u6d
 hqWw==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20230601; t=1757084404; x=1757689204;
 h=content-transfer-encoding:cc:to:subject:message-id:date:from
 :in-reply-to:references:mime-version:x-gm-message-state:from:to:cc
 :subject:date:message-id:reply-to;
 bh=644bWyi7Gz/5AQ0CWTbzwIYMSqCAftuTj3UexOogKD0=;
 b=Y8zyJLbnflZ7gzfExo3urYA7W6A0oMpf2cimN10RCzxCIjSu2V3SIIrSE6WbC9DCdQ
 HgcgW7OsJ4hjmTbZuO0Ei/kesPjW3lnjSkbEMOc/nRcTsph8c407f7OjZ2jkPwtENu+6
 sx1rQOVMKS7Mk00ly/lLf5NUurGtw+YumJr22FPiOOWJcQ0FV9bPemN2ZzQ2kRsJdo3L
 ZQwbzHOtfCpohW7vc6RGisTXe+cgO3y8knMAQfDrdjqn91YB1ojNVVsy52aNpZ1E+DP9
 Hd3B1Q6demKEWVKgdgLuQCv909/BGL28qpO87FNTl1WghWSkO1ukKSRfqPZuWJXCf//H
 +vqA==
X-Forwarded-Encrypted: i=1;
 AJvYcCWobXNDXAFy8S0YH++xup69SWmKk0jhq6HFUFaIswcAwdwM/uY+grdCqZSGdY1gLmebeCmzGuPc@lists.freedesktop.org
X-Gm-Message-State: AOJu0YzLCDeAHWBWZoadSLQUJNMYzxVGK/C9wLAHpk9DGk3uJIh2c/4E
 Ng5xBfdfuuRQcPyzHmcFq9kvBjgcSmL4eqWVhPPf+H7kriOEgQ3HQN5OI54bxTWnH/C5XANi4kM
 AlcP0MgllKZXcE6j40kh2ncOjE6jQ9b4=
X-Gm-Gg: ASbGncuTZ4PH0ruNQQdC2igTZ6VGf4+aXl0e3SKtnstmAz/qrDl6iI4DiBRWPTv3KMH
 u5N+ui9QbgDQKWxqQYIvxUXvlomO6mfbSeXkUkK+uPOaPzvw4426+5p6TF5ulBtma+Dt1maI4nX
 +LUunuwOuNCNdPx3Hj5HAampsI2lfcXIlUC4UUEiTs+HsWpws1SzhKIsEiYZF7kr2pckrxKgwpb
 oEuMJsge8lqyrDcNQ==
X-Google-Smtp-Source: AGHT+IGLdV8ggfrllLO6IRJ2/v7m79H+qtBxLHgOpEW0Tvwb/x5vLlpzcqd0eOu0P+UZHUGpW0h1xJj/LXNug6OrOFA=
X-Received: by 2002:a17:902:f545:b0:24c:e9f0:1e59 with SMTP id
 d9443c01a7336-24ce9f02274mr31586995ad.0.1757084403788; Fri, 05 Sep 2025
 08:00:03 -0700 (PDT)
MIME-Version: 1.0
References: <20250826074646.1775241-1-Prike.Liang@amd.com>
 <20250826074646.1775241-8-Prike.Liang@amd.com>
 <CADnq5_PDwsgY-sjkeCQ=eiiCF4Z4XXcGN3Q5d5D05obr6BXeZQ@mail.gmail.com>
 <PH7PR12MB600043FCEDC15FB294FB7966FB38A@PH7PR12MB6000.namprd12.prod.outlook.com>
 <CADnq5_P0so23DcH3+JO70RYxDDGWYdofeQJkrzCWy+PHOUyMPw@mail.gmail.com>
 <DS7PR12MB6005421EF6E18DA1BDD4B29AFB07A@DS7PR12MB6005.namprd12.prod.outlook.com>
 <CADnq5_M5MGLnzYQzTikfKiqWKZpnA03dgawd2Y54tHW57N0u+A@mail.gmail.com>
 <DS7PR12MB600594D4B760FE58BC07B744FB01A@DS7PR12MB6005.namprd12.prod.outlook.com>
 <CADnq5_M9MPuat=Rivq27A-4TEm9i5zDi76Wj4avUJUo2PW+8OA@mail.gmail.com>
 <CADnq5_PcjZEdZ325R8uMofOY9+8uo_gyJ=G5j8JDsG9DFYSapA@mail.gmail.com>
 <DS7PR12MB6005929AAC64E6D2CE399DD3FB03A@DS7PR12MB6005.namprd12.prod.outlook.com>
In-Reply-To: <DS7PR12MB6005929AAC64E6D2CE399DD3FB03A@DS7PR12MB6005.namprd12.prod.outlook.com>
From: Alex Deucher <alexdeucher@gmail.com>
Date: Fri, 5 Sep 2025 10:59:51 -0400
X-Gm-Features: Ac12FXyvbFIPrOSEhbvkWIItqrXv-ni6BIdT4tNH8q0g7867MQoJ2OY6ksu8CWg
Message-ID: <CADnq5_N8ei3Uu50TPwZJnxYk9t=_C5ORRaqe_QWRrMQ0DqGyVA@mail.gmail.com>
Subject: Re: [PATCH v9 08/14] drm/amdgpu: add userq object va track helpers
To: "Liang, Prike" <Prike.Liang@amd.com>
Cc: "Koenig, Christian" <Christian.Koenig@amd.com>, 
 "amd-gfx@lists.freedesktop.org" <amd-gfx@lists.freedesktop.org>, 
 "Deucher, Alexander" <Alexander.Deucher@amd.com>
Content-Type: text/plain; charset="UTF-8"
Content-Transfer-Encoding: quoted-printable
X-BeenThere: amd-gfx@lists.freedesktop.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: Discussion list for AMD gfx <amd-gfx.lists.freedesktop.org>
List-Unsubscribe: <https://lists.freedesktop.org/mailman/options/amd-gfx>,
 <mailto:amd-gfx-request@lists.freedesktop.org?subject=unsubscribe>
List-Archive: <https://lists.freedesktop.org/archives/amd-gfx>
List-Post: <mailto:amd-gfx@lists.freedesktop.org>
List-Help: <mailto:amd-gfx-request@lists.freedesktop.org?subject=help>
List-Subscribe: <https://lists.freedesktop.org/mailman/listinfo/amd-gfx>,
 <mailto:amd-gfx-request@lists.freedesktop.org?subject=subscribe>
Errors-To: amd-gfx-bounces@lists.freedesktop.org
Sender: "amd-gfx" <amd-gfx-bounces@lists.freedesktop.org>

On Fri, Sep 5, 2025 at 4:24=E2=80=AFAM Liang, Prike <Prike.Liang@amd.com> w=
rote:
>
> [Public]
>
> Regards,
>       Prike
>
> > -----Original Message-----
> > From: Alex Deucher <alexdeucher@gmail.com>
> > Sent: Thursday, September 4, 2025 11:26 PM
> > To: Liang, Prike <Prike.Liang@amd.com>; Koenig, Christian
> > <Christian.Koenig@amd.com>
> > Cc: amd-gfx@lists.freedesktop.org; Deucher, Alexander
> > <Alexander.Deucher@amd.com>
> > Subject: Re: [PATCH v9 08/14] drm/amdgpu: add userq object va track hel=
pers
> >
> > On Wed, Sep 3, 2025 at 6:19=E2=80=AFPM Alex Deucher <alexdeucher@gmail.=
com> wrote:
> > >
> > > On Wed, Sep 3, 2025 at 8:56=E2=80=AFAM Liang, Prike <Prike.Liang@amd.=
com> wrote:
> > > >
> > > > [Public]
> > > >
> > > > Regards,
> > > >       Prike
> > > >
> > > > > -----Original Message-----
> > > > > From: amd-gfx <amd-gfx-bounces@lists.freedesktop.org> On Behalf O=
f
> > > > > Alex Deucher
> > > > > Sent: Tuesday, September 2, 2025 11:46 PM
> > > > > To: Liang, Prike <Prike.Liang@amd.com>
> > > > > Cc: Koenig, Christian <Christian.Koenig@amd.com>; amd-
> > > > > gfx@lists.freedesktop.org; Deucher, Alexander
> > > > > <Alexander.Deucher@amd.com>
> > > > > Subject: Re: [PATCH v9 08/14] drm/amdgpu: add userq object va
> > > > > track helpers
> > > > >
> > > > > On Mon, Sep 1, 2025 at 5:13=E2=80=AFAM Liang, Prike <Prike.Liang@=
amd.com> wrote:
> > > > > >
> > > > > > [Public]
> > > > > >
> > > > > >
> > > > > >
> > > > > > Regards,
> > > > > >       Prike
> > > > > >
> > > > > > > -----Original Message-----
> > > > > > > From: Alex Deucher <alexdeucher@gmail.com>
> > > > > > > Sent: Thursday, August 28, 2025 6:13 AM
> > > > > > > To: Liang, Prike <Prike.Liang@amd.com>; Koenig, Christian
> > > > > > > <Christian.Koenig@amd.com>
> > > > > > > Cc: amd-gfx@lists.freedesktop.org; Deucher, Alexander
> > > > > > > <Alexander.Deucher@amd.com>
> > > > > > > Subject: Re: [PATCH v9 08/14] drm/amdgpu: add userq object va
> > > > > > > track helpers
> > > > > > >
> > > > > > > On Wed, Aug 27, 2025 at 8:07=E2=80=AFAM Liang, Prike <Prike.L=
iang@amd.com>
> > wrote:
> > > > > > > >
> > > > > > > > [Public]
> > > > > > > >
> > > > > > > > Regards,
> > > > > > > >       Prike
> > > > > > > >
> > > > > > > > > -----Original Message-----
> > > > > > > > > From: Alex Deucher <alexdeucher@gmail.com>
> > > > > > > > > Sent: Tuesday, August 26, 2025 11:22 PM
> > > > > > > > > To: Liang, Prike <Prike.Liang@amd.com>
> > > > > > > > > Cc: amd-gfx@lists.freedesktop.org; Deucher, Alexander
> > > > > > > > > <Alexander.Deucher@amd.com>; Koenig, Christian
> > > > > > > > > <Christian.Koenig@amd.com>
> > > > > > > > > Subject: Re: [PATCH v9 08/14] drm/amdgpu: add userq objec=
t
> > > > > > > > > va track helpers
> > > > > > > > >
> > > > > > > > > On Tue, Aug 26, 2025 at 3:47=E2=80=AFAM Prike Liang
> > > > > > > > > <Prike.Liang@amd.com>
> > > > > wrote:
> > > > > > > > > >
> > > > > > > > > > Add the userq object virtual address get(),mapped() and
> > > > > > > > > > put() helpers for tracking the userq obj va address usa=
ge.
> > > > > > > > > >
> > > > > > > > > > Signed-off-by: Prike Liang <Prike.Liang@amd.com>
> > > > > > > > > > ---
> > > > > > > > > >  drivers/gpu/drm/amd/amdgpu/amdgpu_userq.c  | 172
> > > > > > > > > > ++++++++++++++++++++-
> > > > > > > > > > ++++++++++++++++++++drivers/gpu/drm/amd/amdgpu/amdgpu_u=
s
> > > > > > > > > > ++++++++++++++++++++erq.h
> > > > > > > > > > ++++++++++++++++++++|  14
> > > > > > > > > ++
> > > > > > > > > >  drivers/gpu/drm/amd/amdgpu/mes_userqueue.c |   4 +
> > > > > > > > > >  3 files changed, 189 insertions(+), 1 deletion(-)
> > > > > > > > > >
> > > > > > > > > > diff --git a/drivers/gpu/drm/amd/amdgpu/amdgpu_userq.c
> > > > > > > > > > b/drivers/gpu/drm/amd/amdgpu/amdgpu_userq.c
> > > > > > > > > > index 0aeb7a96ccbf..562d12f9d0d2 100644
> > > > > > > > > > --- a/drivers/gpu/drm/amd/amdgpu/amdgpu_userq.c
> > > > > > > > > > +++ b/drivers/gpu/drm/amd/amdgpu/amdgpu_userq.c
> > > > > > > > > > @@ -76,6 +76,174 @@ int
> > > > > > > > > > amdgpu_userq_input_va_validate(struct
> > > > > > > > > > amdgpu_vm
> > > > > > > > > *vm, u64 addr,
> > > > > > > > > >         return r;
> > > > > > > > > >  }
> > > > > > > > > >
> > > > > > > > > > +int amdgpu_userq_buffer_va_get(struct amdgpu_vm *vm, u=
64
> > addr) {
> > > > > > > > > > +       struct amdgpu_bo_va_mapping *mapping;
> > > > > > > > > > +       u64 user_addr;
> > > > > > > > > > +       int r;
> > > > > > > > > > +
> > > > > > > > > > +       user_addr =3D (addr & AMDGPU_GMC_HOLE_MASK) >>
> > > > > > > > > AMDGPU_GPU_PAGE_SHIFT;
> > > > > > > > > > +       r =3D amdgpu_bo_reserve(vm->root.bo, false);
> > > > > > > > > > +       if (r)
> > > > > > > > > > +               return r;
> > > > > > > > > > +
> > > > > > > > > > +       mapping =3D amdgpu_vm_bo_lookup_mapping(vm, use=
r_addr);
> > > > > > > > > > +       if (!mapping)
> > > > > > > > > > +               goto out_err;
> > > > > > > > > > +
> > > > > > > > > > +       /*
> > > > > > > > > > +        * Need to unify the following userq va referen=
ce.
> > > > > > > > > > +        *  mqd  bo
> > > > > > > > > > +        *  rptr bo
> > > > > > > > > > +        *  wptr bo
> > > > > > > > > > +        *  eop  bo
> > > > > > > > > > +        *  shadow bo
> > > > > > > > > > +        *  csa bo
> > > > > > > > > > +        */
> > > > > > > > > > +       /*amdgpu_bo_ref(mapping->bo_va->base.bo);*/
> > > > > > > > > > +       mapping->bo_va->queue_refcount++;
> > > > > > > > > > +
> > > > > > > > > > +       amdgpu_bo_unreserve(vm->root.bo);
> > > > > > > > > > +       return 0;
> > > > > > > > > > +
> > > > > > > > > > +out_err:
> > > > > > > > > > +       amdgpu_bo_unreserve(vm->root.bo);
> > > > > > > > > > +       return -EINVAL;
> > > > > > > > > > +}
> > > > > > > > > > +
> > > > > > > > > > +bool amdgpu_userq_buffer_va_mapped(struct amdgpu_vm
> > > > > > > > > > +*vm, u64
> > > > > addr) {
> > > > > > > > > > +       struct amdgpu_bo_va_mapping *mapping;
> > > > > > > > > > +       u64 user_addr;
> > > > > > > > > > +       bool r;
> > > > > > > > > > +
> > > > > > > > > > +       user_addr =3D (addr & AMDGPU_GMC_HOLE_MASK) >>
> > > > > > > > > > + AMDGPU_GPU_PAGE_SHIFT;
> > > > > > > > > > +
> > > > > > > > > > +       if (amdgpu_bo_reserve(vm->root.bo, false))
> > > > > > > > > > +               return false;
> > > > > > > > > > +
> > > > > > > > > > +       mapping =3D amdgpu_vm_bo_lookup_mapping(vm, use=
r_addr);
> > > > > > > > > > +       if (!IS_ERR_OR_NULL(mapping) && mapping->bo_va-
> > > > > > > >queue_refcount > 0)
> > > > > > > > > > +               r =3D true;
> > > > > > > > > > +       else
> > > > > > > > > > +               r =3D false;
> > > > > > > > > > +       amdgpu_bo_unreserve(vm->root.bo);
> > > > > > > > > > +
> > > > > > > > > > +       return r;
> > > > > > > > > > +}
> > > > > > > > > > +
> > > > > > > > > > +bool amdgpu_userq_buffer_vas_mapped(struct amdgpu_vm *=
vm,
> > > > > > > > > > +                       struct amdgpu_usermode_queue
> > > > > > > > > > +*queue) {
> > > > > > > > > > +
> > > > > > > > > > +       switch (queue->queue_type) {
> > > > > > > > > > +       case AMDGPU_HW_IP_GFX:
> > > > > > > > > > +               if (amdgpu_userq_buffer_va_mapped(vm, q=
ueue-
> > >queue_va) ||
> > > > > > > > > > +                   amdgpu_userq_buffer_va_mapped(vm, q=
ueue-
> > >rptr_va) ||
> > > > > > > > > > +                   amdgpu_userq_buffer_va_mapped(vm, q=
ueue-
> > >wptr_va) ||
> > > > > > > > > > +                   amdgpu_userq_buffer_va_mapped(vm,
> > > > > > > > > > + queue->shadow_va)
> > > > > ||
> > > > > > > > > > +                   amdgpu_userq_buffer_va_mapped(vm, q=
ueue-
> > >csa_va))
> > > > > > > > > > +                       return true;
> > > > > > > > > > +               break;
> > > > > > > > > > +       case AMDGPU_HW_IP_COMPUTE:
> > > > > > > > > > +               if (amdgpu_userq_buffer_va_mapped(vm, q=
ueue-
> > >queue_va) ||
> > > > > > > > > > +                   amdgpu_userq_buffer_va_mapped(vm, q=
ueue-
> > >rptr_va) ||
> > > > > > > > > > +                   amdgpu_userq_buffer_va_mapped(vm, q=
ueue-
> > >wptr_va) ||
> > > > > > > > > > +                   amdgpu_userq_buffer_va_mapped(vm, q=
ueue-
> > >eop_va))
> > > > > > > > > > +                       return true;
> > > > > > > > > > +               break;
> > > > > > > > > > +       case AMDGPU_HW_IP_DMA:
> > > > > > > > > > +               if (amdgpu_userq_buffer_va_mapped(vm, q=
ueue-
> > >queue_va) ||
> > > > > > > > > > +                   amdgpu_userq_buffer_va_mapped(vm, q=
ueue-
> > >rptr_va) ||
> > > > > > > > > > +                   amdgpu_userq_buffer_va_mapped(vm, q=
ueue-
> > >wptr_va) ||
> > > > > > > > > > +                   amdgpu_userq_buffer_va_mapped(vm, q=
ueue-
> > >csa_va))
> > > > > > > > > > +                       return true;
> > > > > > > > > > +               break;
> > > > > > > > > > +       default:
> > > > > > > > > > +               break;
> > > > > > > > > > +       }
> > > > > > > > > > +
> > > > > > > > > > +       return false;
> > > > > > > > > > +}
> > > > > > > > > > +
> > > > > > > > > > +int amdgpu_userq_buffer_va_put(struct amdgpu_vm *vm, u=
64
> > addr) {
> > > > > > > > > > +       struct amdgpu_bo_va_mapping *mapping;
> > > > > > > > > > +       u64 user_addr;
> > > > > > > > > > +       int r;
> > > > > > > > > > +
> > > > > > > > > > +       user_addr =3D (addr & AMDGPU_GMC_HOLE_MASK) >>
> > > > > > > > > AMDGPU_GPU_PAGE_SHIFT;
> > > > > > > > > > +       r =3D amdgpu_bo_reserve(vm->root.bo, false);
> > > > > > > > > > +       if (r)
> > > > > > > > > > +               return r;
> > > > > > > > > > +
> > > > > > > > > > +       mapping =3D amdgpu_vm_bo_lookup_mapping(vm, use=
r_addr);
> > > > > > > > > > +       if (!mapping)
> > > > > > > > > > +               goto out_err;
> > > > > > > > > > +       /*
> > > > > > > > > > +        * TODO: It requires figuring out the root caus=
e of userq va
> > mapping
> > > > > > > > > > +        * reference imbalance issue.
> > > > > > > > > > +        */
> > > > > > > > > > +       /*amdgpu_bo_unref(&mapping->bo_va->base.bo);*/
> > > > > > > > > > +       mapping->bo_va->queue_refcount--;
> > > > > > > > > > +
> > > > > > > > > > +       amdgpu_bo_unreserve(vm->root.bo);
> > > > > > > > > > +       return 0;
> > > > > > > > > > +
> > > > > > > > > > +out_err:
> > > > > > > > > > +       amdgpu_bo_unreserve(vm->root.bo);
> > > > > > > > > > +       return -EINVAL;
> > > > > > > > > > +}
> > > > > > > > > > +
> > > > > > > > > > +static void amdgpu_userq_buffer_vas_get(struct amdgpu_=
vm *vm,
> > > > > > > > > > +                       struct amdgpu_usermode_queue
> > > > > > > > > > +*queue) {
> > > > > > > > > > +
> > > > > > > > > > +
> > > > > > > > > > +       amdgpu_userq_buffer_va_get(vm, queue->queue_va)=
;
> > > > > > > > > > +       amdgpu_userq_buffer_va_get(vm, queue->rptr_va);
> > > > > > > > > > +       amdgpu_userq_buffer_va_get(vm, queue->wptr_va);
> > > > > > > > > > +
> > > > > > > > > > +       switch (queue->queue_type) {
> > > > > > > > > > +       case AMDGPU_HW_IP_GFX:
> > > > > > > > > > +               amdgpu_userq_buffer_va_get(vm, queue->s=
hadow_va);
> > > > > > > > > > +               amdgpu_userq_buffer_va_get(vm, queue->c=
sa_va);
> > > > > > > > > > +               break;
> > > > > > > > > > +       case AMDGPU_HW_IP_COMPUTE:
> > > > > > > > > > +               amdgpu_userq_buffer_va_get(vm, queue->e=
op_va);
> > > > > > > > > > +               break;
> > > > > > > > > > +       case AMDGPU_HW_IP_DMA:
> > > > > > > > > > +               amdgpu_userq_buffer_va_get(vm, queue->c=
sa_va);
> > > > > > > > > > +               break;
> > > > > > > > > > +       default:
> > > > > > > > > > +               break;
> > > > > > > > > > +       }
> > > > > > > > > > +}
> > > > > > > > > > +
> > > > > > > > > > +int amdgpu_userq_buffer_vas_put(struct amdgpu_vm *vm,
> > > > > > > > > > +                       struct amdgpu_usermode_queue *q=
ueue) {
> > > > > > > > > > +       amdgpu_userq_buffer_va_put(vm, queue->queue_va)=
;
> > > > > > > > > > +       amdgpu_userq_buffer_va_put(vm, queue->rptr_va);
> > > > > > > > > > +       amdgpu_userq_buffer_va_put(vm, queue->wptr_va);
> > > > > > > > > > +
> > > > > > > > > > +       switch (queue->queue_type) {
> > > > > > > > > > +       case AMDGPU_HW_IP_GFX:
> > > > > > > > > > +               amdgpu_userq_buffer_va_put(vm, queue->s=
hadow_va);
> > > > > > > > > > +               amdgpu_userq_buffer_va_put(vm, queue->c=
sa_va);
> > > > > > > > > > +               break;
> > > > > > > > > > +       case AMDGPU_HW_IP_COMPUTE:
> > > > > > > > > > +               amdgpu_userq_buffer_va_put(vm, queue->e=
op_va);
> > > > > > > > > > +               break;
> > > > > > > > > > +       case AMDGPU_HW_IP_DMA:
> > > > > > > > > > +               amdgpu_userq_buffer_va_put(vm, queue->c=
sa_va);
> > > > > > > > > > +               break;
> > > > > > > > > > +       default:
> > > > > > > > > > +               break;
> > > > > > > > > > +       }
> > > > > > > > > > +       return 0;
> > > > > > > > > > +}
> > > > > > > > > > +
> > > > > > > > > >  static int
> > > > > > > > > >  amdgpu_userq_unmap_helper(struct amdgpu_userq_mgr *uq_=
mgr,
> > > > > > > > > >                           struct amdgpu_usermode_queue
> > > > > > > > > > *queue) @@
> > > > > > > > > > -445,6 +613,9 @@ amdgpu_userq_create(struct drm_file
> > > > > > > > > > *filp, union
> > > > > > > > > drm_amdgpu_userq *args)
> > > > > > > > > >         queue->vm =3D &fpriv->vm;
> > > > > > > > > >         queue->priority =3D priority;
> > > > > > > > > >         queue->generation =3D amdgpu_vm_generation(adev=
,
> > > > > > > > > > &fpriv->vm);
> > > > > > > > > > +       queue->queue_va =3D args->in.queue_va;
> > > > > > > > > > +       queue->rptr_va =3D args->in.rptr_va;
> > > > > > > > > > +       queue->wptr_va =3D args->in.wptr_va;
> > > > > > > > > >
> > > > > > > > > >         db_info.queue_type =3D queue->queue_type;
> > > > > > > > > >         db_info.doorbell_handle =3D
> > > > > > > > > > queue->doorbell_handle; @@
> > > > > > > > > > -475,7
> > > > > > > > > > +646,6 @@ amdgpu_userq_create(struct drm_file *filp,
> > > > > > > > > > +union drm_amdgpu_userq
> > > > > > > > > *args)
> > > > > > > > > >                 goto unlock;
> > > > > > > > > >         }
> > > > > > > > > >
> > > > > > > > > > -
> > > > > > > > > >         qid =3D idr_alloc(&uq_mgr->userq_idr, queue, 1,
> > > > > > > > > AMDGPU_MAX_USERQ_COUNT, GFP_KERNEL);
> > > > > > > > > >         if (qid < 0) {
> > > > > > > > > >                 drm_file_err(uq_mgr->file, "Failed to
> > > > > > > > > > allocate a queue id\n"); diff --git
> > > > > > > > > > a/drivers/gpu/drm/amd/amdgpu/amdgpu_userq.h
> > > > > > > > > > b/drivers/gpu/drm/amd/amdgpu/amdgpu_userq.h
> > > > > > > > > > index 0eb2a9c2e340..30067f80eadf 100644
> > > > > > > > > > --- a/drivers/gpu/drm/amd/amdgpu/amdgpu_userq.h
> > > > > > > > > > +++ b/drivers/gpu/drm/amd/amdgpu/amdgpu_userq.h
> > > > > > > > > > @@ -54,6 +54,13 @@ struct amdgpu_usermode_queue {
> > > > > > > > > >         enum amdgpu_userq_state state;
> > > > > > > > > >         uint64_t                doorbell_handle;
> > > > > > > > > >         uint64_t                doorbell_index;
> > > > > > > > > > +       uint64_t                queue_va;
> > > > > > > > > > +       uint64_t                rptr_va;
> > > > > > > > > > +       uint64_t                wptr_va;
> > > > > > > > > > +       uint64_t                eop_va;
> > > > > > > > > > +       uint64_t                shadow_va;
> > > > > > > > > > +       uint64_t                csa_va;
> > > > > > > > >
> > > > > > > > > Just store a list of critical virtual addresses.
> > > > > > > > > Otherwise we are going to have a ton of IP specific thing=
s
> > > > > > > > > in here.  For each critical address, just
> > > > > > > push the address on the list.
> > > > > > > > > Then in the VM unmap code, just walk the list for each
> > > > > > > > > queue and if the user tries to umap a critical buffer,
> > > > > > > > > preempt the queue and set an error
> > > > > on it.
> > > > > > > > Is enough to track the queue_va for validating the userq VA=
 unmap
> > operation?
> > > > > > > > I proposed a similar solution for retrieving the userq by
> > > > > > > > walking over VA list, but
> > > > > > > Christian rejected this for the overhead cause.
> > > > > > > >
> > > > > > >
> > > > > > > I think queue creation and unmap are the only cases that we
> > > > > > > care about.  We don't want to create a queue with an invalid
> > > > > > > addresses and we don't want to unmap a virtual address that i=
s
> > > > > > > critical for the queue before
> > > > > the queue is destroyed.
> > > > > > >
> > > > > > > I think all we need to do in the unmap case is to walk the
> > > > > > > critical VA lists for each user queue associated with the VM =
and check it.
> > > > > > > @Christian Koenig did you have something else in mind?
> > > > > >
> > > > > >
> > > > > > Limiting tracking to a subset of user-queue VAs would lower
> > > > > > overhead. Would
> > > > > tracking only queue_va, rptr_va, and wptr_va be sufficient to
> > > > > validate user-queue VA unmaps?
> > > > >
> > > > > We should track all of the critical buffer VAs.
> > > > >
> > > > > > However, partial tracking risks missing invalid unmap events on=
 untracked
> > VAs.
> > > > > > Although patch #14 can detect invalid user-queue VA unmaps by
> > > > > >checking bo_va- queue_refcount, but if we only look up a partial
> > > > > >VA list, we may still fail to identify
> > > > > the specific queue whose VA was improperly unmapped, and therefor=
e
> > > > > we cannot preempt and mark that queue as invalid. Thought?
> > > > >
> > > > > We can store the critical buffers list in the struct
> > > > > amdgpu_usermode_queue.  Then walk the lists when we unmap the VA:
> > > > >
> > > > > idr_for_each_entry(&uqm->userq_idr, queue, queue_id) {
> > > > >     if (amdgpu_userq_critical_va(queue, va_address, va_size)) {
> > > > >           preempt(queue);
> > > > >           queue->status =3D AMDGPU_USERQ_STATE_INVALID_VA;
> > > > >     }
> > > > > }
> > > > >
> > > > > Alex
> > > >
> > > > Thank you for the proposal. If there are no objections, I will upda=
te the userq
> > retrieval method to walk the VA list instead of checking the mapping ra=
nge.
> > >
> > > Sure.  @Christian Koenig any concerns on your end?
> >
> > I talked to Christian, and he suggested we add a flag on the bo_va stru=
cture and set
> > it for the critical buffers.  If the flag is set, we'd wait for the boo=
kkeeping fences when
> > we unmap.  Then on resume, when we validate the buffers, if those buffe=
rs are not
> > present we skip the queue resume and set an error on the queue.
>
> [Prike]  Thank you, Alex, for confirming. For this solution, I plan to us=
e bo_va->queue_refcount to track the userq VA mapping status, and the valid=
ation for restored BOs is already implemented in patch 13. I still have a f=
ew questions to confirm:

Maybe userq_refcount so we know it's tied to user queues.

>
> 1) If a userq VA is being unmapped while bo_va->queue_refcount !=3D 0, is=
 it sufficient to wait on the bookkeeping fence attached to mapping->bo_va-=
>base.bo->tbo.base.resv?

I think we'd want to tie it to the eviction fence.  I.e., the buffer
will stay mapped until the queue is evicted (preempted).

> 2) If that bookkeeping fence completes with an error (i.e., signal fails)=
, should we still remove the mapping and add the VAs to the free list?

I think so.  Double check what we do for other buffers in that case.

> 3) With this approach we no longer need to derive the userq from the VA. =
How should we classify this illegal unmap error and propagate it back to IG=
T/user space?

I think the error handling would be the same as before.  The user
wouldn't see the error until we'd try and restore the preempted queue.
When we validate the buffers before restoring the queue, we'd see that
the critical buffers are not present.  At that point we'd skip the
restore of the queue and set an error on it.

Alex


>
> > Alex
> >
> > >
> > > Thanks,
> > >
> > > Alex
> > >
> > > >
> > > > > >
> > > > > >
> > > > > > Thanks,
> > > > > > Prike
> > > > > >
> > > > > > > Thanks,
> > > > > > >
> > > > > > > Alex
> > > > > > >
> > > > > > > > > Alex
> > > > > > > > >
> > > > > > > > > > +
> > > > > > > > > >         uint64_t                flags;
> > > > > > > > > >         struct amdgpu_mqd_prop  *userq_prop;
> > > > > > > > > >         struct amdgpu_userq_mgr *userq_mgr; @@ -137,4
> > > > > > > > > > +144,11 @@ int
> > > > > > > > > > amdgpu_userq_start_sched_for_enforce_isolation(struct
> > > > > > > > > > amdgpu_device *adev,
> > > > > > > > > >
> > > > > > > > > >  int amdgpu_userq_input_va_validate(struct amdgpu_vm *v=
m, u64
> > addr,
> > > > > > > > > >                         u64 expected_size);
> > > > > > > > > > +int amdgpu_userq_buffer_va_get(struct amdgpu_vm *vm,
> > > > > > > > > > +u64 addr); bool amdgpu_userq_buffer_va_mapped(struct
> > > > > > > > > > +amdgpu_vm *vm, u64 addr); bool
> > > > > > > > > > +amdgpu_userq_buffer_vas_mapped(struct
> > > > > amdgpu_vm *vm,
> > > > > > > > > > +                       struct amdgpu_usermode_queue
> > > > > > > > > > +*queue); int amdgpu_userq_buffer_va_put(struct
> > > > > > > > > > +amdgpu_vm *vm, u64 addr); int
> > amdgpu_userq_buffer_vas_put(struct amdgpu_vm *vm,
> > > > > > > > > > +                       struct amdgpu_usermode_queue
> > > > > > > > > > +*queue);
> > > > > > > > > >  #endif
> > > > > > > > > > diff --git a/drivers/gpu/drm/amd/amdgpu/mes_userqueue.c
> > > > > > > > > > b/drivers/gpu/drm/amd/amdgpu/mes_userqueue.c
> > > > > > > > > > index 6e29e85bbf9f..42d6cd90be59 100644
> > > > > > > > > > --- a/drivers/gpu/drm/amd/amdgpu/mes_userqueue.c
> > > > > > > > > > +++ b/drivers/gpu/drm/amd/amdgpu/mes_userqueue.c
> > > > > > > > > > @@ -262,6 +262,7 @@ static int
> > > > > > > > > > mes_userq_mqd_create(struct
> > > > > > > > > amdgpu_userq_mgr *uq_mgr,
> > > > > > > > > >                 userq_props->hqd_active =3D false;
> > > > > > > > > >                 userq_props->tmz_queue =3D
> > > > > > > > > >                         mqd_user->flags &
> > > > > > > > > > AMDGPU_USERQ_CREATE_FLAGS_QUEUE_SECURE;
> > > > > > > > > > +               queue->eop_va =3D compute_mqd->eop_va;
> > > > > > > > > >                 kfree(compute_mqd);
> > > > > > > > > >         } else if (queue->queue_type =3D=3D AMDGPU_HW_I=
P_GFX) {
> > > > > > > > > >                 struct drm_amdgpu_userq_mqd_gfx11
> > > > > > > > > > *mqd_gfx_v11; @@
> > > > > > > > > > -283,6 +284,8 @@ static int mes_userq_mqd_create(struct
> > > > > > > > > > amdgpu_userq_mgr
> > > > > > > > > *uq_mgr,
> > > > > > > > > >                 userq_props->csa_addr =3D mqd_gfx_v11->=
csa_va;
> > > > > > > > > >                 userq_props->tmz_queue =3D
> > > > > > > > > >                         mqd_user->flags &
> > > > > > > > > > AMDGPU_USERQ_CREATE_FLAGS_QUEUE_SECURE;
> > > > > > > > > > +               queue->shadow_va =3D mqd_gfx_v11->shado=
w_va;
> > > > > > > > > > +               queue->csa_va =3D mqd_gfx_v11->csa_va;
> > > > > > > > > >
> > > > > > > > > >                 if
> > > > > > > > > >(amdgpu_userq_input_va_validate(queue->vm,
> > > > > > > > > >mqd_gfx_v11- shadow_va,
> > > > > > > > > >
> > > > > > > > > >shadow_info.shadow_size)) { @@
> > > > > > > > > > -314,6 +317,7 @@ static int mes_userq_mqd_create(struct
> > > > > > > > > >amdgpu_userq_mgr
> > > > > > > > > *uq_mgr,
> > > > > > > > > >                 }
> > > > > > > > > >
> > > > > > > > > >                 userq_props->csa_addr =3D
> > > > > > > > > > mqd_sdma_v11->csa_va;
> > > > > > > > > > +               queue->csa_va =3D mqd_sdma_v11->csa_va;
> > > > > > > > > >                 kfree(mqd_sdma_v11);
> > > > > > > > > >         }
> > > > > > > > > >
> > > > > > > > > > --
> > > > > > > > > > 2.34.1
> > > > > > > > > >
