{"vcs1":{"timestamp_begin":1704253908.045951143, "rt":0.98, "ut":0.50, "st":0.17}}
{"vcselab":{"timestamp_begin":1704253909.112599910, "rt":0.67, "ut":0.29, "st":0.09}}
{"link":{"timestamp_begin":1704253909.846911493, "rt":0.23, "ut":0.15, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1704253907.584318742}
{"VCS_COMP_START_TIME": 1704253907.584318742}
{"VCS_COMP_END_TIME": 1704253911.732770188}
{"VCS_USER_OPTIONS": "-R -sverilog /home/N26124939/VSD/VSD_Project/rtl/h264_encoder/cavlc_test/./sim/cavlc_top_tb.sv -debug_access+all -full64 +incdir+/home/N26124939/VSD/VSD_Project/rtl/h264_encoder/cavlc_test/./src"}
{"vcs1": {"peak_mem": 341828}}
{"vcselab": {"peak_mem": 227168}}
