var group__uart__registers =
[
    [ "Register Offsets", "group___u_a_r_t___register___offsets.html", "group___u_a_r_t___register___offsets" ],
    [ "UART_CTRL0", "group___u_a_r_t___c_t_r_l0.html", "group___u_a_r_t___c_t_r_l0" ],
    [ "UART_CTRL1", "group___u_a_r_t___c_t_r_l1.html", "group___u_a_r_t___c_t_r_l1" ],
    [ "UART_STAT", "group___u_a_r_t___s_t_a_t.html", "group___u_a_r_t___s_t_a_t" ],
    [ "UART_INT_EN", "group___u_a_r_t___i_n_t___e_n.html", "group___u_a_r_t___i_n_t___e_n" ],
    [ "UART_INT_FL", "group___u_a_r_t___i_n_t___f_l.html", "group___u_a_r_t___i_n_t___f_l" ],
    [ "UART_BAUD0", "group___u_a_r_t___b_a_u_d0.html", "group___u_a_r_t___b_a_u_d0" ],
    [ "UART_BAUD1", "group___u_a_r_t___b_a_u_d1.html", "group___u_a_r_t___b_a_u_d1" ],
    [ "UART_FIFO", "group___u_a_r_t___f_i_f_o.html", "group___u_a_r_t___f_i_f_o" ],
    [ "UART_DMA", "group___u_a_r_t___d_m_a.html", "group___u_a_r_t___d_m_a" ],
    [ "UART_TXFIFO", "group___u_a_r_t___t_x_f_i_f_o.html", "group___u_a_r_t___t_x_f_i_f_o" ],
    [ "mxc_uart_regs_t", "group__uart__registers.html#structmxc__uart__regs__t", [
      [ "baud0", "group__uart__registers.html#a5a575d2571d830db6f729bef12cbe338", null ],
      [ "baud1", "group__uart__registers.html#aae8533a28d52f808a14ca7fe2a4e6052", null ],
      [ "ctrl0", "group__uart__registers.html#a01beaa79871f6d4fa5ac69f6e29ab45d", null ],
      [ "ctrl1", "group__uart__registers.html#adef50da3520f7ff420a0ef7fdaa17256", null ],
      [ "dma", "group__uart__registers.html#aab1cd293f21e42b2e6b96937ad70f02a", null ],
      [ "fifo", "group__uart__registers.html#ab0ebf69f73c81993f7d7bd8392111fc3", null ],
      [ "int_en", "group__uart__registers.html#a3e6d001d1e0e8d1e47c89262c1acc0f2", null ],
      [ "int_fl", "group__uart__registers.html#a082142366c4b8762be50630a277cafd1", null ],
      [ "stat", "group__uart__registers.html#a165ffa7e0db53fbc622c375b63a436d7", null ],
      [ "txfifo", "group__uart__registers.html#aa4c77ba430a5b0cb838f0085a1a99c75", null ]
    ] ]
];