Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
| Date         : Sun Apr 15 00:13:08 2018
| Host         : codesign89 running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -file ./report/hipaccRun_timing_routed.rpt
| Design       : hipaccRun
| Device       : 7z100-ffg900
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 516 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 517 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.254        0.000                      0                71946        0.032        0.000                      0                71946        2.550        0.000                       0                 29384  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 3.330}        6.660           150.150         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.254        0.000                      0                71946        0.032        0.000                      0                71946        2.550        0.000                       0                 29384  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.550ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (required time - arrival time)
  Source:                 ccGaussianFilterGKer_U0/grp_processVECT_fu_18/or_cond3_mid2_reg_8079_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.330ns period=6.660ns})
  Destination:            ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_1_1_V_1_reg_8229_reg[478]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.330ns period=6.660ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.660ns  (ap_clk rise@6.660ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.260ns  (logic 0.322ns (5.144%)  route 5.938ns (94.856%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.679ns = ( 8.339 - 6.660 ) 
    Source Clock Delay      (SCD):    1.876ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=29479, unset)        1.876     1.876    ccGaussianFilterGKer_U0/grp_processVECT_fu_18/ap_clk
    SLICE_X51Y15         FDRE                                         r  ccGaussianFilterGKer_U0/grp_processVECT_fu_18/or_cond3_mid2_reg_8079_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y15         FDRE (Prop_fdre_C_Q)         0.269     2.145 r  ccGaussianFilterGKer_U0/grp_processVECT_fu_18/or_cond3_mid2_reg_8079_reg[0]/Q
                         net (fo=88, routed)          5.938     8.083    ccGaussianFilterGKer_U0/grp_processVECT_fu_18/or_cond3_mid2_reg_8079
    SLICE_X118Y32        LUT6 (Prop_lut6_I2_O)        0.053     8.136 r  ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_1_1_V_1_reg_8229[478]_i_1/O
                         net (fo=1, routed)           0.000     8.136    ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_1_1_V_1_fu_1707_p3[478]
    SLICE_X118Y32        FDRE                                         r  ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_1_1_V_1_reg_8229_reg[478]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.660     6.660 r  
                                                      0.000     6.660 r  ap_clk (IN)
                         net (fo=29479, unset)        1.679     8.339    ccGaussianFilterGKer_U0/grp_processVECT_fu_18/ap_clk
    SLICE_X118Y32        FDRE                                         r  ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_1_1_V_1_reg_8229_reg[478]/C
                         clock pessimism              0.015     8.354    
                         clock uncertainty           -0.035     8.319    
    SLICE_X118Y32        FDRE (Setup_fdre_C_D)        0.071     8.390    ccGaussianFilterGKer_U0/grp_processVECT_fu_18/win_1_1_V_1_reg_8229_reg[478]
  -------------------------------------------------------------------
                         required time                          8.390    
                         arrival time                          -8.136    
  -------------------------------------------------------------------
                         slack                                  0.254    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 ccGaussianFilterGKer_U0/grp_processVECT_fu_18/tmp_29_reg_10430_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.330ns period=6.660ns})
  Destination:            ccGaussianFilterGKer_U0/grp_processVECT_fu_18/ap_reg_pp0_iter15_tmp_29_reg_10430_reg[7]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@3.330ns period=6.660ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (49.970%)  route 0.100ns (50.030%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.605ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=29479, unset)        0.605     0.605    ccGaussianFilterGKer_U0/grp_processVECT_fu_18/ap_clk
    SLICE_X89Y61         FDRE                                         r  ccGaussianFilterGKer_U0/grp_processVECT_fu_18/tmp_29_reg_10430_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y61         FDRE (Prop_fdre_C_Q)         0.100     0.705 r  ccGaussianFilterGKer_U0/grp_processVECT_fu_18/tmp_29_reg_10430_reg[7]/Q
                         net (fo=1, routed)           0.100     0.805    ccGaussianFilterGKer_U0/grp_processVECT_fu_18/tmp_29_reg_10430[7]
    SLICE_X86Y60         SRL16E                                       r  ccGaussianFilterGKer_U0/grp_processVECT_fu_18/ap_reg_pp0_iter15_tmp_29_reg_10430_reg[7]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=29479, unset)        0.827     0.827    ccGaussianFilterGKer_U0/grp_processVECT_fu_18/ap_clk
    SLICE_X86Y60         SRL16E                                       r  ccGaussianFilterGKer_U0/grp_processVECT_fu_18/ap_reg_pp0_iter15_tmp_29_reg_10430_reg[7]_srl4/CLK
                         clock pessimism             -0.208     0.619    
    SLICE_X86Y60         SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     0.773    ccGaussianFilterGKer_U0/grp_processVECT_fu_18/ap_reg_pp0_iter15_tmp_29_reg_10430_reg[7]_srl4
  -------------------------------------------------------------------
                         required time                         -0.773    
                         arrival time                           0.805    
  -------------------------------------------------------------------
                         slack                                  0.032    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 3.330 }
Period(ns):         6.660
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.292         6.660       3.368      DSP48_X2Y27   ccGaussianFilterGKer_U0/grp_processVECT_fu_18/hipaccRun_mul_32sibs_U28/hipaccRun_mul_32sibs_MulnS_0_U/buff0_reg__0/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.780         3.330       2.550      SLICE_X84Y34  ccGaussianFilterGKer_U0/grp_processVECT_fu_18/ap_enable_reg_pp0_iter14_reg_srl4___ccGaussianFilterGKer_U0_grp_processVECT_fu_18_ap_enable_reg_pp0_iter14_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.780         3.330       2.550      SLICE_X84Y77  ccGaussianFilterGKer_U0/grp_processVECT_fu_18/ap_reg_pp0_iter15_tmp_28_reg_10425_reg[10]_srl4/CLK



