

================================================================
== Vivado HLS Report for 'strip_mac_header'
================================================================
* Date:           Thu Oct 22 16:32:28 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        macHeaderStrip_prj
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku040-ffva1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.66|     8.865|        0.83|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    2|    2|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 1
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.86>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_NbReadReq.ap_fifo.i185P(i185* @ipDataFifo_V, i32 1)"   --->   Operation 4 'nbreadreq' 'tmp' <Predicate = true> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 185> <Depth = 0> <FIFO>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%cics_wasLast_load = load i1* @cics_wasLast, align 1" [src/mac_header_strip/mac_header_strip.cpp:118]   --->   Operation 5 'load' 'cics_wasLast_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%dataLen_V_load = load i8* @dataLen_V, align 1" [src/mac_header_strip/mac_header_strip.cpp:144]   --->   Operation 6 'load' 'dataLen_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sentBytes_V_load = load i8* @sentBytes_V, align 1" [src/mac_header_strip/mac_header_strip.cpp:153]   --->   Operation 7 'load' 'sentBytes_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_Val2_3 = load i8* @cics_prevWord_keep_V, align 1" [src/mac_header_strip/mac_header_strip.cpp:145]   --->   Operation 8 'load' 'p_Val2_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns) (grouped into LUT with out node brmerge_i)   --->   "%tmp_not_i = xor i1 %tmp, true" [src/mac_header_strip/mac_header_strip.cpp:118]   --->   Operation 9 'xor' 'tmp_not_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.33ns) (out node of the LUT)   --->   "%brmerge_i = or i1 %cics_wasLast_load, %tmp_not_i" [src/mac_header_strip/mac_header_strip.cpp:118]   --->   Operation 10 'or' 'brmerge_i' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "br i1 %brmerge_i, label %._crit_edge6.i, label %0" [src/mac_header_strip/mac_header_strip.cpp:118]   --->   Operation 11 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (2.26ns)   --->   "%tmp1 = call i185 @_ssdm_op_Read.ap_fifo.volatile.i185P(i185* @ipDataFifo_V)"   --->   Operation 12 'read' 'tmp1' <Predicate = (!brmerge_i)> <Delay = 2.26> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 185> <Depth = 0> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_Val2_s = trunc i185 %tmp1 to i64" [src/mac_header_strip/mac_header_strip.hpp:51->src/mac_header_strip/mac_header_strip.cpp:120]   --->   Operation 13 'trunc' 'p_Val2_s' <Predicate = (!brmerge_i)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_Val2_4 = call i8 @_ssdm_op_PartSelect.i8.i185.i32.i32(i185 %tmp1, i32 64, i32 71)" [src/mac_header_strip/mac_header_strip.hpp:51->src/mac_header_strip/mac_header_strip.cpp:120]   --->   Operation 14 'partselect' 'p_Val2_4' <Predicate = (!brmerge_i)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i185.i32(i185 %tmp1, i32 72)" [src/mac_header_strip/mac_header_strip.hpp:51->src/mac_header_strip/mac_header_strip.cpp:120]   --->   Operation 15 'bitselect' 'tmp_2' <Predicate = (!brmerge_i)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%t_V = load i3* @cics_wordCount_V, align 1" [src/mac_header_strip/mac_header_strip.cpp:122]   --->   Operation 16 'load' 't_V' <Predicate = (!brmerge_i)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%destMacAddress_V_loa = load i48* @destMacAddress_V, align 8" [src/mac_header_strip/mac_header_strip.cpp:147]   --->   Operation 17 'load' 'destMacAddress_V_loa' <Predicate = (!brmerge_i)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_Val2_1 = load i48* @srcMacAddress_V, align 8" [src/mac_header_strip/mac_header_strip.cpp:126]   --->   Operation 18 'load' 'p_Val2_1' <Predicate = (!brmerge_i)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.00ns)   --->   "switch i3 %t_V, label %._crit_edge8.i [
    i3 0, label %1
    i3 1, label %2
    i3 2, label %3
  ]" [src/mac_header_strip/mac_header_strip.cpp:122]   --->   Operation 19 'switch' <Predicate = (!brmerge_i)> <Delay = 1.00>
ST_1 : Operation 20 [1/1] (1.00ns)   --->   "br label %._crit_edge8.i" [src/mac_header_strip/mac_header_strip.cpp:137]   --->   Operation 20 'br' <Predicate = (!brmerge_i & t_V == 2)> <Delay = 1.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_4 = trunc i185 %tmp1 to i32" [src/mac_header_strip/mac_header_strip.cpp:130]   --->   Operation 21 'trunc' 'tmp_4' <Predicate = (!brmerge_i & t_V == 1)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_Result_1 = call i48 @llvm.part.set.i48.i32(i48 %p_Val2_1, i32 %tmp_4, i32 16, i32 47)" [src/mac_header_strip/mac_header_strip.cpp:130]   --->   Operation 22 'partset' 'p_Result_1' <Predicate = (!brmerge_i & t_V == 1)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.83ns)   --->   "store i48 %p_Result_1, i48* @srcMacAddress_V, align 8" [src/mac_header_strip/mac_header_strip.cpp:130]   --->   Operation 23 'store' <Predicate = (!brmerge_i & t_V == 1)> <Delay = 0.83>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_Result_4_i = call i8 @_ssdm_op_PartSelect.i8.i185.i32.i32(i185 %tmp1, i32 40, i32 47)" [src/mac_header_strip/mac_header_strip.cpp:131]   --->   Operation 24 'partselect' 'p_Result_4_i' <Predicate = (!brmerge_i & t_V == 1)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "store i8 %p_Result_4_i, i8* @dataLen_V, align 1" [src/mac_header_strip/mac_header_strip.cpp:131]   --->   Operation 25 'store' <Predicate = (!brmerge_i & t_V == 1)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.00ns)   --->   "br label %._crit_edge8.i" [src/mac_header_strip/mac_header_strip.cpp:134]   --->   Operation 26 'br' <Predicate = (!brmerge_i & t_V == 1)> <Delay = 1.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_3 = trunc i185 %tmp1 to i48" [src/mac_header_strip/mac_header_strip.cpp:125]   --->   Operation 27 'trunc' 'tmp_3' <Predicate = (!brmerge_i & t_V == 0)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "store i48 %tmp_3, i48* @destMacAddress_V, align 8" [src/mac_header_strip/mac_header_strip.cpp:125]   --->   Operation 28 'store' <Predicate = (!brmerge_i & t_V == 0)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_Result_1_i = call i16 @_ssdm_op_PartSelect.i16.i185.i32.i32(i185 %tmp1, i32 48, i32 63)" [src/mac_header_strip/mac_header_strip.cpp:126]   --->   Operation 29 'partselect' 'p_Result_1_i' <Predicate = (!brmerge_i & t_V == 0)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_Result_s = call i48 @llvm.part.set.i48.i16(i48 %p_Val2_1, i16 %p_Result_1_i, i32 0, i32 15)" [src/mac_header_strip/mac_header_strip.cpp:126]   --->   Operation 30 'partset' 'p_Result_s' <Predicate = (!brmerge_i & t_V == 0)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.83ns)   --->   "store i48 %p_Result_s, i48* @srcMacAddress_V, align 8" [src/mac_header_strip/mac_header_strip.cpp:126]   --->   Operation 31 'store' <Predicate = (!brmerge_i & t_V == 0)> <Delay = 0.83>
ST_1 : Operation 32 [1/1] (1.00ns)   --->   "br label %._crit_edge8.i" [src/mac_header_strip/mac_header_strip.cpp:128]   --->   Operation 32 'br' <Predicate = (!brmerge_i & t_V == 0)> <Delay = 1.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%cics_wordCount_V_fla = phi i1 [ false, %0 ], [ true, %3 ], [ true, %2 ], [ true, %1 ]"   --->   Operation 33 'phi' 'cics_wordCount_V_fla' <Predicate = (!brmerge_i)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%dataLen_V_loc_i = phi i8 [ %dataLen_V_load, %0 ], [ %dataLen_V_load, %3 ], [ %p_Result_4_i, %2 ], [ %dataLen_V_load, %1 ]" [src/mac_header_strip/mac_header_strip.cpp:144]   --->   Operation 34 'phi' 'dataLen_V_loc_i' <Predicate = (!brmerge_i)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%sentBytes_V_flag_i = phi i1 [ false, %0 ], [ false, %3 ], [ true, %2 ], [ false, %1 ]"   --->   Operation 35 'phi' 'sentBytes_V_flag_i' <Predicate = (!brmerge_i)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%sentBytes_V_loc_i = phi i8 [ %sentBytes_V_load, %0 ], [ %sentBytes_V_load, %3 ], [ 0, %2 ], [ %sentBytes_V_load, %1 ]" [src/mac_header_strip/mac_header_strip.cpp:153]   --->   Operation 36 'phi' 'sentBytes_V_loc_i' <Predicate = (!brmerge_i)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%t_V_1 = phi i3 [ %t_V, %0 ], [ 3, %3 ], [ 2, %2 ], [ 1, %1 ]"   --->   Operation 37 'phi' 't_V_1' <Predicate = (!brmerge_i)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.72ns)   --->   "%tmp_1_i = icmp ugt i3 %t_V_1, 2" [src/mac_header_strip/mac_header_strip.cpp:142]   --->   Operation 38 'icmp' 'tmp_1_i' <Predicate = (!brmerge_i)> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.91ns)   --->   "br i1 %tmp_1_i, label %4, label %._crit_edge9.i" [src/mac_header_strip/mac_header_strip.cpp:142]   --->   Operation 39 'br' <Predicate = (!brmerge_i)> <Delay = 0.91>
ST_1 : Operation 40 [1/1] (0.78ns)   --->   "%tmp_7_i = icmp eq i8 %dataLen_V_loc_i, 0" [src/mac_header_strip/mac_header_strip.cpp:144]   --->   Operation 40 'icmp' 'tmp_7_i' <Predicate = (!brmerge_i & tmp_1_i)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "br i1 %tmp_7_i, label %_ZN7ap_uintILi64EEC1ILi64E12ap_range_refILi64ELb0EELi64ES3_EERK13ap_concat_refIXT_ET0_XT1_ET2_E.exit146.i_ifconv, label %5" [src/mac_header_strip/mac_header_strip.cpp:144]   --->   Operation 41 'br' <Predicate = (!brmerge_i & tmp_1_i)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%lhs_V_1 = zext i8 %dataLen_V_loc_i to i9" [src/mac_header_strip/mac_header_strip.cpp:153]   --->   Operation 42 'zext' 'lhs_V_1' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%rhs_V_1 = zext i8 %sentBytes_V_loc_i to i9" [src/mac_header_strip/mac_header_strip.cpp:153]   --->   Operation 43 'zext' 'rhs_V_1' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (1.28ns)   --->   "%ret_V_3 = sub i9 %lhs_V_1, %rhs_V_1" [src/mac_header_strip/mac_header_strip.cpp:153]   --->   Operation 44 'sub' 'ret_V_3' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i)> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.82ns)   --->   "%tmp_4_i = icmp sgt i9 %ret_V_3, 8" [src/mac_header_strip/mac_header_strip.cpp:153]   --->   Operation 45 'icmp' 'tmp_4_i' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i)> <Delay = 0.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "br i1 %tmp_4_i, label %_ZN7ap_uintILi8EEC1ILi8E12ap_range_refILi8ELb0EELi8ES3_EERK13ap_concat_refIXT_ET0_XT1_ET2_E.exit.i_ifconv, label %6" [src/mac_header_strip/mac_header_strip.cpp:153]   --->   Operation 46 'br' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.78ns)   --->   "%tmp_9_i = icmp eq i8 %dataLen_V_loc_i, %sentBytes_V_loc_i" [src/mac_header_strip/mac_header_strip.cpp:178]   --->   Operation 47 'icmp' 'tmp_9_i' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & !tmp_4_i)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.91ns)   --->   "br i1 %tmp_9_i, label %._crit_edge9.i, label %_ifconv" [src/mac_header_strip/mac_header_strip.cpp:178]   --->   Operation 48 'br' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & !tmp_4_i)> <Delay = 0.91>
ST_1 : Operation 49 [1/1] (0.82ns)   --->   "%tmp_12_i = icmp eq i9 %ret_V_3, 8" [src/mac_header_strip/mac_header_strip.cpp:179]   --->   Operation 49 'icmp' 'tmp_12_i' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & !tmp_4_i & !tmp_9_i)> <Delay = 0.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.82ns)   --->   "%tmp_15_i = icmp eq i9 %ret_V_3, 7" [src/mac_header_strip/mac_header_strip.cpp:181]   --->   Operation 50 'icmp' 'tmp_15_i' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & !tmp_4_i & !tmp_9_i)> <Delay = 0.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.82ns)   --->   "%tmp_18_i = icmp eq i9 %ret_V_3, 6" [src/mac_header_strip/mac_header_strip.cpp:183]   --->   Operation 51 'icmp' 'tmp_18_i' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & !tmp_4_i & !tmp_9_i)> <Delay = 0.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.82ns)   --->   "%tmp_21_i = icmp eq i9 %ret_V_3, 5" [src/mac_header_strip/mac_header_strip.cpp:185]   --->   Operation 52 'icmp' 'tmp_21_i' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & !tmp_4_i & !tmp_9_i)> <Delay = 0.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.82ns)   --->   "%tmp_24_i = icmp eq i9 %ret_V_3, 4" [src/mac_header_strip/mac_header_strip.cpp:187]   --->   Operation 53 'icmp' 'tmp_24_i' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & !tmp_4_i & !tmp_9_i)> <Delay = 0.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.82ns)   --->   "%tmp_27_i = icmp eq i9 %ret_V_3, 3" [src/mac_header_strip/mac_header_strip.cpp:189]   --->   Operation 54 'icmp' 'tmp_27_i' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & !tmp_4_i & !tmp_9_i)> <Delay = 0.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.82ns)   --->   "%tmp_30_i = icmp eq i9 %ret_V_3, 2" [src/mac_header_strip/mac_header_strip.cpp:191]   --->   Operation 55 'icmp' 'tmp_30_i' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & !tmp_4_i & !tmp_9_i)> <Delay = 0.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_9 = trunc i185 %tmp1 to i48" [src/mac_header_strip/mac_header_strip.cpp:196]   --->   Operation 56 'trunc' 'tmp_9' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & !tmp_4_i & !tmp_9_i)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.91ns)   --->   "br label %._crit_edge9.i" [src/mac_header_strip/mac_header_strip.cpp:198]   --->   Operation 57 'br' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & !tmp_4_i & !tmp_9_i)> <Delay = 0.91>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%p_Result_13_i = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %p_Val2_3, i32 6, i32 7)" [src/mac_header_strip/mac_header_strip.cpp:154]   --->   Operation 58 'partselect' 'p_Result_13_i' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & tmp_4_i)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%p_Result_14_i = call i6 @_ssdm_op_PartSelect.i6.i185.i32.i32(i185 %tmp1, i32 64, i32 69)" [src/mac_header_strip/mac_header_strip.cpp:154]   --->   Operation 59 'partselect' 'p_Result_14_i' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & tmp_4_i)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%keepTemp_V = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %p_Result_14_i, i2 %p_Result_13_i)" [src/mac_header_strip/mac_header_strip.cpp:154]   --->   Operation 60 'bitconcatenate' 'keepTemp_V' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & tmp_4_i)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_7 = trunc i185 %tmp1 to i48" [src/mac_header_strip/mac_header_strip.cpp:155]   --->   Operation 61 'trunc' 'tmp_7' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & tmp_4_i)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_8 = call i1 @_ssdm_op_BitSelect.i1.i185.i32(i185 %tmp1, i32 70)" [src/mac_header_strip/mac_header_strip.cpp:155]   --->   Operation 62 'bitselect' 'tmp_8' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & tmp_4_i)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.33ns)   --->   "%tmp_last_V_1 = xor i1 %tmp_8, true" [src/mac_header_strip/mac_header_strip.cpp:155]   --->   Operation 63 'xor' 'tmp_last_V_1' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & tmp_4_i)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.72ns)   --->   "%tmp_8_i = icmp eq i3 %t_V_1, 3" [src/mac_header_strip/mac_header_strip.cpp:156]   --->   Operation 64 'icmp' 'tmp_8_i' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & tmp_4_i)> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.33ns)   --->   "%cics_wordCount_V_fla_2 = or i1 %tmp_8_i, %cics_wordCount_V_fla" [src/mac_header_strip/mac_header_strip.cpp:156]   --->   Operation 65 'or' 'cics_wordCount_V_fla_2' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & tmp_4_i)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.19ns)   --->   "%cics_wordCount_V_new_1 = select i1 %tmp_8_i, i3 -4, i3 %t_V_1" [src/mac_header_strip/mac_header_strip.cpp:156]   --->   Operation 66 'select' 'cics_wordCount_V_new_1' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & tmp_4_i)> <Delay = 0.19> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.19> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.78ns)   --->   "%tmp_11_i = icmp eq i8 %keepTemp_V, -1" [src/mac_header_strip/mac_header_strip.cpp:160]   --->   Operation 67 'icmp' 'tmp_11_i' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & tmp_4_i)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.78ns)   --->   "%tmp_14_i = icmp eq i8 %keepTemp_V, 127" [src/mac_header_strip/mac_header_strip.cpp:162]   --->   Operation 68 'icmp' 'tmp_14_i' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & tmp_4_i)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.78ns)   --->   "%tmp_17_i = icmp eq i8 %keepTemp_V, 63" [src/mac_header_strip/mac_header_strip.cpp:164]   --->   Operation 69 'icmp' 'tmp_17_i' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & tmp_4_i)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.78ns)   --->   "%tmp_20_i = icmp eq i8 %keepTemp_V, 31" [src/mac_header_strip/mac_header_strip.cpp:166]   --->   Operation 70 'icmp' 'tmp_20_i' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & tmp_4_i)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.78ns)   --->   "%tmp_23_i = icmp eq i8 %keepTemp_V, 15" [src/mac_header_strip/mac_header_strip.cpp:168]   --->   Operation 71 'icmp' 'tmp_23_i' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & tmp_4_i)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.78ns)   --->   "%tmp_26_i = icmp eq i8 %keepTemp_V, 7" [src/mac_header_strip/mac_header_strip.cpp:170]   --->   Operation 72 'icmp' 'tmp_26_i' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & tmp_4_i)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.78ns)   --->   "%tmp_29_i = icmp eq i8 %keepTemp_V, 3" [src/mac_header_strip/mac_header_strip.cpp:172]   --->   Operation 73 'icmp' 'tmp_29_i' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & tmp_4_i)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.78ns)   --->   "%tmp_32_i = icmp eq i8 %keepTemp_V, 1" [src/mac_header_strip/mac_header_strip.cpp:174]   --->   Operation 74 'icmp' 'tmp_32_i' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & tmp_4_i)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp2)   --->   "%sel_tmp1 = xor i1 %tmp_11_i, true" [src/mac_header_strip/mac_header_strip.cpp:160]   --->   Operation 75 'xor' 'sel_tmp1' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & tmp_4_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.33ns) (out node of the LUT)   --->   "%sel_tmp2 = and i1 %tmp_14_i, %sel_tmp1" [src/mac_header_strip/mac_header_strip.cpp:162]   --->   Operation 76 'and' 'sel_tmp2' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & tmp_4_i)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.33ns)   --->   "%sel_tmp6_demorgan = or i1 %tmp_11_i, %tmp_14_i" [src/mac_header_strip/mac_header_strip.cpp:162]   --->   Operation 77 'or' 'sel_tmp6_demorgan' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & tmp_4_i)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp7)   --->   "%sel_tmp6 = xor i1 %sel_tmp6_demorgan, true" [src/mac_header_strip/mac_header_strip.cpp:162]   --->   Operation 78 'xor' 'sel_tmp6' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & tmp_4_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.33ns) (out node of the LUT)   --->   "%sel_tmp7 = and i1 %tmp_17_i, %sel_tmp6" [src/mac_header_strip/mac_header_strip.cpp:164]   --->   Operation 79 'and' 'sel_tmp7' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & tmp_4_i)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.33ns)   --->   "%sel_tmp13_demorgan = or i1 %sel_tmp6_demorgan, %tmp_17_i" [src/mac_header_strip/mac_header_strip.cpp:164]   --->   Operation 80 'or' 'sel_tmp13_demorgan' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & tmp_4_i)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp3)   --->   "%sel_tmp = xor i1 %sel_tmp13_demorgan, true" [src/mac_header_strip/mac_header_strip.cpp:164]   --->   Operation 81 'xor' 'sel_tmp' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & tmp_4_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.33ns) (out node of the LUT)   --->   "%sel_tmp3 = and i1 %tmp_20_i, %sel_tmp" [src/mac_header_strip/mac_header_strip.cpp:166]   --->   Operation 82 'and' 'sel_tmp3' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & tmp_4_i)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.33ns)   --->   "%sel_tmp22_demorgan = or i1 %sel_tmp13_demorgan, %tmp_20_i" [src/mac_header_strip/mac_header_strip.cpp:166]   --->   Operation 83 'or' 'sel_tmp22_demorgan' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & tmp_4_i)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp5)   --->   "%sel_tmp4 = xor i1 %sel_tmp22_demorgan, true" [src/mac_header_strip/mac_header_strip.cpp:166]   --->   Operation 84 'xor' 'sel_tmp4' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & tmp_4_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.33ns) (out node of the LUT)   --->   "%sel_tmp5 = and i1 %tmp_23_i, %sel_tmp4" [src/mac_header_strip/mac_header_strip.cpp:168]   --->   Operation 85 'and' 'sel_tmp5' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & tmp_4_i)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.33ns)   --->   "%sel_tmp33_demorgan = or i1 %sel_tmp22_demorgan, %tmp_23_i" [src/mac_header_strip/mac_header_strip.cpp:168]   --->   Operation 86 'or' 'sel_tmp33_demorgan' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & tmp_4_i)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node tmp8)   --->   "%sel_tmp8 = xor i1 %sel_tmp33_demorgan, true" [src/mac_header_strip/mac_header_strip.cpp:168]   --->   Operation 87 'xor' 'sel_tmp8' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & tmp_4_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node tmp8)   --->   "%sel_tmp9 = and i1 %tmp_26_i, %sel_tmp8" [src/mac_header_strip/mac_header_strip.cpp:170]   --->   Operation 88 'and' 'sel_tmp9' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & tmp_4_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp11)   --->   "%sel_tmp46_demorgan = or i1 %sel_tmp33_demorgan, %tmp_26_i" [src/mac_header_strip/mac_header_strip.cpp:170]   --->   Operation 89 'or' 'sel_tmp46_demorgan' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & tmp_4_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp11)   --->   "%sel_tmp10 = xor i1 %sel_tmp46_demorgan, true" [src/mac_header_strip/mac_header_strip.cpp:170]   --->   Operation 90 'xor' 'sel_tmp10' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & tmp_4_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.33ns) (out node of the LUT)   --->   "%sel_tmp11 = and i1 %tmp_29_i, %sel_tmp10" [src/mac_header_strip/mac_header_strip.cpp:172]   --->   Operation 91 'and' 'sel_tmp11' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & tmp_4_i)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node tmp2)   --->   "%tmp3 = or i1 %tmp_32_i, %sentBytes_V_flag_i" [src/mac_header_strip/mac_header_strip.cpp:174]   --->   Operation 92 'or' 'tmp3' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & tmp_4_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node tmp2)   --->   "%tmp4 = or i1 %tmp_11_i, %sel_tmp2" [src/mac_header_strip/mac_header_strip.cpp:174]   --->   Operation 93 'or' 'tmp4' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & tmp_4_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.33ns) (out node of the LUT)   --->   "%tmp2 = or i1 %tmp4, %tmp3" [src/mac_header_strip/mac_header_strip.cpp:174]   --->   Operation 94 'or' 'tmp2' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & tmp_4_i)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node sentBytes_V_flag_8_i)   --->   "%tmp6 = or i1 %sel_tmp7, %sel_tmp3" [src/mac_header_strip/mac_header_strip.cpp:174]   --->   Operation 95 'or' 'tmp6' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & tmp_4_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.33ns) (out node of the LUT)   --->   "%tmp8 = or i1 %sel_tmp9, %sel_tmp11" [src/mac_header_strip/mac_header_strip.cpp:174]   --->   Operation 96 'or' 'tmp8' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & tmp_4_i)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node sentBytes_V_flag_8_i)   --->   "%tmp7 = or i1 %tmp8, %sel_tmp5" [src/mac_header_strip/mac_header_strip.cpp:174]   --->   Operation 97 'or' 'tmp7' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & tmp_4_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node sentBytes_V_flag_8_i)   --->   "%tmp5 = or i1 %tmp7, %tmp6" [src/mac_header_strip/mac_header_strip.cpp:174]   --->   Operation 98 'or' 'tmp5' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & tmp_4_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.33ns) (out node of the LUT)   --->   "%sentBytes_V_flag_8_i = or i1 %tmp5, %tmp2" [src/mac_header_strip/mac_header_strip.cpp:174]   --->   Operation 99 'or' 'sentBytes_V_flag_8_i' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & tmp_4_i)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node newSel)   --->   "%newSel_v_cast_cast = select i1 %sel_tmp11, i3 2, i3 3" [src/mac_header_strip/mac_header_strip.cpp:174]   --->   Operation 100 'select' 'newSel_v_cast_cast' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & tmp_4_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.19> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node newSel)   --->   "%newSel9_v = select i1 %sel_tmp5, i3 -4, i3 -3" [src/mac_header_strip/mac_header_strip.cpp:174]   --->   Operation 101 'select' 'newSel9_v' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & tmp_4_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.19> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node or_cond4)   --->   "%or_cond1 = or i1 %sel_tmp5, %sel_tmp3" [src/mac_header_strip/mac_header_strip.cpp:174]   --->   Operation 102 'or' 'or_cond1' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & tmp_4_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node newSel17_v)   --->   "%newSel11_v_cast_cast = select i1 %sel_tmp7, i4 6, i4 7" [src/mac_header_strip/mac_header_strip.cpp:174]   --->   Operation 103 'select' 'newSel11_v_cast_cast' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & tmp_4_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.19> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (0.33ns)   --->   "%or_cond2 = or i1 %sel_tmp7, %sel_tmp2" [src/mac_header_strip/mac_header_strip.cpp:174]   --->   Operation 104 'or' 'or_cond2' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & tmp_4_i)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node newSel17_v)   --->   "%newSel13_v = select i1 %tmp_11_i, i4 -8, i4 1" [src/mac_header_strip/mac_header_strip.cpp:174]   --->   Operation 105 'select' 'newSel13_v' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & tmp_4_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.19> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node newSel1)   --->   "%or_cond3 = or i1 %tmp_11_i, %tmp_32_i" [src/mac_header_strip/mac_header_strip.cpp:174]   --->   Operation 106 'or' 'or_cond3' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & tmp_4_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node newSel)   --->   "%newSel15_v = select i1 %tmp8, i3 %newSel_v_cast_cast, i3 %newSel9_v" [src/mac_header_strip/mac_header_strip.cpp:174]   --->   Operation 107 'select' 'newSel15_v' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & tmp_4_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.19> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node newSel)   --->   "%newSel15_v_cast = zext i3 %newSel15_v to i4" [src/mac_header_strip/mac_header_strip.cpp:174]   --->   Operation 108 'zext' 'newSel15_v_cast' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & tmp_4_i)> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_cond4 = or i1 %tmp8, %or_cond1" [src/mac_header_strip/mac_header_strip.cpp:174]   --->   Operation 109 'or' 'or_cond4' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & tmp_4_i)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 110 [1/1] (0.30ns) (out node of the LUT)   --->   "%newSel17_v = select i1 %or_cond2, i4 %newSel11_v_cast_cast, i4 %newSel13_v" [src/mac_header_strip/mac_header_strip.cpp:174]   --->   Operation 110 'select' 'newSel17_v' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & tmp_4_i)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.19> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node newSel1)   --->   "%or_cond5 = or i1 %or_cond2, %or_cond3" [src/mac_header_strip/mac_header_strip.cpp:174]   --->   Operation 111 'or' 'or_cond5' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & tmp_4_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node newSel)   --->   "%newSel19_v = select i1 %or_cond4, i4 %newSel15_v_cast, i4 %newSel17_v" [src/mac_header_strip/mac_header_strip.cpp:174]   --->   Operation 112 'select' 'newSel19_v' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & tmp_4_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.19> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node newSel)   --->   "%newSel19_v_cast = zext i4 %newSel19_v to i8" [src/mac_header_strip/mac_header_strip.cpp:174]   --->   Operation 113 'zext' 'newSel19_v_cast' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & tmp_4_i)> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (1.28ns) (out node of the LUT)   --->   "%newSel = add i8 %newSel19_v_cast, %sentBytes_V_loc_i" [src/mac_header_strip/mac_header_strip.cpp:174]   --->   Operation 114 'add' 'newSel' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & tmp_4_i)> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node newSel1)   --->   "%or_cond6 = or i1 %or_cond4, %or_cond5" [src/mac_header_strip/mac_header_strip.cpp:174]   --->   Operation 115 'or' 'or_cond6' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & tmp_4_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 116 [1/1] (0.33ns) (out node of the LUT)   --->   "%newSel1 = select i1 %or_cond6, i8 %newSel, i8 0" [src/mac_header_strip/mac_header_strip.cpp:174]   --->   Operation 116 'select' 'newSel1' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & tmp_4_i)> <Delay = 0.33> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.19> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 117 [1/1] (0.91ns)   --->   "br label %._crit_edge9.i" [src/mac_header_strip/mac_header_strip.cpp:177]   --->   Operation 117 'br' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & tmp_4_i)> <Delay = 0.91>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_5 = trunc i185 %tmp1 to i48" [src/mac_header_strip/mac_header_strip.cpp:145]   --->   Operation 118 'trunc' 'tmp_5' <Predicate = (!brmerge_i & tmp_1_i & tmp_7_i)> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%p_Result_10_i = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %p_Val2_3, i32 6, i32 7)" [src/mac_header_strip/mac_header_strip.cpp:145]   --->   Operation 119 'partselect' 'p_Result_10_i' <Predicate = (!brmerge_i & tmp_1_i & tmp_7_i)> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%p_Result_11_i = call i6 @_ssdm_op_PartSelect.i6.i185.i32.i32(i185 %tmp1, i32 64, i32 69)" [src/mac_header_strip/mac_header_strip.cpp:145]   --->   Operation 120 'partselect' 'p_Result_11_i' <Predicate = (!brmerge_i & tmp_1_i & tmp_7_i)> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_6 = call i1 @_ssdm_op_BitSelect.i1.i185.i32(i185 %tmp1, i32 70)" [src/mac_header_strip/mac_header_strip.cpp:145]   --->   Operation 121 'bitselect' 'tmp_6' <Predicate = (!brmerge_i & tmp_1_i & tmp_7_i)> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.33ns)   --->   "%tmp_last_V = xor i1 %tmp_6, true" [src/mac_header_strip/mac_header_strip.cpp:145]   --->   Operation 122 'xor' 'tmp_last_V' <Predicate = (!brmerge_i & tmp_1_i & tmp_7_i)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 123 [1/1] (0.72ns)   --->   "%tmp_2_i = icmp eq i3 %t_V_1, 3" [src/mac_header_strip/mac_header_strip.cpp:146]   --->   Operation 123 'icmp' 'tmp_2_i' <Predicate = (!brmerge_i & tmp_1_i & tmp_7_i)> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 124 [1/1] (0.33ns)   --->   "%cics_wordCount_V_fla_1 = or i1 %tmp_2_i, %cics_wordCount_V_fla" [src/mac_header_strip/mac_header_strip.cpp:146]   --->   Operation 124 'or' 'cics_wordCount_V_fla_1' <Predicate = (!brmerge_i & tmp_1_i & tmp_7_i)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 125 [1/1] (0.19ns)   --->   "%cics_wordCount_V_new = select i1 %tmp_2_i, i3 -4, i3 %t_V_1" [src/mac_header_strip/mac_header_strip.cpp:146]   --->   Operation 125 'select' 'cics_wordCount_V_new' <Predicate = (!brmerge_i & tmp_1_i & tmp_7_i)> <Delay = 0.19> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.19> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 126 [1/1] (0.91ns)   --->   "br label %._crit_edge9.i" [src/mac_header_strip/mac_header_strip.cpp:151]   --->   Operation 126 'br' <Predicate = (!brmerge_i & tmp_1_i & tmp_7_i)> <Delay = 0.91>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%cics_wordCount_V_fla_3 = phi i1 [ %cics_wordCount_V_fla_1, %_ZN7ap_uintILi64EEC1ILi64E12ap_range_refILi64ELb0EELi64ES3_EERK13ap_concat_refIXT_ET0_XT1_ET2_E.exit146.i_ifconv ], [ %cics_wordCount_V_fla_2, %_ZN7ap_uintILi8EEC1ILi8E12ap_range_refILi8ELb0EELi8ES3_EERK13ap_concat_refIXT_ET0_XT1_ET2_E.exit.i_ifconv ], [ %cics_wordCount_V_fla, %._crit_edge8.i ], [ %cics_wordCount_V_fla, %_ifconv ], [ %cics_wordCount_V_fla, %6 ]" [src/mac_header_strip/mac_header_strip.cpp:146]   --->   Operation 127 'phi' 'cics_wordCount_V_fla_3' <Predicate = (!brmerge_i)> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%cics_wordCount_V_new_2 = phi i3 [ %cics_wordCount_V_new, %_ZN7ap_uintILi64EEC1ILi64E12ap_range_refILi64ELb0EELi64ES3_EERK13ap_concat_refIXT_ET0_XT1_ET2_E.exit146.i_ifconv ], [ %cics_wordCount_V_new_1, %_ZN7ap_uintILi8EEC1ILi8E12ap_range_refILi8ELb0EELi8ES3_EERK13ap_concat_refIXT_ET0_XT1_ET2_E.exit.i_ifconv ], [ %t_V_1, %._crit_edge8.i ], [ %t_V_1, %_ifconv ], [ %t_V_1, %6 ]"   --->   Operation 128 'phi' 'cics_wordCount_V_new_2' <Predicate = (!brmerge_i)> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%sentBytes_V_flag_10_s = phi i1 [ %sentBytes_V_flag_i, %_ZN7ap_uintILi64EEC1ILi64E12ap_range_refILi64ELb0EELi64ES3_EERK13ap_concat_refIXT_ET0_XT1_ET2_E.exit146.i_ifconv ], [ %sentBytes_V_flag_8_i, %_ZN7ap_uintILi8EEC1ILi8E12ap_range_refILi8ELb0EELi8ES3_EERK13ap_concat_refIXT_ET0_XT1_ET2_E.exit.i_ifconv ], [ %sentBytes_V_flag_i, %._crit_edge8.i ], [ true, %_ifconv ], [ %sentBytes_V_flag_i, %6 ]" [src/mac_header_strip/mac_header_strip.cpp:174]   --->   Operation 129 'phi' 'sentBytes_V_flag_10_s' <Predicate = (!brmerge_i)> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%sentBytes_V_new_i = phi i8 [ 0, %_ZN7ap_uintILi64EEC1ILi64E12ap_range_refILi64ELb0EELi64ES3_EERK13ap_concat_refIXT_ET0_XT1_ET2_E.exit146.i_ifconv ], [ %newSel1, %_ZN7ap_uintILi8EEC1ILi8E12ap_range_refILi8ELb0EELi8ES3_EERK13ap_concat_refIXT_ET0_XT1_ET2_E.exit.i_ifconv ], [ 0, %._crit_edge8.i ], [ %dataLen_V_loc_i, %_ifconv ], [ 0, %6 ]" [src/mac_header_strip/mac_header_strip.cpp:174]   --->   Operation 130 'phi' 'sentBytes_V_new_i' <Predicate = (!brmerge_i)> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%sendWord_2_3_i = phi i1 [ %tmp_last_V, %_ZN7ap_uintILi64EEC1ILi64E12ap_range_refILi64ELb0EELi64ES3_EERK13ap_concat_refIXT_ET0_XT1_ET2_E.exit146.i_ifconv ], [ %tmp_last_V_1, %_ZN7ap_uintILi8EEC1ILi8E12ap_range_refILi8ELb0EELi8ES3_EERK13ap_concat_refIXT_ET0_XT1_ET2_E.exit.i_ifconv ], [ undef, %._crit_edge8.i ], [ true, %_ifconv ], [ true, %6 ]"   --->   Operation 131 'phi' 'sendWord_2_3_i' <Predicate = (!brmerge_i)> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "store i8 %p_Val2_4, i8* @cics_prevWord_keep_V, align 8" [src/mac_header_strip/mac_header_strip.hpp:51->src/mac_header_strip/mac_header_strip.cpp:202]   --->   Operation 132 'store' <Predicate = (!brmerge_i)> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.83ns)   --->   "br i1 %tmp_2, label %7, label %._crit_edge18.i" [src/mac_header_strip/mac_header_strip.cpp:204]   --->   Operation 133 'br' <Predicate = (!brmerge_i)> <Delay = 0.83>
ST_1 : Operation 134 [1/1] (0.33ns)   --->   "%tmp_34_i = xor i1 %sendWord_2_3_i, true" [src/mac_header_strip/mac_header_strip.cpp:206]   --->   Operation 134 'xor' 'tmp_34_i' <Predicate = (!brmerge_i & tmp_2)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 135 [1/1] (0.83ns)   --->   "store i1 %tmp_34_i, i1* @cics_wasLast, align 1" [src/mac_header_strip/mac_header_strip.cpp:206]   --->   Operation 135 'store' <Predicate = (!brmerge_i & tmp_2)> <Delay = 0.83>
ST_1 : Operation 136 [1/1] (0.83ns)   --->   "br label %._crit_edge18.i" [src/mac_header_strip/mac_header_strip.cpp:207]   --->   Operation 136 'br' <Predicate = (!brmerge_i & tmp_2)> <Delay = 0.83>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%cics_wordCount_V_fla_4 = phi i1 [ true, %7 ], [ %cics_wordCount_V_fla_3, %._crit_edge9.i ]" [src/mac_header_strip/mac_header_strip.cpp:146]   --->   Operation 137 'phi' 'cics_wordCount_V_fla_4' <Predicate = (!brmerge_i)> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%cics_wordCount_V_new_3 = phi i3 [ 0, %7 ], [ %cics_wordCount_V_new_2, %._crit_edge9.i ]" [src/mac_header_strip/mac_header_strip.cpp:146]   --->   Operation 138 'phi' 'cics_wordCount_V_new_3' <Predicate = (!brmerge_i)> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "br i1 %cics_wordCount_V_fla_4, label %mergeST.i, label %._crit_edge18.new.i" [src/mac_header_strip/mac_header_strip.cpp:146]   --->   Operation 139 'br' <Predicate = (!brmerge_i)> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "store i3 %cics_wordCount_V_new_3, i3* @cics_wordCount_V, align 1" [src/mac_header_strip/mac_header_strip.cpp:127]   --->   Operation 140 'store' <Predicate = (!brmerge_i & cics_wordCount_V_fla_4)> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.91ns)   --->   "br label %._crit_edge19.i" [src/mac_header_strip/mac_header_strip.cpp:208]   --->   Operation 141 'br' <Predicate = (!brmerge_i)> <Delay = 0.91>
ST_1 : Operation 142 [1/1] (0.91ns)   --->   "br i1 %cics_wasLast_load, label %8, label %._crit_edge19.i" [src/mac_header_strip/mac_header_strip.cpp:209]   --->   Operation 142 'br' <Predicate = (brmerge_i)> <Delay = 0.91>
ST_1 : Operation 143 [1/1] (0.78ns)   --->   "%tmp_3_i = icmp eq i8 %dataLen_V_load, 0" [src/mac_header_strip/mac_header_strip.cpp:211]   --->   Operation 143 'icmp' 'tmp_3_i' <Predicate = (brmerge_i & cics_wasLast_load)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "br i1 %tmp_3_i, label %9, label %10" [src/mac_header_strip/mac_header_strip.cpp:211]   --->   Operation 144 'br' <Predicate = (brmerge_i & cics_wasLast_load)> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.78ns)   --->   "%tmp_i = icmp eq i8 %dataLen_V_load, %sentBytes_V_load" [src/mac_header_strip/mac_header_strip.cpp:215]   --->   Operation 145 'icmp' 'tmp_i' <Predicate = (brmerge_i & cics_wasLast_load & !tmp_3_i)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 146 [1/1] (0.83ns)   --->   "br i1 %tmp_i, label %._crit_edge20.i, label %._crit_edge21.i" [src/mac_header_strip/mac_header_strip.cpp:215]   --->   Operation 146 'br' <Predicate = (brmerge_i & cics_wasLast_load & !tmp_3_i)> <Delay = 0.83>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%lhs_V = zext i8 %dataLen_V_load to i9" [src/mac_header_strip/mac_header_strip.cpp:216]   --->   Operation 147 'zext' 'lhs_V' <Predicate = (brmerge_i & cics_wasLast_load & !tmp_3_i & !tmp_i)> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%rhs_V = zext i8 %sentBytes_V_load to i9" [src/mac_header_strip/mac_header_strip.cpp:216]   --->   Operation 148 'zext' 'rhs_V' <Predicate = (brmerge_i & cics_wasLast_load & !tmp_3_i & !tmp_i)> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (1.28ns)   --->   "%ret_V = sub i9 %lhs_V, %rhs_V" [src/mac_header_strip/mac_header_strip.cpp:216]   --->   Operation 149 'sub' 'ret_V' <Predicate = (brmerge_i & cics_wasLast_load & !tmp_3_i & !tmp_i)> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 150 [1/1] (0.82ns)   --->   "%tmp_5_i = icmp eq i9 %ret_V, 2" [src/mac_header_strip/mac_header_strip.cpp:216]   --->   Operation 150 'icmp' 'tmp_5_i' <Predicate = (brmerge_i & cics_wasLast_load & !tmp_3_i & !tmp_i)> <Delay = 0.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 151 [1/1] (0.83ns)   --->   "br label %._crit_edge20.i" [src/mac_header_strip/mac_header_strip.cpp:223]   --->   Operation 151 'br' <Predicate = (brmerge_i & cics_wasLast_load & !tmp_3_i & !tmp_i)> <Delay = 0.83>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%p_Result_6_i = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %p_Val2_3, i32 6, i32 7)" [src/mac_header_strip/mac_header_strip.cpp:212]   --->   Operation 152 'partselect' 'p_Result_6_i' <Predicate = (brmerge_i & cics_wasLast_load & tmp_3_i)> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.83ns)   --->   "br label %._crit_edge20.i" [src/mac_header_strip/mac_header_strip.cpp:214]   --->   Operation 153 'br' <Predicate = (brmerge_i & cics_wasLast_load & tmp_3_i)> <Delay = 0.83>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%sentBytes_V_flag_11_s = phi i1 [ false, %9 ], [ false, %10 ], [ true, %._crit_edge21.i ]"   --->   Operation 154 'phi' 'sentBytes_V_flag_11_s' <Predicate = (brmerge_i & cics_wasLast_load)> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.83ns)   --->   "store i1 false, i1* @cics_wasLast, align 1" [src/mac_header_strip/mac_header_strip.cpp:224]   --->   Operation 155 'store' <Predicate = (brmerge_i & cics_wasLast_load)> <Delay = 0.83>
ST_1 : Operation 156 [1/1] (0.91ns)   --->   "br label %._crit_edge19.i" [src/mac_header_strip/mac_header_strip.cpp:225]   --->   Operation 156 'br' <Predicate = (brmerge_i & cics_wasLast_load)> <Delay = 0.91>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%sentBytes_V_flag_13_s = phi i1 [ %sentBytes_V_flag_10_s, %._crit_edge18.new.i ], [ %sentBytes_V_flag_11_s, %._crit_edge20.i ], [ false, %._crit_edge6.i ]" [src/mac_header_strip/mac_header_strip.cpp:174]   --->   Operation 157 'phi' 'sentBytes_V_flag_13_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%sentBytes_V_new_10_i = phi i8 [ %sentBytes_V_new_i, %._crit_edge18.new.i ], [ %dataLen_V_load, %._crit_edge20.i ], [ %dataLen_V_load, %._crit_edge6.i ]" [src/mac_header_strip/mac_header_strip.cpp:174]   --->   Operation 158 'phi' 'sentBytes_V_new_10_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "br i1 %sentBytes_V_flag_13_s, label %mergeST27.i, label %strip_mac_header.exit" [src/mac_header_strip/mac_header_strip.cpp:174]   --->   Operation 159 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "store i8 %sentBytes_V_new_10_i, i8* @sentBytes_V, align 1" [src/mac_header_strip/mac_header_strip.cpp:132]   --->   Operation 160 'store' <Predicate = (sentBytes_V_flag_13_s)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.31>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%p_Val2_2 = load i64* @cics_prevWord_data_V, align 8" [src/mac_header_strip/mac_header_strip.cpp:145]   --->   Operation 161 'load' 'p_Val2_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%v2_V = phi i48 [ %destMacAddress_V_loa, %0 ], [ %destMacAddress_V_loa, %3 ], [ %destMacAddress_V_loa, %2 ], [ %tmp_3, %1 ]" [src/mac_header_strip/mac_header_strip.cpp:147]   --->   Operation 162 'phi' 'v2_V' <Predicate = (!brmerge_i)> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%v1_V = phi i48 [ %p_Val2_1, %0 ], [ %p_Val2_1, %3 ], [ %p_Result_1, %2 ], [ %p_Result_s, %1 ]"   --->   Operation 163 'phi' 'v1_V' <Predicate = (!brmerge_i)> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp13)   --->   "%sel_tmp12 = xor i1 %tmp_12_i, true" [src/mac_header_strip/mac_header_strip.cpp:179]   --->   Operation 164 'xor' 'sel_tmp12' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & !tmp_4_i & !tmp_9_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 165 [1/1] (0.33ns) (out node of the LUT)   --->   "%sel_tmp13 = and i1 %tmp_15_i, %sel_tmp12" [src/mac_header_strip/mac_header_strip.cpp:181]   --->   Operation 165 'and' 'sel_tmp13' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & !tmp_4_i & !tmp_9_i)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 166 [1/1] (0.33ns)   --->   "%sel_tmp104_demorgan = or i1 %tmp_12_i, %tmp_15_i" [src/mac_header_strip/mac_header_strip.cpp:181]   --->   Operation 166 'or' 'sel_tmp104_demorgan' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & !tmp_4_i & !tmp_9_i)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node or_cond)   --->   "%sel_tmp14 = xor i1 %sel_tmp104_demorgan, true" [src/mac_header_strip/mac_header_strip.cpp:181]   --->   Operation 167 'xor' 'sel_tmp14' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & !tmp_4_i & !tmp_9_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node or_cond)   --->   "%sel_tmp15 = and i1 %tmp_18_i, %sel_tmp14" [src/mac_header_strip/mac_header_strip.cpp:183]   --->   Operation 168 'and' 'sel_tmp15' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & !tmp_4_i & !tmp_9_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 169 [1/1] (0.33ns)   --->   "%sel_tmp111_demorgan = or i1 %sel_tmp104_demorgan, %tmp_18_i" [src/mac_header_strip/mac_header_strip.cpp:183]   --->   Operation 169 'or' 'sel_tmp111_demorgan' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & !tmp_4_i & !tmp_9_i)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp17)   --->   "%sel_tmp16 = xor i1 %sel_tmp111_demorgan, true" [src/mac_header_strip/mac_header_strip.cpp:183]   --->   Operation 170 'xor' 'sel_tmp16' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & !tmp_4_i & !tmp_9_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 171 [1/1] (0.33ns) (out node of the LUT)   --->   "%sel_tmp17 = and i1 %tmp_21_i, %sel_tmp16" [src/mac_header_strip/mac_header_strip.cpp:185]   --->   Operation 171 'and' 'sel_tmp17' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & !tmp_4_i & !tmp_9_i)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 172 [1/1] (0.33ns)   --->   "%sel_tmp120_demorgan = or i1 %sel_tmp111_demorgan, %tmp_21_i" [src/mac_header_strip/mac_header_strip.cpp:185]   --->   Operation 172 'or' 'sel_tmp120_demorgan' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & !tmp_4_i & !tmp_9_i)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node or_cond7)   --->   "%sel_tmp18 = xor i1 %sel_tmp120_demorgan, true" [src/mac_header_strip/mac_header_strip.cpp:185]   --->   Operation 173 'xor' 'sel_tmp18' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & !tmp_4_i & !tmp_9_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node or_cond7)   --->   "%sel_tmp19 = and i1 %tmp_24_i, %sel_tmp18" [src/mac_header_strip/mac_header_strip.cpp:187]   --->   Operation 174 'and' 'sel_tmp19' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & !tmp_4_i & !tmp_9_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp21)   --->   "%sel_tmp131_demorgan = or i1 %sel_tmp120_demorgan, %tmp_24_i" [src/mac_header_strip/mac_header_strip.cpp:187]   --->   Operation 175 'or' 'sel_tmp131_demorgan' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & !tmp_4_i & !tmp_9_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp21)   --->   "%sel_tmp20 = xor i1 %sel_tmp131_demorgan, true" [src/mac_header_strip/mac_header_strip.cpp:187]   --->   Operation 176 'xor' 'sel_tmp20' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & !tmp_4_i & !tmp_9_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 177 [1/1] (0.33ns) (out node of the LUT)   --->   "%sel_tmp21 = and i1 %tmp_27_i, %sel_tmp20" [src/mac_header_strip/mac_header_strip.cpp:189]   --->   Operation 177 'and' 'sel_tmp21' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & !tmp_4_i & !tmp_9_i)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node sendWord_keep_V_1)   --->   "%newSel23_cast_cast = select i1 %sel_tmp21, i6 7, i6 15" [src/mac_header_strip/mac_header_strip.cpp:191]   --->   Operation 178 'select' 'newSel23_cast_cast' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & !tmp_4_i & !tmp_9_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.19> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 179 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_cond7 = or i1 %sel_tmp21, %sel_tmp19" [src/mac_header_strip/mac_header_strip.cpp:191]   --->   Operation 179 'or' 'or_cond7' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & !tmp_4_i & !tmp_9_i)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node sendWord_keep_V_1)   --->   "%newSel2 = select i1 %sel_tmp17, i6 31, i6 -1" [src/mac_header_strip/mac_header_strip.cpp:191]   --->   Operation 180 'select' 'newSel2' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & !tmp_4_i & !tmp_9_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.19> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node or_cond)   --->   "%or_cond8 = or i1 %sel_tmp17, %sel_tmp15" [src/mac_header_strip/mac_header_strip.cpp:191]   --->   Operation 181 'or' 'or_cond8' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & !tmp_4_i & !tmp_9_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node newSel5)   --->   "%newSel3 = select i1 %sel_tmp13, i8 127, i8 -1" [src/mac_header_strip/mac_header_strip.cpp:191]   --->   Operation 182 'select' 'newSel3' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & !tmp_4_i & !tmp_9_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.19> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node newSel5)   --->   "%or_cond9 = or i1 %sel_tmp13, %tmp_12_i" [src/mac_header_strip/mac_header_strip.cpp:191]   --->   Operation 183 'or' 'or_cond9' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & !tmp_4_i & !tmp_9_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node newSel5)   --->   "%newSel29_cast_cast = select i1 %tmp_30_i, i8 3, i8 1" [src/mac_header_strip/mac_header_strip.cpp:191]   --->   Operation 184 'select' 'newSel29_cast_cast' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & !tmp_4_i & !tmp_9_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.19> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node sendWord_keep_V_1)   --->   "%newSel4 = select i1 %or_cond7, i6 %newSel23_cast_cast, i6 %newSel2" [src/mac_header_strip/mac_header_strip.cpp:191]   --->   Operation 185 'select' 'newSel4' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & !tmp_4_i & !tmp_9_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.19> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node sendWord_keep_V_1)   --->   "%newSel31_cast = zext i6 %newSel4 to i8" [src/mac_header_strip/mac_header_strip.cpp:191]   --->   Operation 186 'zext' 'newSel31_cast' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & !tmp_4_i & !tmp_9_i)> <Delay = 0.00>
ST_2 : Operation 187 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_cond = or i1 %or_cond7, %or_cond8" [src/mac_header_strip/mac_header_strip.cpp:191]   --->   Operation 187 'or' 'or_cond' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & !tmp_4_i & !tmp_9_i)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 188 [1/1] (0.33ns) (out node of the LUT)   --->   "%newSel5 = select i1 %or_cond9, i8 %newSel3, i8 %newSel29_cast_cast" [src/mac_header_strip/mac_header_strip.cpp:191]   --->   Operation 188 'select' 'newSel5' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & !tmp_4_i & !tmp_9_i)> <Delay = 0.33> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.19> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 189 [1/1] (0.29ns) (out node of the LUT)   --->   "%sendWord_keep_V_1 = select i1 %or_cond, i8 %newSel31_cast, i8 %newSel5" [src/mac_header_strip/mac_header_strip.cpp:191]   --->   Operation 189 'select' 'sendWord_keep_V_1' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & !tmp_4_i & !tmp_9_i)> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.19> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 190 [1/1] (0.00ns)   --->   "%p_Result_18_i = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %p_Val2_2, i32 48, i32 63)" [src/mac_header_strip/mac_header_strip.cpp:196]   --->   Operation 190 'partselect' 'p_Result_18_i' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & !tmp_4_i & !tmp_9_i)> <Delay = 0.00>
ST_2 : Operation 191 [1/1] (0.00ns)   --->   "%sendWord_data_V_2 = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 %tmp_9, i16 %p_Result_18_i)" [src/mac_header_strip/mac_header_strip.cpp:196]   --->   Operation 191 'bitconcatenate' 'sendWord_data_V_2' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & !tmp_4_i & !tmp_9_i)> <Delay = 0.00>
ST_2 : Operation 192 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P.i8P.i1P.i112P(i64* %dataOut_V_data_V, i8* %dataOut_V_keep_V, i1* %dataOut_V_last_V, i112* %dataOut_V_user_V, i64 %sendWord_data_V_2, i8 %sendWord_keep_V_1, i1 true, i112 0)" [src/mac_header_strip/mac_header_strip.cpp:197]   --->   Operation 192 'write' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & !tmp_4_i & !tmp_9_i)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 193 [1/1] (0.00ns)   --->   "%p_Result_15_i = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %p_Val2_2, i32 48, i32 63)" [src/mac_header_strip/mac_header_strip.cpp:155]   --->   Operation 193 'partselect' 'p_Result_15_i' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & tmp_4_i)> <Delay = 0.00>
ST_2 : Operation 194 [1/1] (0.00ns)   --->   "%sendWord_data_V_1 = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 %tmp_7, i16 %p_Result_15_i)" [src/mac_header_strip/mac_header_strip.cpp:155]   --->   Operation 194 'bitconcatenate' 'sendWord_data_V_1' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & tmp_4_i)> <Delay = 0.00>
ST_2 : Operation 195 [1/1] (0.00ns)   --->   "%p_Result_8 = call i96 @_ssdm_op_BitConcatenate.i96.i48.i48(i48 %v1_V, i48 %v2_V)" [src/mac_header_strip/mac_header_strip.cpp:157]   --->   Operation 195 'bitconcatenate' 'p_Result_8' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & tmp_4_i & tmp_8_i)> <Delay = 0.00>
ST_2 : Operation 196 [1/1] (0.74ns)   --->   "%tmp_user_V_2 = select i1 %tmp_8_i, i96 %p_Result_8, i96 0" [src/mac_header_strip/mac_header_strip.cpp:156]   --->   Operation 196 'select' 'tmp_user_V_2' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & tmp_4_i)> <Delay = 0.74> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.19> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 197 [1/1] (0.00ns)   --->   "%tmp_user_V_3 = zext i96 %tmp_user_V_2 to i112" [src/mac_header_strip/mac_header_strip.cpp:160]   --->   Operation 197 'zext' 'tmp_user_V_3' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & tmp_4_i)> <Delay = 0.00>
ST_2 : Operation 198 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P.i8P.i1P.i112P(i64* %dataOut_V_data_V, i8* %dataOut_V_keep_V, i1* %dataOut_V_last_V, i112* %dataOut_V_user_V, i64 %sendWord_data_V_1, i8 %keepTemp_V, i1 %tmp_last_V_1, i112 %tmp_user_V_3)" [src/mac_header_strip/mac_header_strip.cpp:176]   --->   Operation 198 'write' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & tmp_4_i)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 199 [1/1] (0.00ns)   --->   "%p_Result_8_i = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %p_Val2_2, i32 48, i32 63)" [src/mac_header_strip/mac_header_strip.cpp:145]   --->   Operation 199 'partselect' 'p_Result_8_i' <Predicate = (!brmerge_i & tmp_1_i & tmp_7_i)> <Delay = 0.00>
ST_2 : Operation 200 [1/1] (0.00ns)   --->   "%sendWord_data_V = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 %tmp_5, i16 %p_Result_8_i)" [src/mac_header_strip/mac_header_strip.cpp:145]   --->   Operation 200 'bitconcatenate' 'sendWord_data_V' <Predicate = (!brmerge_i & tmp_1_i & tmp_7_i)> <Delay = 0.00>
ST_2 : Operation 201 [1/1] (0.00ns)   --->   "%sendWord_keep_V = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %p_Result_11_i, i2 %p_Result_10_i)" [src/mac_header_strip/mac_header_strip.cpp:145]   --->   Operation 201 'bitconcatenate' 'sendWord_keep_V' <Predicate = (!brmerge_i & tmp_1_i & tmp_7_i)> <Delay = 0.00>
ST_2 : Operation 202 [1/1] (0.00ns)   --->   "%p_Result_7 = call i96 @_ssdm_op_BitConcatenate.i96.i48.i48(i48 %v1_V, i48 %v2_V)" [src/mac_header_strip/mac_header_strip.cpp:147]   --->   Operation 202 'bitconcatenate' 'p_Result_7' <Predicate = (!brmerge_i & tmp_1_i & tmp_7_i & tmp_2_i)> <Delay = 0.00>
ST_2 : Operation 203 [1/1] (0.74ns)   --->   "%tmp_user_V = select i1 %tmp_2_i, i96 %p_Result_7, i96 0" [src/mac_header_strip/mac_header_strip.cpp:146]   --->   Operation 203 'select' 'tmp_user_V' <Predicate = (!brmerge_i & tmp_1_i & tmp_7_i)> <Delay = 0.74> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.19> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 204 [1/1] (0.00ns)   --->   "%tmp_user_V_1 = zext i96 %tmp_user_V to i112" [src/mac_header_strip/mac_header_strip.cpp:150]   --->   Operation 204 'zext' 'tmp_user_V_1' <Predicate = (!brmerge_i & tmp_1_i & tmp_7_i)> <Delay = 0.00>
ST_2 : Operation 205 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P.i8P.i1P.i112P(i64* %dataOut_V_data_V, i8* %dataOut_V_keep_V, i1* %dataOut_V_last_V, i112* %dataOut_V_user_V, i64 %sendWord_data_V, i8 %sendWord_keep_V, i1 %tmp_last_V, i112 %tmp_user_V_1)" [src/mac_header_strip/mac_header_strip.cpp:150]   --->   Operation 205 'write' <Predicate = (!brmerge_i & tmp_1_i & tmp_7_i)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 206 [1/1] (0.00ns)   --->   "store i64 %p_Val2_s, i64* @cics_prevWord_data_V, align 8" [src/mac_header_strip/mac_header_strip.hpp:51->src/mac_header_strip/mac_header_strip.cpp:202]   --->   Operation 206 'store' <Predicate = (!brmerge_i)> <Delay = 0.00>
ST_2 : Operation 207 [1/1] (0.19ns)   --->   "%tmp_keep_V_1 = select i1 %tmp_5_i, i8 3, i8 1" [src/mac_header_strip/mac_header_strip.cpp:216]   --->   Operation 207 'select' 'tmp_keep_V_1' <Predicate = (brmerge_i & cics_wasLast_load & !tmp_3_i & !tmp_i)> <Delay = 0.19> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.19> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 208 [1/1] (0.00ns)   --->   "%p_Result_7_i = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %p_Val2_2, i32 48, i32 63)" [src/mac_header_strip/mac_header_strip.cpp:221]   --->   Operation 208 'partselect' 'p_Result_7_i' <Predicate = (brmerge_i & cics_wasLast_load & !tmp_3_i & !tmp_i)> <Delay = 0.00>
ST_2 : Operation 209 [1/1] (0.00ns)   --->   "%p_Result_11 = zext i16 %p_Result_7_i to i64" [src/mac_header_strip/mac_header_strip.cpp:221]   --->   Operation 209 'zext' 'p_Result_11' <Predicate = (brmerge_i & cics_wasLast_load & !tmp_3_i & !tmp_i)> <Delay = 0.00>
ST_2 : Operation 210 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P.i8P.i1P.i112P(i64* %dataOut_V_data_V, i8* %dataOut_V_keep_V, i1* %dataOut_V_last_V, i112* %dataOut_V_user_V, i64 %p_Result_11, i8 %tmp_keep_V_1, i1 true, i112 0)" [src/mac_header_strip/mac_header_strip.cpp:222]   --->   Operation 210 'write' <Predicate = (brmerge_i & cics_wasLast_load & !tmp_3_i & !tmp_i)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 211 [1/1] (0.00ns)   --->   "%p_Result_5_i = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %p_Val2_2, i32 48, i32 63)" [src/mac_header_strip/mac_header_strip.cpp:212]   --->   Operation 211 'partselect' 'p_Result_5_i' <Predicate = (brmerge_i & cics_wasLast_load & tmp_3_i)> <Delay = 0.00>
ST_2 : Operation 212 [1/1] (0.00ns)   --->   "%p_Result_9 = zext i16 %p_Result_5_i to i64" [src/mac_header_strip/mac_header_strip.cpp:212]   --->   Operation 212 'zext' 'p_Result_9' <Predicate = (brmerge_i & cics_wasLast_load & tmp_3_i)> <Delay = 0.00>
ST_2 : Operation 213 [1/1] (0.00ns)   --->   "%p_Result_10 = zext i2 %p_Result_6_i to i8" [src/mac_header_strip/mac_header_strip.cpp:212]   --->   Operation 213 'zext' 'p_Result_10' <Predicate = (brmerge_i & cics_wasLast_load & tmp_3_i)> <Delay = 0.00>
ST_2 : Operation 214 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P.i8P.i1P.i112P(i64* %dataOut_V_data_V, i8* %dataOut_V_keep_V, i1* %dataOut_V_last_V, i112* %dataOut_V_user_V, i64 %p_Result_9, i8 %p_Result_10, i1 true, i112 0)" [src/mac_header_strip/mac_header_strip.cpp:213]   --->   Operation 214 'write' <Predicate = (brmerge_i & cics_wasLast_load & tmp_3_i)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 215 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i185* @ipDataFifo_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 215 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 216 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %dataOut_V_data_V, i8* %dataOut_V_keep_V, i1* %dataOut_V_last_V, i112* %dataOut_V_user_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 216 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 217 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 2, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [src/mac_header_strip/mac_header_strip.cpp:101]   --->   Operation 217 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 218 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P.i8P.i1P.i112P(i64* %dataOut_V_data_V, i8* %dataOut_V_keep_V, i1* %dataOut_V_last_V, i112* %dataOut_V_user_V, i64 %sendWord_data_V_2, i8 %sendWord_keep_V_1, i1 true, i112 0)" [src/mac_header_strip/mac_header_strip.cpp:197]   --->   Operation 218 'write' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & !tmp_4_i & !tmp_9_i)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 219 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P.i8P.i1P.i112P(i64* %dataOut_V_data_V, i8* %dataOut_V_keep_V, i1* %dataOut_V_last_V, i112* %dataOut_V_user_V, i64 %sendWord_data_V_1, i8 %keepTemp_V, i1 %tmp_last_V_1, i112 %tmp_user_V_3)" [src/mac_header_strip/mac_header_strip.cpp:176]   --->   Operation 219 'write' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & tmp_4_i)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 220 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P.i8P.i1P.i112P(i64* %dataOut_V_data_V, i8* %dataOut_V_keep_V, i1* %dataOut_V_last_V, i112* %dataOut_V_user_V, i64 %sendWord_data_V, i8 %sendWord_keep_V, i1 %tmp_last_V, i112 %tmp_user_V_1)" [src/mac_header_strip/mac_header_strip.cpp:150]   --->   Operation 220 'write' <Predicate = (!brmerge_i & tmp_1_i & tmp_7_i)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 221 [1/1] (0.00ns)   --->   "br label %._crit_edge18.new.i"   --->   Operation 221 'br' <Predicate = (!brmerge_i & cics_wordCount_V_fla_4)> <Delay = 0.00>
ST_3 : Operation 222 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P.i8P.i1P.i112P(i64* %dataOut_V_data_V, i8* %dataOut_V_keep_V, i1* %dataOut_V_last_V, i112* %dataOut_V_user_V, i64 %p_Result_11, i8 %tmp_keep_V_1, i1 true, i112 0)" [src/mac_header_strip/mac_header_strip.cpp:222]   --->   Operation 222 'write' <Predicate = (brmerge_i & cics_wasLast_load & !tmp_3_i & !tmp_i)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 223 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P.i8P.i1P.i112P(i64* %dataOut_V_data_V, i8* %dataOut_V_keep_V, i1* %dataOut_V_last_V, i112* %dataOut_V_user_V, i64 %p_Result_9, i8 %p_Result_10, i1 true, i112 0)" [src/mac_header_strip/mac_header_strip.cpp:213]   --->   Operation 223 'write' <Predicate = (brmerge_i & cics_wasLast_load & tmp_3_i)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 224 [1/1] (0.00ns)   --->   "br label %strip_mac_header.exit"   --->   Operation 224 'br' <Predicate = (sentBytes_V_flag_13_s)> <Delay = 0.00>
ST_3 : Operation 225 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 225 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ dataOut_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dataOut_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dataOut_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dataOut_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ipDataFifo_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ cics_wasLast]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ dataLen_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ sentBytes_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cics_prevWord_data_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cics_prevWord_keep_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cics_wordCount_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ destMacAddress_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ srcMacAddress_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp                    (nbreadreq     ) [ 0000]
cics_wasLast_load      (load          ) [ 0111]
dataLen_V_load         (load          ) [ 0000]
sentBytes_V_load       (load          ) [ 0000]
p_Val2_3               (load          ) [ 0000]
tmp_not_i              (xor           ) [ 0000]
brmerge_i              (or            ) [ 0111]
StgValue_11            (br            ) [ 0000]
tmp1                   (read          ) [ 0000]
p_Val2_s               (trunc         ) [ 0110]
p_Val2_4               (partselect    ) [ 0000]
tmp_2                  (bitselect     ) [ 0100]
t_V                    (load          ) [ 0100]
destMacAddress_V_loa   (load          ) [ 0110]
p_Val2_1               (load          ) [ 0110]
StgValue_19            (switch        ) [ 0110]
StgValue_20            (br            ) [ 0110]
tmp_4                  (trunc         ) [ 0000]
p_Result_1             (partset       ) [ 0110]
StgValue_23            (store         ) [ 0000]
p_Result_4_i           (partselect    ) [ 0000]
StgValue_25            (store         ) [ 0000]
StgValue_26            (br            ) [ 0110]
tmp_3                  (trunc         ) [ 0110]
StgValue_28            (store         ) [ 0000]
p_Result_1_i           (partselect    ) [ 0000]
p_Result_s             (partset       ) [ 0110]
StgValue_31            (store         ) [ 0000]
StgValue_32            (br            ) [ 0110]
cics_wordCount_V_fla   (phi           ) [ 0000]
dataLen_V_loc_i        (phi           ) [ 0000]
sentBytes_V_flag_i     (phi           ) [ 0000]
sentBytes_V_loc_i      (phi           ) [ 0000]
t_V_1                  (phi           ) [ 0000]
tmp_1_i                (icmp          ) [ 0111]
StgValue_39            (br            ) [ 0000]
tmp_7_i                (icmp          ) [ 0111]
StgValue_41            (br            ) [ 0000]
lhs_V_1                (zext          ) [ 0000]
rhs_V_1                (zext          ) [ 0000]
ret_V_3                (sub           ) [ 0000]
tmp_4_i                (icmp          ) [ 0111]
StgValue_46            (br            ) [ 0000]
tmp_9_i                (icmp          ) [ 0111]
StgValue_48            (br            ) [ 0000]
tmp_12_i               (icmp          ) [ 0110]
tmp_15_i               (icmp          ) [ 0110]
tmp_18_i               (icmp          ) [ 0110]
tmp_21_i               (icmp          ) [ 0110]
tmp_24_i               (icmp          ) [ 0110]
tmp_27_i               (icmp          ) [ 0110]
tmp_30_i               (icmp          ) [ 0110]
tmp_9                  (trunc         ) [ 0110]
StgValue_57            (br            ) [ 0000]
p_Result_13_i          (partselect    ) [ 0000]
p_Result_14_i          (partselect    ) [ 0000]
keepTemp_V             (bitconcatenate) [ 0111]
tmp_7                  (trunc         ) [ 0110]
tmp_8                  (bitselect     ) [ 0000]
tmp_last_V_1           (xor           ) [ 0111]
tmp_8_i                (icmp          ) [ 0110]
cics_wordCount_V_fla_2 (or            ) [ 0000]
cics_wordCount_V_new_1 (select        ) [ 0000]
tmp_11_i               (icmp          ) [ 0000]
tmp_14_i               (icmp          ) [ 0000]
tmp_17_i               (icmp          ) [ 0000]
tmp_20_i               (icmp          ) [ 0000]
tmp_23_i               (icmp          ) [ 0000]
tmp_26_i               (icmp          ) [ 0000]
tmp_29_i               (icmp          ) [ 0000]
tmp_32_i               (icmp          ) [ 0000]
sel_tmp1               (xor           ) [ 0000]
sel_tmp2               (and           ) [ 0000]
sel_tmp6_demorgan      (or            ) [ 0000]
sel_tmp6               (xor           ) [ 0000]
sel_tmp7               (and           ) [ 0000]
sel_tmp13_demorgan     (or            ) [ 0000]
sel_tmp                (xor           ) [ 0000]
sel_tmp3               (and           ) [ 0000]
sel_tmp22_demorgan     (or            ) [ 0000]
sel_tmp4               (xor           ) [ 0000]
sel_tmp5               (and           ) [ 0000]
sel_tmp33_demorgan     (or            ) [ 0000]
sel_tmp8               (xor           ) [ 0000]
sel_tmp9               (and           ) [ 0000]
sel_tmp46_demorgan     (or            ) [ 0000]
sel_tmp10              (xor           ) [ 0000]
sel_tmp11              (and           ) [ 0000]
tmp3                   (or            ) [ 0000]
tmp4                   (or            ) [ 0000]
tmp2                   (or            ) [ 0000]
tmp6                   (or            ) [ 0000]
tmp8                   (or            ) [ 0000]
tmp7                   (or            ) [ 0000]
tmp5                   (or            ) [ 0000]
sentBytes_V_flag_8_i   (or            ) [ 0000]
newSel_v_cast_cast     (select        ) [ 0000]
newSel9_v              (select        ) [ 0000]
or_cond1               (or            ) [ 0000]
newSel11_v_cast_cast   (select        ) [ 0000]
or_cond2               (or            ) [ 0000]
newSel13_v             (select        ) [ 0000]
or_cond3               (or            ) [ 0000]
newSel15_v             (select        ) [ 0000]
newSel15_v_cast        (zext          ) [ 0000]
or_cond4               (or            ) [ 0000]
newSel17_v             (select        ) [ 0000]
or_cond5               (or            ) [ 0000]
newSel19_v             (select        ) [ 0000]
newSel19_v_cast        (zext          ) [ 0000]
newSel                 (add           ) [ 0000]
or_cond6               (or            ) [ 0000]
newSel1                (select        ) [ 0000]
StgValue_117           (br            ) [ 0000]
tmp_5                  (trunc         ) [ 0110]
p_Result_10_i          (partselect    ) [ 0110]
p_Result_11_i          (partselect    ) [ 0110]
tmp_6                  (bitselect     ) [ 0000]
tmp_last_V             (xor           ) [ 0111]
tmp_2_i                (icmp          ) [ 0110]
cics_wordCount_V_fla_1 (or            ) [ 0000]
cics_wordCount_V_new   (select        ) [ 0000]
StgValue_126           (br            ) [ 0000]
cics_wordCount_V_fla_3 (phi           ) [ 0000]
cics_wordCount_V_new_2 (phi           ) [ 0000]
sentBytes_V_flag_10_s  (phi           ) [ 0000]
sentBytes_V_new_i      (phi           ) [ 0000]
sendWord_2_3_i         (phi           ) [ 0000]
StgValue_132           (store         ) [ 0000]
StgValue_133           (br            ) [ 0000]
tmp_34_i               (xor           ) [ 0000]
StgValue_135           (store         ) [ 0000]
StgValue_136           (br            ) [ 0000]
cics_wordCount_V_fla_4 (phi           ) [ 0111]
cics_wordCount_V_new_3 (phi           ) [ 0000]
StgValue_139           (br            ) [ 0000]
StgValue_140           (store         ) [ 0000]
StgValue_141           (br            ) [ 0000]
StgValue_142           (br            ) [ 0000]
tmp_3_i                (icmp          ) [ 0111]
StgValue_144           (br            ) [ 0000]
tmp_i                  (icmp          ) [ 0111]
StgValue_146           (br            ) [ 0000]
lhs_V                  (zext          ) [ 0000]
rhs_V                  (zext          ) [ 0000]
ret_V                  (sub           ) [ 0000]
tmp_5_i                (icmp          ) [ 0110]
StgValue_151           (br            ) [ 0000]
p_Result_6_i           (partselect    ) [ 0110]
StgValue_153           (br            ) [ 0000]
sentBytes_V_flag_11_s  (phi           ) [ 0000]
StgValue_155           (store         ) [ 0000]
StgValue_156           (br            ) [ 0000]
sentBytes_V_flag_13_s  (phi           ) [ 0111]
sentBytes_V_new_10_i   (phi           ) [ 0000]
StgValue_159           (br            ) [ 0000]
StgValue_160           (store         ) [ 0000]
p_Val2_2               (load          ) [ 0000]
v2_V                   (phi           ) [ 0110]
v1_V                   (phi           ) [ 0110]
sel_tmp12              (xor           ) [ 0000]
sel_tmp13              (and           ) [ 0000]
sel_tmp104_demorgan    (or            ) [ 0000]
sel_tmp14              (xor           ) [ 0000]
sel_tmp15              (and           ) [ 0000]
sel_tmp111_demorgan    (or            ) [ 0000]
sel_tmp16              (xor           ) [ 0000]
sel_tmp17              (and           ) [ 0000]
sel_tmp120_demorgan    (or            ) [ 0000]
sel_tmp18              (xor           ) [ 0000]
sel_tmp19              (and           ) [ 0000]
sel_tmp131_demorgan    (or            ) [ 0000]
sel_tmp20              (xor           ) [ 0000]
sel_tmp21              (and           ) [ 0000]
newSel23_cast_cast     (select        ) [ 0000]
or_cond7               (or            ) [ 0000]
newSel2                (select        ) [ 0000]
or_cond8               (or            ) [ 0000]
newSel3                (select        ) [ 0000]
or_cond9               (or            ) [ 0000]
newSel29_cast_cast     (select        ) [ 0000]
newSel4                (select        ) [ 0000]
newSel31_cast          (zext          ) [ 0000]
or_cond                (or            ) [ 0000]
newSel5                (select        ) [ 0000]
sendWord_keep_V_1      (select        ) [ 0101]
p_Result_18_i          (partselect    ) [ 0000]
sendWord_data_V_2      (bitconcatenate) [ 0101]
p_Result_15_i          (partselect    ) [ 0000]
sendWord_data_V_1      (bitconcatenate) [ 0101]
p_Result_8             (bitconcatenate) [ 0000]
tmp_user_V_2           (select        ) [ 0000]
tmp_user_V_3           (zext          ) [ 0101]
p_Result_8_i           (partselect    ) [ 0000]
sendWord_data_V        (bitconcatenate) [ 0101]
sendWord_keep_V        (bitconcatenate) [ 0101]
p_Result_7             (bitconcatenate) [ 0000]
tmp_user_V             (select        ) [ 0000]
tmp_user_V_1           (zext          ) [ 0101]
StgValue_206           (store         ) [ 0000]
tmp_keep_V_1           (select        ) [ 0101]
p_Result_7_i           (partselect    ) [ 0000]
p_Result_11            (zext          ) [ 0101]
p_Result_5_i           (partselect    ) [ 0000]
p_Result_9             (zext          ) [ 0101]
p_Result_10            (zext          ) [ 0101]
StgValue_215           (specinterface ) [ 0000]
StgValue_216           (specinterface ) [ 0000]
StgValue_217           (specpipeline  ) [ 0000]
StgValue_218           (write         ) [ 0000]
StgValue_219           (write         ) [ 0000]
StgValue_220           (write         ) [ 0000]
StgValue_221           (br            ) [ 0000]
StgValue_222           (write         ) [ 0000]
StgValue_223           (write         ) [ 0000]
StgValue_224           (br            ) [ 0000]
StgValue_225           (ret           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="dataOut_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataOut_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="dataOut_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataOut_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dataOut_V_last_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataOut_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dataOut_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataOut_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="ipDataFifo_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ipDataFifo_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="cics_wasLast">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cics_wasLast"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="dataLen_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataLen_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="sentBytes_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sentBytes_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="cics_prevWord_data_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cics_prevWord_data_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="cics_prevWord_keep_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cics_prevWord_keep_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="cics_wordCount_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cics_wordCount_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="destMacAddress_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="destMacAddress_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="srcMacAddress_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcMacAddress_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i185P"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i185P"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i185.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i185.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.set.i48.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i185.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.set.i48.i16"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i185.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i6.i2"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i48.i16"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i64P.i8P.i1P.i112P"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i96.i48.i48"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="168" class="1004" name="tmp_nbreadreq_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="0" index="1" bw="185" slack="0"/>
<pin id="171" dir="0" index="2" bw="1" slack="0"/>
<pin id="172" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="tmp1_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="185" slack="0"/>
<pin id="178" dir="0" index="1" bw="185" slack="0"/>
<pin id="179" dir="1" index="2" bw="185" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp1/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="grp_write_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="0" slack="0"/>
<pin id="184" dir="0" index="1" bw="64" slack="0"/>
<pin id="185" dir="0" index="2" bw="8" slack="0"/>
<pin id="186" dir="0" index="3" bw="1" slack="0"/>
<pin id="187" dir="0" index="4" bw="112" slack="0"/>
<pin id="188" dir="0" index="5" bw="64" slack="0"/>
<pin id="189" dir="0" index="6" bw="8" slack="0"/>
<pin id="190" dir="0" index="7" bw="1" slack="0"/>
<pin id="191" dir="0" index="8" bw="96" slack="0"/>
<pin id="192" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_192/2 StgValue_198/2 StgValue_205/2 StgValue_210/2 StgValue_214/2 "/>
</bind>
</comp>

<comp id="200" class="1005" name="cics_wordCount_V_fla_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="202" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="cics_wordCount_V_fla (phireg) "/>
</bind>
</comp>

<comp id="203" class="1004" name="cics_wordCount_V_fla_phi_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="0"/>
<pin id="205" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="206" dir="0" index="2" bw="1" slack="0"/>
<pin id="207" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="208" dir="0" index="4" bw="1" slack="0"/>
<pin id="209" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="210" dir="0" index="6" bw="1" slack="0"/>
<pin id="211" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="8" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="cics_wordCount_V_fla/1 "/>
</bind>
</comp>

<comp id="217" class="1005" name="dataLen_V_loc_i_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="219" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="dataLen_V_loc_i (phireg) "/>
</bind>
</comp>

<comp id="220" class="1004" name="dataLen_V_loc_i_phi_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="8" slack="0"/>
<pin id="222" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="223" dir="0" index="2" bw="8" slack="0"/>
<pin id="224" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="225" dir="0" index="4" bw="8" slack="0"/>
<pin id="226" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="227" dir="0" index="6" bw="8" slack="0"/>
<pin id="228" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="229" dir="1" index="8" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="dataLen_V_loc_i/1 "/>
</bind>
</comp>

<comp id="230" class="1005" name="sentBytes_V_flag_i_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="232" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="sentBytes_V_flag_i (phireg) "/>
</bind>
</comp>

<comp id="233" class="1004" name="sentBytes_V_flag_i_phi_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="0"/>
<pin id="235" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="236" dir="0" index="2" bw="1" slack="0"/>
<pin id="237" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="238" dir="0" index="4" bw="1" slack="0"/>
<pin id="239" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="240" dir="0" index="6" bw="1" slack="0"/>
<pin id="241" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="242" dir="1" index="8" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sentBytes_V_flag_i/1 "/>
</bind>
</comp>

<comp id="247" class="1005" name="sentBytes_V_loc_i_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="249" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="sentBytes_V_loc_i (phireg) "/>
</bind>
</comp>

<comp id="250" class="1004" name="sentBytes_V_loc_i_phi_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="8" slack="0"/>
<pin id="252" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="253" dir="0" index="2" bw="8" slack="0"/>
<pin id="254" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="255" dir="0" index="4" bw="1" slack="0"/>
<pin id="256" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="257" dir="0" index="6" bw="8" slack="0"/>
<pin id="258" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="259" dir="1" index="8" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sentBytes_V_loc_i/1 "/>
</bind>
</comp>

<comp id="261" class="1005" name="t_V_1_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="3" slack="2147483647"/>
<pin id="263" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="t_V_1 (phireg) "/>
</bind>
</comp>

<comp id="264" class="1004" name="t_V_1_phi_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="3" slack="0"/>
<pin id="266" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="267" dir="0" index="2" bw="3" slack="0"/>
<pin id="268" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="269" dir="0" index="4" bw="3" slack="0"/>
<pin id="270" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="271" dir="0" index="6" bw="1" slack="0"/>
<pin id="272" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="273" dir="1" index="8" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V_1/1 "/>
</bind>
</comp>

<comp id="277" class="1005" name="cics_wordCount_V_fla_3_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="279" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="cics_wordCount_V_fla_3 (phireg) "/>
</bind>
</comp>

<comp id="280" class="1004" name="cics_wordCount_V_fla_3_phi_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="0"/>
<pin id="282" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="283" dir="0" index="2" bw="1" slack="0"/>
<pin id="284" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="285" dir="0" index="4" bw="1" slack="0"/>
<pin id="286" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="287" dir="0" index="6" bw="1" slack="0"/>
<pin id="288" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="289" dir="0" index="8" bw="1" slack="0"/>
<pin id="290" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="291" dir="1" index="10" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="cics_wordCount_V_fla_3/1 "/>
</bind>
</comp>

<comp id="295" class="1005" name="cics_wordCount_V_new_2_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="3" slack="2147483647"/>
<pin id="297" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="cics_wordCount_V_new_2 (phireg) "/>
</bind>
</comp>

<comp id="298" class="1004" name="cics_wordCount_V_new_2_phi_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="3" slack="0"/>
<pin id="300" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="301" dir="0" index="2" bw="3" slack="0"/>
<pin id="302" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="303" dir="0" index="4" bw="3" slack="0"/>
<pin id="304" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="305" dir="0" index="6" bw="3" slack="0"/>
<pin id="306" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="307" dir="0" index="8" bw="3" slack="0"/>
<pin id="308" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="309" dir="1" index="10" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="cics_wordCount_V_new_2/1 "/>
</bind>
</comp>

<comp id="313" class="1005" name="sentBytes_V_flag_10_s_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="315" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="sentBytes_V_flag_10_s (phireg) "/>
</bind>
</comp>

<comp id="316" class="1004" name="sentBytes_V_flag_10_s_phi_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="0"/>
<pin id="318" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="319" dir="0" index="2" bw="1" slack="0"/>
<pin id="320" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="321" dir="0" index="4" bw="1" slack="0"/>
<pin id="322" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="323" dir="0" index="6" bw="1" slack="0"/>
<pin id="324" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="325" dir="0" index="8" bw="1" slack="0"/>
<pin id="326" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="327" dir="1" index="10" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sentBytes_V_flag_10_s/1 "/>
</bind>
</comp>

<comp id="332" class="1005" name="sentBytes_V_new_i_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="334" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="sentBytes_V_new_i (phireg) "/>
</bind>
</comp>

<comp id="335" class="1004" name="sentBytes_V_new_i_phi_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="0"/>
<pin id="337" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="338" dir="0" index="2" bw="8" slack="0"/>
<pin id="339" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="340" dir="0" index="4" bw="1" slack="0"/>
<pin id="341" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="342" dir="0" index="6" bw="8" slack="0"/>
<pin id="343" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="344" dir="0" index="8" bw="1" slack="0"/>
<pin id="345" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="346" dir="1" index="10" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sentBytes_V_new_i/1 "/>
</bind>
</comp>

<comp id="351" class="1005" name="sendWord_2_3_i_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="353" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="sendWord_2_3_i (phireg) "/>
</bind>
</comp>

<comp id="354" class="1004" name="sendWord_2_3_i_phi_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="0"/>
<pin id="356" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="357" dir="0" index="2" bw="1" slack="0"/>
<pin id="358" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="359" dir="0" index="4" bw="1" slack="0"/>
<pin id="360" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="361" dir="0" index="6" bw="1" slack="0"/>
<pin id="362" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="363" dir="0" index="8" bw="1" slack="0"/>
<pin id="364" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="365" dir="1" index="10" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sendWord_2_3_i/1 "/>
</bind>
</comp>

<comp id="369" class="1005" name="cics_wordCount_V_fla_4_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="1" slack="2"/>
<pin id="371" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="cics_wordCount_V_fla_4 (phireg) "/>
</bind>
</comp>

<comp id="372" class="1004" name="cics_wordCount_V_fla_4_phi_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="0"/>
<pin id="374" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="375" dir="0" index="2" bw="1" slack="0"/>
<pin id="376" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="377" dir="1" index="4" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="cics_wordCount_V_fla_4/1 "/>
</bind>
</comp>

<comp id="381" class="1005" name="cics_wordCount_V_new_3_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="3" slack="2147483647"/>
<pin id="383" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="cics_wordCount_V_new_3 (phireg) "/>
</bind>
</comp>

<comp id="384" class="1004" name="cics_wordCount_V_new_3_phi_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="1" slack="0"/>
<pin id="386" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="387" dir="0" index="2" bw="3" slack="0"/>
<pin id="388" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="389" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="cics_wordCount_V_new_3/1 "/>
</bind>
</comp>

<comp id="392" class="1005" name="sentBytes_V_flag_11_s_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="394" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="sentBytes_V_flag_11_s (phireg) "/>
</bind>
</comp>

<comp id="395" class="1004" name="sentBytes_V_flag_11_s_phi_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="1" slack="0"/>
<pin id="397" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="398" dir="0" index="2" bw="1" slack="0"/>
<pin id="399" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="400" dir="0" index="4" bw="1" slack="0"/>
<pin id="401" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="402" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sentBytes_V_flag_11_s/1 "/>
</bind>
</comp>

<comp id="406" class="1005" name="sentBytes_V_flag_13_s_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="1" slack="2"/>
<pin id="408" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="sentBytes_V_flag_13_s (phireg) "/>
</bind>
</comp>

<comp id="409" class="1004" name="sentBytes_V_flag_13_s_phi_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="1" slack="0"/>
<pin id="411" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="412" dir="0" index="2" bw="1" slack="0"/>
<pin id="413" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="414" dir="0" index="4" bw="1" slack="0"/>
<pin id="415" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="416" dir="1" index="6" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sentBytes_V_flag_13_s/1 "/>
</bind>
</comp>

<comp id="421" class="1005" name="sentBytes_V_new_10_i_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="423" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="sentBytes_V_new_10_i (phireg) "/>
</bind>
</comp>

<comp id="424" class="1004" name="sentBytes_V_new_10_i_phi_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="8" slack="0"/>
<pin id="426" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="427" dir="0" index="2" bw="8" slack="0"/>
<pin id="428" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="429" dir="0" index="4" bw="8" slack="0"/>
<pin id="430" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="431" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sentBytes_V_new_10_i/1 "/>
</bind>
</comp>

<comp id="433" class="1005" name="v2_V_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="48" slack="2147483647"/>
<pin id="435" dir="1" index="1" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opset="v2_V (phireg) "/>
</bind>
</comp>

<comp id="436" class="1004" name="v2_V_phi_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="48" slack="1"/>
<pin id="438" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="439" dir="0" index="2" bw="48" slack="1"/>
<pin id="440" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="441" dir="0" index="4" bw="48" slack="1"/>
<pin id="442" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="443" dir="0" index="6" bw="48" slack="1"/>
<pin id="444" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="445" dir="1" index="8" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="v2_V/2 "/>
</bind>
</comp>

<comp id="446" class="1005" name="v1_V_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="48" slack="2147483647"/>
<pin id="448" dir="1" index="1" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opset="v1_V (phireg) "/>
</bind>
</comp>

<comp id="449" class="1004" name="v1_V_phi_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="48" slack="1"/>
<pin id="451" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="452" dir="0" index="2" bw="48" slack="1"/>
<pin id="453" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="454" dir="0" index="4" bw="48" slack="1"/>
<pin id="455" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="456" dir="0" index="6" bw="48" slack="1"/>
<pin id="457" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="458" dir="1" index="8" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="v1_V/2 "/>
</bind>
</comp>

<comp id="459" class="1004" name="grp_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="2" slack="0"/>
<pin id="461" dir="0" index="1" bw="8" slack="0"/>
<pin id="462" dir="0" index="2" bw="4" slack="0"/>
<pin id="463" dir="0" index="3" bw="4" slack="0"/>
<pin id="464" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_13_i/1 p_Result_10_i/1 p_Result_6_i/1 "/>
</bind>
</comp>

<comp id="468" class="1004" name="grp_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="6" slack="0"/>
<pin id="470" dir="0" index="1" bw="185" slack="0"/>
<pin id="471" dir="0" index="2" bw="8" slack="0"/>
<pin id="472" dir="0" index="3" bw="8" slack="0"/>
<pin id="473" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_14_i/1 p_Result_11_i/1 "/>
</bind>
</comp>

<comp id="478" class="1004" name="grp_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="1" slack="0"/>
<pin id="480" dir="0" index="1" bw="185" slack="0"/>
<pin id="481" dir="0" index="2" bw="8" slack="0"/>
<pin id="482" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_8/1 tmp_6/1 "/>
</bind>
</comp>

<comp id="486" class="1004" name="grp_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="1" slack="0"/>
<pin id="488" dir="0" index="1" bw="1" slack="0"/>
<pin id="489" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_last_V_1/1 tmp_last_V/1 "/>
</bind>
</comp>

<comp id="494" class="1004" name="grp_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="3" slack="0"/>
<pin id="496" dir="0" index="1" bw="3" slack="0"/>
<pin id="497" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_8_i/1 tmp_2_i/1 "/>
</bind>
</comp>

<comp id="500" class="1004" name="grp_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="1" slack="0"/>
<pin id="502" dir="0" index="1" bw="1" slack="0"/>
<pin id="503" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="cics_wordCount_V_fla_2/1 cics_wordCount_V_fla_1/1 "/>
</bind>
</comp>

<comp id="508" class="1004" name="grp_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="1" slack="0"/>
<pin id="510" dir="0" index="1" bw="3" slack="0"/>
<pin id="511" dir="0" index="2" bw="3" slack="0"/>
<pin id="512" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="cics_wordCount_V_new_1/1 cics_wordCount_V_new/1 "/>
</bind>
</comp>

<comp id="518" class="1004" name="grp_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="16" slack="0"/>
<pin id="520" dir="0" index="1" bw="64" slack="0"/>
<pin id="521" dir="0" index="2" bw="7" slack="0"/>
<pin id="522" dir="0" index="3" bw="7" slack="0"/>
<pin id="523" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_18_i/2 p_Result_15_i/2 p_Result_8_i/2 p_Result_7_i/2 p_Result_5_i/2 "/>
</bind>
</comp>

<comp id="527" class="1005" name="reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="2" slack="1"/>
<pin id="529" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_10_i p_Result_6_i "/>
</bind>
</comp>

<comp id="531" class="1004" name="cics_wasLast_load_load_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="1" slack="0"/>
<pin id="533" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cics_wasLast_load/1 "/>
</bind>
</comp>

<comp id="535" class="1004" name="dataLen_V_load_load_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="8" slack="0"/>
<pin id="537" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dataLen_V_load/1 "/>
</bind>
</comp>

<comp id="544" class="1004" name="sentBytes_V_load_load_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="8" slack="0"/>
<pin id="546" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sentBytes_V_load/1 "/>
</bind>
</comp>

<comp id="551" class="1004" name="p_Val2_3_load_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="8" slack="0"/>
<pin id="553" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_3/1 "/>
</bind>
</comp>

<comp id="556" class="1004" name="tmp_not_i_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="1" slack="0"/>
<pin id="558" dir="0" index="1" bw="1" slack="0"/>
<pin id="559" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_not_i/1 "/>
</bind>
</comp>

<comp id="562" class="1004" name="brmerge_i_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="1" slack="0"/>
<pin id="564" dir="0" index="1" bw="1" slack="0"/>
<pin id="565" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge_i/1 "/>
</bind>
</comp>

<comp id="568" class="1004" name="p_Val2_s_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="185" slack="0"/>
<pin id="570" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="572" class="1004" name="p_Val2_4_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="8" slack="0"/>
<pin id="574" dir="0" index="1" bw="185" slack="0"/>
<pin id="575" dir="0" index="2" bw="8" slack="0"/>
<pin id="576" dir="0" index="3" bw="8" slack="0"/>
<pin id="577" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_4/1 "/>
</bind>
</comp>

<comp id="582" class="1004" name="tmp_2_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="1" slack="0"/>
<pin id="584" dir="0" index="1" bw="185" slack="0"/>
<pin id="585" dir="0" index="2" bw="8" slack="0"/>
<pin id="586" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="590" class="1004" name="t_V_load_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="3" slack="0"/>
<pin id="592" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_V/1 "/>
</bind>
</comp>

<comp id="595" class="1004" name="destMacAddress_V_loa_load_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="48" slack="0"/>
<pin id="597" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="destMacAddress_V_loa/1 "/>
</bind>
</comp>

<comp id="599" class="1004" name="p_Val2_1_load_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="48" slack="0"/>
<pin id="601" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_1/1 "/>
</bind>
</comp>

<comp id="603" class="1004" name="tmp_4_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="185" slack="0"/>
<pin id="605" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="607" class="1004" name="p_Result_1_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="48" slack="0"/>
<pin id="609" dir="0" index="1" bw="48" slack="0"/>
<pin id="610" dir="0" index="2" bw="32" slack="0"/>
<pin id="611" dir="0" index="3" bw="6" slack="0"/>
<pin id="612" dir="0" index="4" bw="7" slack="0"/>
<pin id="613" dir="1" index="5" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_1/1 "/>
</bind>
</comp>

<comp id="619" class="1004" name="StgValue_23_store_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="48" slack="0"/>
<pin id="621" dir="0" index="1" bw="48" slack="0"/>
<pin id="622" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_23/1 "/>
</bind>
</comp>

<comp id="625" class="1004" name="p_Result_4_i_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="8" slack="0"/>
<pin id="627" dir="0" index="1" bw="185" slack="0"/>
<pin id="628" dir="0" index="2" bw="7" slack="0"/>
<pin id="629" dir="0" index="3" bw="7" slack="0"/>
<pin id="630" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_4_i/1 "/>
</bind>
</comp>

<comp id="636" class="1004" name="StgValue_25_store_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="8" slack="0"/>
<pin id="638" dir="0" index="1" bw="8" slack="0"/>
<pin id="639" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_25/1 "/>
</bind>
</comp>

<comp id="642" class="1004" name="tmp_3_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="185" slack="0"/>
<pin id="644" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="646" class="1004" name="StgValue_28_store_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="48" slack="0"/>
<pin id="648" dir="0" index="1" bw="48" slack="0"/>
<pin id="649" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_28/1 "/>
</bind>
</comp>

<comp id="652" class="1004" name="p_Result_1_i_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="16" slack="0"/>
<pin id="654" dir="0" index="1" bw="185" slack="0"/>
<pin id="655" dir="0" index="2" bw="7" slack="0"/>
<pin id="656" dir="0" index="3" bw="7" slack="0"/>
<pin id="657" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_1_i/1 "/>
</bind>
</comp>

<comp id="662" class="1004" name="p_Result_s_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="48" slack="0"/>
<pin id="664" dir="0" index="1" bw="48" slack="0"/>
<pin id="665" dir="0" index="2" bw="16" slack="0"/>
<pin id="666" dir="0" index="3" bw="1" slack="0"/>
<pin id="667" dir="0" index="4" bw="5" slack="0"/>
<pin id="668" dir="1" index="5" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="674" class="1004" name="StgValue_31_store_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="48" slack="0"/>
<pin id="676" dir="0" index="1" bw="48" slack="0"/>
<pin id="677" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_31/1 "/>
</bind>
</comp>

<comp id="680" class="1004" name="tmp_1_i_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="3" slack="0"/>
<pin id="682" dir="0" index="1" bw="3" slack="0"/>
<pin id="683" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1_i/1 "/>
</bind>
</comp>

<comp id="686" class="1004" name="tmp_7_i_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="8" slack="0"/>
<pin id="688" dir="0" index="1" bw="1" slack="0"/>
<pin id="689" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_7_i/1 "/>
</bind>
</comp>

<comp id="692" class="1004" name="lhs_V_1_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="8" slack="0"/>
<pin id="694" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_1/1 "/>
</bind>
</comp>

<comp id="696" class="1004" name="rhs_V_1_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="8" slack="0"/>
<pin id="698" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_1/1 "/>
</bind>
</comp>

<comp id="700" class="1004" name="ret_V_3_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="8" slack="0"/>
<pin id="702" dir="0" index="1" bw="8" slack="0"/>
<pin id="703" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_3/1 "/>
</bind>
</comp>

<comp id="706" class="1004" name="tmp_4_i_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="9" slack="0"/>
<pin id="708" dir="0" index="1" bw="5" slack="0"/>
<pin id="709" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4_i/1 "/>
</bind>
</comp>

<comp id="712" class="1004" name="tmp_9_i_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="8" slack="0"/>
<pin id="714" dir="0" index="1" bw="8" slack="0"/>
<pin id="715" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_9_i/1 "/>
</bind>
</comp>

<comp id="718" class="1004" name="tmp_12_i_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="9" slack="0"/>
<pin id="720" dir="0" index="1" bw="5" slack="0"/>
<pin id="721" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_12_i/1 "/>
</bind>
</comp>

<comp id="724" class="1004" name="tmp_15_i_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="9" slack="0"/>
<pin id="726" dir="0" index="1" bw="4" slack="0"/>
<pin id="727" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_15_i/1 "/>
</bind>
</comp>

<comp id="730" class="1004" name="tmp_18_i_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="9" slack="0"/>
<pin id="732" dir="0" index="1" bw="4" slack="0"/>
<pin id="733" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_18_i/1 "/>
</bind>
</comp>

<comp id="736" class="1004" name="tmp_21_i_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="9" slack="0"/>
<pin id="738" dir="0" index="1" bw="4" slack="0"/>
<pin id="739" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_21_i/1 "/>
</bind>
</comp>

<comp id="742" class="1004" name="tmp_24_i_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="9" slack="0"/>
<pin id="744" dir="0" index="1" bw="4" slack="0"/>
<pin id="745" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_24_i/1 "/>
</bind>
</comp>

<comp id="748" class="1004" name="tmp_27_i_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="9" slack="0"/>
<pin id="750" dir="0" index="1" bw="3" slack="0"/>
<pin id="751" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_27_i/1 "/>
</bind>
</comp>

<comp id="754" class="1004" name="tmp_30_i_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="9" slack="0"/>
<pin id="756" dir="0" index="1" bw="3" slack="0"/>
<pin id="757" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_30_i/1 "/>
</bind>
</comp>

<comp id="760" class="1004" name="tmp_9_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="185" slack="0"/>
<pin id="762" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_9/1 "/>
</bind>
</comp>

<comp id="764" class="1004" name="keepTemp_V_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="8" slack="0"/>
<pin id="766" dir="0" index="1" bw="6" slack="0"/>
<pin id="767" dir="0" index="2" bw="2" slack="0"/>
<pin id="768" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="keepTemp_V/1 "/>
</bind>
</comp>

<comp id="772" class="1004" name="tmp_7_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="185" slack="0"/>
<pin id="774" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="776" class="1004" name="tmp_11_i_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="8" slack="0"/>
<pin id="778" dir="0" index="1" bw="1" slack="0"/>
<pin id="779" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_11_i/1 "/>
</bind>
</comp>

<comp id="782" class="1004" name="tmp_14_i_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="8" slack="0"/>
<pin id="784" dir="0" index="1" bw="8" slack="0"/>
<pin id="785" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_14_i/1 "/>
</bind>
</comp>

<comp id="788" class="1004" name="tmp_17_i_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="8" slack="0"/>
<pin id="790" dir="0" index="1" bw="7" slack="0"/>
<pin id="791" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_17_i/1 "/>
</bind>
</comp>

<comp id="794" class="1004" name="tmp_20_i_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="8" slack="0"/>
<pin id="796" dir="0" index="1" bw="6" slack="0"/>
<pin id="797" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_20_i/1 "/>
</bind>
</comp>

<comp id="800" class="1004" name="tmp_23_i_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="8" slack="0"/>
<pin id="802" dir="0" index="1" bw="5" slack="0"/>
<pin id="803" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_23_i/1 "/>
</bind>
</comp>

<comp id="806" class="1004" name="tmp_26_i_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="8" slack="0"/>
<pin id="808" dir="0" index="1" bw="4" slack="0"/>
<pin id="809" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_26_i/1 "/>
</bind>
</comp>

<comp id="812" class="1004" name="tmp_29_i_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="8" slack="0"/>
<pin id="814" dir="0" index="1" bw="3" slack="0"/>
<pin id="815" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_29_i/1 "/>
</bind>
</comp>

<comp id="818" class="1004" name="tmp_32_i_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="8" slack="0"/>
<pin id="820" dir="0" index="1" bw="1" slack="0"/>
<pin id="821" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_32_i/1 "/>
</bind>
</comp>

<comp id="824" class="1004" name="sel_tmp1_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="1" slack="0"/>
<pin id="826" dir="0" index="1" bw="1" slack="0"/>
<pin id="827" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp1/1 "/>
</bind>
</comp>

<comp id="830" class="1004" name="sel_tmp2_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="1" slack="0"/>
<pin id="832" dir="0" index="1" bw="1" slack="0"/>
<pin id="833" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp2/1 "/>
</bind>
</comp>

<comp id="836" class="1004" name="sel_tmp6_demorgan_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="1" slack="0"/>
<pin id="838" dir="0" index="1" bw="1" slack="0"/>
<pin id="839" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp6_demorgan/1 "/>
</bind>
</comp>

<comp id="842" class="1004" name="sel_tmp6_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="1" slack="0"/>
<pin id="844" dir="0" index="1" bw="1" slack="0"/>
<pin id="845" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp6/1 "/>
</bind>
</comp>

<comp id="848" class="1004" name="sel_tmp7_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="1" slack="0"/>
<pin id="850" dir="0" index="1" bw="1" slack="0"/>
<pin id="851" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp7/1 "/>
</bind>
</comp>

<comp id="854" class="1004" name="sel_tmp13_demorgan_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="1" slack="0"/>
<pin id="856" dir="0" index="1" bw="1" slack="0"/>
<pin id="857" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp13_demorgan/1 "/>
</bind>
</comp>

<comp id="860" class="1004" name="sel_tmp_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="1" slack="0"/>
<pin id="862" dir="0" index="1" bw="1" slack="0"/>
<pin id="863" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp/1 "/>
</bind>
</comp>

<comp id="866" class="1004" name="sel_tmp3_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="1" slack="0"/>
<pin id="868" dir="0" index="1" bw="1" slack="0"/>
<pin id="869" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp3/1 "/>
</bind>
</comp>

<comp id="872" class="1004" name="sel_tmp22_demorgan_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="1" slack="0"/>
<pin id="874" dir="0" index="1" bw="1" slack="0"/>
<pin id="875" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp22_demorgan/1 "/>
</bind>
</comp>

<comp id="878" class="1004" name="sel_tmp4_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="1" slack="0"/>
<pin id="880" dir="0" index="1" bw="1" slack="0"/>
<pin id="881" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp4/1 "/>
</bind>
</comp>

<comp id="884" class="1004" name="sel_tmp5_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="1" slack="0"/>
<pin id="886" dir="0" index="1" bw="1" slack="0"/>
<pin id="887" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp5/1 "/>
</bind>
</comp>

<comp id="890" class="1004" name="sel_tmp33_demorgan_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="1" slack="0"/>
<pin id="892" dir="0" index="1" bw="1" slack="0"/>
<pin id="893" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp33_demorgan/1 "/>
</bind>
</comp>

<comp id="896" class="1004" name="sel_tmp8_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="1" slack="0"/>
<pin id="898" dir="0" index="1" bw="1" slack="0"/>
<pin id="899" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp8/1 "/>
</bind>
</comp>

<comp id="902" class="1004" name="sel_tmp9_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="1" slack="0"/>
<pin id="904" dir="0" index="1" bw="1" slack="0"/>
<pin id="905" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp9/1 "/>
</bind>
</comp>

<comp id="908" class="1004" name="sel_tmp46_demorgan_fu_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="1" slack="0"/>
<pin id="910" dir="0" index="1" bw="1" slack="0"/>
<pin id="911" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp46_demorgan/1 "/>
</bind>
</comp>

<comp id="914" class="1004" name="sel_tmp10_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="1" slack="0"/>
<pin id="916" dir="0" index="1" bw="1" slack="0"/>
<pin id="917" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp10/1 "/>
</bind>
</comp>

<comp id="920" class="1004" name="sel_tmp11_fu_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="1" slack="0"/>
<pin id="922" dir="0" index="1" bw="1" slack="0"/>
<pin id="923" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp11/1 "/>
</bind>
</comp>

<comp id="926" class="1004" name="tmp3_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="1" slack="0"/>
<pin id="928" dir="0" index="1" bw="1" slack="0"/>
<pin id="929" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp3/1 "/>
</bind>
</comp>

<comp id="932" class="1004" name="tmp4_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="1" slack="0"/>
<pin id="934" dir="0" index="1" bw="1" slack="0"/>
<pin id="935" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp4/1 "/>
</bind>
</comp>

<comp id="938" class="1004" name="tmp2_fu_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="1" slack="0"/>
<pin id="940" dir="0" index="1" bw="1" slack="0"/>
<pin id="941" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp2/1 "/>
</bind>
</comp>

<comp id="944" class="1004" name="tmp6_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="1" slack="0"/>
<pin id="946" dir="0" index="1" bw="1" slack="0"/>
<pin id="947" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp6/1 "/>
</bind>
</comp>

<comp id="950" class="1004" name="tmp8_fu_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="1" slack="0"/>
<pin id="952" dir="0" index="1" bw="1" slack="0"/>
<pin id="953" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp8/1 "/>
</bind>
</comp>

<comp id="956" class="1004" name="tmp7_fu_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="1" slack="0"/>
<pin id="958" dir="0" index="1" bw="1" slack="0"/>
<pin id="959" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp7/1 "/>
</bind>
</comp>

<comp id="962" class="1004" name="tmp5_fu_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="1" slack="0"/>
<pin id="964" dir="0" index="1" bw="1" slack="0"/>
<pin id="965" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp5/1 "/>
</bind>
</comp>

<comp id="968" class="1004" name="sentBytes_V_flag_8_i_fu_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="1" slack="0"/>
<pin id="970" dir="0" index="1" bw="1" slack="0"/>
<pin id="971" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sentBytes_V_flag_8_i/1 "/>
</bind>
</comp>

<comp id="975" class="1004" name="newSel_v_cast_cast_fu_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="1" slack="0"/>
<pin id="977" dir="0" index="1" bw="3" slack="0"/>
<pin id="978" dir="0" index="2" bw="3" slack="0"/>
<pin id="979" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel_v_cast_cast/1 "/>
</bind>
</comp>

<comp id="983" class="1004" name="newSel9_v_fu_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="1" slack="0"/>
<pin id="985" dir="0" index="1" bw="3" slack="0"/>
<pin id="986" dir="0" index="2" bw="3" slack="0"/>
<pin id="987" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel9_v/1 "/>
</bind>
</comp>

<comp id="991" class="1004" name="or_cond1_fu_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="1" slack="0"/>
<pin id="993" dir="0" index="1" bw="1" slack="0"/>
<pin id="994" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond1/1 "/>
</bind>
</comp>

<comp id="997" class="1004" name="newSel11_v_cast_cast_fu_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="1" slack="0"/>
<pin id="999" dir="0" index="1" bw="4" slack="0"/>
<pin id="1000" dir="0" index="2" bw="4" slack="0"/>
<pin id="1001" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel11_v_cast_cast/1 "/>
</bind>
</comp>

<comp id="1005" class="1004" name="or_cond2_fu_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="1" slack="0"/>
<pin id="1007" dir="0" index="1" bw="1" slack="0"/>
<pin id="1008" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond2/1 "/>
</bind>
</comp>

<comp id="1011" class="1004" name="newSel13_v_fu_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="1" slack="0"/>
<pin id="1013" dir="0" index="1" bw="4" slack="0"/>
<pin id="1014" dir="0" index="2" bw="1" slack="0"/>
<pin id="1015" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel13_v/1 "/>
</bind>
</comp>

<comp id="1019" class="1004" name="or_cond3_fu_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="1" slack="0"/>
<pin id="1021" dir="0" index="1" bw="1" slack="0"/>
<pin id="1022" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond3/1 "/>
</bind>
</comp>

<comp id="1025" class="1004" name="newSel15_v_fu_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="1" slack="0"/>
<pin id="1027" dir="0" index="1" bw="3" slack="0"/>
<pin id="1028" dir="0" index="2" bw="3" slack="0"/>
<pin id="1029" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel15_v/1 "/>
</bind>
</comp>

<comp id="1033" class="1004" name="newSel15_v_cast_fu_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="3" slack="0"/>
<pin id="1035" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="newSel15_v_cast/1 "/>
</bind>
</comp>

<comp id="1037" class="1004" name="or_cond4_fu_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="1" slack="0"/>
<pin id="1039" dir="0" index="1" bw="1" slack="0"/>
<pin id="1040" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond4/1 "/>
</bind>
</comp>

<comp id="1043" class="1004" name="newSel17_v_fu_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="1" slack="0"/>
<pin id="1045" dir="0" index="1" bw="4" slack="0"/>
<pin id="1046" dir="0" index="2" bw="4" slack="0"/>
<pin id="1047" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel17_v/1 "/>
</bind>
</comp>

<comp id="1051" class="1004" name="or_cond5_fu_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="1" slack="0"/>
<pin id="1053" dir="0" index="1" bw="1" slack="0"/>
<pin id="1054" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond5/1 "/>
</bind>
</comp>

<comp id="1057" class="1004" name="newSel19_v_fu_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="1" slack="0"/>
<pin id="1059" dir="0" index="1" bw="3" slack="0"/>
<pin id="1060" dir="0" index="2" bw="4" slack="0"/>
<pin id="1061" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel19_v/1 "/>
</bind>
</comp>

<comp id="1065" class="1004" name="newSel19_v_cast_fu_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="4" slack="0"/>
<pin id="1067" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="newSel19_v_cast/1 "/>
</bind>
</comp>

<comp id="1069" class="1004" name="newSel_fu_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="4" slack="0"/>
<pin id="1071" dir="0" index="1" bw="8" slack="0"/>
<pin id="1072" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="newSel/1 "/>
</bind>
</comp>

<comp id="1075" class="1004" name="or_cond6_fu_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="1" slack="0"/>
<pin id="1077" dir="0" index="1" bw="1" slack="0"/>
<pin id="1078" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond6/1 "/>
</bind>
</comp>

<comp id="1081" class="1004" name="newSel1_fu_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="1" slack="0"/>
<pin id="1083" dir="0" index="1" bw="8" slack="0"/>
<pin id="1084" dir="0" index="2" bw="1" slack="0"/>
<pin id="1085" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel1/1 "/>
</bind>
</comp>

<comp id="1090" class="1004" name="tmp_5_fu_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="185" slack="0"/>
<pin id="1092" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="1094" class="1004" name="StgValue_132_store_fu_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="8" slack="0"/>
<pin id="1096" dir="0" index="1" bw="8" slack="0"/>
<pin id="1097" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_132/1 "/>
</bind>
</comp>

<comp id="1100" class="1004" name="tmp_34_i_fu_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="1" slack="0"/>
<pin id="1102" dir="0" index="1" bw="1" slack="0"/>
<pin id="1103" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_34_i/1 "/>
</bind>
</comp>

<comp id="1106" class="1004" name="StgValue_135_store_fu_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="1" slack="0"/>
<pin id="1108" dir="0" index="1" bw="1" slack="0"/>
<pin id="1109" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_135/1 "/>
</bind>
</comp>

<comp id="1112" class="1004" name="StgValue_140_store_fu_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="3" slack="0"/>
<pin id="1114" dir="0" index="1" bw="3" slack="0"/>
<pin id="1115" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_140/1 "/>
</bind>
</comp>

<comp id="1118" class="1004" name="tmp_3_i_fu_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="8" slack="0"/>
<pin id="1120" dir="0" index="1" bw="1" slack="0"/>
<pin id="1121" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3_i/1 "/>
</bind>
</comp>

<comp id="1124" class="1004" name="tmp_i_fu_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="8" slack="0"/>
<pin id="1126" dir="0" index="1" bw="8" slack="0"/>
<pin id="1127" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i/1 "/>
</bind>
</comp>

<comp id="1130" class="1004" name="lhs_V_fu_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="8" slack="0"/>
<pin id="1132" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V/1 "/>
</bind>
</comp>

<comp id="1134" class="1004" name="rhs_V_fu_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="8" slack="0"/>
<pin id="1136" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V/1 "/>
</bind>
</comp>

<comp id="1138" class="1004" name="ret_V_fu_1138">
<pin_list>
<pin id="1139" dir="0" index="0" bw="8" slack="0"/>
<pin id="1140" dir="0" index="1" bw="8" slack="0"/>
<pin id="1141" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V/1 "/>
</bind>
</comp>

<comp id="1144" class="1004" name="tmp_5_i_fu_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="9" slack="0"/>
<pin id="1146" dir="0" index="1" bw="3" slack="0"/>
<pin id="1147" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5_i/1 "/>
</bind>
</comp>

<comp id="1150" class="1004" name="StgValue_155_store_fu_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="1" slack="0"/>
<pin id="1152" dir="0" index="1" bw="1" slack="0"/>
<pin id="1153" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_155/1 "/>
</bind>
</comp>

<comp id="1156" class="1004" name="StgValue_160_store_fu_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="8" slack="0"/>
<pin id="1158" dir="0" index="1" bw="8" slack="0"/>
<pin id="1159" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_160/1 "/>
</bind>
</comp>

<comp id="1162" class="1004" name="p_Val2_2_load_fu_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="64" slack="0"/>
<pin id="1164" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_2/2 "/>
</bind>
</comp>

<comp id="1167" class="1004" name="sel_tmp12_fu_1167">
<pin_list>
<pin id="1168" dir="0" index="0" bw="1" slack="1"/>
<pin id="1169" dir="0" index="1" bw="1" slack="0"/>
<pin id="1170" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp12/2 "/>
</bind>
</comp>

<comp id="1172" class="1004" name="sel_tmp13_fu_1172">
<pin_list>
<pin id="1173" dir="0" index="0" bw="1" slack="1"/>
<pin id="1174" dir="0" index="1" bw="1" slack="0"/>
<pin id="1175" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp13/2 "/>
</bind>
</comp>

<comp id="1177" class="1004" name="sel_tmp104_demorgan_fu_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="1" slack="1"/>
<pin id="1179" dir="0" index="1" bw="1" slack="1"/>
<pin id="1180" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp104_demorgan/2 "/>
</bind>
</comp>

<comp id="1181" class="1004" name="sel_tmp14_fu_1181">
<pin_list>
<pin id="1182" dir="0" index="0" bw="1" slack="0"/>
<pin id="1183" dir="0" index="1" bw="1" slack="0"/>
<pin id="1184" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp14/2 "/>
</bind>
</comp>

<comp id="1187" class="1004" name="sel_tmp15_fu_1187">
<pin_list>
<pin id="1188" dir="0" index="0" bw="1" slack="1"/>
<pin id="1189" dir="0" index="1" bw="1" slack="0"/>
<pin id="1190" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp15/2 "/>
</bind>
</comp>

<comp id="1192" class="1004" name="sel_tmp111_demorgan_fu_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="1" slack="0"/>
<pin id="1194" dir="0" index="1" bw="1" slack="1"/>
<pin id="1195" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp111_demorgan/2 "/>
</bind>
</comp>

<comp id="1197" class="1004" name="sel_tmp16_fu_1197">
<pin_list>
<pin id="1198" dir="0" index="0" bw="1" slack="0"/>
<pin id="1199" dir="0" index="1" bw="1" slack="0"/>
<pin id="1200" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp16/2 "/>
</bind>
</comp>

<comp id="1203" class="1004" name="sel_tmp17_fu_1203">
<pin_list>
<pin id="1204" dir="0" index="0" bw="1" slack="1"/>
<pin id="1205" dir="0" index="1" bw="1" slack="0"/>
<pin id="1206" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp17/2 "/>
</bind>
</comp>

<comp id="1208" class="1004" name="sel_tmp120_demorgan_fu_1208">
<pin_list>
<pin id="1209" dir="0" index="0" bw="1" slack="0"/>
<pin id="1210" dir="0" index="1" bw="1" slack="1"/>
<pin id="1211" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp120_demorgan/2 "/>
</bind>
</comp>

<comp id="1213" class="1004" name="sel_tmp18_fu_1213">
<pin_list>
<pin id="1214" dir="0" index="0" bw="1" slack="0"/>
<pin id="1215" dir="0" index="1" bw="1" slack="0"/>
<pin id="1216" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp18/2 "/>
</bind>
</comp>

<comp id="1219" class="1004" name="sel_tmp19_fu_1219">
<pin_list>
<pin id="1220" dir="0" index="0" bw="1" slack="1"/>
<pin id="1221" dir="0" index="1" bw="1" slack="0"/>
<pin id="1222" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp19/2 "/>
</bind>
</comp>

<comp id="1224" class="1004" name="sel_tmp131_demorgan_fu_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="1" slack="0"/>
<pin id="1226" dir="0" index="1" bw="1" slack="1"/>
<pin id="1227" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp131_demorgan/2 "/>
</bind>
</comp>

<comp id="1229" class="1004" name="sel_tmp20_fu_1229">
<pin_list>
<pin id="1230" dir="0" index="0" bw="1" slack="0"/>
<pin id="1231" dir="0" index="1" bw="1" slack="0"/>
<pin id="1232" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp20/2 "/>
</bind>
</comp>

<comp id="1235" class="1004" name="sel_tmp21_fu_1235">
<pin_list>
<pin id="1236" dir="0" index="0" bw="1" slack="1"/>
<pin id="1237" dir="0" index="1" bw="1" slack="0"/>
<pin id="1238" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp21/2 "/>
</bind>
</comp>

<comp id="1240" class="1004" name="newSel23_cast_cast_fu_1240">
<pin_list>
<pin id="1241" dir="0" index="0" bw="1" slack="0"/>
<pin id="1242" dir="0" index="1" bw="4" slack="0"/>
<pin id="1243" dir="0" index="2" bw="5" slack="0"/>
<pin id="1244" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel23_cast_cast/2 "/>
</bind>
</comp>

<comp id="1248" class="1004" name="or_cond7_fu_1248">
<pin_list>
<pin id="1249" dir="0" index="0" bw="1" slack="0"/>
<pin id="1250" dir="0" index="1" bw="1" slack="0"/>
<pin id="1251" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond7/2 "/>
</bind>
</comp>

<comp id="1254" class="1004" name="newSel2_fu_1254">
<pin_list>
<pin id="1255" dir="0" index="0" bw="1" slack="0"/>
<pin id="1256" dir="0" index="1" bw="6" slack="0"/>
<pin id="1257" dir="0" index="2" bw="1" slack="0"/>
<pin id="1258" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel2/2 "/>
</bind>
</comp>

<comp id="1262" class="1004" name="or_cond8_fu_1262">
<pin_list>
<pin id="1263" dir="0" index="0" bw="1" slack="0"/>
<pin id="1264" dir="0" index="1" bw="1" slack="0"/>
<pin id="1265" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond8/2 "/>
</bind>
</comp>

<comp id="1268" class="1004" name="newSel3_fu_1268">
<pin_list>
<pin id="1269" dir="0" index="0" bw="1" slack="0"/>
<pin id="1270" dir="0" index="1" bw="8" slack="0"/>
<pin id="1271" dir="0" index="2" bw="1" slack="0"/>
<pin id="1272" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel3/2 "/>
</bind>
</comp>

<comp id="1276" class="1004" name="or_cond9_fu_1276">
<pin_list>
<pin id="1277" dir="0" index="0" bw="1" slack="0"/>
<pin id="1278" dir="0" index="1" bw="1" slack="1"/>
<pin id="1279" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond9/2 "/>
</bind>
</comp>

<comp id="1281" class="1004" name="newSel29_cast_cast_fu_1281">
<pin_list>
<pin id="1282" dir="0" index="0" bw="1" slack="1"/>
<pin id="1283" dir="0" index="1" bw="3" slack="0"/>
<pin id="1284" dir="0" index="2" bw="1" slack="0"/>
<pin id="1285" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel29_cast_cast/2 "/>
</bind>
</comp>

<comp id="1288" class="1004" name="newSel4_fu_1288">
<pin_list>
<pin id="1289" dir="0" index="0" bw="1" slack="0"/>
<pin id="1290" dir="0" index="1" bw="5" slack="0"/>
<pin id="1291" dir="0" index="2" bw="6" slack="0"/>
<pin id="1292" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel4/2 "/>
</bind>
</comp>

<comp id="1296" class="1004" name="newSel31_cast_fu_1296">
<pin_list>
<pin id="1297" dir="0" index="0" bw="6" slack="0"/>
<pin id="1298" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="newSel31_cast/2 "/>
</bind>
</comp>

<comp id="1300" class="1004" name="or_cond_fu_1300">
<pin_list>
<pin id="1301" dir="0" index="0" bw="1" slack="0"/>
<pin id="1302" dir="0" index="1" bw="1" slack="0"/>
<pin id="1303" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond/2 "/>
</bind>
</comp>

<comp id="1306" class="1004" name="newSel5_fu_1306">
<pin_list>
<pin id="1307" dir="0" index="0" bw="1" slack="0"/>
<pin id="1308" dir="0" index="1" bw="8" slack="0"/>
<pin id="1309" dir="0" index="2" bw="3" slack="0"/>
<pin id="1310" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel5/2 "/>
</bind>
</comp>

<comp id="1314" class="1004" name="sendWord_keep_V_1_fu_1314">
<pin_list>
<pin id="1315" dir="0" index="0" bw="1" slack="0"/>
<pin id="1316" dir="0" index="1" bw="6" slack="0"/>
<pin id="1317" dir="0" index="2" bw="8" slack="0"/>
<pin id="1318" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sendWord_keep_V_1/2 "/>
</bind>
</comp>

<comp id="1323" class="1004" name="sendWord_data_V_2_fu_1323">
<pin_list>
<pin id="1324" dir="0" index="0" bw="64" slack="0"/>
<pin id="1325" dir="0" index="1" bw="48" slack="1"/>
<pin id="1326" dir="0" index="2" bw="16" slack="0"/>
<pin id="1327" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sendWord_data_V_2/2 "/>
</bind>
</comp>

<comp id="1331" class="1004" name="sendWord_data_V_1_fu_1331">
<pin_list>
<pin id="1332" dir="0" index="0" bw="64" slack="0"/>
<pin id="1333" dir="0" index="1" bw="48" slack="1"/>
<pin id="1334" dir="0" index="2" bw="16" slack="0"/>
<pin id="1335" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sendWord_data_V_1/2 "/>
</bind>
</comp>

<comp id="1339" class="1004" name="p_Result_8_fu_1339">
<pin_list>
<pin id="1340" dir="0" index="0" bw="96" slack="0"/>
<pin id="1341" dir="0" index="1" bw="48" slack="0"/>
<pin id="1342" dir="0" index="2" bw="48" slack="0"/>
<pin id="1343" dir="1" index="3" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_8/2 "/>
</bind>
</comp>

<comp id="1347" class="1004" name="tmp_user_V_2_fu_1347">
<pin_list>
<pin id="1348" dir="0" index="0" bw="1" slack="1"/>
<pin id="1349" dir="0" index="1" bw="96" slack="0"/>
<pin id="1350" dir="0" index="2" bw="1" slack="0"/>
<pin id="1351" dir="1" index="3" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_user_V_2/2 "/>
</bind>
</comp>

<comp id="1354" class="1004" name="tmp_user_V_3_fu_1354">
<pin_list>
<pin id="1355" dir="0" index="0" bw="96" slack="0"/>
<pin id="1356" dir="1" index="1" bw="112" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_user_V_3/2 "/>
</bind>
</comp>

<comp id="1359" class="1004" name="sendWord_data_V_fu_1359">
<pin_list>
<pin id="1360" dir="0" index="0" bw="64" slack="0"/>
<pin id="1361" dir="0" index="1" bw="48" slack="1"/>
<pin id="1362" dir="0" index="2" bw="16" slack="0"/>
<pin id="1363" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sendWord_data_V/2 "/>
</bind>
</comp>

<comp id="1367" class="1004" name="sendWord_keep_V_fu_1367">
<pin_list>
<pin id="1368" dir="0" index="0" bw="8" slack="0"/>
<pin id="1369" dir="0" index="1" bw="6" slack="1"/>
<pin id="1370" dir="0" index="2" bw="2" slack="1"/>
<pin id="1371" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sendWord_keep_V/2 "/>
</bind>
</comp>

<comp id="1375" class="1004" name="p_Result_7_fu_1375">
<pin_list>
<pin id="1376" dir="0" index="0" bw="96" slack="0"/>
<pin id="1377" dir="0" index="1" bw="48" slack="0"/>
<pin id="1378" dir="0" index="2" bw="48" slack="0"/>
<pin id="1379" dir="1" index="3" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_7/2 "/>
</bind>
</comp>

<comp id="1383" class="1004" name="tmp_user_V_fu_1383">
<pin_list>
<pin id="1384" dir="0" index="0" bw="1" slack="1"/>
<pin id="1385" dir="0" index="1" bw="96" slack="0"/>
<pin id="1386" dir="0" index="2" bw="1" slack="0"/>
<pin id="1387" dir="1" index="3" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_user_V/2 "/>
</bind>
</comp>

<comp id="1390" class="1004" name="tmp_user_V_1_fu_1390">
<pin_list>
<pin id="1391" dir="0" index="0" bw="96" slack="0"/>
<pin id="1392" dir="1" index="1" bw="112" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_user_V_1/2 "/>
</bind>
</comp>

<comp id="1395" class="1004" name="StgValue_206_store_fu_1395">
<pin_list>
<pin id="1396" dir="0" index="0" bw="64" slack="1"/>
<pin id="1397" dir="0" index="1" bw="64" slack="0"/>
<pin id="1398" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_206/2 "/>
</bind>
</comp>

<comp id="1400" class="1004" name="tmp_keep_V_1_fu_1400">
<pin_list>
<pin id="1401" dir="0" index="0" bw="1" slack="1"/>
<pin id="1402" dir="0" index="1" bw="3" slack="0"/>
<pin id="1403" dir="0" index="2" bw="1" slack="0"/>
<pin id="1404" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_keep_V_1/2 "/>
</bind>
</comp>

<comp id="1408" class="1004" name="p_Result_11_fu_1408">
<pin_list>
<pin id="1409" dir="0" index="0" bw="16" slack="0"/>
<pin id="1410" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Result_11/2 "/>
</bind>
</comp>

<comp id="1413" class="1004" name="p_Result_9_fu_1413">
<pin_list>
<pin id="1414" dir="0" index="0" bw="16" slack="0"/>
<pin id="1415" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Result_9/2 "/>
</bind>
</comp>

<comp id="1418" class="1004" name="p_Result_10_fu_1418">
<pin_list>
<pin id="1419" dir="0" index="0" bw="2" slack="1"/>
<pin id="1420" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Result_10/2 "/>
</bind>
</comp>

<comp id="1423" class="1005" name="cics_wasLast_load_reg_1423">
<pin_list>
<pin id="1424" dir="0" index="0" bw="1" slack="1"/>
<pin id="1425" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="cics_wasLast_load "/>
</bind>
</comp>

<comp id="1427" class="1005" name="brmerge_i_reg_1427">
<pin_list>
<pin id="1428" dir="0" index="0" bw="1" slack="1"/>
<pin id="1429" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="brmerge_i "/>
</bind>
</comp>

<comp id="1431" class="1005" name="p_Val2_s_reg_1431">
<pin_list>
<pin id="1432" dir="0" index="0" bw="64" slack="1"/>
<pin id="1433" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="1442" class="1005" name="destMacAddress_V_loa_reg_1442">
<pin_list>
<pin id="1443" dir="0" index="0" bw="48" slack="1"/>
<pin id="1444" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="destMacAddress_V_loa "/>
</bind>
</comp>

<comp id="1449" class="1005" name="p_Val2_1_reg_1449">
<pin_list>
<pin id="1450" dir="0" index="0" bw="48" slack="1"/>
<pin id="1451" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_1 "/>
</bind>
</comp>

<comp id="1455" class="1005" name="p_Result_1_reg_1455">
<pin_list>
<pin id="1456" dir="0" index="0" bw="48" slack="1"/>
<pin id="1457" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_1 "/>
</bind>
</comp>

<comp id="1460" class="1005" name="tmp_3_reg_1460">
<pin_list>
<pin id="1461" dir="0" index="0" bw="48" slack="1"/>
<pin id="1462" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="1465" class="1005" name="p_Result_s_reg_1465">
<pin_list>
<pin id="1466" dir="0" index="0" bw="48" slack="1"/>
<pin id="1467" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="1470" class="1005" name="tmp_1_i_reg_1470">
<pin_list>
<pin id="1471" dir="0" index="0" bw="1" slack="1"/>
<pin id="1472" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_1_i "/>
</bind>
</comp>

<comp id="1474" class="1005" name="tmp_7_i_reg_1474">
<pin_list>
<pin id="1475" dir="0" index="0" bw="1" slack="1"/>
<pin id="1476" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_7_i "/>
</bind>
</comp>

<comp id="1478" class="1005" name="tmp_4_i_reg_1478">
<pin_list>
<pin id="1479" dir="0" index="0" bw="1" slack="1"/>
<pin id="1480" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_4_i "/>
</bind>
</comp>

<comp id="1482" class="1005" name="tmp_9_i_reg_1482">
<pin_list>
<pin id="1483" dir="0" index="0" bw="1" slack="1"/>
<pin id="1484" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_9_i "/>
</bind>
</comp>

<comp id="1486" class="1005" name="tmp_12_i_reg_1486">
<pin_list>
<pin id="1487" dir="0" index="0" bw="1" slack="1"/>
<pin id="1488" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12_i "/>
</bind>
</comp>

<comp id="1493" class="1005" name="tmp_15_i_reg_1493">
<pin_list>
<pin id="1494" dir="0" index="0" bw="1" slack="1"/>
<pin id="1495" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_15_i "/>
</bind>
</comp>

<comp id="1499" class="1005" name="tmp_18_i_reg_1499">
<pin_list>
<pin id="1500" dir="0" index="0" bw="1" slack="1"/>
<pin id="1501" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_18_i "/>
</bind>
</comp>

<comp id="1505" class="1005" name="tmp_21_i_reg_1505">
<pin_list>
<pin id="1506" dir="0" index="0" bw="1" slack="1"/>
<pin id="1507" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_21_i "/>
</bind>
</comp>

<comp id="1511" class="1005" name="tmp_24_i_reg_1511">
<pin_list>
<pin id="1512" dir="0" index="0" bw="1" slack="1"/>
<pin id="1513" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_24_i "/>
</bind>
</comp>

<comp id="1517" class="1005" name="tmp_27_i_reg_1517">
<pin_list>
<pin id="1518" dir="0" index="0" bw="1" slack="1"/>
<pin id="1519" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_27_i "/>
</bind>
</comp>

<comp id="1522" class="1005" name="tmp_30_i_reg_1522">
<pin_list>
<pin id="1523" dir="0" index="0" bw="1" slack="1"/>
<pin id="1524" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_30_i "/>
</bind>
</comp>

<comp id="1527" class="1005" name="tmp_9_reg_1527">
<pin_list>
<pin id="1528" dir="0" index="0" bw="48" slack="1"/>
<pin id="1529" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="1532" class="1005" name="keepTemp_V_reg_1532">
<pin_list>
<pin id="1533" dir="0" index="0" bw="8" slack="1"/>
<pin id="1534" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="keepTemp_V "/>
</bind>
</comp>

<comp id="1537" class="1005" name="tmp_7_reg_1537">
<pin_list>
<pin id="1538" dir="0" index="0" bw="48" slack="1"/>
<pin id="1539" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="1542" class="1005" name="tmp_last_V_1_reg_1542">
<pin_list>
<pin id="1543" dir="0" index="0" bw="1" slack="1"/>
<pin id="1544" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V_1 "/>
</bind>
</comp>

<comp id="1547" class="1005" name="tmp_8_i_reg_1547">
<pin_list>
<pin id="1548" dir="0" index="0" bw="1" slack="1"/>
<pin id="1549" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8_i "/>
</bind>
</comp>

<comp id="1552" class="1005" name="tmp_5_reg_1552">
<pin_list>
<pin id="1553" dir="0" index="0" bw="48" slack="1"/>
<pin id="1554" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="1557" class="1005" name="p_Result_11_i_reg_1557">
<pin_list>
<pin id="1558" dir="0" index="0" bw="6" slack="1"/>
<pin id="1559" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_11_i "/>
</bind>
</comp>

<comp id="1562" class="1005" name="tmp_last_V_reg_1562">
<pin_list>
<pin id="1563" dir="0" index="0" bw="1" slack="1"/>
<pin id="1564" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="1567" class="1005" name="tmp_2_i_reg_1567">
<pin_list>
<pin id="1568" dir="0" index="0" bw="1" slack="1"/>
<pin id="1569" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_i "/>
</bind>
</comp>

<comp id="1572" class="1005" name="tmp_3_i_reg_1572">
<pin_list>
<pin id="1573" dir="0" index="0" bw="1" slack="1"/>
<pin id="1574" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_3_i "/>
</bind>
</comp>

<comp id="1576" class="1005" name="tmp_i_reg_1576">
<pin_list>
<pin id="1577" dir="0" index="0" bw="1" slack="1"/>
<pin id="1578" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="1580" class="1005" name="tmp_5_i_reg_1580">
<pin_list>
<pin id="1581" dir="0" index="0" bw="1" slack="1"/>
<pin id="1582" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_i "/>
</bind>
</comp>

<comp id="1585" class="1005" name="sendWord_keep_V_1_reg_1585">
<pin_list>
<pin id="1586" dir="0" index="0" bw="8" slack="1"/>
<pin id="1587" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sendWord_keep_V_1 "/>
</bind>
</comp>

<comp id="1590" class="1005" name="sendWord_data_V_2_reg_1590">
<pin_list>
<pin id="1591" dir="0" index="0" bw="64" slack="1"/>
<pin id="1592" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sendWord_data_V_2 "/>
</bind>
</comp>

<comp id="1595" class="1005" name="sendWord_data_V_1_reg_1595">
<pin_list>
<pin id="1596" dir="0" index="0" bw="64" slack="1"/>
<pin id="1597" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sendWord_data_V_1 "/>
</bind>
</comp>

<comp id="1600" class="1005" name="tmp_user_V_3_reg_1600">
<pin_list>
<pin id="1601" dir="0" index="0" bw="112" slack="1"/>
<pin id="1602" dir="1" index="1" bw="112" slack="1"/>
</pin_list>
<bind>
<opset="tmp_user_V_3 "/>
</bind>
</comp>

<comp id="1605" class="1005" name="sendWord_data_V_reg_1605">
<pin_list>
<pin id="1606" dir="0" index="0" bw="64" slack="1"/>
<pin id="1607" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sendWord_data_V "/>
</bind>
</comp>

<comp id="1610" class="1005" name="sendWord_keep_V_reg_1610">
<pin_list>
<pin id="1611" dir="0" index="0" bw="8" slack="1"/>
<pin id="1612" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sendWord_keep_V "/>
</bind>
</comp>

<comp id="1615" class="1005" name="tmp_user_V_1_reg_1615">
<pin_list>
<pin id="1616" dir="0" index="0" bw="112" slack="1"/>
<pin id="1617" dir="1" index="1" bw="112" slack="1"/>
</pin_list>
<bind>
<opset="tmp_user_V_1 "/>
</bind>
</comp>

<comp id="1620" class="1005" name="tmp_keep_V_1_reg_1620">
<pin_list>
<pin id="1621" dir="0" index="0" bw="8" slack="1"/>
<pin id="1622" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_keep_V_1 "/>
</bind>
</comp>

<comp id="1625" class="1005" name="p_Result_11_reg_1625">
<pin_list>
<pin id="1626" dir="0" index="0" bw="64" slack="1"/>
<pin id="1627" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_11 "/>
</bind>
</comp>

<comp id="1630" class="1005" name="p_Result_9_reg_1630">
<pin_list>
<pin id="1631" dir="0" index="0" bw="64" slack="1"/>
<pin id="1632" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_9 "/>
</bind>
</comp>

<comp id="1635" class="1005" name="p_Result_10_reg_1635">
<pin_list>
<pin id="1636" dir="0" index="0" bw="8" slack="1"/>
<pin id="1637" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_10 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="173"><net_src comp="26" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="8" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="175"><net_src comp="28" pin="0"/><net_sink comp="168" pin=2"/></net>

<net id="180"><net_src comp="32" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="8" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="193"><net_src comp="146" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="194"><net_src comp="0" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="195"><net_src comp="2" pin="0"/><net_sink comp="182" pin=2"/></net>

<net id="196"><net_src comp="4" pin="0"/><net_sink comp="182" pin=3"/></net>

<net id="197"><net_src comp="6" pin="0"/><net_sink comp="182" pin=4"/></net>

<net id="198"><net_src comp="30" pin="0"/><net_sink comp="182" pin=7"/></net>

<net id="199"><net_src comp="148" pin="0"/><net_sink comp="182" pin=8"/></net>

<net id="213"><net_src comp="70" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="214"><net_src comp="30" pin="0"/><net_sink comp="203" pin=2"/></net>

<net id="215"><net_src comp="30" pin="0"/><net_sink comp="203" pin=4"/></net>

<net id="216"><net_src comp="30" pin="0"/><net_sink comp="203" pin=6"/></net>

<net id="243"><net_src comp="70" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="244"><net_src comp="70" pin="0"/><net_sink comp="233" pin=2"/></net>

<net id="245"><net_src comp="30" pin="0"/><net_sink comp="233" pin=4"/></net>

<net id="246"><net_src comp="70" pin="0"/><net_sink comp="233" pin=6"/></net>

<net id="260"><net_src comp="72" pin="0"/><net_sink comp="250" pin=4"/></net>

<net id="274"><net_src comp="74" pin="0"/><net_sink comp="264" pin=2"/></net>

<net id="275"><net_src comp="48" pin="0"/><net_sink comp="264" pin=4"/></net>

<net id="276"><net_src comp="46" pin="0"/><net_sink comp="264" pin=6"/></net>

<net id="292"><net_src comp="203" pin="8"/><net_sink comp="280" pin=4"/></net>

<net id="293"><net_src comp="203" pin="8"/><net_sink comp="280" pin=6"/></net>

<net id="294"><net_src comp="203" pin="8"/><net_sink comp="280" pin=8"/></net>

<net id="310"><net_src comp="264" pin="8"/><net_sink comp="298" pin=4"/></net>

<net id="311"><net_src comp="264" pin="8"/><net_sink comp="298" pin=6"/></net>

<net id="312"><net_src comp="264" pin="8"/><net_sink comp="298" pin=8"/></net>

<net id="328"><net_src comp="233" pin="8"/><net_sink comp="316" pin=0"/></net>

<net id="329"><net_src comp="233" pin="8"/><net_sink comp="316" pin=4"/></net>

<net id="330"><net_src comp="30" pin="0"/><net_sink comp="316" pin=6"/></net>

<net id="331"><net_src comp="233" pin="8"/><net_sink comp="316" pin=8"/></net>

<net id="347"><net_src comp="72" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="348"><net_src comp="72" pin="0"/><net_sink comp="335" pin=4"/></net>

<net id="349"><net_src comp="220" pin="8"/><net_sink comp="335" pin=6"/></net>

<net id="350"><net_src comp="72" pin="0"/><net_sink comp="335" pin=8"/></net>

<net id="366"><net_src comp="132" pin="0"/><net_sink comp="354" pin=4"/></net>

<net id="367"><net_src comp="30" pin="0"/><net_sink comp="354" pin=6"/></net>

<net id="368"><net_src comp="30" pin="0"/><net_sink comp="354" pin=8"/></net>

<net id="378"><net_src comp="30" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="379"><net_src comp="280" pin="10"/><net_sink comp="372" pin=2"/></net>

<net id="380"><net_src comp="372" pin="4"/><net_sink comp="369" pin=0"/></net>

<net id="390"><net_src comp="44" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="391"><net_src comp="298" pin="10"/><net_sink comp="384" pin=2"/></net>

<net id="403"><net_src comp="70" pin="0"/><net_sink comp="395" pin=0"/></net>

<net id="404"><net_src comp="70" pin="0"/><net_sink comp="395" pin=2"/></net>

<net id="405"><net_src comp="30" pin="0"/><net_sink comp="395" pin=4"/></net>

<net id="417"><net_src comp="316" pin="10"/><net_sink comp="409" pin=0"/></net>

<net id="418"><net_src comp="395" pin="6"/><net_sink comp="409" pin=2"/></net>

<net id="419"><net_src comp="70" pin="0"/><net_sink comp="409" pin=4"/></net>

<net id="420"><net_src comp="409" pin="6"/><net_sink comp="406" pin=0"/></net>

<net id="432"><net_src comp="335" pin="10"/><net_sink comp="424" pin=0"/></net>

<net id="465"><net_src comp="90" pin="0"/><net_sink comp="459" pin=0"/></net>

<net id="466"><net_src comp="92" pin="0"/><net_sink comp="459" pin=2"/></net>

<net id="467"><net_src comp="94" pin="0"/><net_sink comp="459" pin=3"/></net>

<net id="474"><net_src comp="96" pin="0"/><net_sink comp="468" pin=0"/></net>

<net id="475"><net_src comp="176" pin="2"/><net_sink comp="468" pin=1"/></net>

<net id="476"><net_src comp="36" pin="0"/><net_sink comp="468" pin=2"/></net>

<net id="477"><net_src comp="98" pin="0"/><net_sink comp="468" pin=3"/></net>

<net id="483"><net_src comp="40" pin="0"/><net_sink comp="478" pin=0"/></net>

<net id="484"><net_src comp="176" pin="2"/><net_sink comp="478" pin=1"/></net>

<net id="485"><net_src comp="102" pin="0"/><net_sink comp="478" pin=2"/></net>

<net id="490"><net_src comp="478" pin="3"/><net_sink comp="486" pin=0"/></net>

<net id="491"><net_src comp="30" pin="0"/><net_sink comp="486" pin=1"/></net>

<net id="492"><net_src comp="486" pin="2"/><net_sink comp="354" pin=2"/></net>

<net id="493"><net_src comp="486" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="498"><net_src comp="264" pin="8"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="74" pin="0"/><net_sink comp="494" pin=1"/></net>

<net id="504"><net_src comp="494" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="203" pin="8"/><net_sink comp="500" pin=1"/></net>

<net id="506"><net_src comp="500" pin="2"/><net_sink comp="280" pin=2"/></net>

<net id="507"><net_src comp="500" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="513"><net_src comp="494" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="514"><net_src comp="104" pin="0"/><net_sink comp="508" pin=1"/></net>

<net id="515"><net_src comp="264" pin="8"/><net_sink comp="508" pin=2"/></net>

<net id="516"><net_src comp="508" pin="3"/><net_sink comp="298" pin=2"/></net>

<net id="517"><net_src comp="508" pin="3"/><net_sink comp="298" pin=0"/></net>

<net id="524"><net_src comp="142" pin="0"/><net_sink comp="518" pin=0"/></net>

<net id="525"><net_src comp="60" pin="0"/><net_sink comp="518" pin=2"/></net>

<net id="526"><net_src comp="62" pin="0"/><net_sink comp="518" pin=3"/></net>

<net id="530"><net_src comp="459" pin="4"/><net_sink comp="527" pin=0"/></net>

<net id="534"><net_src comp="10" pin="0"/><net_sink comp="531" pin=0"/></net>

<net id="538"><net_src comp="12" pin="0"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="540"><net_src comp="535" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="541"><net_src comp="535" pin="1"/><net_sink comp="220" pin=6"/></net>

<net id="542"><net_src comp="535" pin="1"/><net_sink comp="424" pin=2"/></net>

<net id="543"><net_src comp="535" pin="1"/><net_sink comp="424" pin=4"/></net>

<net id="547"><net_src comp="14" pin="0"/><net_sink comp="544" pin=0"/></net>

<net id="548"><net_src comp="544" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="549"><net_src comp="544" pin="1"/><net_sink comp="250" pin=2"/></net>

<net id="550"><net_src comp="544" pin="1"/><net_sink comp="250" pin=6"/></net>

<net id="554"><net_src comp="18" pin="0"/><net_sink comp="551" pin=0"/></net>

<net id="555"><net_src comp="551" pin="1"/><net_sink comp="459" pin=1"/></net>

<net id="560"><net_src comp="168" pin="3"/><net_sink comp="556" pin=0"/></net>

<net id="561"><net_src comp="30" pin="0"/><net_sink comp="556" pin=1"/></net>

<net id="566"><net_src comp="531" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="567"><net_src comp="556" pin="2"/><net_sink comp="562" pin=1"/></net>

<net id="571"><net_src comp="176" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="578"><net_src comp="34" pin="0"/><net_sink comp="572" pin=0"/></net>

<net id="579"><net_src comp="176" pin="2"/><net_sink comp="572" pin=1"/></net>

<net id="580"><net_src comp="36" pin="0"/><net_sink comp="572" pin=2"/></net>

<net id="581"><net_src comp="38" pin="0"/><net_sink comp="572" pin=3"/></net>

<net id="587"><net_src comp="40" pin="0"/><net_sink comp="582" pin=0"/></net>

<net id="588"><net_src comp="176" pin="2"/><net_sink comp="582" pin=1"/></net>

<net id="589"><net_src comp="42" pin="0"/><net_sink comp="582" pin=2"/></net>

<net id="593"><net_src comp="20" pin="0"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="598"><net_src comp="22" pin="0"/><net_sink comp="595" pin=0"/></net>

<net id="602"><net_src comp="24" pin="0"/><net_sink comp="599" pin=0"/></net>

<net id="606"><net_src comp="176" pin="2"/><net_sink comp="603" pin=0"/></net>

<net id="614"><net_src comp="50" pin="0"/><net_sink comp="607" pin=0"/></net>

<net id="615"><net_src comp="599" pin="1"/><net_sink comp="607" pin=1"/></net>

<net id="616"><net_src comp="603" pin="1"/><net_sink comp="607" pin=2"/></net>

<net id="617"><net_src comp="52" pin="0"/><net_sink comp="607" pin=3"/></net>

<net id="618"><net_src comp="54" pin="0"/><net_sink comp="607" pin=4"/></net>

<net id="623"><net_src comp="607" pin="5"/><net_sink comp="619" pin=0"/></net>

<net id="624"><net_src comp="24" pin="0"/><net_sink comp="619" pin=1"/></net>

<net id="631"><net_src comp="34" pin="0"/><net_sink comp="625" pin=0"/></net>

<net id="632"><net_src comp="176" pin="2"/><net_sink comp="625" pin=1"/></net>

<net id="633"><net_src comp="56" pin="0"/><net_sink comp="625" pin=2"/></net>

<net id="634"><net_src comp="54" pin="0"/><net_sink comp="625" pin=3"/></net>

<net id="635"><net_src comp="625" pin="4"/><net_sink comp="220" pin=4"/></net>

<net id="640"><net_src comp="625" pin="4"/><net_sink comp="636" pin=0"/></net>

<net id="641"><net_src comp="12" pin="0"/><net_sink comp="636" pin=1"/></net>

<net id="645"><net_src comp="176" pin="2"/><net_sink comp="642" pin=0"/></net>

<net id="650"><net_src comp="642" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="651"><net_src comp="22" pin="0"/><net_sink comp="646" pin=1"/></net>

<net id="658"><net_src comp="58" pin="0"/><net_sink comp="652" pin=0"/></net>

<net id="659"><net_src comp="176" pin="2"/><net_sink comp="652" pin=1"/></net>

<net id="660"><net_src comp="60" pin="0"/><net_sink comp="652" pin=2"/></net>

<net id="661"><net_src comp="62" pin="0"/><net_sink comp="652" pin=3"/></net>

<net id="669"><net_src comp="64" pin="0"/><net_sink comp="662" pin=0"/></net>

<net id="670"><net_src comp="599" pin="1"/><net_sink comp="662" pin=1"/></net>

<net id="671"><net_src comp="652" pin="4"/><net_sink comp="662" pin=2"/></net>

<net id="672"><net_src comp="66" pin="0"/><net_sink comp="662" pin=3"/></net>

<net id="673"><net_src comp="68" pin="0"/><net_sink comp="662" pin=4"/></net>

<net id="678"><net_src comp="662" pin="5"/><net_sink comp="674" pin=0"/></net>

<net id="679"><net_src comp="24" pin="0"/><net_sink comp="674" pin=1"/></net>

<net id="684"><net_src comp="264" pin="8"/><net_sink comp="680" pin=0"/></net>

<net id="685"><net_src comp="48" pin="0"/><net_sink comp="680" pin=1"/></net>

<net id="690"><net_src comp="220" pin="8"/><net_sink comp="686" pin=0"/></net>

<net id="691"><net_src comp="72" pin="0"/><net_sink comp="686" pin=1"/></net>

<net id="695"><net_src comp="220" pin="8"/><net_sink comp="692" pin=0"/></net>

<net id="699"><net_src comp="250" pin="8"/><net_sink comp="696" pin=0"/></net>

<net id="704"><net_src comp="692" pin="1"/><net_sink comp="700" pin=0"/></net>

<net id="705"><net_src comp="696" pin="1"/><net_sink comp="700" pin=1"/></net>

<net id="710"><net_src comp="700" pin="2"/><net_sink comp="706" pin=0"/></net>

<net id="711"><net_src comp="76" pin="0"/><net_sink comp="706" pin=1"/></net>

<net id="716"><net_src comp="220" pin="8"/><net_sink comp="712" pin=0"/></net>

<net id="717"><net_src comp="250" pin="8"/><net_sink comp="712" pin=1"/></net>

<net id="722"><net_src comp="700" pin="2"/><net_sink comp="718" pin=0"/></net>

<net id="723"><net_src comp="76" pin="0"/><net_sink comp="718" pin=1"/></net>

<net id="728"><net_src comp="700" pin="2"/><net_sink comp="724" pin=0"/></net>

<net id="729"><net_src comp="78" pin="0"/><net_sink comp="724" pin=1"/></net>

<net id="734"><net_src comp="700" pin="2"/><net_sink comp="730" pin=0"/></net>

<net id="735"><net_src comp="80" pin="0"/><net_sink comp="730" pin=1"/></net>

<net id="740"><net_src comp="700" pin="2"/><net_sink comp="736" pin=0"/></net>

<net id="741"><net_src comp="82" pin="0"/><net_sink comp="736" pin=1"/></net>

<net id="746"><net_src comp="700" pin="2"/><net_sink comp="742" pin=0"/></net>

<net id="747"><net_src comp="84" pin="0"/><net_sink comp="742" pin=1"/></net>

<net id="752"><net_src comp="700" pin="2"/><net_sink comp="748" pin=0"/></net>

<net id="753"><net_src comp="86" pin="0"/><net_sink comp="748" pin=1"/></net>

<net id="758"><net_src comp="700" pin="2"/><net_sink comp="754" pin=0"/></net>

<net id="759"><net_src comp="88" pin="0"/><net_sink comp="754" pin=1"/></net>

<net id="763"><net_src comp="176" pin="2"/><net_sink comp="760" pin=0"/></net>

<net id="769"><net_src comp="100" pin="0"/><net_sink comp="764" pin=0"/></net>

<net id="770"><net_src comp="468" pin="4"/><net_sink comp="764" pin=1"/></net>

<net id="771"><net_src comp="459" pin="4"/><net_sink comp="764" pin=2"/></net>

<net id="775"><net_src comp="176" pin="2"/><net_sink comp="772" pin=0"/></net>

<net id="780"><net_src comp="764" pin="3"/><net_sink comp="776" pin=0"/></net>

<net id="781"><net_src comp="106" pin="0"/><net_sink comp="776" pin=1"/></net>

<net id="786"><net_src comp="764" pin="3"/><net_sink comp="782" pin=0"/></net>

<net id="787"><net_src comp="108" pin="0"/><net_sink comp="782" pin=1"/></net>

<net id="792"><net_src comp="764" pin="3"/><net_sink comp="788" pin=0"/></net>

<net id="793"><net_src comp="110" pin="0"/><net_sink comp="788" pin=1"/></net>

<net id="798"><net_src comp="764" pin="3"/><net_sink comp="794" pin=0"/></net>

<net id="799"><net_src comp="112" pin="0"/><net_sink comp="794" pin=1"/></net>

<net id="804"><net_src comp="764" pin="3"/><net_sink comp="800" pin=0"/></net>

<net id="805"><net_src comp="114" pin="0"/><net_sink comp="800" pin=1"/></net>

<net id="810"><net_src comp="764" pin="3"/><net_sink comp="806" pin=0"/></net>

<net id="811"><net_src comp="116" pin="0"/><net_sink comp="806" pin=1"/></net>

<net id="816"><net_src comp="764" pin="3"/><net_sink comp="812" pin=0"/></net>

<net id="817"><net_src comp="118" pin="0"/><net_sink comp="812" pin=1"/></net>

<net id="822"><net_src comp="764" pin="3"/><net_sink comp="818" pin=0"/></net>

<net id="823"><net_src comp="120" pin="0"/><net_sink comp="818" pin=1"/></net>

<net id="828"><net_src comp="776" pin="2"/><net_sink comp="824" pin=0"/></net>

<net id="829"><net_src comp="30" pin="0"/><net_sink comp="824" pin=1"/></net>

<net id="834"><net_src comp="782" pin="2"/><net_sink comp="830" pin=0"/></net>

<net id="835"><net_src comp="824" pin="2"/><net_sink comp="830" pin=1"/></net>

<net id="840"><net_src comp="776" pin="2"/><net_sink comp="836" pin=0"/></net>

<net id="841"><net_src comp="782" pin="2"/><net_sink comp="836" pin=1"/></net>

<net id="846"><net_src comp="836" pin="2"/><net_sink comp="842" pin=0"/></net>

<net id="847"><net_src comp="30" pin="0"/><net_sink comp="842" pin=1"/></net>

<net id="852"><net_src comp="788" pin="2"/><net_sink comp="848" pin=0"/></net>

<net id="853"><net_src comp="842" pin="2"/><net_sink comp="848" pin=1"/></net>

<net id="858"><net_src comp="836" pin="2"/><net_sink comp="854" pin=0"/></net>

<net id="859"><net_src comp="788" pin="2"/><net_sink comp="854" pin=1"/></net>

<net id="864"><net_src comp="854" pin="2"/><net_sink comp="860" pin=0"/></net>

<net id="865"><net_src comp="30" pin="0"/><net_sink comp="860" pin=1"/></net>

<net id="870"><net_src comp="794" pin="2"/><net_sink comp="866" pin=0"/></net>

<net id="871"><net_src comp="860" pin="2"/><net_sink comp="866" pin=1"/></net>

<net id="876"><net_src comp="854" pin="2"/><net_sink comp="872" pin=0"/></net>

<net id="877"><net_src comp="794" pin="2"/><net_sink comp="872" pin=1"/></net>

<net id="882"><net_src comp="872" pin="2"/><net_sink comp="878" pin=0"/></net>

<net id="883"><net_src comp="30" pin="0"/><net_sink comp="878" pin=1"/></net>

<net id="888"><net_src comp="800" pin="2"/><net_sink comp="884" pin=0"/></net>

<net id="889"><net_src comp="878" pin="2"/><net_sink comp="884" pin=1"/></net>

<net id="894"><net_src comp="872" pin="2"/><net_sink comp="890" pin=0"/></net>

<net id="895"><net_src comp="800" pin="2"/><net_sink comp="890" pin=1"/></net>

<net id="900"><net_src comp="890" pin="2"/><net_sink comp="896" pin=0"/></net>

<net id="901"><net_src comp="30" pin="0"/><net_sink comp="896" pin=1"/></net>

<net id="906"><net_src comp="806" pin="2"/><net_sink comp="902" pin=0"/></net>

<net id="907"><net_src comp="896" pin="2"/><net_sink comp="902" pin=1"/></net>

<net id="912"><net_src comp="890" pin="2"/><net_sink comp="908" pin=0"/></net>

<net id="913"><net_src comp="806" pin="2"/><net_sink comp="908" pin=1"/></net>

<net id="918"><net_src comp="908" pin="2"/><net_sink comp="914" pin=0"/></net>

<net id="919"><net_src comp="30" pin="0"/><net_sink comp="914" pin=1"/></net>

<net id="924"><net_src comp="812" pin="2"/><net_sink comp="920" pin=0"/></net>

<net id="925"><net_src comp="914" pin="2"/><net_sink comp="920" pin=1"/></net>

<net id="930"><net_src comp="818" pin="2"/><net_sink comp="926" pin=0"/></net>

<net id="931"><net_src comp="233" pin="8"/><net_sink comp="926" pin=1"/></net>

<net id="936"><net_src comp="776" pin="2"/><net_sink comp="932" pin=0"/></net>

<net id="937"><net_src comp="830" pin="2"/><net_sink comp="932" pin=1"/></net>

<net id="942"><net_src comp="932" pin="2"/><net_sink comp="938" pin=0"/></net>

<net id="943"><net_src comp="926" pin="2"/><net_sink comp="938" pin=1"/></net>

<net id="948"><net_src comp="848" pin="2"/><net_sink comp="944" pin=0"/></net>

<net id="949"><net_src comp="866" pin="2"/><net_sink comp="944" pin=1"/></net>

<net id="954"><net_src comp="902" pin="2"/><net_sink comp="950" pin=0"/></net>

<net id="955"><net_src comp="920" pin="2"/><net_sink comp="950" pin=1"/></net>

<net id="960"><net_src comp="950" pin="2"/><net_sink comp="956" pin=0"/></net>

<net id="961"><net_src comp="884" pin="2"/><net_sink comp="956" pin=1"/></net>

<net id="966"><net_src comp="956" pin="2"/><net_sink comp="962" pin=0"/></net>

<net id="967"><net_src comp="944" pin="2"/><net_sink comp="962" pin=1"/></net>

<net id="972"><net_src comp="962" pin="2"/><net_sink comp="968" pin=0"/></net>

<net id="973"><net_src comp="938" pin="2"/><net_sink comp="968" pin=1"/></net>

<net id="974"><net_src comp="968" pin="2"/><net_sink comp="316" pin=2"/></net>

<net id="980"><net_src comp="920" pin="2"/><net_sink comp="975" pin=0"/></net>

<net id="981"><net_src comp="48" pin="0"/><net_sink comp="975" pin=1"/></net>

<net id="982"><net_src comp="74" pin="0"/><net_sink comp="975" pin=2"/></net>

<net id="988"><net_src comp="884" pin="2"/><net_sink comp="983" pin=0"/></net>

<net id="989"><net_src comp="104" pin="0"/><net_sink comp="983" pin=1"/></net>

<net id="990"><net_src comp="122" pin="0"/><net_sink comp="983" pin=2"/></net>

<net id="995"><net_src comp="884" pin="2"/><net_sink comp="991" pin=0"/></net>

<net id="996"><net_src comp="866" pin="2"/><net_sink comp="991" pin=1"/></net>

<net id="1002"><net_src comp="848" pin="2"/><net_sink comp="997" pin=0"/></net>

<net id="1003"><net_src comp="124" pin="0"/><net_sink comp="997" pin=1"/></net>

<net id="1004"><net_src comp="126" pin="0"/><net_sink comp="997" pin=2"/></net>

<net id="1009"><net_src comp="848" pin="2"/><net_sink comp="1005" pin=0"/></net>

<net id="1010"><net_src comp="830" pin="2"/><net_sink comp="1005" pin=1"/></net>

<net id="1016"><net_src comp="776" pin="2"/><net_sink comp="1011" pin=0"/></net>

<net id="1017"><net_src comp="128" pin="0"/><net_sink comp="1011" pin=1"/></net>

<net id="1018"><net_src comp="130" pin="0"/><net_sink comp="1011" pin=2"/></net>

<net id="1023"><net_src comp="776" pin="2"/><net_sink comp="1019" pin=0"/></net>

<net id="1024"><net_src comp="818" pin="2"/><net_sink comp="1019" pin=1"/></net>

<net id="1030"><net_src comp="950" pin="2"/><net_sink comp="1025" pin=0"/></net>

<net id="1031"><net_src comp="975" pin="3"/><net_sink comp="1025" pin=1"/></net>

<net id="1032"><net_src comp="983" pin="3"/><net_sink comp="1025" pin=2"/></net>

<net id="1036"><net_src comp="1025" pin="3"/><net_sink comp="1033" pin=0"/></net>

<net id="1041"><net_src comp="950" pin="2"/><net_sink comp="1037" pin=0"/></net>

<net id="1042"><net_src comp="991" pin="2"/><net_sink comp="1037" pin=1"/></net>

<net id="1048"><net_src comp="1005" pin="2"/><net_sink comp="1043" pin=0"/></net>

<net id="1049"><net_src comp="997" pin="3"/><net_sink comp="1043" pin=1"/></net>

<net id="1050"><net_src comp="1011" pin="3"/><net_sink comp="1043" pin=2"/></net>

<net id="1055"><net_src comp="1005" pin="2"/><net_sink comp="1051" pin=0"/></net>

<net id="1056"><net_src comp="1019" pin="2"/><net_sink comp="1051" pin=1"/></net>

<net id="1062"><net_src comp="1037" pin="2"/><net_sink comp="1057" pin=0"/></net>

<net id="1063"><net_src comp="1033" pin="1"/><net_sink comp="1057" pin=1"/></net>

<net id="1064"><net_src comp="1043" pin="3"/><net_sink comp="1057" pin=2"/></net>

<net id="1068"><net_src comp="1057" pin="3"/><net_sink comp="1065" pin=0"/></net>

<net id="1073"><net_src comp="1065" pin="1"/><net_sink comp="1069" pin=0"/></net>

<net id="1074"><net_src comp="250" pin="8"/><net_sink comp="1069" pin=1"/></net>

<net id="1079"><net_src comp="1037" pin="2"/><net_sink comp="1075" pin=0"/></net>

<net id="1080"><net_src comp="1051" pin="2"/><net_sink comp="1075" pin=1"/></net>

<net id="1086"><net_src comp="1075" pin="2"/><net_sink comp="1081" pin=0"/></net>

<net id="1087"><net_src comp="1069" pin="2"/><net_sink comp="1081" pin=1"/></net>

<net id="1088"><net_src comp="72" pin="0"/><net_sink comp="1081" pin=2"/></net>

<net id="1089"><net_src comp="1081" pin="3"/><net_sink comp="335" pin=2"/></net>

<net id="1093"><net_src comp="176" pin="2"/><net_sink comp="1090" pin=0"/></net>

<net id="1098"><net_src comp="572" pin="4"/><net_sink comp="1094" pin=0"/></net>

<net id="1099"><net_src comp="18" pin="0"/><net_sink comp="1094" pin=1"/></net>

<net id="1104"><net_src comp="354" pin="10"/><net_sink comp="1100" pin=0"/></net>

<net id="1105"><net_src comp="30" pin="0"/><net_sink comp="1100" pin=1"/></net>

<net id="1110"><net_src comp="1100" pin="2"/><net_sink comp="1106" pin=0"/></net>

<net id="1111"><net_src comp="10" pin="0"/><net_sink comp="1106" pin=1"/></net>

<net id="1116"><net_src comp="384" pin="4"/><net_sink comp="1112" pin=0"/></net>

<net id="1117"><net_src comp="20" pin="0"/><net_sink comp="1112" pin=1"/></net>

<net id="1122"><net_src comp="535" pin="1"/><net_sink comp="1118" pin=0"/></net>

<net id="1123"><net_src comp="72" pin="0"/><net_sink comp="1118" pin=1"/></net>

<net id="1128"><net_src comp="535" pin="1"/><net_sink comp="1124" pin=0"/></net>

<net id="1129"><net_src comp="544" pin="1"/><net_sink comp="1124" pin=1"/></net>

<net id="1133"><net_src comp="535" pin="1"/><net_sink comp="1130" pin=0"/></net>

<net id="1137"><net_src comp="544" pin="1"/><net_sink comp="1134" pin=0"/></net>

<net id="1142"><net_src comp="1130" pin="1"/><net_sink comp="1138" pin=0"/></net>

<net id="1143"><net_src comp="1134" pin="1"/><net_sink comp="1138" pin=1"/></net>

<net id="1148"><net_src comp="1138" pin="2"/><net_sink comp="1144" pin=0"/></net>

<net id="1149"><net_src comp="88" pin="0"/><net_sink comp="1144" pin=1"/></net>

<net id="1154"><net_src comp="70" pin="0"/><net_sink comp="1150" pin=0"/></net>

<net id="1155"><net_src comp="10" pin="0"/><net_sink comp="1150" pin=1"/></net>

<net id="1160"><net_src comp="424" pin="6"/><net_sink comp="1156" pin=0"/></net>

<net id="1161"><net_src comp="14" pin="0"/><net_sink comp="1156" pin=1"/></net>

<net id="1165"><net_src comp="16" pin="0"/><net_sink comp="1162" pin=0"/></net>

<net id="1166"><net_src comp="1162" pin="1"/><net_sink comp="518" pin=1"/></net>

<net id="1171"><net_src comp="30" pin="0"/><net_sink comp="1167" pin=1"/></net>

<net id="1176"><net_src comp="1167" pin="2"/><net_sink comp="1172" pin=1"/></net>

<net id="1185"><net_src comp="1177" pin="2"/><net_sink comp="1181" pin=0"/></net>

<net id="1186"><net_src comp="30" pin="0"/><net_sink comp="1181" pin=1"/></net>

<net id="1191"><net_src comp="1181" pin="2"/><net_sink comp="1187" pin=1"/></net>

<net id="1196"><net_src comp="1177" pin="2"/><net_sink comp="1192" pin=0"/></net>

<net id="1201"><net_src comp="1192" pin="2"/><net_sink comp="1197" pin=0"/></net>

<net id="1202"><net_src comp="30" pin="0"/><net_sink comp="1197" pin=1"/></net>

<net id="1207"><net_src comp="1197" pin="2"/><net_sink comp="1203" pin=1"/></net>

<net id="1212"><net_src comp="1192" pin="2"/><net_sink comp="1208" pin=0"/></net>

<net id="1217"><net_src comp="1208" pin="2"/><net_sink comp="1213" pin=0"/></net>

<net id="1218"><net_src comp="30" pin="0"/><net_sink comp="1213" pin=1"/></net>

<net id="1223"><net_src comp="1213" pin="2"/><net_sink comp="1219" pin=1"/></net>

<net id="1228"><net_src comp="1208" pin="2"/><net_sink comp="1224" pin=0"/></net>

<net id="1233"><net_src comp="1224" pin="2"/><net_sink comp="1229" pin=0"/></net>

<net id="1234"><net_src comp="30" pin="0"/><net_sink comp="1229" pin=1"/></net>

<net id="1239"><net_src comp="1229" pin="2"/><net_sink comp="1235" pin=1"/></net>

<net id="1245"><net_src comp="1235" pin="2"/><net_sink comp="1240" pin=0"/></net>

<net id="1246"><net_src comp="134" pin="0"/><net_sink comp="1240" pin=1"/></net>

<net id="1247"><net_src comp="136" pin="0"/><net_sink comp="1240" pin=2"/></net>

<net id="1252"><net_src comp="1235" pin="2"/><net_sink comp="1248" pin=0"/></net>

<net id="1253"><net_src comp="1219" pin="2"/><net_sink comp="1248" pin=1"/></net>

<net id="1259"><net_src comp="1203" pin="2"/><net_sink comp="1254" pin=0"/></net>

<net id="1260"><net_src comp="138" pin="0"/><net_sink comp="1254" pin=1"/></net>

<net id="1261"><net_src comp="140" pin="0"/><net_sink comp="1254" pin=2"/></net>

<net id="1266"><net_src comp="1203" pin="2"/><net_sink comp="1262" pin=0"/></net>

<net id="1267"><net_src comp="1187" pin="2"/><net_sink comp="1262" pin=1"/></net>

<net id="1273"><net_src comp="1172" pin="2"/><net_sink comp="1268" pin=0"/></net>

<net id="1274"><net_src comp="108" pin="0"/><net_sink comp="1268" pin=1"/></net>

<net id="1275"><net_src comp="106" pin="0"/><net_sink comp="1268" pin=2"/></net>

<net id="1280"><net_src comp="1172" pin="2"/><net_sink comp="1276" pin=0"/></net>

<net id="1286"><net_src comp="118" pin="0"/><net_sink comp="1281" pin=1"/></net>

<net id="1287"><net_src comp="120" pin="0"/><net_sink comp="1281" pin=2"/></net>

<net id="1293"><net_src comp="1248" pin="2"/><net_sink comp="1288" pin=0"/></net>

<net id="1294"><net_src comp="1240" pin="3"/><net_sink comp="1288" pin=1"/></net>

<net id="1295"><net_src comp="1254" pin="3"/><net_sink comp="1288" pin=2"/></net>

<net id="1299"><net_src comp="1288" pin="3"/><net_sink comp="1296" pin=0"/></net>

<net id="1304"><net_src comp="1248" pin="2"/><net_sink comp="1300" pin=0"/></net>

<net id="1305"><net_src comp="1262" pin="2"/><net_sink comp="1300" pin=1"/></net>

<net id="1311"><net_src comp="1276" pin="2"/><net_sink comp="1306" pin=0"/></net>

<net id="1312"><net_src comp="1268" pin="3"/><net_sink comp="1306" pin=1"/></net>

<net id="1313"><net_src comp="1281" pin="3"/><net_sink comp="1306" pin=2"/></net>

<net id="1319"><net_src comp="1300" pin="2"/><net_sink comp="1314" pin=0"/></net>

<net id="1320"><net_src comp="1296" pin="1"/><net_sink comp="1314" pin=1"/></net>

<net id="1321"><net_src comp="1306" pin="3"/><net_sink comp="1314" pin=2"/></net>

<net id="1322"><net_src comp="1314" pin="3"/><net_sink comp="182" pin=6"/></net>

<net id="1328"><net_src comp="144" pin="0"/><net_sink comp="1323" pin=0"/></net>

<net id="1329"><net_src comp="518" pin="4"/><net_sink comp="1323" pin=2"/></net>

<net id="1330"><net_src comp="1323" pin="3"/><net_sink comp="182" pin=5"/></net>

<net id="1336"><net_src comp="144" pin="0"/><net_sink comp="1331" pin=0"/></net>

<net id="1337"><net_src comp="518" pin="4"/><net_sink comp="1331" pin=2"/></net>

<net id="1338"><net_src comp="1331" pin="3"/><net_sink comp="182" pin=5"/></net>

<net id="1344"><net_src comp="150" pin="0"/><net_sink comp="1339" pin=0"/></net>

<net id="1345"><net_src comp="449" pin="8"/><net_sink comp="1339" pin=1"/></net>

<net id="1346"><net_src comp="436" pin="8"/><net_sink comp="1339" pin=2"/></net>

<net id="1352"><net_src comp="1339" pin="3"/><net_sink comp="1347" pin=1"/></net>

<net id="1353"><net_src comp="152" pin="0"/><net_sink comp="1347" pin=2"/></net>

<net id="1357"><net_src comp="1347" pin="3"/><net_sink comp="1354" pin=0"/></net>

<net id="1358"><net_src comp="1354" pin="1"/><net_sink comp="182" pin=8"/></net>

<net id="1364"><net_src comp="144" pin="0"/><net_sink comp="1359" pin=0"/></net>

<net id="1365"><net_src comp="518" pin="4"/><net_sink comp="1359" pin=2"/></net>

<net id="1366"><net_src comp="1359" pin="3"/><net_sink comp="182" pin=5"/></net>

<net id="1372"><net_src comp="100" pin="0"/><net_sink comp="1367" pin=0"/></net>

<net id="1373"><net_src comp="527" pin="1"/><net_sink comp="1367" pin=2"/></net>

<net id="1374"><net_src comp="1367" pin="3"/><net_sink comp="182" pin=6"/></net>

<net id="1380"><net_src comp="150" pin="0"/><net_sink comp="1375" pin=0"/></net>

<net id="1381"><net_src comp="449" pin="8"/><net_sink comp="1375" pin=1"/></net>

<net id="1382"><net_src comp="436" pin="8"/><net_sink comp="1375" pin=2"/></net>

<net id="1388"><net_src comp="1375" pin="3"/><net_sink comp="1383" pin=1"/></net>

<net id="1389"><net_src comp="152" pin="0"/><net_sink comp="1383" pin=2"/></net>

<net id="1393"><net_src comp="1383" pin="3"/><net_sink comp="1390" pin=0"/></net>

<net id="1394"><net_src comp="1390" pin="1"/><net_sink comp="182" pin=8"/></net>

<net id="1399"><net_src comp="16" pin="0"/><net_sink comp="1395" pin=1"/></net>

<net id="1405"><net_src comp="118" pin="0"/><net_sink comp="1400" pin=1"/></net>

<net id="1406"><net_src comp="120" pin="0"/><net_sink comp="1400" pin=2"/></net>

<net id="1407"><net_src comp="1400" pin="3"/><net_sink comp="182" pin=6"/></net>

<net id="1411"><net_src comp="518" pin="4"/><net_sink comp="1408" pin=0"/></net>

<net id="1412"><net_src comp="1408" pin="1"/><net_sink comp="182" pin=5"/></net>

<net id="1416"><net_src comp="518" pin="4"/><net_sink comp="1413" pin=0"/></net>

<net id="1417"><net_src comp="1413" pin="1"/><net_sink comp="182" pin=5"/></net>

<net id="1421"><net_src comp="527" pin="1"/><net_sink comp="1418" pin=0"/></net>

<net id="1422"><net_src comp="1418" pin="1"/><net_sink comp="182" pin=6"/></net>

<net id="1426"><net_src comp="531" pin="1"/><net_sink comp="1423" pin=0"/></net>

<net id="1430"><net_src comp="562" pin="2"/><net_sink comp="1427" pin=0"/></net>

<net id="1434"><net_src comp="568" pin="1"/><net_sink comp="1431" pin=0"/></net>

<net id="1435"><net_src comp="1431" pin="1"/><net_sink comp="1395" pin=0"/></net>

<net id="1445"><net_src comp="595" pin="1"/><net_sink comp="1442" pin=0"/></net>

<net id="1446"><net_src comp="1442" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="1447"><net_src comp="1442" pin="1"/><net_sink comp="436" pin=2"/></net>

<net id="1448"><net_src comp="1442" pin="1"/><net_sink comp="436" pin=4"/></net>

<net id="1452"><net_src comp="599" pin="1"/><net_sink comp="1449" pin=0"/></net>

<net id="1453"><net_src comp="1449" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="1454"><net_src comp="1449" pin="1"/><net_sink comp="449" pin=2"/></net>

<net id="1458"><net_src comp="607" pin="5"/><net_sink comp="1455" pin=0"/></net>

<net id="1459"><net_src comp="1455" pin="1"/><net_sink comp="449" pin=4"/></net>

<net id="1463"><net_src comp="642" pin="1"/><net_sink comp="1460" pin=0"/></net>

<net id="1464"><net_src comp="1460" pin="1"/><net_sink comp="436" pin=6"/></net>

<net id="1468"><net_src comp="662" pin="5"/><net_sink comp="1465" pin=0"/></net>

<net id="1469"><net_src comp="1465" pin="1"/><net_sink comp="449" pin=6"/></net>

<net id="1473"><net_src comp="680" pin="2"/><net_sink comp="1470" pin=0"/></net>

<net id="1477"><net_src comp="686" pin="2"/><net_sink comp="1474" pin=0"/></net>

<net id="1481"><net_src comp="706" pin="2"/><net_sink comp="1478" pin=0"/></net>

<net id="1485"><net_src comp="712" pin="2"/><net_sink comp="1482" pin=0"/></net>

<net id="1489"><net_src comp="718" pin="2"/><net_sink comp="1486" pin=0"/></net>

<net id="1490"><net_src comp="1486" pin="1"/><net_sink comp="1167" pin=0"/></net>

<net id="1491"><net_src comp="1486" pin="1"/><net_sink comp="1177" pin=0"/></net>

<net id="1492"><net_src comp="1486" pin="1"/><net_sink comp="1276" pin=1"/></net>

<net id="1496"><net_src comp="724" pin="2"/><net_sink comp="1493" pin=0"/></net>

<net id="1497"><net_src comp="1493" pin="1"/><net_sink comp="1172" pin=0"/></net>

<net id="1498"><net_src comp="1493" pin="1"/><net_sink comp="1177" pin=1"/></net>

<net id="1502"><net_src comp="730" pin="2"/><net_sink comp="1499" pin=0"/></net>

<net id="1503"><net_src comp="1499" pin="1"/><net_sink comp="1187" pin=0"/></net>

<net id="1504"><net_src comp="1499" pin="1"/><net_sink comp="1192" pin=1"/></net>

<net id="1508"><net_src comp="736" pin="2"/><net_sink comp="1505" pin=0"/></net>

<net id="1509"><net_src comp="1505" pin="1"/><net_sink comp="1203" pin=0"/></net>

<net id="1510"><net_src comp="1505" pin="1"/><net_sink comp="1208" pin=1"/></net>

<net id="1514"><net_src comp="742" pin="2"/><net_sink comp="1511" pin=0"/></net>

<net id="1515"><net_src comp="1511" pin="1"/><net_sink comp="1219" pin=0"/></net>

<net id="1516"><net_src comp="1511" pin="1"/><net_sink comp="1224" pin=1"/></net>

<net id="1520"><net_src comp="748" pin="2"/><net_sink comp="1517" pin=0"/></net>

<net id="1521"><net_src comp="1517" pin="1"/><net_sink comp="1235" pin=0"/></net>

<net id="1525"><net_src comp="754" pin="2"/><net_sink comp="1522" pin=0"/></net>

<net id="1526"><net_src comp="1522" pin="1"/><net_sink comp="1281" pin=0"/></net>

<net id="1530"><net_src comp="760" pin="1"/><net_sink comp="1527" pin=0"/></net>

<net id="1531"><net_src comp="1527" pin="1"/><net_sink comp="1323" pin=1"/></net>

<net id="1535"><net_src comp="764" pin="3"/><net_sink comp="1532" pin=0"/></net>

<net id="1536"><net_src comp="1532" pin="1"/><net_sink comp="182" pin=6"/></net>

<net id="1540"><net_src comp="772" pin="1"/><net_sink comp="1537" pin=0"/></net>

<net id="1541"><net_src comp="1537" pin="1"/><net_sink comp="1331" pin=1"/></net>

<net id="1545"><net_src comp="486" pin="2"/><net_sink comp="1542" pin=0"/></net>

<net id="1546"><net_src comp="1542" pin="1"/><net_sink comp="182" pin=7"/></net>

<net id="1550"><net_src comp="494" pin="2"/><net_sink comp="1547" pin=0"/></net>

<net id="1551"><net_src comp="1547" pin="1"/><net_sink comp="1347" pin=0"/></net>

<net id="1555"><net_src comp="1090" pin="1"/><net_sink comp="1552" pin=0"/></net>

<net id="1556"><net_src comp="1552" pin="1"/><net_sink comp="1359" pin=1"/></net>

<net id="1560"><net_src comp="468" pin="4"/><net_sink comp="1557" pin=0"/></net>

<net id="1561"><net_src comp="1557" pin="1"/><net_sink comp="1367" pin=1"/></net>

<net id="1565"><net_src comp="486" pin="2"/><net_sink comp="1562" pin=0"/></net>

<net id="1566"><net_src comp="1562" pin="1"/><net_sink comp="182" pin=7"/></net>

<net id="1570"><net_src comp="494" pin="2"/><net_sink comp="1567" pin=0"/></net>

<net id="1571"><net_src comp="1567" pin="1"/><net_sink comp="1383" pin=0"/></net>

<net id="1575"><net_src comp="1118" pin="2"/><net_sink comp="1572" pin=0"/></net>

<net id="1579"><net_src comp="1124" pin="2"/><net_sink comp="1576" pin=0"/></net>

<net id="1583"><net_src comp="1144" pin="2"/><net_sink comp="1580" pin=0"/></net>

<net id="1584"><net_src comp="1580" pin="1"/><net_sink comp="1400" pin=0"/></net>

<net id="1588"><net_src comp="1314" pin="3"/><net_sink comp="1585" pin=0"/></net>

<net id="1589"><net_src comp="1585" pin="1"/><net_sink comp="182" pin=6"/></net>

<net id="1593"><net_src comp="1323" pin="3"/><net_sink comp="1590" pin=0"/></net>

<net id="1594"><net_src comp="1590" pin="1"/><net_sink comp="182" pin=5"/></net>

<net id="1598"><net_src comp="1331" pin="3"/><net_sink comp="1595" pin=0"/></net>

<net id="1599"><net_src comp="1595" pin="1"/><net_sink comp="182" pin=5"/></net>

<net id="1603"><net_src comp="1354" pin="1"/><net_sink comp="1600" pin=0"/></net>

<net id="1604"><net_src comp="1600" pin="1"/><net_sink comp="182" pin=8"/></net>

<net id="1608"><net_src comp="1359" pin="3"/><net_sink comp="1605" pin=0"/></net>

<net id="1609"><net_src comp="1605" pin="1"/><net_sink comp="182" pin=5"/></net>

<net id="1613"><net_src comp="1367" pin="3"/><net_sink comp="1610" pin=0"/></net>

<net id="1614"><net_src comp="1610" pin="1"/><net_sink comp="182" pin=6"/></net>

<net id="1618"><net_src comp="1390" pin="1"/><net_sink comp="1615" pin=0"/></net>

<net id="1619"><net_src comp="1615" pin="1"/><net_sink comp="182" pin=8"/></net>

<net id="1623"><net_src comp="1400" pin="3"/><net_sink comp="1620" pin=0"/></net>

<net id="1624"><net_src comp="1620" pin="1"/><net_sink comp="182" pin=6"/></net>

<net id="1628"><net_src comp="1408" pin="1"/><net_sink comp="1625" pin=0"/></net>

<net id="1629"><net_src comp="1625" pin="1"/><net_sink comp="182" pin=5"/></net>

<net id="1633"><net_src comp="1413" pin="1"/><net_sink comp="1630" pin=0"/></net>

<net id="1634"><net_src comp="1630" pin="1"/><net_sink comp="182" pin=5"/></net>

<net id="1638"><net_src comp="1418" pin="1"/><net_sink comp="1635" pin=0"/></net>

<net id="1639"><net_src comp="1635" pin="1"/><net_sink comp="182" pin=6"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dataOut_V_data_V | {3 }
	Port: dataOut_V_keep_V | {3 }
	Port: dataOut_V_last_V | {3 }
	Port: dataOut_V_user_V | {3 }
	Port: cics_wasLast | {1 }
	Port: dataLen_V | {1 }
	Port: sentBytes_V | {1 }
	Port: cics_prevWord_data_V | {2 }
	Port: cics_prevWord_keep_V | {1 }
	Port: cics_wordCount_V | {1 }
	Port: destMacAddress_V | {1 }
	Port: srcMacAddress_V | {1 }
 - Input state : 
	Port: strip_mac_header : ipDataFifo_V | {1 }
	Port: strip_mac_header : cics_wasLast | {1 }
	Port: strip_mac_header : dataLen_V | {1 }
	Port: strip_mac_header : sentBytes_V | {1 }
	Port: strip_mac_header : cics_prevWord_data_V | {2 }
	Port: strip_mac_header : cics_prevWord_keep_V | {1 }
	Port: strip_mac_header : cics_wordCount_V | {1 }
	Port: strip_mac_header : destMacAddress_V | {1 }
	Port: strip_mac_header : srcMacAddress_V | {1 }
  - Chain level:
	State 1
		StgValue_19 : 1
		p_Result_1 : 1
		StgValue_23 : 2
		StgValue_25 : 1
		StgValue_28 : 1
		p_Result_s : 1
		StgValue_31 : 2
		cics_wordCount_V_fla : 2
		dataLen_V_loc_i : 2
		sentBytes_V_flag_i : 2
		sentBytes_V_loc_i : 2
		t_V_1 : 2
		tmp_1_i : 3
		StgValue_39 : 4
		tmp_7_i : 3
		StgValue_41 : 4
		lhs_V_1 : 3
		rhs_V_1 : 3
		ret_V_3 : 4
		tmp_4_i : 5
		StgValue_46 : 6
		tmp_9_i : 3
		StgValue_48 : 4
		tmp_12_i : 5
		tmp_15_i : 5
		tmp_18_i : 5
		tmp_21_i : 5
		tmp_24_i : 5
		tmp_27_i : 5
		tmp_30_i : 5
		p_Result_13_i : 1
		keepTemp_V : 1
		tmp_last_V_1 : 1
		tmp_8_i : 3
		cics_wordCount_V_fla_2 : 4
		cics_wordCount_V_new_1 : 4
		tmp_11_i : 2
		tmp_14_i : 2
		tmp_17_i : 2
		tmp_20_i : 2
		tmp_23_i : 2
		tmp_26_i : 2
		tmp_29_i : 2
		tmp_32_i : 2
		sel_tmp1 : 3
		sel_tmp2 : 3
		sel_tmp6_demorgan : 3
		sel_tmp6 : 3
		sel_tmp7 : 3
		sel_tmp13_demorgan : 3
		sel_tmp : 3
		sel_tmp3 : 3
		sel_tmp22_demorgan : 3
		sel_tmp4 : 3
		sel_tmp5 : 3
		sel_tmp33_demorgan : 3
		sel_tmp8 : 3
		sel_tmp9 : 3
		sel_tmp46_demorgan : 3
		sel_tmp10 : 3
		sel_tmp11 : 3
		tmp3 : 3
		tmp4 : 3
		tmp2 : 3
		tmp6 : 3
		tmp8 : 3
		tmp7 : 3
		tmp5 : 3
		sentBytes_V_flag_8_i : 3
		newSel_v_cast_cast : 3
		newSel9_v : 3
		or_cond1 : 3
		newSel11_v_cast_cast : 3
		or_cond2 : 3
		newSel13_v : 3
		or_cond3 : 3
		newSel15_v : 4
		newSel15_v_cast : 5
		or_cond4 : 3
		newSel17_v : 3
		or_cond5 : 3
		newSel19_v : 6
		newSel19_v_cast : 7
		newSel : 8
		or_cond6 : 3
		newSel1 : 9
		p_Result_10_i : 1
		tmp_last_V : 1
		tmp_2_i : 3
		cics_wordCount_V_fla_1 : 4
		cics_wordCount_V_new : 4
		cics_wordCount_V_fla_3 : 4
		cics_wordCount_V_new_2 : 5
		sentBytes_V_flag_10_s : 3
		sentBytes_V_new_i : 10
		sendWord_2_3_i : 5
		StgValue_132 : 1
		StgValue_133 : 1
		tmp_34_i : 6
		StgValue_135 : 6
		cics_wordCount_V_fla_4 : 5
		cics_wordCount_V_new_3 : 6
		StgValue_139 : 6
		StgValue_140 : 7
		StgValue_142 : 1
		tmp_3_i : 1
		StgValue_144 : 2
		tmp_i : 1
		StgValue_146 : 2
		lhs_V : 1
		rhs_V : 1
		ret_V : 2
		tmp_5_i : 3
		p_Result_6_i : 1
		sentBytes_V_flag_11_s : 3
		sentBytes_V_flag_13_s : 4
		sentBytes_V_new_10_i : 11
		StgValue_159 : 5
		StgValue_160 : 12
	State 2
		newSel31_cast : 1
		sendWord_keep_V_1 : 2
		p_Result_18_i : 1
		sendWord_data_V_2 : 2
		StgValue_192 : 3
		p_Result_15_i : 1
		sendWord_data_V_1 : 2
		p_Result_8 : 1
		tmp_user_V_2 : 2
		tmp_user_V_3 : 3
		StgValue_198 : 4
		p_Result_8_i : 1
		sendWord_data_V : 2
		p_Result_7 : 1
		tmp_user_V : 2
		tmp_user_V_1 : 3
		StgValue_205 : 4
		p_Result_7_i : 1
		p_Result_11 : 2
		StgValue_210 : 3
		p_Result_5_i : 1
		p_Result_9 : 2
		StgValue_214 : 3
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          |          grp_fu_508         |    0    |    3    |
|          |  newSel_v_cast_cast_fu_975  |    0    |    3    |
|          |       newSel9_v_fu_983      |    0    |    3    |
|          | newSel11_v_cast_cast_fu_997 |    0    |    4    |
|          |      newSel13_v_fu_1011     |    0    |    4    |
|          |      newSel15_v_fu_1025     |    0    |    3    |
|          |      newSel17_v_fu_1043     |    0    |    4    |
|          |      newSel19_v_fu_1057     |    0    |    4    |
|          |       newSel1_fu_1081       |    0    |    8    |
|  select  |  newSel23_cast_cast_fu_1240 |    0    |    5    |
|          |       newSel2_fu_1254       |    0    |    6    |
|          |       newSel3_fu_1268       |    0    |    8    |
|          |  newSel29_cast_cast_fu_1281 |    0    |    3    |
|          |       newSel4_fu_1288       |    0    |    6    |
|          |       newSel5_fu_1306       |    0    |    8    |
|          |  sendWord_keep_V_1_fu_1314  |    0    |    8    |
|          |     tmp_user_V_2_fu_1347    |    0    |    95   |
|          |      tmp_user_V_fu_1383     |    0    |    95   |
|          |     tmp_keep_V_1_fu_1400    |    0    |    3    |
|----------|-----------------------------|---------|---------|
|          |          grp_fu_494         |    0    |    9    |
|          |        tmp_1_i_fu_680       |    0    |    9    |
|          |        tmp_7_i_fu_686       |    0    |    11   |
|          |        tmp_4_i_fu_706       |    0    |    13   |
|          |        tmp_9_i_fu_712       |    0    |    11   |
|          |       tmp_12_i_fu_718       |    0    |    13   |
|          |       tmp_15_i_fu_724       |    0    |    13   |
|          |       tmp_18_i_fu_730       |    0    |    13   |
|          |       tmp_21_i_fu_736       |    0    |    13   |
|          |       tmp_24_i_fu_742       |    0    |    13   |
|          |       tmp_27_i_fu_748       |    0    |    13   |
|   icmp   |       tmp_30_i_fu_754       |    0    |    13   |
|          |       tmp_11_i_fu_776       |    0    |    11   |
|          |       tmp_14_i_fu_782       |    0    |    11   |
|          |       tmp_17_i_fu_788       |    0    |    11   |
|          |       tmp_20_i_fu_794       |    0    |    11   |
|          |       tmp_23_i_fu_800       |    0    |    11   |
|          |       tmp_26_i_fu_806       |    0    |    11   |
|          |       tmp_29_i_fu_812       |    0    |    11   |
|          |       tmp_32_i_fu_818       |    0    |    11   |
|          |       tmp_3_i_fu_1118       |    0    |    11   |
|          |        tmp_i_fu_1124        |    0    |    11   |
|          |       tmp_5_i_fu_1144       |    0    |    13   |
|----------|-----------------------------|---------|---------|
|          |          grp_fu_500         |    0    |    2    |
|          |       brmerge_i_fu_562      |    0    |    2    |
|          |   sel_tmp6_demorgan_fu_836  |    0    |    2    |
|          |  sel_tmp13_demorgan_fu_854  |    0    |    2    |
|          |  sel_tmp22_demorgan_fu_872  |    0    |    2    |
|          |  sel_tmp33_demorgan_fu_890  |    0    |    2    |
|          |  sel_tmp46_demorgan_fu_908  |    0    |    2    |
|          |         tmp3_fu_926         |    0    |    2    |
|          |         tmp4_fu_932         |    0    |    2    |
|          |         tmp2_fu_938         |    0    |    2    |
|          |         tmp6_fu_944         |    0    |    2    |
|          |         tmp8_fu_950         |    0    |    2    |
|          |         tmp7_fu_956         |    0    |    2    |
|          |         tmp5_fu_962         |    0    |    2    |
|    or    | sentBytes_V_flag_8_i_fu_968 |    0    |    2    |
|          |       or_cond1_fu_991       |    0    |    2    |
|          |       or_cond2_fu_1005      |    0    |    2    |
|          |       or_cond3_fu_1019      |    0    |    2    |
|          |       or_cond4_fu_1037      |    0    |    2    |
|          |       or_cond5_fu_1051      |    0    |    2    |
|          |       or_cond6_fu_1075      |    0    |    2    |
|          | sel_tmp104_demorgan_fu_1177 |    0    |    2    |
|          | sel_tmp111_demorgan_fu_1192 |    0    |    2    |
|          | sel_tmp120_demorgan_fu_1208 |    0    |    2    |
|          | sel_tmp131_demorgan_fu_1224 |    0    |    2    |
|          |       or_cond7_fu_1248      |    0    |    2    |
|          |       or_cond8_fu_1262      |    0    |    2    |
|          |       or_cond9_fu_1276      |    0    |    2    |
|          |       or_cond_fu_1300       |    0    |    2    |
|----------|-----------------------------|---------|---------|
|    sub   |        ret_V_3_fu_700       |    0    |    15   |
|          |        ret_V_fu_1138        |    0    |    15   |
|----------|-----------------------------|---------|---------|
|          |          grp_fu_486         |    0    |    2    |
|          |       tmp_not_i_fu_556      |    0    |    2    |
|          |       sel_tmp1_fu_824       |    0    |    2    |
|          |       sel_tmp6_fu_842       |    0    |    2    |
|          |        sel_tmp_fu_860       |    0    |    2    |
|          |       sel_tmp4_fu_878       |    0    |    2    |
|    xor   |       sel_tmp8_fu_896       |    0    |    2    |
|          |       sel_tmp10_fu_914      |    0    |    2    |
|          |       tmp_34_i_fu_1100      |    0    |    2    |
|          |      sel_tmp12_fu_1167      |    0    |    2    |
|          |      sel_tmp14_fu_1181      |    0    |    2    |
|          |      sel_tmp16_fu_1197      |    0    |    2    |
|          |      sel_tmp18_fu_1213      |    0    |    2    |
|          |      sel_tmp20_fu_1229      |    0    |    2    |
|----------|-----------------------------|---------|---------|
|          |       sel_tmp2_fu_830       |    0    |    2    |
|          |       sel_tmp7_fu_848       |    0    |    2    |
|          |       sel_tmp3_fu_866       |    0    |    2    |
|          |       sel_tmp5_fu_884       |    0    |    2    |
|          |       sel_tmp9_fu_902       |    0    |    2    |
|    and   |       sel_tmp11_fu_920      |    0    |    2    |
|          |      sel_tmp13_fu_1172      |    0    |    2    |
|          |      sel_tmp15_fu_1187      |    0    |    2    |
|          |      sel_tmp17_fu_1203      |    0    |    2    |
|          |      sel_tmp19_fu_1219      |    0    |    2    |
|          |      sel_tmp21_fu_1235      |    0    |    2    |
|----------|-----------------------------|---------|---------|
|    add   |        newSel_fu_1069       |    0    |    15   |
|----------|-----------------------------|---------|---------|
| nbreadreq|     tmp_nbreadreq_fu_168    |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   read   |       tmp1_read_fu_176      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   write  |       grp_write_fu_182      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |          grp_fu_459         |    0    |    0    |
|          |          grp_fu_468         |    0    |    0    |
|partselect|          grp_fu_518         |    0    |    0    |
|          |       p_Val2_4_fu_572       |    0    |    0    |
|          |     p_Result_4_i_fu_625     |    0    |    0    |
|          |     p_Result_1_i_fu_652     |    0    |    0    |
|----------|-----------------------------|---------|---------|
| bitselect|          grp_fu_478         |    0    |    0    |
|          |         tmp_2_fu_582        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |       p_Val2_s_fu_568       |    0    |    0    |
|          |         tmp_4_fu_603        |    0    |    0    |
|   trunc  |         tmp_3_fu_642        |    0    |    0    |
|          |         tmp_9_fu_760        |    0    |    0    |
|          |         tmp_7_fu_772        |    0    |    0    |
|          |        tmp_5_fu_1090        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|  partset |      p_Result_1_fu_607      |    0    |    0    |
|          |      p_Result_s_fu_662      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |        lhs_V_1_fu_692       |    0    |    0    |
|          |        rhs_V_1_fu_696       |    0    |    0    |
|          |   newSel15_v_cast_fu_1033   |    0    |    0    |
|          |   newSel19_v_cast_fu_1065   |    0    |    0    |
|          |        lhs_V_fu_1130        |    0    |    0    |
|   zext   |        rhs_V_fu_1134        |    0    |    0    |
|          |    newSel31_cast_fu_1296    |    0    |    0    |
|          |     tmp_user_V_3_fu_1354    |    0    |    0    |
|          |     tmp_user_V_1_fu_1390    |    0    |    0    |
|          |     p_Result_11_fu_1408     |    0    |    0    |
|          |      p_Result_9_fu_1413     |    0    |    0    |
|          |     p_Result_10_fu_1418     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |      keepTemp_V_fu_764      |    0    |    0    |
|          |  sendWord_data_V_2_fu_1323  |    0    |    0    |
|          |  sendWord_data_V_1_fu_1331  |    0    |    0    |
|bitconcatenate|      p_Result_8_fu_1339     |    0    |    0    |
|          |   sendWord_data_V_fu_1359   |    0    |    0    |
|          |   sendWord_keep_V_fu_1367   |    0    |    0    |
|          |      p_Result_7_fu_1375     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |   693   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|      brmerge_i_reg_1427      |    1   |
|  cics_wasLast_load_reg_1423  |    1   |
|cics_wordCount_V_fla_3_reg_277|    1   |
|cics_wordCount_V_fla_4_reg_369|    1   |
| cics_wordCount_V_fla_reg_200 |    1   |
|cics_wordCount_V_new_2_reg_295|    3   |
|cics_wordCount_V_new_3_reg_381|    3   |
|    dataLen_V_loc_i_reg_217   |    8   |
| destMacAddress_V_loa_reg_1442|   48   |
|      keepTemp_V_reg_1532     |    8   |
|     p_Result_10_reg_1635     |    8   |
|    p_Result_11_i_reg_1557    |    6   |
|     p_Result_11_reg_1625     |   64   |
|      p_Result_1_reg_1455     |   48   |
|      p_Result_9_reg_1630     |   64   |
|      p_Result_s_reg_1465     |   48   |
|       p_Val2_1_reg_1449      |   48   |
|       p_Val2_s_reg_1431      |   64   |
|            reg_527           |    2   |
|    sendWord_2_3_i_reg_351    |    1   |
|  sendWord_data_V_1_reg_1595  |   64   |
|  sendWord_data_V_2_reg_1590  |   64   |
|   sendWord_data_V_reg_1605   |   64   |
|  sendWord_keep_V_1_reg_1585  |    8   |
|   sendWord_keep_V_reg_1610   |    8   |
| sentBytes_V_flag_10_s_reg_313|    1   |
| sentBytes_V_flag_11_s_reg_392|    1   |
| sentBytes_V_flag_13_s_reg_406|    1   |
|  sentBytes_V_flag_i_reg_230  |    1   |
|   sentBytes_V_loc_i_reg_247  |    8   |
| sentBytes_V_new_10_i_reg_421 |    8   |
|   sentBytes_V_new_i_reg_332  |    8   |
|         t_V_1_reg_261        |    3   |
|       tmp_12_i_reg_1486      |    1   |
|       tmp_15_i_reg_1493      |    1   |
|       tmp_18_i_reg_1499      |    1   |
|       tmp_1_i_reg_1470       |    1   |
|       tmp_21_i_reg_1505      |    1   |
|       tmp_24_i_reg_1511      |    1   |
|       tmp_27_i_reg_1517      |    1   |
|       tmp_2_i_reg_1567       |    1   |
|       tmp_30_i_reg_1522      |    1   |
|       tmp_3_i_reg_1572       |    1   |
|        tmp_3_reg_1460        |   48   |
|       tmp_4_i_reg_1478       |    1   |
|       tmp_5_i_reg_1580       |    1   |
|        tmp_5_reg_1552        |   48   |
|       tmp_7_i_reg_1474       |    1   |
|        tmp_7_reg_1537        |   48   |
|       tmp_8_i_reg_1547       |    1   |
|       tmp_9_i_reg_1482       |    1   |
|        tmp_9_reg_1527        |   48   |
|        tmp_i_reg_1576        |    1   |
|     tmp_keep_V_1_reg_1620    |    8   |
|     tmp_last_V_1_reg_1542    |    1   |
|      tmp_last_V_reg_1562     |    1   |
|     tmp_user_V_1_reg_1615    |   112  |
|     tmp_user_V_3_reg_1600    |   112  |
|         v1_V_reg_446         |   48   |
|         v2_V_reg_433         |   48   |
+------------------------------+--------+
|             Total            |  1205  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_182 |  p5  |  10  |  64  |   640  ||    47   |
| grp_write_fu_182 |  p6  |   9  |   8  |   72   ||    44   |
| grp_write_fu_182 |  p7  |   3  |   1  |    3   ||    15   |
| grp_write_fu_182 |  p8  |   5  |  96  |   480  ||    27   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |  1195  ||  4.5023 ||   133   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   693  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    4   |    -   |   133  |
|  Register |    -   |  1205  |    -   |
+-----------+--------+--------+--------+
|   Total   |    4   |  1205  |   826  |
+-----------+--------+--------+--------+
