[11/09 19:19:04      0s] 
[11/09 19:19:04      0s] Cadence Innovus(TM) Implementation System.
[11/09 19:19:04      0s] Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
[11/09 19:19:04      0s] 
[11/09 19:19:04      0s] Version:	v21.15-s110_1, built Fri Sep 23 13:08:12 PDT 2022
[11/09 19:19:04      0s] Options:	
[11/09 19:19:04      0s] Date:		Sat Nov  9 19:19:04 2024
[11/09 19:19:04      0s] Host:		lnissrv4 (x86_64 w/Linux 4.18.0-372.13.1.el8_6.x86_64) (16cores*64cpus*Intel(R) Xeon(R) Gold 6142 CPU @ 2.60GHz 22528KB)
[11/09 19:19:04      0s] OS:		Red Hat Enterprise Linux release 8.10 (Ootpa)
[11/09 19:19:04      0s] 
[11/09 19:19:04      0s] License:
[11/09 19:19:05      0s] 		[19:19:05.041418] Configured Lic search path (21.01-s002): /uusoc/facility/cad_tools/Cadence/common_license:/uusoc/facility/cad_tools/Mentor/common_license

[11/09 19:19:05      0s] 		invs	Innovus Implementation System	21.1	checkout succeeded
[11/09 19:19:05      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[11/09 19:19:22     13s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v21.15-s110_1 (64bit) 09/23/2022 13:08 (Linux 3.10.0-693.el7.x86_64)
[11/09 19:19:26     15s] @(#)CDS: NanoRoute 21.15-s110_1 NR220912-2004/21_15-UB (database version 18.20.592) {superthreading v2.17}
[11/09 19:19:26     15s] @(#)CDS: AAE 21.15-s039 (64bit) 09/23/2022 (Linux 3.10.0-693.el7.x86_64)
[11/09 19:19:26     15s] @(#)CDS: CTE 21.15-s038_1 () Sep 20 2022 11:42:13 ( )
[11/09 19:19:26     15s] @(#)CDS: SYNTECH 21.15-s012_1 () Sep  5 2022 10:25:51 ( )
[11/09 19:19:26     15s] @(#)CDS: CPE v21.15-s076
[11/09 19:19:26     15s] @(#)CDS: IQuantus/TQuantus 21.1.1-s867 (64bit) Sun Jun 26 22:12:54 PDT 2022 (Linux 3.10.0-693.el7.x86_64)
[11/09 19:19:26     15s] @(#)CDS: OA 22.60-p076 Wed May 18 13:45:29 2022
[11/09 19:19:26     15s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[11/09 19:19:26     15s] @(#)CDS: RCDB 11.15.0
[11/09 19:19:26     15s] @(#)CDS: STYLUS 21.12-s013_1 (08/15/2022 08:25 PDT)
[11/09 19:19:26     15s] @(#)CDS: SystemPlanner-21.15Rel-8720 (21.15) (2022-08-22 18:31:54+0800)
[11/09 19:19:26     15s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_4732_lnissrv4_u1500738_Zyg4BO.

[11/09 19:19:27     15s] Change the soft stacksize limit to 0.2%RAM (1029 mbytes). Set global soft_stack_size_limit to change the value.
[11/09 19:19:29     17s] 
[11/09 19:19:29     17s] **INFO:  MMMC transition support version v31-84 
[11/09 19:19:29     17s] 
[11/09 19:19:29     17s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[11/09 19:19:29     17s] <CMD> suppressMessage ENCEXT-2799
[11/09 19:19:29     17s] <CMD> win
[11/09 21:11:54    684s] <CMD> set init_design_uniquify 1
[11/09 21:12:11    686s] <CMD> set init_lef_file { /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/tech.lef  /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/sclib_tsmc180.lef  /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/padlib_tsmc180.lef  /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/sclib_tsmc180_antenna.lef  /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/RA1SHD_RD/RA1SHD_RD.vclef  /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/RA1SHD_RD/RA1SHD_RD_ant.lef  /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/RF2SH/RF2SH.vclef  /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/RF2SH/RF2SH_ant.lef }
[11/09 21:12:11    686s] <CMD> set init_mmmc_file { CONF/picosoc.view }
[11/09 21:12:11    686s] <CMD> set init_verilog { HDL/GATE/soc_top_m.v }
[11/09 21:12:11    686s] <CMD> set init_io_file { SCRIPTS/place_io_pad.io }
[11/09 21:12:11    686s] <CMD> set init_pwr_net { VDD }
[11/09 21:12:11    686s] <CMD> set init_gnd_net { VSS }
[11/09 21:12:11    686s] <CMD> init_design
[11/09 21:12:11    686s] #% Begin Load MMMC data ... (date=11/09 21:12:11, mem=955.1M)
[11/09 21:12:12    686s] #% End Load MMMC data ... (date=11/09 21:12:12, total cpu=0:00:00.0, real=0:00:01.0, peak res=955.6M, current mem=955.6M)
[11/09 21:12:12    686s] 
[11/09 21:12:12    686s] Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/tech.lef ...
[11/09 21:12:12    686s] 
[11/09 21:12:12    686s] Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/sclib_tsmc180.lef ...
[11/09 21:12:12    686s] Set DBUPerIGU to M2 pitch 1120.
[11/09 21:12:12    686s] 
[11/09 21:12:12    686s] Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/padlib_tsmc180.lef ...
[11/09 21:12:12    686s] 
[11/09 21:12:12    686s] Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/sclib_tsmc180_antenna.lef ...
[11/09 21:12:12    686s] **WARN: (IMPLF-58):	MACRO 'AND2X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/09 21:12:12    686s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/09 21:12:12    686s] Type 'man IMPLF-58' for more detail.
[11/09 21:12:12    686s] **WARN: (IMPLF-58):	MACRO 'ANTENNA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/09 21:12:12    686s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/09 21:12:12    686s] Type 'man IMPLF-58' for more detail.
[11/09 21:12:12    686s] **WARN: (IMPLF-58):	MACRO 'BUFX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/09 21:12:12    686s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/09 21:12:12    686s] Type 'man IMPLF-58' for more detail.
[11/09 21:12:12    686s] **WARN: (IMPLF-58):	MACRO 'DFFQBX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/09 21:12:12    686s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/09 21:12:12    686s] Type 'man IMPLF-58' for more detail.
[11/09 21:12:12    686s] **WARN: (IMPLF-58):	MACRO 'DFFQQBX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/09 21:12:12    686s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/09 21:12:12    686s] Type 'man IMPLF-58' for more detail.
[11/09 21:12:12    686s] **WARN: (IMPLF-58):	MACRO 'DFFQSRX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/09 21:12:12    686s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/09 21:12:12    686s] Type 'man IMPLF-58' for more detail.
[11/09 21:12:12    686s] **WARN: (IMPLF-58):	MACRO 'DFFQX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/09 21:12:12    686s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/09 21:12:12    686s] Type 'man IMPLF-58' for more detail.
[11/09 21:12:12    686s] **WARN: (IMPLF-58):	MACRO 'FILL1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/09 21:12:12    686s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/09 21:12:12    686s] Type 'man IMPLF-58' for more detail.
[11/09 21:12:12    686s] **WARN: (IMPLF-58):	MACRO 'FILL16' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/09 21:12:12    686s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/09 21:12:12    686s] Type 'man IMPLF-58' for more detail.
[11/09 21:12:12    686s] **WARN: (IMPLF-58):	MACRO 'FILL2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/09 21:12:12    686s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/09 21:12:12    686s] Type 'man IMPLF-58' for more detail.
[11/09 21:12:12    686s] **WARN: (IMPLF-58):	MACRO 'FILL32' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/09 21:12:12    686s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/09 21:12:12    686s] Type 'man IMPLF-58' for more detail.
[11/09 21:12:12    686s] **WARN: (IMPLF-58):	MACRO 'FILL4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/09 21:12:12    686s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/09 21:12:12    686s] Type 'man IMPLF-58' for more detail.
[11/09 21:12:12    686s] **WARN: (IMPLF-58):	MACRO 'FILL8' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/09 21:12:12    686s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/09 21:12:12    686s] Type 'man IMPLF-58' for more detail.
[11/09 21:12:12    686s] **WARN: (IMPLF-58):	MACRO 'INVX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/09 21:12:12    686s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/09 21:12:12    686s] Type 'man IMPLF-58' for more detail.
[11/09 21:12:12    686s] **WARN: (IMPLF-58):	MACRO 'INVX16' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/09 21:12:12    686s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/09 21:12:12    686s] Type 'man IMPLF-58' for more detail.
[11/09 21:12:12    686s] **WARN: (IMPLF-58):	MACRO 'INVX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/09 21:12:12    686s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/09 21:12:12    686s] Type 'man IMPLF-58' for more detail.
[11/09 21:12:12    686s] **WARN: (IMPLF-58):	MACRO 'INVX32' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/09 21:12:12    686s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/09 21:12:12    686s] Type 'man IMPLF-58' for more detail.
[11/09 21:12:12    686s] **WARN: (IMPLF-58):	MACRO 'INVX4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/09 21:12:12    686s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/09 21:12:12    686s] Type 'man IMPLF-58' for more detail.
[11/09 21:12:12    686s] **WARN: (IMPLF-58):	MACRO 'INVX8' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/09 21:12:12    686s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/09 21:12:12    686s] Type 'man IMPLF-58' for more detail.
[11/09 21:12:12    686s] **WARN: (IMPLF-58):	MACRO 'MUX2X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/09 21:12:12    686s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/09 21:12:12    686s] Type 'man IMPLF-58' for more detail.
[11/09 21:12:12    686s] **WARN: (EMS-27):	Message (IMPLF-58) has exceeded the current message display limit of 20.
[11/09 21:12:12    686s] To increase the message display limit, refer to the product command reference manual.
[11/09 21:12:12    686s] 
[11/09 21:12:12    686s] Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/RA1SHD_RD/RA1SHD_RD.vclef ...
[11/09 21:12:12    686s] WARNING (LEFPARS-2003): BUSBITCHARS is a required statement in LEF files with version 5.5 and earlier.
[11/09 21:12:12    686s] Without BUSBITCHARS defined, the LEF file is technically incorrect.
[11/09 21:12:12    686s] Refer to the LEF/DEF 5.5 or earlier Language Reference manual on how to define this statement. See file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/RA1SHD_RD/RA1SHD_RD.vclef at line 5084.
[11/09 21:12:12    686s] WARNING (LEFPARS-2004): DIVIDERCHAR is a required statement in LEF files with version 5.5 and earlier.
[11/09 21:12:12    686s] Without DIVIDECHAR defined, the LEF file is technically incorrect.
[11/09 21:12:12    686s] Refer to the LEF/DEF 5.5 or earlier Language Reference manual on how to define this statement. See file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/RA1SHD_RD/RA1SHD_RD.vclef at line 5084.
[11/09 21:12:12    686s] 
[11/09 21:12:12    686s] Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/RA1SHD_RD/RA1SHD_RD_ant.lef ...
[11/09 21:12:12    686s] WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/RA1SHD_RD/RA1SHD_RD_ant.lef at line 135.
[11/09 21:12:12    686s] 
[11/09 21:12:12    686s] Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/RF2SH/RF2SH.vclef ...
[11/09 21:12:12    686s] WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
[11/09 21:12:12    686s] The LEF parser will ignore this statement.
[11/09 21:12:12    686s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/RF2SH/RF2SH.vclef at line 12.
[11/09 21:12:12    686s] WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/RF2SH/RF2SH.vclef at line 2241.
[11/09 21:12:12    686s] 
[11/09 21:12:12    686s] Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/RF2SH/RF2SH_ant.lef ...
[11/09 21:12:12    686s] WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/RF2SH/RF2SH_ant.lef at line 141.
[11/09 21:12:12    686s] **WARN: (IMPLF-61):	29 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data, and certain properties, have been ignored.
[11/09 21:12:12    686s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/09 21:12:12    686s] Type 'man IMPLF-61' for more detail.
[11/09 21:12:12    686s] **WARN: (IMPLF-201):	Pin 'QA[0]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/09 21:12:12    686s] Type 'man IMPLF-201' for more detail.
[11/09 21:12:12    686s] **WARN: (IMPLF-201):	Pin 'QA[10]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/09 21:12:12    686s] Type 'man IMPLF-201' for more detail.
[11/09 21:12:12    686s] **WARN: (IMPLF-201):	Pin 'QA[11]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/09 21:12:12    686s] Type 'man IMPLF-201' for more detail.
[11/09 21:12:12    686s] **WARN: (IMPLF-201):	Pin 'QA[12]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/09 21:12:12    686s] Type 'man IMPLF-201' for more detail.
[11/09 21:12:12    686s] **WARN: (IMPLF-201):	Pin 'QA[13]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/09 21:12:12    686s] Type 'man IMPLF-201' for more detail.
[11/09 21:12:12    686s] **WARN: (IMPLF-201):	Pin 'QA[14]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/09 21:12:12    686s] Type 'man IMPLF-201' for more detail.
[11/09 21:12:12    686s] **WARN: (IMPLF-201):	Pin 'QA[15]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/09 21:12:12    686s] Type 'man IMPLF-201' for more detail.
[11/09 21:12:12    686s] **WARN: (IMPLF-201):	Pin 'QA[16]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/09 21:12:12    686s] Type 'man IMPLF-201' for more detail.
[11/09 21:12:12    686s] **WARN: (IMPLF-201):	Pin 'QA[17]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/09 21:12:12    686s] Type 'man IMPLF-201' for more detail.
[11/09 21:12:12    686s] **WARN: (IMPLF-201):	Pin 'QA[18]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/09 21:12:12    686s] Type 'man IMPLF-201' for more detail.
[11/09 21:12:12    686s] **WARN: (IMPLF-201):	Pin 'QA[19]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/09 21:12:12    686s] Type 'man IMPLF-201' for more detail.
[11/09 21:12:12    686s] **WARN: (IMPLF-201):	Pin 'QA[1]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/09 21:12:12    686s] Type 'man IMPLF-201' for more detail.
[11/09 21:12:12    686s] **WARN: (IMPLF-201):	Pin 'QA[20]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/09 21:12:12    686s] Type 'man IMPLF-201' for more detail.
[11/09 21:12:12    686s] **WARN: (IMPLF-201):	Pin 'QA[21]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/09 21:12:12    686s] Type 'man IMPLF-201' for more detail.
[11/09 21:12:12    686s] **WARN: (IMPLF-201):	Pin 'QA[22]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/09 21:12:12    686s] Type 'man IMPLF-201' for more detail.
[11/09 21:12:12    686s] **WARN: (IMPLF-201):	Pin 'QA[23]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/09 21:12:12    686s] Type 'man IMPLF-201' for more detail.
[11/09 21:12:12    686s] **WARN: (IMPLF-201):	Pin 'QA[24]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/09 21:12:12    686s] Type 'man IMPLF-201' for more detail.
[11/09 21:12:12    686s] **WARN: (IMPLF-201):	Pin 'QA[25]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/09 21:12:12    686s] Type 'man IMPLF-201' for more detail.
[11/09 21:12:12    686s] **WARN: (IMPLF-201):	Pin 'QA[26]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/09 21:12:12    686s] Type 'man IMPLF-201' for more detail.
[11/09 21:12:12    686s] **WARN: (IMPLF-201):	Pin 'QA[27]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/09 21:12:12    686s] Type 'man IMPLF-201' for more detail.
[11/09 21:12:12    686s] **WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
[11/09 21:12:12    686s] To increase the message display limit, refer to the product command reference manual.
[11/09 21:12:12    686s] **WARN: (IMPLF-200):	Pin 'DataOut' in macro 'pad_out' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/09 21:12:12    686s] Type 'man IMPLF-200' for more detail.
[11/09 21:12:12    686s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'pad_out' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/09 21:12:12    686s] Type 'man IMPLF-200' for more detail.
[11/09 21:12:12    686s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'pad_in' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/09 21:12:12    686s] Type 'man IMPLF-200' for more detail.
[11/09 21:12:12    686s] **WARN: (IMPLF-200):	Pin 'DataOut' in macro 'pad_bidirhe' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/09 21:12:12    686s] Type 'man IMPLF-200' for more detail.
[11/09 21:12:12    686s] **WARN: (IMPLF-200):	Pin 'EN' in macro 'pad_bidirhe' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/09 21:12:12    686s] Type 'man IMPLF-200' for more detail.
[11/09 21:12:12    686s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'pad_bidirhe' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/09 21:12:12    686s] Type 'man IMPLF-200' for more detail.
[11/09 21:12:12    686s] **WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/09 21:12:12    686s] Type 'man IMPLF-200' for more detail.
[11/09 21:12:12    686s] 
##  Check design process and node:  
##  Both design process and tech node are not set.

[11/09 21:12:12    686s] Loading view definition file from CONF/picosoc.view
[11/09 21:12:12    686s] Reading wc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ss_nldm.lib' ...
[11/09 21:12:12    686s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ss_nldm.lib)
[11/09 21:12:12    686s] Read 21 cells in library 'sclib_tsmc180_ss' 
[11/09 21:12:12    686s] Reading wc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ss_nldm.lib' ...
[11/09 21:12:12    686s] **WARN: (TECHLIB-302):	No function defined for cell 'pad_vdd'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ss_nldm.lib)
[11/09 21:12:12    686s] **WARN: (TECHLIB-302):	No function defined for cell 'pad_gnd'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ss_nldm.lib)
[11/09 21:12:12    686s] **WARN: (TECHLIB-302):	No function defined for cell 'pad_ana'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ss_nldm.lib)
[11/09 21:12:12    686s] Read 6 cells in library 'padlib_tsmc180_ss' 
[11/09 21:12:12    686s] Reading wc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/RF2SH/RF2SH_fast@0C_syn.lib' ...
[11/09 21:12:12    686s] Read 1 cells in library 'USERLIB' 
[11/09 21:12:12    686s] Reading wc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/RA1SHD_RD/RA1SHD_RD_fast@0C_syn.lib' ...
[11/09 21:12:12    686s] **WARN: (TECHLIB-459):	Appending library 'USERLIB' to the previously read library of the same name and nominal PVT. Cell definitions from the previously read library will not be overridden. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/RA1SHD_RD/RA1SHD_RD_fast@0C_syn.lib)
[11/09 21:12:12    686s] Read 1 cells in library 'USERLIB' 
[11/09 21:12:12    686s] Reading bc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ff_nldm.lib' ...
[11/09 21:12:12    686s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ff_nldm.lib)
[11/09 21:12:12    686s] Read 21 cells in library 'sclib_tsmc180_ff' 
[11/09 21:12:12    686s] Reading bc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ff_nldm.lib' ...
[11/09 21:12:12    686s] **WARN: (TECHLIB-302):	No function defined for cell 'pad_vdd'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ff_nldm.lib)
[11/09 21:12:12    686s] **WARN: (TECHLIB-302):	No function defined for cell 'pad_gnd'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ff_nldm.lib)
[11/09 21:12:12    686s] **WARN: (TECHLIB-302):	No function defined for cell 'pad_ana'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ff_nldm.lib)
[11/09 21:12:12    686s] Read 6 cells in library 'padlib_tsmc180_ff' 
[11/09 21:12:12    686s] Ending "PreSetAnalysisView" (total cpu=0:00:00.2, real=0:00:00.0, peak res=1004.0M, current mem=970.4M)
[11/09 21:12:12    686s] *** End library_loading (cpu=0.00min, real=0.00min, mem=28.9M, fe_cpu=11.45min, fe_real=113.13min, fe_mem=1081.7M) ***
[11/09 21:12:12    686s] #% Begin Load netlist data ... (date=11/09 21:12:12, mem=970.4M)
[11/09 21:12:12    686s] *** Begin netlist parsing (mem=1081.7M) ***
[11/09 21:12:12    686s] Pin 'pad' of cell 'pad_ana' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/09 21:12:12    686s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'RA1SHD_RD' is defined in LEF but not in the timing library.
[11/09 21:12:12    686s] Type 'man IMPVL-159' for more detail.
[11/09 21:12:12    686s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'RA1SHD_RD' is defined in LEF but not in the timing library.
[11/09 21:12:12    686s] Type 'man IMPVL-159' for more detail.
[11/09 21:12:12    686s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'RF2SH' is defined in LEF but not in the timing library.
[11/09 21:12:12    686s] Type 'man IMPVL-159' for more detail.
[11/09 21:12:12    686s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'RF2SH' is defined in LEF but not in the timing library.
[11/09 21:12:12    686s] Type 'man IMPVL-159' for more detail.
[11/09 21:12:12    686s] Created 29 new cells from 5 timing libraries.
[11/09 21:12:12    686s] Reading netlist ...
[11/09 21:12:12    686s] Backslashed names will retain backslash and a trailing blank character.
[11/09 21:12:12    686s] Reading verilog netlist 'HDL/GATE/soc_top_m.v'
[11/09 21:12:12    686s] 
[11/09 21:12:12    686s] *** Memory Usage v#1 (Current mem = 1084.695M, initial mem = 483.887M) ***
[11/09 21:12:12    686s] *** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=1084.7M) ***
[11/09 21:12:12    686s] #% End Load netlist data ... (date=11/09 21:12:12, total cpu=0:00:00.2, real=0:00:00.0, peak res=980.3M, current mem=980.3M)
[11/09 21:12:12    686s] Top level cell is soc_top.
[11/09 21:12:12    687s] Hooked 56 DB cells to tlib cells.
[11/09 21:12:12    687s] Ending "BindLib:" (total cpu=0:00:00.0, real=0:00:00.0, peak res=981.9M, current mem=981.9M)
[11/09 21:12:12    687s] Starting recursive module instantiation check.
[11/09 21:12:12    687s] No recursion found.
[11/09 21:12:12    687s] Building hierarchical netlist for Cell soc_top ...
[11/09 21:12:12    687s] *** Netlist is unique.
[11/09 21:12:12    687s] Setting Std. cell height to 7840 DBU (smallest netlist inst).
[11/09 21:12:12    687s] ** info: there are 73 modules.
[11/09 21:12:12    687s] ** info: there are 15206 stdCell insts.
[11/09 21:12:12    687s] ** info: there are 22 Pad insts.
[11/09 21:12:12    687s] ** info: there are 4 macros.
[11/09 21:12:13    687s] 
[11/09 21:12:13    687s] *** Memory Usage v#1 (Current mem = 1139.609M, initial mem = 483.887M) ***
[11/09 21:12:13    687s] Reading IO assignment file "SCRIPTS/place_io_pad.io" ...
[11/09 21:12:13    687s] **WARN: (IMPFP-53):	Failed to find instance 'flash_io0_pad'.
[11/09 21:12:13    687s] **WARN: (IMPFP-53):	Failed to find instance 'flash_io1_pad'.
[11/09 21:12:13    687s] **WARN: (IMPFP-53):	Failed to find instance 'flash_io2_pad'.
[11/09 21:12:13    687s] **WARN: (IMPFP-53):	Failed to find instance 'flash_io3_pad'.
[11/09 21:12:13    687s] Adjusting Core to Left to: 0.3200. Core to Bottom to: 0.3200.
[11/09 21:12:13    687s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[11/09 21:12:13    687s] Type 'man IMPFP-3961' for more detail.
[11/09 21:12:13    687s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[11/09 21:12:13    687s] Type 'man IMPFP-3961' for more detail.
[11/09 21:12:13    687s] Start create_tracks
[11/09 21:12:13    687s] Generated pitch 1.12 in METAL6 is different from 0.9 defined in technology file in preferred direction.
[11/09 21:12:13    687s] Extraction setup Started 
[11/09 21:12:13    687s] 
[11/09 21:12:13    687s] Trim Metal Layers:
[11/09 21:12:13    687s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[11/09 21:12:13    687s] Reading Capacitance Table File /research/ece/lnis-teaching/Designkits/tsmc180nm/pdk/captable/t018lo_1p6m_typical.captable ...
[11/09 21:12:13    687s] Reading Capacitance Table File /research/ece/lnis-teaching/Designkits/tsmc180nm/pdk/captable/t018lo_1p6m_typical.captable ...
[11/09 21:12:13    687s] Importing multi-corner RC tables ... 
[11/09 21:12:13    687s] Summary of Active RC-Corners : 
[11/09 21:12:13    687s]  
[11/09 21:12:13    687s]  Analysis View: wc
[11/09 21:12:13    687s]     RC-Corner Name        : wc
[11/09 21:12:13    687s]     RC-Corner Index       : 0
[11/09 21:12:13    687s]     RC-Corner Temperature : 25 Celsius
[11/09 21:12:13    687s]     RC-Corner Cap Table   : '/research/ece/lnis-teaching/Designkits/tsmc180nm/pdk/captable/t018lo_1p6m_typical.captable'
[11/09 21:12:13    687s]     RC-Corner PreRoute Res Factor         : 1
[11/09 21:12:13    687s]     RC-Corner PreRoute Cap Factor         : 1
[11/09 21:12:13    687s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[11/09 21:12:13    687s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[11/09 21:12:13    687s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[11/09 21:12:13    687s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[11/09 21:12:13    687s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[11/09 21:12:13    687s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[11/09 21:12:13    687s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[11/09 21:12:13    687s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[11/09 21:12:13    687s]  
[11/09 21:12:13    687s]  Analysis View: bc
[11/09 21:12:13    687s]     RC-Corner Name        : bc
[11/09 21:12:13    687s]     RC-Corner Index       : 1
[11/09 21:12:13    687s]     RC-Corner Temperature : 25 Celsius
[11/09 21:12:13    687s]     RC-Corner Cap Table   : '/research/ece/lnis-teaching/Designkits/tsmc180nm/pdk/captable/t018lo_1p6m_typical.captable'
[11/09 21:12:13    687s]     RC-Corner PreRoute Res Factor         : 1
[11/09 21:12:13    687s]     RC-Corner PreRoute Cap Factor         : 1
[11/09 21:12:13    687s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[11/09 21:12:13    687s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[11/09 21:12:13    687s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[11/09 21:12:13    687s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[11/09 21:12:13    687s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[11/09 21:12:13    687s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[11/09 21:12:13    687s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[11/09 21:12:13    687s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[11/09 21:12:13    687s] 
[11/09 21:12:13    687s] Trim Metal Layers:
[11/09 21:12:13    687s] LayerId::1 widthSet size::4
[11/09 21:12:13    687s] LayerId::2 widthSet size::4
[11/09 21:12:13    687s] LayerId::3 widthSet size::4
[11/09 21:12:13    687s] LayerId::4 widthSet size::4
[11/09 21:12:13    687s] LayerId::5 widthSet size::4
[11/09 21:12:13    687s] LayerId::6 widthSet size::3
[11/09 21:12:13    687s] Updating RC grid for preRoute extraction ...
[11/09 21:12:13    687s] eee: pegSigSF::1.070000
[11/09 21:12:13    687s] Initializing multi-corner capacitance tables ... 
[11/09 21:12:13    687s] Initializing multi-corner resistance tables ...
[11/09 21:12:13    687s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/09 21:12:13    687s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/09 21:12:13    687s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/09 21:12:13    687s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/09 21:12:13    687s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/09 21:12:13    687s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/09 21:12:13    687s] {RT wc 0 6 6 {5 0} 1}
[11/09 21:12:13    687s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.555600 newSi=0.000000 wHLS=1.389000 siPrev=0 viaL=0.000000
[11/09 21:12:13    687s] *Info: initialize multi-corner CTS.
[11/09 21:12:13    687s] Ending "SetAnalysisView" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1253.1M, current mem=1024.0M)
[11/09 21:12:13    687s] Reading timing constraints file 'SDC/soc_top_m.sdc' ...
[11/09 21:12:13    687s] Current (total cpu=0:11:28, real=1:53:09, peak res=1284.5M, current mem=1284.5M)
[11/09 21:12:13    687s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/soc_top_m.sdc, Line 9).
[11/09 21:12:13    687s] 
[11/09 21:12:13    687s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/soc_top_m.sdc, Line 10).
[11/09 21:12:13    687s] 
[11/09 21:12:13    687s] INFO (CTE): Reading of timing constraints file SDC/soc_top_m.sdc completed, with 2 WARNING
[11/09 21:12:13    687s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1286.3M, current mem=1286.3M)
[11/09 21:12:13    687s] Current (total cpu=0:11:28, real=1:53:09, peak res=1286.3M, current mem=1286.3M)
[11/09 21:12:13    687s] **WARN: (TA-976):	Path groups asserted by the group_path constraint are considered by the software to be global in nature - they cannot be restricted to specific constraint modes. Due to this restriction, the group_path constraint is not supported directly in the constraint files which are configured in mode-specific commands such as create_constraint_mode. The current group_path entry will be ignored. You can enter the group_path constraint interactively or as part of a general command script -  where it will be interpreted as global and will be in effect for all modes.
[11/09 21:12:13    687s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/09 21:12:13    687s] 
[11/09 21:12:13    687s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[11/09 21:12:13    687s] Summary for sequential cells identification: 
[11/09 21:12:13    687s]   Identified SBFF number: 4
[11/09 21:12:13    687s]   Identified MBFF number: 0
[11/09 21:12:13    687s]   Identified SB Latch number: 0
[11/09 21:12:13    687s]   Identified MB Latch number: 0
[11/09 21:12:13    687s]   Not identified SBFF number: 0
[11/09 21:12:13    687s]   Not identified MBFF number: 0
[11/09 21:12:13    687s]   Not identified SB Latch number: 0
[11/09 21:12:13    687s]   Not identified MB Latch number: 0
[11/09 21:12:13    687s]   Number of sequential cells which are not FFs: 0
[11/09 21:12:13    687s] Total number of combinational cells: 17
[11/09 21:12:13    687s] Total number of sequential cells: 4
[11/09 21:12:13    687s] Total number of tristate cells: 0
[11/09 21:12:13    687s] Total number of level shifter cells: 0
[11/09 21:12:13    687s] Total number of power gating cells: 0
[11/09 21:12:13    687s] Total number of isolation cells: 0
[11/09 21:12:13    687s] Total number of power switch cells: 0
[11/09 21:12:13    687s] Total number of pulse generator cells: 0
[11/09 21:12:13    687s] Total number of always on buffers: 0
[11/09 21:12:13    687s] Total number of retention cells: 0
[11/09 21:12:13    687s] List of usable buffers: BUFX1
[11/09 21:12:13    687s] Total number of usable buffers: 1
[11/09 21:12:13    687s] List of unusable buffers:
[11/09 21:12:13    687s] Total number of unusable buffers: 0
[11/09 21:12:13    687s] List of usable inverters: INVX2 INVX1 INVX16 INVX32 INVX4 INVX8
[11/09 21:12:13    687s] Total number of usable inverters: 6
[11/09 21:12:13    687s] List of unusable inverters:
[11/09 21:12:13    687s] Total number of unusable inverters: 0
[11/09 21:12:13    687s] List of identified usable delay cells:
[11/09 21:12:13    687s] Total number of identified usable delay cells: 0
[11/09 21:12:13    687s] List of identified unusable delay cells:
[11/09 21:12:13    687s] Total number of identified unusable delay cells: 0
[11/09 21:12:13    687s] 
[11/09 21:12:13    687s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[11/09 21:12:13    687s] No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
[11/09 21:12:13    687s] 
[11/09 21:12:13    687s] TimeStamp Deleting Cell Server Begin ...
[11/09 21:12:13    687s] 
[11/09 21:12:13    687s] TimeStamp Deleting Cell Server End ...
[11/09 21:12:14    687s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:01.0, peak res=1315.6M, current mem=1315.6M)
[11/09 21:12:14    687s] 
[11/09 21:12:14    687s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/09 21:12:14    687s] Summary for sequential cells identification: 
[11/09 21:12:14    687s]   Identified SBFF number: 4
[11/09 21:12:14    687s]   Identified MBFF number: 0
[11/09 21:12:14    687s]   Identified SB Latch number: 0
[11/09 21:12:14    687s]   Identified MB Latch number: 0
[11/09 21:12:14    687s]   Not identified SBFF number: 0
[11/09 21:12:14    687s]   Not identified MBFF number: 0
[11/09 21:12:14    687s]   Not identified SB Latch number: 0
[11/09 21:12:14    687s]   Not identified MB Latch number: 0
[11/09 21:12:14    687s]   Number of sequential cells which are not FFs: 0
[11/09 21:12:14    687s]  Visiting view : wc
[11/09 21:12:14    687s]    : PowerDomain = none : Weighted F : unweighted  = 41.00 (1.000) with rcCorner = 0
[11/09 21:12:14    687s]    : PowerDomain = none : Weighted F : unweighted  = 39.50 (1.000) with rcCorner = -1
[11/09 21:12:14    687s]  Visiting view : bc
[11/09 21:12:14    687s]    : PowerDomain = none : Weighted F : unweighted  = 22.20 (1.000) with rcCorner = 1
[11/09 21:12:14    687s]    : PowerDomain = none : Weighted F : unweighted  = 21.00 (1.000) with rcCorner = -1
[11/09 21:12:14    687s] TLC MultiMap info (StdDelay):
[11/09 21:12:14    687s]   : bc + bc + 1 + no RcCorner := 21ps
[11/09 21:12:14    687s]   : bc + bc + 1 + bc := 22.2ps
[11/09 21:12:14    687s]   : wc + wc + 1 + no RcCorner := 39.5ps
[11/09 21:12:14    687s]   : wc + wc + 1 + wc := 41ps
[11/09 21:12:14    687s]  Setting StdDelay to: 41ps
[11/09 21:12:14    687s] 
[11/09 21:12:14    687s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/09 21:12:14    687s] 
[11/09 21:12:14    687s] TimeStamp Deleting Cell Server Begin ...
[11/09 21:12:14    687s] 
[11/09 21:12:14    687s] TimeStamp Deleting Cell Server End ...
[11/09 21:12:14    687s] **WARN: (IMPSYC-2):	Timing information is not defined for cell pad_corner; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[11/09 21:12:14    687s] Type 'man IMPSYC-2' for more detail.
[11/09 21:12:14    687s] 
[11/09 21:12:14    687s] *** Summary of all messages that are not suppressed in this session:
[11/09 21:12:14    687s] Severity  ID               Count  Summary                                  
[11/09 21:12:14    687s] WARNING   IMPLF-58            29  MACRO '%s' has been found in the databas...
[11/09 21:12:14    687s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[11/09 21:12:14    687s] WARNING   IMPLF-200            7  Pin '%s' in macro '%s' has no ANTENNAGAT...
[11/09 21:12:14    687s] WARNING   IMPLF-201           69  Pin '%s' in macro '%s' has no ANTENNADIF...
[11/09 21:12:14    687s] WARNING   IMPFP-53             4  Failed to find instance '%s'.            
[11/09 21:12:14    687s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[11/09 21:12:14    687s] WARNING   IMPSYC-2             1  Timing information is not defined for ce...
[11/09 21:12:14    687s] WARNING   IMPVL-159            4  Pin '%s' of cell '%s' is defined in LEF ...
[11/09 21:12:14    687s] WARNING   TA-976               1  Path groups asserted by the group_path c...
[11/09 21:12:14    687s] WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
[11/09 21:12:14    687s] WARNING   TECHLIB-302          8  No function defined for cell '%s'. The c...
[11/09 21:12:14    687s] WARNING   TECHLIB-459          1  Appending library '%s' to the previously...
[11/09 21:12:14    687s] *** Message Summary: 129 warning(s), 0 error(s)
[11/09 21:12:14    687s] 
[11/09 21:12:14    687s] <CMD> saveDesign DBS/soc_top-import.enc
[11/09 21:12:14    687s] #% Begin save design ... (date=11/09 21:12:14, mem=1319.8M)
[11/09 21:12:14    687s] % Begin Save ccopt configuration ... (date=11/09 21:12:14, mem=1319.8M)
[11/09 21:12:14    687s] % End Save ccopt configuration ... (date=11/09 21:12:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=1321.5M, current mem=1321.5M)
[11/09 21:12:14    688s] % Begin Save netlist data ... (date=11/09 21:12:14, mem=1321.6M)
[11/09 21:12:14    688s] Writing Binary DB to DBS/soc_top-import.enc.dat/soc_top.v.bin in single-threaded mode...
[11/09 21:12:14    688s] % End Save netlist data ... (date=11/09 21:12:14, total cpu=0:00:00.1, real=0:00:00.0, peak res=1324.1M, current mem=1322.6M)
[11/09 21:12:14    688s] Saving symbol-table file ...
[11/09 21:12:14    688s] Saving congestion map file DBS/soc_top-import.enc.dat/soc_top.route.congmap.gz ...
[11/09 21:12:14    688s] % Begin Save AAE data ... (date=11/09 21:12:14, mem=1323.4M)
[11/09 21:12:14    688s] Saving AAE Data ...
[11/09 21:12:15    688s] % End Save AAE data ... (date=11/09 21:12:14, total cpu=0:00:00.0, real=0:00:01.0, peak res=1323.4M, current mem=1323.4M)
[11/09 21:12:15    688s] Saving preference file DBS/soc_top-import.enc.dat/gui.pref.tcl ...
[11/09 21:12:15    688s] Saving mode setting ...
[11/09 21:12:15    688s] Saving global file ...
[11/09 21:12:15    688s] % Begin Save floorplan data ... (date=11/09 21:12:15, mem=1327.8M)
[11/09 21:12:15    688s] Saving floorplan file ...
[11/09 21:12:15    688s] % End Save floorplan data ... (date=11/09 21:12:15, total cpu=0:00:00.1, real=0:00:00.0, peak res=1329.8M, current mem=1329.8M)
[11/09 21:12:15    688s] Saving Drc markers ...
[11/09 21:12:15    688s] ... No Drc file written since there is no markers found.
[11/09 21:12:15    688s] % Begin Save placement data ... (date=11/09 21:12:15, mem=1329.8M)
[11/09 21:12:15    688s] ** Saving stdCellPlacement_binary (version# 2) ...
[11/09 21:12:15    688s] Save Adaptive View Pruning View Names to Binary file
[11/09 21:12:15    688s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1456.5M) ***
[11/09 21:12:15    688s] % End Save placement data ... (date=11/09 21:12:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=1330.5M, current mem=1330.5M)
[11/09 21:12:15    688s] % Begin Save routing data ... (date=11/09 21:12:15, mem=1330.5M)
[11/09 21:12:15    688s] Saving route file ...
[11/09 21:12:16    688s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=1453.5M) ***
[11/09 21:12:16    688s] % End Save routing data ... (date=11/09 21:12:16, total cpu=0:00:00.1, real=0:00:01.0, peak res=1330.8M, current mem=1330.8M)
[11/09 21:12:16    688s] Saving property file DBS/soc_top-import.enc.dat/soc_top.prop
[11/09 21:12:16    688s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1456.5M) ***
[11/09 21:12:16    688s] % Begin Save power constraints data ... (date=11/09 21:12:16, mem=1332.2M)
[11/09 21:12:16    688s] % End Save power constraints data ... (date=11/09 21:12:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=1332.6M, current mem=1332.6M)
[11/09 21:12:17    688s] Generated self-contained design soc_top-import.enc.dat
[11/09 21:12:17    688s] #% End save design ... (date=11/09 21:12:17, total cpu=0:00:00.7, real=0:00:03.0, peak res=1358.6M, current mem=1335.2M)
[11/09 21:12:17    688s] *** Message Summary: 0 warning(s), 0 error(s)
[11/09 21:12:17    688s] 
[11/09 21:12:17    688s] <CMD> setDrawView fplan
[11/09 21:12:17    688s] <CMD> fit
[11/09 21:13:42    695s] <CMD> floorPlan -site core7T -s 1070 910 80 80 80 80
[11/09 21:13:42    695s] **WARN: (IMPFP-4026):	Adjusting core to 'Left' to 80.080000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[11/09 21:13:42    695s] **WARN: (IMPFP-4026):	Adjusting core to 'Bottom' to 80.080000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[11/09 21:13:42    695s] **WARN: (IMPFP-4026):	Adjusting core to 'Right' to 80.080000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[11/09 21:13:42    695s] **WARN: (IMPFP-4026):	Adjusting core to 'Top' to 80.080000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[11/09 21:13:42    695s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[11/09 21:13:42    695s] Type 'man IMPFP-3961' for more detail.
[11/09 21:13:42    695s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[11/09 21:13:42    695s] Type 'man IMPFP-3961' for more detail.
[11/09 21:13:42    695s] Start create_tracks
[11/09 21:13:42    695s] Generated pitch 1.12 in METAL6 is different from 0.9 defined in technology file in preferred direction.
[11/09 21:13:42    695s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[11/09 21:13:42    695s] <CMD> setDrawView fplan
[11/09 21:13:42    695s] <CMD> fit
[11/09 21:13:42    695s] <CMD> placeInstance soc/soc_memory_sram_2 318 315 R180
[11/09 21:13:42    695s] <CMD> addHaloToBlock 8 8 8 8 -fromInstBox -snapToSite soc/soc_memory_sram_2
[11/09 21:13:42    695s] <CMD> placeInstance soc/soc_memory_sram_1 318 1057 R0
[11/09 21:13:42    695s] <CMD> addHaloToBlock 8 8 8 8 -fromInstBox -snapToSite soc/soc_memory_sram_1
[11/09 21:13:42    695s] <CMD> placeInstance soc/soc_cpu_cpuregs_reg_1 315 575 R0
[11/09 21:13:42    695s] <CMD> addHaloToBlock 2 2 2 2 -fromInstBox -snapToSite soc/soc_cpu_cpuregs_reg_1
[11/09 21:13:42    695s] <CMD> placeInstance soc/soc_cpu_cpuregs_reg_2 315 805 R0
[11/09 21:13:42    695s] <CMD> addHaloToBlock 2 2 2 2 -fromInstBox -snapToSite soc/soc_cpu_cpuregs_reg_2
[11/09 21:13:42    695s] <CMD> saveDesign DBS/soc_top-fplan.enc
[11/09 21:13:42    695s] #% Begin save design ... (date=11/09 21:13:42, mem=1513.8M)
[11/09 21:13:42    695s] % Begin Save ccopt configuration ... (date=11/09 21:13:42, mem=1513.8M)
[11/09 21:13:42    695s] % End Save ccopt configuration ... (date=11/09 21:13:42, total cpu=0:00:00.0, real=0:00:00.0, peak res=1513.8M, current mem=1513.8M)
[11/09 21:13:42    695s] % Begin Save netlist data ... (date=11/09 21:13:42, mem=1513.8M)
[11/09 21:13:42    695s] Writing Binary DB to DBS/soc_top-fplan.enc.dat/soc_top.v.bin in single-threaded mode...
[11/09 21:13:42    695s] % End Save netlist data ... (date=11/09 21:13:42, total cpu=0:00:00.0, real=0:00:00.0, peak res=1513.8M, current mem=1513.8M)
[11/09 21:13:42    695s] Saving symbol-table file ...
[11/09 21:13:42    695s] Saving congestion map file DBS/soc_top-fplan.enc.dat/soc_top.route.congmap.gz ...
[11/09 21:13:43    695s] % Begin Save AAE data ... (date=11/09 21:13:43, mem=1513.8M)
[11/09 21:13:43    695s] Saving AAE Data ...
[11/09 21:13:43    695s] % End Save AAE data ... (date=11/09 21:13:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=1513.8M, current mem=1513.8M)
[11/09 21:13:43    695s] Saving preference file DBS/soc_top-fplan.enc.dat/gui.pref.tcl ...
[11/09 21:13:43    695s] Saving mode setting ...
[11/09 21:13:43    695s] Saving global file ...
[11/09 21:13:43    695s] % Begin Save floorplan data ... (date=11/09 21:13:43, mem=1514.0M)
[11/09 21:13:43    695s] Saving floorplan file ...
[11/09 21:13:43    696s] % End Save floorplan data ... (date=11/09 21:13:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=1514.0M, current mem=1514.0M)
[11/09 21:13:43    696s] Saving Drc markers ...
[11/09 21:13:43    696s] ... No Drc file written since there is no markers found.
[11/09 21:13:43    696s] % Begin Save placement data ... (date=11/09 21:13:43, mem=1514.0M)
[11/09 21:13:43    696s] ** Saving stdCellPlacement_binary (version# 2) ...
[11/09 21:13:43    696s] Save Adaptive View Pruning View Names to Binary file
[11/09 21:13:43    696s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1664.4M) ***
[11/09 21:13:44    696s] % End Save placement data ... (date=11/09 21:13:43, total cpu=0:00:00.0, real=0:00:01.0, peak res=1514.0M, current mem=1514.0M)
[11/09 21:13:44    696s] % Begin Save routing data ... (date=11/09 21:13:44, mem=1514.0M)
[11/09 21:13:44    696s] Saving route file ...
[11/09 21:13:44    696s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1661.4M) ***
[11/09 21:13:44    696s] % End Save routing data ... (date=11/09 21:13:44, total cpu=0:00:00.1, real=0:00:00.0, peak res=1514.1M, current mem=1514.1M)
[11/09 21:13:44    696s] Saving property file DBS/soc_top-fplan.enc.dat/soc_top.prop
[11/09 21:13:44    696s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1664.4M) ***
[11/09 21:13:44    696s] % Begin Save power constraints data ... (date=11/09 21:13:44, mem=1514.1M)
[11/09 21:13:44    696s] % End Save power constraints data ... (date=11/09 21:13:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=1514.1M, current mem=1514.1M)
[11/09 21:13:45    696s] Generated self-contained design soc_top-fplan.enc.dat
[11/09 21:13:45    696s] #% End save design ... (date=11/09 21:13:45, total cpu=0:00:00.7, real=0:00:03.0, peak res=1544.8M, current mem=1513.4M)
[11/09 21:13:45    696s] *** Message Summary: 0 warning(s), 0 error(s)
[11/09 21:13:45    696s] 
[11/09 21:14:31    700s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -all -verbose
[11/09 21:14:31    700s] 15232 new pwr-pin connections were made to global net 'VDD'.
[11/09 21:14:31    700s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -all -verbose
[11/09 21:14:31    700s] 15232 new gnd-pin connections were made to global net 'VSS'.
[11/09 21:14:31    700s] <CMD> globalNetConnect VDD -type tiehi
[11/09 21:14:31    700s] <CMD> globalNetConnect VSS -type tielo
[11/09 21:14:50    702s] <CMD> deleteIoFiller
[11/09 21:14:50    702s] No cell name specified, will delete physical io cells with CLASS PAD SPACER only.
[11/09 21:14:50    702s] Total 0 cells are deleted.
[11/09 21:14:50    702s] <CMD> addIoFiller -cell pad_fill_32 -prefix FILLER -side n
[11/09 21:14:50    702s] Added 24 of filler cell 'pad_fill_32' on top side.
[11/09 21:14:50    702s] <CMD> addIoFiller -cell pad_fill_16 -prefix FILLER -side n
[11/09 21:14:50    702s] Added 0 of filler cell 'pad_fill_16' on top side.
[11/09 21:14:50    702s] <CMD> addIoFiller -cell pad_fill_8 -prefix FILLER -side n
[11/09 21:14:50    702s] Added 0 of filler cell 'pad_fill_8' on top side.
[11/09 21:14:50    702s] <CMD> addIoFiller -cell pad_fill_4 -prefix FILLER -side n
[11/09 21:14:50    702s] Added 0 of filler cell 'pad_fill_4' on top side.
[11/09 21:14:50    702s] <CMD> addIoFiller -cell pad_fill_2 -prefix FILLER -side n
[11/09 21:14:50    702s] Added 6 of filler cell 'pad_fill_2' on top side.
[11/09 21:14:50    702s] <CMD> addIoFiller -cell pad_fill_1 -prefix FILLER -side n
[11/09 21:14:50    702s] Added 0 of filler cell 'pad_fill_1' on top side.
[11/09 21:14:50    702s] <CMD> addIoFiller -cell pad_fill_01 -prefix FILLER -side n
[11/09 21:14:50    702s] Added 0 of filler cell 'pad_fill_01' on top side.
[11/09 21:14:50    702s] <CMD> addIoFiller -cell pad_fill_005 -prefix FILLER -side n -fillAnyGap
[11/09 21:14:50    702s] Added 64 of filler cell 'pad_fill_005' on top side.
[11/09 21:14:50    702s] <CMD> addIoFiller -cell pad_fill_32 -prefix FILLER -side s
[11/09 21:14:50    702s] Added 24 of filler cell 'pad_fill_32' on bottom side.
[11/09 21:14:50    702s] <CMD> addIoFiller -cell pad_fill_16 -prefix FILLER -side s
[11/09 21:14:50    702s] Added 0 of filler cell 'pad_fill_16' on bottom side.
[11/09 21:14:50    702s] <CMD> addIoFiller -cell pad_fill_8 -prefix FILLER -side s
[11/09 21:14:50    702s] Added 0 of filler cell 'pad_fill_8' on bottom side.
[11/09 21:14:50    702s] <CMD> addIoFiller -cell pad_fill_4 -prefix FILLER -side s
[11/09 21:14:50    702s] Added 0 of filler cell 'pad_fill_4' on bottom side.
[11/09 21:14:50    702s] <CMD> addIoFiller -cell pad_fill_2 -prefix FILLER -side s
[11/09 21:14:50    702s] Added 6 of filler cell 'pad_fill_2' on bottom side.
[11/09 21:14:50    702s] <CMD> addIoFiller -cell pad_fill_1 -prefix FILLER -side s
[11/09 21:14:50    702s] Added 0 of filler cell 'pad_fill_1' on bottom side.
[11/09 21:14:50    702s] <CMD> addIoFiller -cell pad_fill_01 -prefix FILLER -side s
[11/09 21:14:50    702s] Added 0 of filler cell 'pad_fill_01' on bottom side.
[11/09 21:14:50    702s] <CMD> addIoFiller -cell pad_fill_005 -prefix FILLER -side s -fillAnyGap
[11/09 21:14:50    702s] Added 64 of filler cell 'pad_fill_005' on bottom side.
[11/09 21:14:50    702s] <CMD> addIoFiller -cell pad_fill_32 -prefix FILLER -side e
[11/09 21:14:50    702s] Added 20 of filler cell 'pad_fill_32' on right side.
[11/09 21:14:50    702s] <CMD> addIoFiller -cell pad_fill_16 -prefix FILLER -side e
[11/09 21:14:50    702s] Added 0 of filler cell 'pad_fill_16' on right side.
[11/09 21:14:50    702s] <CMD> addIoFiller -cell pad_fill_8 -prefix FILLER -side e
[11/09 21:14:50    702s] Added 5 of filler cell 'pad_fill_8' on right side.
[11/09 21:14:50    702s] <CMD> addIoFiller -cell pad_fill_4 -prefix FILLER -side e
[11/09 21:14:50    702s] Added 5 of filler cell 'pad_fill_4' on right side.
[11/09 21:14:50    702s] <CMD> addIoFiller -cell pad_fill_2 -prefix FILLER -side e
[11/09 21:14:50    702s] Added 5 of filler cell 'pad_fill_2' on right side.
[11/09 21:14:50    702s] <CMD> addIoFiller -cell pad_fill_1 -prefix FILLER -side e
[11/09 21:14:50    702s] Added 0 of filler cell 'pad_fill_1' on right side.
[11/09 21:14:50    702s] <CMD> addIoFiller -cell pad_fill_01 -prefix FILLER -side e
[11/09 21:14:50    702s] Added 0 of filler cell 'pad_fill_01' on right side.
[11/09 21:14:50    702s] <CMD> addIoFiller -cell pad_fill_005 -prefix FILLER -side e -fillAnyGap
[11/09 21:14:50    702s] Added 32 of filler cell 'pad_fill_005' on right side.
[11/09 21:14:50    702s] <CMD> addIoFiller -cell pad_fill_32 -prefix FILLER -side w
[11/09 21:14:50    702s] Added 20 of filler cell 'pad_fill_32' on left side.
[11/09 21:14:50    702s] <CMD> addIoFiller -cell pad_fill_16 -prefix FILLER -side w
[11/09 21:14:50    702s] Added 0 of filler cell 'pad_fill_16' on left side.
[11/09 21:14:50    702s] <CMD> addIoFiller -cell pad_fill_8 -prefix FILLER -side w
[11/09 21:14:50    702s] Added 5 of filler cell 'pad_fill_8' on left side.
[11/09 21:14:50    702s] <CMD> addIoFiller -cell pad_fill_4 -prefix FILLER -side w
[11/09 21:14:50    702s] Added 5 of filler cell 'pad_fill_4' on left side.
[11/09 21:14:50    702s] <CMD> addIoFiller -cell pad_fill_2 -prefix FILLER -side w
[11/09 21:14:50    702s] Added 5 of filler cell 'pad_fill_2' on left side.
[11/09 21:14:50    702s] <CMD> addIoFiller -cell pad_fill_1 -prefix FILLER -side w
[11/09 21:14:50    702s] Added 0 of filler cell 'pad_fill_1' on left side.
[11/09 21:14:50    702s] <CMD> addIoFiller -cell pad_fill_01 -prefix FILLER -side w
[11/09 21:14:50    702s] Added 0 of filler cell 'pad_fill_01' on left side.
[11/09 21:14:50    702s] <CMD> addIoFiller -cell pad_fill_005 -prefix FILLER -side w -fillAnyGap
[11/09 21:14:50    702s] Added 32 of filler cell 'pad_fill_005' on left side.
[11/09 21:15:15    704s] <CMD> setLayerPreference node_cell -isVisible 1
[11/09 21:15:17    704s] <CMD> setLayerPreference node_cell -isSelectable 1
[11/09 21:15:42    706s] <CMD> addRing -type core_rings -follow core -nets {VDD VDD VSS VSS} -center 1 -width {top 10 bottom 10 left 10 right 10} -spacing {top 4 bottom 4 left 4 right 4} -center 1 -layer {top METAL5 bottom METAL5 left METAL6 right METAL6} -use_wire_group 1 -extend_corner {} -jog_distance 0 -snap_wire_center_to_grid None -threshold 0
[11/09 21:15:42    706s] 
[11/09 21:15:42    706s] 
[11/09 21:15:42    706s] viaInitial starts at Sat Nov  9 21:15:42 2024
viaInitial ends at Sat Nov  9 21:15:42 2024
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1680.7M)
[11/09 21:15:42    706s] Ring generation is complete.
[11/09 21:15:42    706s] vias are now being generated.
[11/09 21:15:42    706s] addRing created 16 wires.
[11/09 21:15:42    706s] ViaGen created 32 vias, deleted 0 via to avoid violation.
[11/09 21:15:42    706s] +--------+----------------+----------------+
[11/09 21:15:42    706s] |  Layer |     Created    |     Deleted    |
[11/09 21:15:42    706s] +--------+----------------+----------------+
[11/09 21:15:42    706s] | METAL5 |        8       |       NA       |
[11/09 21:15:42    706s] |  VIA56 |       32       |        0       |
[11/09 21:15:42    706s] | METAL6 |        8       |       NA       |
[11/09 21:15:42    706s] +--------+----------------+----------------+
[11/09 21:15:42    706s] <CMD> addStripe -nets {VDD VSS} -layer METAL6 -direction vertical -width 5 -spacing 5 -number_of_sets 10 -start_from left -start_offset 25 -stop_offset 30 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit METAL6 -padcore_ring_bottom_layer_limit METAL1 -block_ring_top_layer_limit METAL6 -block_ring_bottom_layer_limit METAL1 -use_wire_group 0 -snap_wire_center_to_grid None -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[11/09 21:15:42    706s] 
[11/09 21:15:42    706s] Initialize fgc environment(mem: 1680.7M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1680.7M)
[11/09 21:15:42    706s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1680.7M)
[11/09 21:15:42    706s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1680.7M)
[11/09 21:15:42    706s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1680.7M)
[11/09 21:15:42    706s] Starting stripe generation ...
[11/09 21:15:42    706s] Non-Default Mode Option Settings :
[11/09 21:15:42    706s]   NONE
[11/09 21:15:42    706s] Stripe generation is complete.
[11/09 21:15:42    706s] vias are now being generated.
[11/09 21:15:42    706s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA45 at (785.74, 315.00) (785.98, 317.00).
[11/09 21:15:42    706s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA45 at (785.74, 1220.23) (785.98, 1222.23).
[11/09 21:15:42    706s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA45 at (349.94, 317.60) (350.18, 319.60).
[11/09 21:15:42    706s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA45 at (463.94, 317.60) (464.18, 319.60).
[11/09 21:15:42    706s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA45 at (463.94, 1217.64) (464.18, 1219.64).
[11/09 21:15:42    706s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA45 at (570.63, 317.60) (570.82, 319.60).
[11/09 21:15:42    706s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA45 at (574.26, 1217.64) (574.50, 1219.64).
[11/09 21:15:42    706s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA45 at (682.78, 317.60) (683.02, 319.60).
[11/09 21:15:42    706s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA45 at (686.46, 1217.64) (686.66, 1219.64).
[11/09 21:15:42    706s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA45 at (796.78, 317.60) (797.02, 319.60).
[11/09 21:15:42    706s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA45 at (796.78, 1217.64) (797.02, 1219.64).
[11/09 21:15:42    706s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA45 at (906.00, 317.60) (906.24, 319.60).
[11/09 21:15:42    706s] **WARN: (IMPPP-531):	ViaGen Warning: Due to MINAREA rule violation, viaGen fail to generate via on layer METAL4 at (1020.00, 317.60) (1020.03, 319.60).
[11/09 21:15:42    706s] **WARN: (IMPPP-531):	ViaGen Warning: Due to MINAREA rule violation, viaGen fail to generate via on layer METAL4 at (1020.00, 1217.64) (1020.03, 1219.64).
[11/09 21:15:42    706s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA45 at (1126.69, 317.60) (1126.88, 319.60).
[11/09 21:15:42    706s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA45 at (1130.32, 1217.64) (1130.56, 1219.64).
[11/09 21:15:42    706s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA45 at (1238.84, 317.60) (1239.08, 319.60).
[11/09 21:15:42    706s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA45 at (1352.84, 317.60) (1353.08, 319.60).
[11/09 21:15:42    706s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA45 at (1352.84, 1217.64) (1353.08, 1219.64).
[11/09 21:15:42    706s] addStripe created 20 wires.
[11/09 21:15:42    706s] ViaGen created 290 vias, deleted 0 via to avoid violation.
[11/09 21:15:42    706s] +--------+----------------+----------------+
[11/09 21:15:42    706s] |  Layer |     Created    |     Deleted    |
[11/09 21:15:42    706s] +--------+----------------+----------------+
[11/09 21:15:42    706s] |  VIA34 |       70       |        0       |
[11/09 21:15:42    706s] |  VIA45 |       70       |        0       |
[11/09 21:15:42    706s] |  VIA56 |       150      |        0       |
[11/09 21:15:42    706s] | METAL6 |       20       |       NA       |
[11/09 21:15:42    706s] +--------+----------------+----------------+
[11/09 21:15:42    706s] <CMD> addStripe -nets {VDD VSS} -layer METAL5 -direction horizontal -width 5 -spacing 5 -number_of_sets 9 -start_from left -start_offset 30 -stop_offset 30 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit METAL6 -padcore_ring_bottom_layer_limit METAL1 -block_ring_top_layer_limit METAL6 -block_ring_bottom_layer_limit METAL1 -use_wire_group 0 -snap_wire_center_to_grid None -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[11/09 21:15:42    706s] 
[11/09 21:15:42    706s] Initialize fgc environment(mem: 1680.7M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1680.7M)
[11/09 21:15:42    706s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1680.7M)
[11/09 21:15:42    706s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1680.7M)
[11/09 21:15:42    706s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1680.7M)
[11/09 21:15:42    706s] Starting stripe generation ...
[11/09 21:15:42    706s] Non-Default Mode Option Settings :
[11/09 21:15:42    706s]   NONE
[11/09 21:15:42    706s] Stripe generation is complete.
[11/09 21:15:42    706s] vias are now being generated.
[11/09 21:15:42    706s] addStripe created 18 wires.
[11/09 21:15:42    706s] ViaGen created 286 vias, deleted 0 via to avoid violation.
[11/09 21:15:42    706s] +--------+----------------+----------------+
[11/09 21:15:42    706s] |  Layer |     Created    |     Deleted    |
[11/09 21:15:42    706s] +--------+----------------+----------------+
[11/09 21:15:42    706s] |  VIA23 |        6       |        0       |
[11/09 21:15:42    706s] |  VIA34 |        6       |        0       |
[11/09 21:15:42    706s] |  VIA45 |       22       |        0       |
[11/09 21:15:42    706s] | METAL5 |       18       |       NA       |
[11/09 21:15:42    706s] |  VIA56 |       252      |        0       |
[11/09 21:15:42    706s] +--------+----------------+----------------+
[11/09 21:15:42    706s] <CMD> saveDesign DBS/soc_top-power.enc
[11/09 21:15:42    707s] #% Begin save design ... (date=11/09 21:15:42, mem=1522.6M)
[11/09 21:15:42    707s] % Begin Save ccopt configuration ... (date=11/09 21:15:42, mem=1522.6M)
[11/09 21:15:42    707s] % End Save ccopt configuration ... (date=11/09 21:15:42, total cpu=0:00:00.0, real=0:00:00.0, peak res=1522.7M, current mem=1522.7M)
[11/09 21:15:42    707s] % Begin Save netlist data ... (date=11/09 21:15:42, mem=1522.7M)
[11/09 21:15:42    707s] Writing Binary DB to DBS/soc_top-power.enc.dat/soc_top.v.bin in single-threaded mode...
[11/09 21:15:42    707s] % End Save netlist data ... (date=11/09 21:15:42, total cpu=0:00:00.1, real=0:00:00.0, peak res=1522.7M, current mem=1522.7M)
[11/09 21:15:42    707s] Saving symbol-table file ...
[11/09 21:15:42    707s] Saving congestion map file DBS/soc_top-power.enc.dat/soc_top.route.congmap.gz ...
[11/09 21:15:42    707s] % Begin Save AAE data ... (date=11/09 21:15:42, mem=1522.7M)
[11/09 21:15:42    707s] Saving AAE Data ...
[11/09 21:15:43    707s] % End Save AAE data ... (date=11/09 21:15:42, total cpu=0:00:00.0, real=0:00:01.0, peak res=1522.7M, current mem=1522.7M)
[11/09 21:15:43    707s] Saving preference file DBS/soc_top-power.enc.dat/gui.pref.tcl ...
[11/09 21:15:43    707s] Saving mode setting ...
[11/09 21:15:43    707s] Saving global file ...
[11/09 21:15:43    707s] % Begin Save floorplan data ... (date=11/09 21:15:43, mem=1523.0M)
[11/09 21:15:43    707s] Saving floorplan file ...
[11/09 21:15:43    707s] % End Save floorplan data ... (date=11/09 21:15:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=1523.2M, current mem=1523.2M)
[11/09 21:15:43    707s] Saving PG file DBS/soc_top-power.enc.dat/soc_top.pg.gz, version#2, (Created by Innovus v21.15-s110_1 on Sat Nov  9 21:15:43 2024)
[11/09 21:15:43    707s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1678.2M) ***
[11/09 21:15:43    707s] Saving Drc markers ...
[11/09 21:15:43    707s] ... No Drc file written since there is no markers found.
[11/09 21:15:44    707s] % Begin Save placement data ... (date=11/09 21:15:43, mem=1523.7M)
[11/09 21:15:44    707s] ** Saving stdCellPlacement_binary (version# 2) ...
[11/09 21:15:44    707s] Save Adaptive View Pruning View Names to Binary file
[11/09 21:15:44    707s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1681.2M) ***
[11/09 21:15:44    707s] % End Save placement data ... (date=11/09 21:15:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=1523.7M, current mem=1523.7M)
[11/09 21:15:44    707s] % Begin Save routing data ... (date=11/09 21:15:44, mem=1523.7M)
[11/09 21:15:44    707s] Saving route file ...
[11/09 21:15:44    707s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1678.2M) ***
[11/09 21:15:44    707s] % End Save routing data ... (date=11/09 21:15:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=1523.9M, current mem=1523.9M)
[11/09 21:15:44    707s] Saving property file DBS/soc_top-power.enc.dat/soc_top.prop
[11/09 21:15:44    707s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1681.2M) ***
[11/09 21:15:44    707s] % Begin Save power constraints data ... (date=11/09 21:15:44, mem=1523.9M)
[11/09 21:15:44    707s] % End Save power constraints data ... (date=11/09 21:15:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=1523.9M, current mem=1523.9M)
[11/09 21:15:45    707s] Generated self-contained design soc_top-power.enc.dat
[11/09 21:15:45    707s] #% End save design ... (date=11/09 21:15:45, total cpu=0:00:00.7, real=0:00:03.0, peak res=1553.8M, current mem=1522.6M)
[11/09 21:15:45    707s] *** Message Summary: 0 warning(s), 0 error(s)
[11/09 21:15:45    707s] 
[11/09 21:15:56    708s] <CMD> sroute -connect { blockPin corePin padPin floatingStripe} -layerChangeRange { METAL1(1) METAL6(6) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPintarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -crossoverViaLayerRange { METAL1(1) METAL6(6) } -nets { VDD VSS } -allowJogging 1 -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { METAL1(1) METAL6(6)}
[11/09 21:15:56    708s] *** Begin SPECIAL ROUTE on Sat Nov  9 21:15:56 2024 ***
[11/09 21:15:56    708s] SPECIAL ROUTE ran on directory: /home/u1500738/ECE_5710_6710_F24/innovus
[11/09 21:15:56    708s] SPECIAL ROUTE ran on machine: lnissrv4 (Linux 4.18.0-372.13.1.el8_6.x86_64 Xeon 3.70Ghz)
[11/09 21:15:56    708s] 
[11/09 21:15:56    708s] Begin option processing ...
[11/09 21:15:56    708s] srouteConnectPowerBump set to false
[11/09 21:15:56    708s] routeSelectNet set to "VDD VSS"
[11/09 21:15:56    708s] routeSpecial set to true
[11/09 21:15:56    708s] srouteBlockPin set to "useLef"
[11/09 21:15:56    708s] srouteBottomLayerLimit set to 1
[11/09 21:15:56    708s] srouteBottomTargetLayerLimit set to 1
[11/09 21:15:56    708s] srouteConnectConverterPin set to false
[11/09 21:15:56    708s] srouteCrossoverViaBottomLayer set to 1
[11/09 21:15:56    708s] srouteCrossoverViaTopLayer set to 6
[11/09 21:15:56    708s] srouteFollowCorePinEnd set to 3
[11/09 21:15:56    708s] srouteFollowPadPin set to false
[11/09 21:15:56    708s] srouteJogControl set to "preferWithChanges differentLayer"
[11/09 21:15:56    708s] sroutePadPinAllPorts set to true
[11/09 21:15:56    708s] sroutePreserveExistingRoutes set to true
[11/09 21:15:56    708s] srouteRoutePowerBarPortOnBothDir set to true
[11/09 21:15:56    708s] srouteStopBlockPin set to "nearestTarget"
[11/09 21:15:56    708s] srouteTopLayerLimit set to 6
[11/09 21:15:56    708s] srouteTopTargetLayerLimit set to 6
[11/09 21:15:56    708s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3204.00 megs.
[11/09 21:15:56    708s] 
[11/09 21:15:56    708s] Reading DB technology information...
[11/09 21:15:56    708s] Finished reading DB technology information.
[11/09 21:15:56    708s] Reading floorplan and netlist information...
[11/09 21:15:56    708s] Finished reading floorplan and netlist information.
[11/09 21:15:56    708s] Read in 13 layers, 6 routing layers, 1 overlap layer
[11/09 21:15:56    708s] Read in 40 macros, 27 used
[11/09 21:15:56    708s] Read in 362 components
[11/09 21:15:56    708s]   14 core components: 14 unplaced, 0 placed, 0 fixed
[11/09 21:15:56    708s]   340 pad components: 0 unplaced, 332 placed, 8 fixed
[11/09 21:15:56    708s]   4 block/ring components: 0 unplaced, 0 placed, 4 fixed
[11/09 21:15:56    708s]   4 other components: 0 unplaced, 4 placed, 0 fixed
[11/09 21:15:56    708s] Read in 16 logical pins
[11/09 21:15:56    708s] Read in 4 blockages
[11/09 21:15:56    708s] Read in 16 nets
[11/09 21:15:56    708s] Read in 2 special nets, 2 routed
[11/09 21:15:56    708s] Read in 724 terminals
[11/09 21:15:56    708s] 2 nets selected.
[11/09 21:15:56    708s] 
[11/09 21:15:56    708s] Begin power routing ...
[11/09 21:15:56    708s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[11/09 21:15:56    708s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[11/09 21:15:56    708s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA45 at (1005.03, 776.06) (1010.03, 776.08).
[11/09 21:15:56    708s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA45 at (893.91, 776.06) (898.91, 776.08).
[11/09 21:15:56    708s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA45 at (782.78, 776.06) (787.78, 776.08).
[11/09 21:15:56    708s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA45 at (671.66, 776.06) (676.66, 776.08).
[11/09 21:15:56    708s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA45 at (560.53, 776.06) (565.53, 776.08).
[11/09 21:15:56    708s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA45 at (449.40, 776.06) (454.40, 776.08).
[11/09 21:15:56    708s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA45 at (338.28, 776.06) (343.28, 776.08).
[11/09 21:15:56    708s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA45 at (1338.41, 776.06) (1343.41, 776.08).
[11/09 21:15:56    708s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA45 at (1227.28, 776.06) (1232.28, 776.08).
[11/09 21:15:56    708s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA45 at (1116.16, 776.06) (1121.16, 776.08).
[11/09 21:15:56    708s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA56 at (1005.03, 665.50) (1010.03, 666.12).
[11/09 21:15:56    708s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA56 at (893.91, 665.50) (898.91, 666.12).
[11/09 21:15:56    708s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA56 at (782.78, 665.50) (787.78, 666.12).
[11/09 21:15:56    708s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA56 at (671.66, 665.50) (676.66, 666.12).
[11/09 21:15:56    708s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA56 at (560.53, 665.50) (565.53, 666.12).
[11/09 21:15:56    708s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA56 at (1338.41, 665.50) (1343.41, 666.12).
[11/09 21:15:56    708s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA56 at (1227.28, 665.50) (1232.28, 666.12).
[11/09 21:15:56    708s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA56 at (1116.16, 665.50) (1121.16, 666.12).
[11/09 21:15:56    708s] CPU time for VDD FollowPin 0 seconds
[11/09 21:15:57    708s] CPU time for VSS FollowPin 0 seconds
[11/09 21:15:57    709s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA56 at (1411.48, 665.50) (1421.48, 666.12).
[11/09 21:15:57    709s]   Number of IO ports routed: 2
[11/09 21:15:57    709s]   Number of Block ports routed: 0
[11/09 21:15:57    709s]   Number of Stripe ports routed: 0
[11/09 21:15:57    709s]   Number of Core ports routed: 286
[11/09 21:15:57    709s]   Number of Power Bump ports routed: 0
[11/09 21:15:57    709s]   Number of Followpin connections: 143
[11/09 21:15:57    709s] End power routing: cpu: 0:00:00, real: 0:00:01, peak: 3249.00 megs.
[11/09 21:15:57    709s] 
[11/09 21:15:57    709s] 
[11/09 21:15:57    709s] 
[11/09 21:15:57    709s]  Begin updating DB with routing results ...
[11/09 21:15:57    709s]  Updating DB with 8 via definition ...Extracting standard cell pins and blockage ...... 
[11/09 21:15:57    709s] Pin and blockage extraction finished
[11/09 21:15:57    709s] 
[11/09 21:15:57    709s] 
sroute post-processing starts at Sat Nov  9 21:15:57 2024
The viaGen is rebuilding shadow vias for net VDD.
[11/09 21:15:57    709s] sroute post-processing ends at Sat Nov  9 21:15:57 2024
sroute created 451 wires.
[11/09 21:15:57    709s] ViaGen created 8082 vias, deleted 14 vias to avoid violation.
[11/09 21:15:57    709s] +--------+----------------+----------------+
[11/09 21:15:57    709s] |  Layer |     Created    |     Deleted    |
[11/09 21:15:57    709s] +--------+----------------+----------------+
[11/09 21:15:57    709s] | METAL1 |       445      |       NA       |
[11/09 21:15:57    709s] |  VIA12 |      1691      |        0       |
[11/09 21:15:57    709s] | METAL2 |        1       |       NA       |
[11/09 21:15:57    709s] |  VIA23 |      1617      |        0       |
[11/09 21:15:57    709s] | METAL3 |        3       |       NA       |
[11/09 21:15:57    709s] |  VIA34 |      1620      |        0       |
[11/09 21:15:57    709s] | METAL4 |        1       |       NA       |
[11/09 21:15:57    709s] |  VIA45 |      1621      |        0       |
[11/09 21:15:57    709s] | METAL5 |        1       |       NA       |
[11/09 21:15:57    709s] |  VIA56 |      1533      |       14       |
[11/09 21:15:57    709s] +--------+----------------+----------------+
[11/09 21:15:57    709s] <CMD> fit
[11/09 21:15:57    709s] <CMD> saveDesign DBS/soc_top-power-routed.enc
[11/09 21:15:57    709s] #% Begin save design ... (date=11/09 21:15:57, mem=1535.1M)
[11/09 21:15:57    709s] % Begin Save ccopt configuration ... (date=11/09 21:15:57, mem=1535.1M)
[11/09 21:15:57    709s] % End Save ccopt configuration ... (date=11/09 21:15:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=1535.2M, current mem=1535.2M)
[11/09 21:15:57    709s] % Begin Save netlist data ... (date=11/09 21:15:57, mem=1535.2M)
[11/09 21:15:57    709s] Writing Binary DB to DBS/soc_top-power-routed.enc.dat/soc_top.v.bin in single-threaded mode...
[11/09 21:15:57    709s] % End Save netlist data ... (date=11/09 21:15:57, total cpu=0:00:00.1, real=0:00:00.0, peak res=1535.2M, current mem=1532.9M)
[11/09 21:15:57    709s] Saving symbol-table file ...
[11/09 21:15:57    709s] Saving congestion map file DBS/soc_top-power-routed.enc.dat/soc_top.route.congmap.gz ...
[11/09 21:15:57    709s] % Begin Save AAE data ... (date=11/09 21:15:57, mem=1533.0M)
[11/09 21:15:57    709s] Saving AAE Data ...
[11/09 21:15:58    709s] % End Save AAE data ... (date=11/09 21:15:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=1533.0M, current mem=1533.0M)
[11/09 21:15:58    709s] Saving preference file DBS/soc_top-power-routed.enc.dat/gui.pref.tcl ...
[11/09 21:15:58    709s] Saving mode setting ...
[11/09 21:15:58    709s] Saving global file ...
[11/09 21:15:58    709s] % Begin Save floorplan data ... (date=11/09 21:15:58, mem=1533.2M)
[11/09 21:15:58    709s] Saving floorplan file ...
[11/09 21:15:58    709s] % End Save floorplan data ... (date=11/09 21:15:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=1533.2M, current mem=1533.2M)
[11/09 21:15:58    709s] Saving PG file DBS/soc_top-power-routed.enc.dat/soc_top.pg.gz, version#2, (Created by Innovus v21.15-s110_1 on Sat Nov  9 21:15:58 2024)
[11/09 21:15:58    709s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1692.4M) ***
[11/09 21:15:58    709s] Saving Drc markers ...
[11/09 21:15:58    709s] ... No Drc file written since there is no markers found.
[11/09 21:15:58    709s] % Begin Save placement data ... (date=11/09 21:15:58, mem=1533.7M)
[11/09 21:15:59    709s] ** Saving stdCellPlacement_binary (version# 2) ...
[11/09 21:15:59    709s] Save Adaptive View Pruning View Names to Binary file
[11/09 21:15:59    709s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:01.0 mem=1695.4M) ***
[11/09 21:15:59    709s] % End Save placement data ... (date=11/09 21:15:59, total cpu=0:00:00.0, real=0:00:01.0, peak res=1533.7M, current mem=1533.7M)
[11/09 21:15:59    709s] % Begin Save routing data ... (date=11/09 21:15:59, mem=1533.7M)
[11/09 21:15:59    709s] Saving route file ...
[11/09 21:15:59    709s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1692.4M) ***
[11/09 21:15:59    709s] % End Save routing data ... (date=11/09 21:15:59, total cpu=0:00:00.1, real=0:00:00.0, peak res=1533.8M, current mem=1533.8M)
[11/09 21:15:59    709s] Saving property file DBS/soc_top-power-routed.enc.dat/soc_top.prop
[11/09 21:15:59    709s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1695.4M) ***
[11/09 21:15:59    709s] % Begin Save power constraints data ... (date=11/09 21:15:59, mem=1533.8M)
[11/09 21:15:59    709s] % End Save power constraints data ... (date=11/09 21:15:59, total cpu=0:00:00.0, real=0:00:00.0, peak res=1533.8M, current mem=1533.8M)
[11/09 21:16:00    709s] Generated self-contained design soc_top-power-routed.enc.dat
[11/09 21:16:00    709s] #% End save design ... (date=11/09 21:16:00, total cpu=0:00:00.7, real=0:00:03.0, peak res=1535.2M, current mem=1532.2M)
[11/09 21:16:00    709s] *** Message Summary: 0 warning(s), 0 error(s)
[11/09 21:16:00    709s] 
[11/09 21:16:09    710s] <CMD> zoomBox 212.72750 272.23650 1576.85050 1493.41800
[11/09 21:16:10    710s] <CMD> zoomBox 522.56250 622.93000 1360.30500 1372.88850
[11/09 21:16:11    711s] <CMD> zoomBox 758.26400 889.71450 1195.57150 1281.19800
[11/09 21:16:12    711s] <CMD> zoomBox 956.04950 1113.58200 1057.33800 1204.25700
[11/09 21:16:12    711s] <CMD> zoomBox 984.54750 1145.83850 1037.42050 1193.17100
[11/09 21:16:13    711s] <CMD> zoomBox 1010.46050 1175.16900 1019.30950 1183.09050
[11/09 21:16:14    711s] <CMD> zoomBox 1014.46150 1179.69800 1016.51200 1181.53350
[11/09 21:16:14    711s] <CMD> zoomBox 1015.03800 1180.35000 1016.10900 1181.30900
[11/09 21:16:15    711s] <CMD> zoomBox 1015.46550 1180.83400 1015.80950 1181.14200
[11/09 21:16:16    711s] <CMD> zoomBox 1015.63350 1181.02400 1015.69150 1181.07600
[11/09 21:16:16    711s] <CMD> zoomBox 1015.66350 1181.06000 1015.66750 1181.06350
[11/09 21:16:21    712s] <CMD> zoomBox 918.96700 1071.61250 1083.24450 1218.67600
[11/09 21:16:22    712s] <CMD> zoomBox -625293.94850 366022.99600 438744.13400 -828919.44500
[11/09 21:16:26    713s] <CMD> zoomBox 1015.48350 1180.86350 1015.77500 1181.12450
[11/09 21:16:27    713s] <CMD> zoomBox 1015.32300 1180.73550 1015.88150 1181.23550
[11/09 21:16:28    713s] <CMD> zoomBox 1015.19400 1180.63200 1015.96750 1181.32450
[11/09 21:16:28    713s] <CMD> zoomBox 1015.01600 1180.48900 1016.08650 1181.44750
[11/09 21:16:29    713s] <CMD> zoomBox 1014.61250 1180.16600 1016.35600 1181.72700
[11/09 21:16:29    713s] <CMD> zoomBox 1013.65600 1179.40000 1016.99650 1182.39050
[11/09 21:16:30    713s] <CMD> zoomBox 1011.82350 1177.93150 1018.22350 1183.66100
[11/09 21:16:30    713s] <CMD> zoomBox 1008.31250 1175.11800 1020.57400 1186.09450
[11/09 21:16:31    713s] <CMD> zoomBox 1001.58700 1169.72800 1025.07700 1190.75650
[11/09 21:16:31    713s] <CMD> zoomBox 983.94700 1155.59250 1036.88800 1202.98600
[11/09 21:16:32    713s] <CMD> zoomBox 954.91000 1132.32500 1056.32950 1223.11700
[11/09 21:16:32    713s] <CMD> zoomBox 931.57800 1113.62900 1071.95100 1239.29300
[11/09 21:16:33    713s] <CMD> zoomBox 854.58800 1051.93750 1123.49950 1292.67050
[11/09 21:16:33    713s] <CMD> zoomBox 707.09850 933.75500 1222.24950 1394.92500
[11/09 21:16:34    713s] <CMD> zoomBox 424.55600 707.35500 1411.42450 1590.81300
[11/09 21:16:34    713s] <CMD> zoomBox 53.14800 409.74750 1660.09900 1848.31150
[11/09 21:16:35    714s] <CMD> zoomBox 385.24900 534.88650 1372.11800 1418.34500
[11/09 21:16:36    714s] <CMD> zoomBox 637.88850 630.08400 1153.04100 1091.25550
[11/09 21:16:36    714s] <CMD> zoomBox 769.76750 679.77750 1038.68100 920.51250
[11/09 21:16:37    714s] <CMD> zoomBox 838.61000 705.71800 978.98450 831.38300
[11/09 21:16:38    714s] <CMD> zoomBox 867.62000 716.64850 953.82800 793.82300
[11/09 21:16:38    714s] <CMD> zoomBox 901.20950 729.30450 924.70100 750.33450
[11/09 21:16:39    714s] <CMD> zoomBox 902.88200 730.27550 922.85000 748.15100
[11/09 21:16:39    714s] <CMD> zoomBox 906.33350 732.58900 918.59650 743.56700
[11/09 21:16:40    714s] <CMD> zoomBox 908.27950 734.19850 915.81100 740.94100
[11/09 21:16:41    714s] <CMD> zoomBox 843.41950 680.55550 1008.61000 828.43650
[11/09 21:16:41    714s] <CMD> zoomBox 831.42650 670.63700 1025.76900 844.61500
[11/09 21:16:42    714s] <CMD> zoomBox -439250.95800 -363296.86900 630703.38700 594540.65600
[11/09 21:16:44    715s] <CMD> zoomBox -194390.99250 -160786.89750 280353.43550 264210.70150
[11/09 21:16:46    715s] <CMD> zoomBox 968.38100 739.06150 978.80800 748.39600
[11/09 21:16:46    715s] <CMD> zoomBox 969.12350 739.59950 977.98650 747.53400
[11/09 21:16:47    715s] <CMD> zoomBox 965.31100 736.77450 982.29150 751.97550
[11/09 21:16:47    715s] <CMD> zoomBox 955.31300 729.36500 993.58400 763.62550
[11/09 21:16:48    715s] <CMD> zoomBox 938.85650 717.16950 1012.17150 782.80200
[11/09 21:16:49    715s] <CMD> zoomBox 907.33000 693.80650 1047.77950 819.53900
[11/09 21:16:49    715s] <CMD> zoomBox 798.40650 613.08950 1170.80500 946.46550
[11/09 21:16:50    715s] <CMD> zoomBox 638.27250 494.42300 1351.67150 1133.06750
[11/09 21:16:50    715s] <CMD> zoomBox 331.50700 267.09550 1698.15600 1490.53800
[11/09 21:16:51    716s] <CMD> zoomBox -256.16000 -168.39350 2361.91100 2175.33900
[11/09 21:16:53    716s] <CMD> zoomBox -274.09100 -275.97750 2805.99300 2481.35500
[11/09 21:16:54    716s] <CMD> zoomBox 487.75150 407.35850 2713.11250 2399.53150
[11/09 21:16:55    716s] <CMD> zoomBox -274.09150 -275.97850 2805.99350 2481.35500
[11/09 21:16:56    716s] <CMD> zoomBox -1999.10500 -1823.23300 3016.30000 2666.62500
[11/09 21:16:57    716s] <CMD> zoomBox -1187.08700 -1104.84000 2436.54400 2139.08300
[11/09 21:16:58    716s] <CMD> zoomBox -864.33550 -798.96500 2215.75100 1958.37000
[11/09 21:16:59    717s] <CMD> zoomBox -1197.63500 -852.40550 2425.99650 2391.51800
[11/09 21:17:00    717s] <CMD> zoomBox -891.75950 -596.45500 2188.32750 2160.88050
[11/09 21:17:00    717s] <CMD> zoomBox -631.76550 -378.89650 1986.30900 1964.83900
[11/09 21:17:02    717s] <CMD> zoomBox -891.76050 -596.45500 2188.32750 2160.88100
[11/09 21:17:03    717s] <CMD> zoomBox -631.76600 -378.89700 1986.30900 1964.83900
[11/09 21:17:04    717s] <CMD> zoomBox -410.77050 -193.97200 1814.59300 1798.20350
[11/09 21:17:04    717s] <CMD> zoomBox -222.92500 -36.78600 1668.63450 1656.56350
[11/09 21:17:04    717s] <CMD> zoomBox -63.25650 96.82200 1544.56950 1536.16950
[11/09 21:17:05    717s] <CMD> zoomBox -222.92550 -36.78650 1668.63450 1656.56350
[11/09 21:17:10    718s] <CMD> zoomBox -33.76950 -36.78650 1857.79050 1656.56350
[11/09 21:17:13    718s] <CMD> zoomBox 127.00100 94.98650 1734.82700 1534.33400
[11/09 21:17:24    719s] <CMD> setMultiCpuUsage -localCpu 2 -keepLicense true -acquireLicense 2
[11/09 21:17:24    719s] Setting releaseMultiCpuLicenseMode to false.
[11/09 21:17:24    719s] <CMD> setDesignMode -process 180
[11/09 21:17:24    719s] ##  Process: 180           (User Set)               
[11/09 21:17:24    719s] ##     Node: (not set)                           
[11/09 21:17:24    719s] 
##  Check design process and node:  
##  Design tech node is not set.

[11/09 21:17:24    719s] Applying the recommended capacitance filtering threshold values for 180nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
[11/09 21:17:24    719s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[11/09 21:17:24    719s] 	For postRoute effortLevel low extraction, the coupling_c_th value will be used only when the -capFilterMode parameter of the setExtractRCMode command is set to relAndCoup or relOrCoup. Default value of -capFilterMode parameter in postRoute extraction effortLevel low is relOnly.
[11/09 21:17:24    719s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
[11/09 21:17:24    719s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
[11/09 21:17:24    719s] <CMD> setDesignMode -topRoutingLayer 4
[11/09 21:17:24    719s] <CMD> setPlaceMode -timingDriven true -congEffort high -placeIOPins 1 -place_global_max_density 0.45
[11/09 21:17:24    719s] <CMD> place_design
[11/09 21:17:24    719s] *** placeDesign #1 [begin] : totSession cpu/real = 0:11:59.8/1:58:16.4 (0.1), mem = 1699.6M
[11/09 21:17:24    719s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 1200, percentage of missing scan cell = 0.00% (0 / 1200)
[11/09 21:17:24    719s] #Start colorize_geometry on Sat Nov  9 21:17:24 2024
[11/09 21:17:24    719s] #
[11/09 21:17:24    719s] ### Time Record (colorize_geometry) is installed.
[11/09 21:17:24    719s] ### Time Record (Pre Callback) is installed.
[11/09 21:17:24    719s] ### Time Record (Pre Callback) is uninstalled.
[11/09 21:17:24    719s] ### Time Record (DB Import) is installed.
[11/09 21:17:24    719s] #create default rule from bind_ndr_rule rule=0x7fa1a4123ea0 0x7fa176638018
[11/09 21:17:24    720s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=98960127 placement=52948654 pin_access=1 inst_pattern=1
[11/09 21:17:24    720s] ### Time Record (DB Import) is uninstalled.
[11/09 21:17:24    720s] ### Time Record (DB Export) is installed.
[11/09 21:17:24    720s] Extracting standard cell pins and blockage ...... 
[11/09 21:17:24    720s] Pin and blockage extraction finished
[11/09 21:17:24    720s] ### export design design signature (2): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=98960127 placement=52948654 pin_access=1 inst_pattern=1
[11/09 21:17:24    720s] ### Time Record (DB Export) is uninstalled.
[11/09 21:17:24    720s] ### Time Record (Post Callback) is installed.
[11/09 21:17:24    720s] ### Time Record (Post Callback) is uninstalled.
[11/09 21:17:24    720s] #
[11/09 21:17:24    720s] #colorize_geometry statistics:
[11/09 21:17:24    720s] #Cpu time = 00:00:00
[11/09 21:17:24    720s] #Elapsed time = 00:00:00
[11/09 21:17:24    720s] #Increased memory = 10.96 (MB)
[11/09 21:17:24    720s] #Total memory = 1552.78 (MB)
[11/09 21:17:24    720s] #Peak memory = 1574.28 (MB)
[11/09 21:17:24    720s] #Number of warnings = 0
[11/09 21:17:24    720s] #Total number of warnings = 0
[11/09 21:17:24    720s] #Number of fails = 0
[11/09 21:17:24    720s] #Total number of fails = 0
[11/09 21:17:24    720s] #Complete colorize_geometry on Sat Nov  9 21:17:24 2024
[11/09 21:17:24    720s] #
[11/09 21:17:24    720s] ### Time Record (colorize_geometry) is uninstalled.
[11/09 21:17:24    720s] ### 
[11/09 21:17:24    720s] ###   Scalability Statistics
[11/09 21:17:24    720s] ### 
[11/09 21:17:24    720s] ### ------------------------+----------------+----------------+----------------+
[11/09 21:17:24    720s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[11/09 21:17:24    720s] ### ------------------------+----------------+----------------+----------------+
[11/09 21:17:24    720s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[11/09 21:17:24    720s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[11/09 21:17:24    720s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[11/09 21:17:24    720s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[11/09 21:17:24    720s] ###   Entire Command        |        00:00:00|        00:00:00|             0.9|
[11/09 21:17:24    720s] ### ------------------------+----------------+----------------+----------------+
[11/09 21:17:24    720s] ### 
[11/09 21:17:24    720s] *** Starting placeDesign default flow ***
[11/09 21:17:24    720s] ### Creating LA Mngr. totSessionCpu=0:12:00 mem=1707.6M
[11/09 21:17:24    720s] ### Creating LA Mngr, finished. totSessionCpu=0:12:00 mem=1707.6M
[11/09 21:17:24    720s] *** Start deleteBufferTree ***
[11/09 21:17:25    720s] Multithreaded Timing Analysis is initialized with 2 threads
[11/09 21:17:25    720s] 
[11/09 21:17:25    720s] Info: Detect buffers to remove automatically.
[11/09 21:17:25    720s] Analyzing netlist ...
[11/09 21:17:25    720s] Updating netlist
[11/09 21:17:25    720s] 
[11/09 21:17:25    720s] *summary: 250 instances (buffers/inverters) removed
[11/09 21:17:25    720s] *** Finish deleteBufferTree (0:00:00.7) ***
[11/09 21:17:25    720s] **INFO: Enable pre-place timing setting for timing analysis
[11/09 21:17:25    720s] Set Using Default Delay Limit as 101.
[11/09 21:17:25    720s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[11/09 21:17:25    720s] Set Default Net Delay as 0 ps.
[11/09 21:17:25    720s] Set Default Net Load as 0 pF. 
[11/09 21:17:25    720s] Set Default Input Pin Transition as 1 ps.
[11/09 21:17:25    720s] **INFO: Analyzing IO path groups for slack adjustment
[11/09 21:17:26    721s] Effort level <high> specified for reg2reg_tmp.4732 path_group
[11/09 21:17:26    721s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/09 21:17:26    721s] AAE DB initialization (MEM=1820.4 CPU=0:00:00.0 REAL=0:00:00.0) 
[11/09 21:17:26    721s] #################################################################################
[11/09 21:17:26    721s] # Design Stage: PreRoute
[11/09 21:17:26    721s] # Design Name: soc_top
[11/09 21:17:26    721s] # Design Mode: 180nm
[11/09 21:17:26    721s] # Analysis Mode: MMMC Non-OCV 
[11/09 21:17:26    721s] # Parasitics Mode: No SPEF/RCDB 
[11/09 21:17:26    721s] # Signoff Settings: SI Off 
[11/09 21:17:26    721s] #################################################################################
[11/09 21:17:26    721s] Topological Sorting (REAL = 0:00:00.0, MEM = 1822.4M, InitMEM = 1820.4M)
[11/09 21:17:26    721s] Calculate delays in BcWc mode...
[11/09 21:17:26    721s] Start delay calculation (fullDC) (2 T). (MEM=1822.41)
[11/09 21:17:26    722s] Start AAE Lib Loading. (MEM=1833.92)
[11/09 21:17:26    722s] End AAE Lib Loading. (MEM=1872.08 CPU=0:00:00.0 Real=0:00:00.0)
[11/09 21:17:26    722s] End AAE Lib Interpolated Model. (MEM=1872.08 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:17:27    723s] Total number of fetched objects 15128
[11/09 21:17:27    723s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:17:27    723s] End delay calculation. (MEM=2047.25 CPU=0:00:01.1 REAL=0:00:00.0)
[11/09 21:17:27    723s] End delay calculation (fullDC). (MEM=2047.25 CPU=0:00:01.4 REAL=0:00:01.0)
[11/09 21:17:27    723s] *** CDM Built up (cpu=0:00:01.5  real=0:00:01.0  mem= 2047.2M) ***
[11/09 21:17:27    723s] **INFO: Disable pre-place timing setting for timing analysis
[11/09 21:17:27    723s] Set Using Default Delay Limit as 1000.
[11/09 21:17:27    723s] Set Default Net Delay as 1000 ps.
[11/09 21:17:27    723s] Set Default Input Pin Transition as 0.1 ps.
[11/09 21:17:27    723s] Set Default Net Load as 0.5 pF. 
[11/09 21:17:27    723s] **INFO: Pre-place timing setting for timing analysis already disabled
[11/09 21:17:27    723s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:2021.7M, EPOCH TIME: 1731212247.971112
[11/09 21:17:27    723s] Deleted 0 physical inst  (cell - / prefix -).
[11/09 21:17:27    723s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.001, REAL:0.003, MEM:2021.7M, EPOCH TIME: 1731212247.974052
[11/09 21:17:27    723s] INFO: #ExclusiveGroups=0
[11/09 21:17:27    723s] INFO: There are no Exclusive Groups.
[11/09 21:17:27    723s] *** Starting "NanoPlace(TM) placement v#6 (mem=2021.7M)" ...
[11/09 21:17:27    723s] Wait...
[11/09 21:17:27    723s] *** Build Buffered Sizing Timing Model
[11/09 21:17:27    723s] (cpu=0:00:00.0 mem=2037.7M) ***
[11/09 21:17:27    723s] *** Build Virtual Sizing Timing Model
[11/09 21:17:27    723s] (cpu=0:00:00.0 mem=2037.7M) ***
[11/09 21:17:27    723s] No user-set net weight.
[11/09 21:17:27    723s] Net fanout histogram:
[11/09 21:17:27    723s] 2		: 10864 (71.8%) nets
[11/09 21:17:27    723s] 3		: 1974 (13.1%) nets
[11/09 21:17:27    723s] 4     -	14	: 2081 (13.8%) nets
[11/09 21:17:27    723s] 15    -	39	: 161 (1.1%) nets
[11/09 21:17:27    723s] 40    -	79	: 43 (0.3%) nets
[11/09 21:17:27    723s] 80    -	159	: 0 (0.0%) nets
[11/09 21:17:27    723s] 160   -	319	: 0 (0.0%) nets
[11/09 21:17:27    723s] 320   -	639	: 0 (0.0%) nets
[11/09 21:17:27    723s] 640   -	1279	: 1 (0.0%) nets
[11/09 21:17:27    723s] 1280  -	2559	: 0 (0.0%) nets
[11/09 21:17:27    723s] 2560  -	5119	: 0 (0.0%) nets
[11/09 21:17:27    723s] 5120+		: 0 (0.0%) nets
[11/09 21:17:27    723s] no activity file in design. spp won't run.
[11/09 21:17:27    723s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=high gpeffort=medium 
[11/09 21:17:28    723s] Scan chains were not defined.
[11/09 21:17:28    723s] Processing tracks to init pin-track alignment.
[11/09 21:17:28    723s] z: 2, totalTracks: 1
[11/09 21:17:28    723s] z: 4, totalTracks: 1
[11/09 21:17:28    723s] z: 6, totalTracks: 1
[11/09 21:17:28    723s] #spOpts: N=180 hrOri=1 hrSnap=1 rpCkHalo=4 
[11/09 21:17:28    723s] All LLGs are deleted
[11/09 21:17:28    723s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:17:28    723s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:17:28    723s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2037.7M, EPOCH TIME: 1731212248.034410
[11/09 21:17:28    723s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.004, MEM:2037.7M, EPOCH TIME: 1731212248.038895
[11/09 21:17:28    723s] # Building soc_top llgBox search-tree.
[11/09 21:17:28    723s] #std cell=14970 (0 fixed + 14970 movable) #buf cell=0 #inv cell=1005 #block=4 (0 floating + 4 preplaced)
[11/09 21:17:28    723s] #ioInst=344 #net=15124 #term=46353 #term/net=3.06, #fixedIo=344, #floatIo=0, #fixedPin=16, #floatPin=0
[11/09 21:17:28    723s] stdCell: 14970 single + 0 double + 0 multi
[11/09 21:17:28    723s] Total standard cell length = 62.2854 (mm), area = 0.2442 (mm^2)
[11/09 21:17:28    723s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2037.7M, EPOCH TIME: 1731212248.047514
[11/09 21:17:28    723s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:17:28    723s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:17:28    723s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2069.7M, EPOCH TIME: 1731212248.048421
[11/09 21:17:28    723s] Max number of tech site patterns supported in site array is 256.
[11/09 21:17:28    723s] Core basic site is core7T
[11/09 21:17:28    723s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2069.7M, EPOCH TIME: 1731212248.062049
[11/09 21:17:28    723s] After signature check, allow fast init is false, keep pre-filter is false.
[11/09 21:17:28    723s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[11/09 21:17:28    723s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.003, REAL:0.002, MEM:2085.7M, EPOCH TIME: 1731212248.063861
[11/09 21:17:28    723s] Use non-trimmed site array because memory saving is not enough.
[11/09 21:17:28    723s] SiteArray: non-trimmed site array dimensions = 232 x 1911
[11/09 21:17:28    723s] SiteArray: use 2,375,680 bytes
[11/09 21:17:28    723s] SiteArray: current memory after site array memory allocation 2088.0M
[11/09 21:17:28    723s] SiteArray: FP blocked sites are writable
[11/09 21:17:28    723s] Estimated cell power/ground rail width = 0.551 um
[11/09 21:17:28    723s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:17:28    723s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2072.0M, EPOCH TIME: 1731212248.069782
[11/09 21:17:28    723s] Process 6919 wires and vias for routing blockage analysis
[11/09 21:17:28    723s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.011, REAL:0.006, MEM:2088.0M, EPOCH TIME: 1731212248.075726
[11/09 21:17:28    723s] SiteArray: number of non floorplan blocked sites for llg default is 443352
[11/09 21:17:28    723s] Atter site array init, number of instance map data is 0.
[11/09 21:17:28    723s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.039, REAL:0.038, MEM:2088.0M, EPOCH TIME: 1731212248.086552
[11/09 21:17:28    723s] 
[11/09 21:17:28    723s]  Pre_CCE_Colorizing is not ON! (0:0:27:0)
[11/09 21:17:28    723s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.047, REAL:0.050, MEM:2072.0M, EPOCH TIME: 1731212248.097441
[11/09 21:17:28    723s] 
[11/09 21:17:28    723s]  Pre_CCE_Colorizing is not ON! (0:0:27:0)
[11/09 21:17:28    723s] Average module density = 0.458.
[11/09 21:17:28    723s] Density for the design = 0.458.
[11/09 21:17:28    723s]        = stdcell_area 111224 sites (244159 um^2) / alloc_area 242606 sites (532569 um^2).
[11/09 21:17:28    723s] Pin Density = 0.1046.
[11/09 21:17:28    723s]             = total # of pins 46353 / total area 443352.
[11/09 21:17:28    723s] OPERPROF: Starting spSetupSpareRegionBox at level 1, MEM:2072.0M, EPOCH TIME: 1731212248.129986
[11/09 21:17:28    723s] OPERPROF: Finished spSetupSpareRegionBox at level 1, CPU:0.002, REAL:0.003, MEM:2072.0M, EPOCH TIME: 1731212248.132489
[11/09 21:17:28    723s] OPERPROF: Starting pre-place ADS at level 1, MEM:2072.0M, EPOCH TIME: 1731212248.134597
[11/09 21:17:28    723s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:2072.0M, EPOCH TIME: 1731212248.147654
[11/09 21:17:28    723s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:2072.0M, EPOCH TIME: 1731212248.147777
[11/09 21:17:28    723s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:2072.0M, EPOCH TIME: 1731212248.147942
[11/09 21:17:28    723s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:2072.0M, EPOCH TIME: 1731212248.147984
[11/09 21:17:28    723s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:2072.0M, EPOCH TIME: 1731212248.148012
[11/09 21:17:28    723s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.004, REAL:0.004, MEM:2072.0M, EPOCH TIME: 1731212248.151975
[11/09 21:17:28    723s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:2072.0M, EPOCH TIME: 1731212248.152035
[11/09 21:17:28    723s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.001, REAL:0.001, MEM:2072.0M, EPOCH TIME: 1731212248.153528
[11/09 21:17:28    723s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.006, REAL:0.006, MEM:2072.0M, EPOCH TIME: 1731212248.153569
[11/09 21:17:28    723s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.006, REAL:0.006, MEM:2072.0M, EPOCH TIME: 1731212248.153812
[11/09 21:17:28    723s] ADSU 0.458 -> 0.475. site 242606.000 -> 234203.200. GS 31.360
[11/09 21:17:28    723s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.029, REAL:0.031, MEM:2072.0M, EPOCH TIME: 1731212248.166008
[11/09 21:17:28    723s] OPERPROF: Starting spMPad at level 1, MEM:1981.0M, EPOCH TIME: 1731212248.167518
[11/09 21:17:28    723s] OPERPROF:   Starting spContextMPad at level 2, MEM:1981.0M, EPOCH TIME: 1731212248.168243
[11/09 21:17:28    723s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1981.0M, EPOCH TIME: 1731212248.168287
[11/09 21:17:28    723s] OPERPROF: Finished spMPad at level 1, CPU:0.001, REAL:0.001, MEM:1981.0M, EPOCH TIME: 1731212248.168314
[11/09 21:17:28    723s] Initial padding reaches pin density 0.456 for top
[11/09 21:17:28    723s] InitPadU 0.475 -> 0.566 for top
[11/09 21:17:28    723s] Enabling multi-CPU acceleration with 2 CPU(s) for placement
[11/09 21:17:28    723s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1981.0M, EPOCH TIME: 1731212248.205454
[11/09 21:17:28    723s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.005, REAL:0.005, MEM:1981.0M, EPOCH TIME: 1731212248.210938
[11/09 21:17:28    723s] === lastAutoLevel = 9 
[11/09 21:17:28    723s] OPERPROF: Starting spInitNetWt at level 1, MEM:1981.0M, EPOCH TIME: 1731212248.224457
[11/09 21:17:28    723s] no activity file in design. spp won't run.
[11/09 21:17:28    723s] [spp] 0
[11/09 21:17:28    723s] [adp] 0:1:1:3
[11/09 21:17:29    725s] OPERPROF: Finished spInitNetWt at level 1, CPU:1.348, REAL:1.124, MEM:2030.2M, EPOCH TIME: 1731212249.348252
[11/09 21:17:29    725s] Clock gating cells determined by native netlist tracing.
[11/09 21:17:29    725s] no activity file in design. spp won't run.
[11/09 21:17:29    725s] no activity file in design. spp won't run.
[11/09 21:17:29    725s] Effort level <high> specified for reg2reg path_group
[11/09 21:17:29    725s] OPERPROF: Starting npMain at level 1, MEM:2036.2M, EPOCH TIME: 1731212249.761144
[11/09 21:17:30    725s] OPERPROF:   Starting npPlace at level 2, MEM:2096.5M, EPOCH TIME: 1731212250.808488
[11/09 21:17:30    726s] Iteration  1: Total net bbox = 2.987e+05 (2.08e+05 9.07e+04)
[11/09 21:17:30    726s]               Est.  stn bbox = 3.244e+05 (2.24e+05 1.00e+05)
[11/09 21:17:30    726s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 2111.5M
[11/09 21:17:30    726s] Iteration  2: Total net bbox = 2.987e+05 (2.08e+05 9.07e+04)
[11/09 21:17:30    726s]               Est.  stn bbox = 3.244e+05 (2.24e+05 1.00e+05)
[11/09 21:17:30    726s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2111.5M
[11/09 21:17:31    726s] exp_mt_sequential is set from setPlaceMode option to 1
[11/09 21:17:31    726s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=2)
[11/09 21:17:31    726s] place_exp_mt_interval set to default 32
[11/09 21:17:31    726s] place_exp_mt_interval_bias (first half) set to default 0.750000
[11/09 21:17:31    727s] Iteration  3: Total net bbox = 3.225e+05 (2.25e+05 9.80e+04)
[11/09 21:17:31    727s]               Est.  stn bbox = 3.718e+05 (2.60e+05 1.12e+05)
[11/09 21:17:31    727s]               cpu = 0:00:01.3 real = 0:00:01.0 mem = 2172.9M
[11/09 21:17:31    727s] Total number of setup views is 1.
[11/09 21:17:31    727s] Total number of active setup views is 1.
[11/09 21:17:31    727s] Active setup views:
[11/09 21:17:31    727s]     wc
[11/09 21:17:33    730s] Iteration  4: Total net bbox = 6.185e+05 (2.98e+05 3.20e+05)
[11/09 21:17:33    730s]               Est.  stn bbox = 7.297e+05 (3.53e+05 3.77e+05)
[11/09 21:17:33    730s]               cpu = 0:00:03.2 real = 0:00:02.0 mem = 2172.9M
[11/09 21:17:35    734s] Iteration  5: Total net bbox = 6.580e+05 (3.49e+05 3.09e+05)
[11/09 21:17:35    734s]               Est.  stn bbox = 7.962e+05 (4.20e+05 3.76e+05)
[11/09 21:17:35    734s]               cpu = 0:00:03.7 real = 0:00:02.0 mem = 2172.9M
[11/09 21:17:35    734s] OPERPROF:   Finished npPlace at level 2, CPU:8.439, REAL:4.474, MEM:2172.9M, EPOCH TIME: 1731212255.282520
[11/09 21:17:35    734s] OPERPROF: Finished npMain at level 1, CPU:8.509, REAL:5.542, MEM:2172.9M, EPOCH TIME: 1731212255.303639
[11/09 21:17:35    734s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2172.9M, EPOCH TIME: 1731212255.313702
[11/09 21:17:35    734s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 21:17:35    734s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.003, REAL:0.003, MEM:2172.9M, EPOCH TIME: 1731212255.316218
[11/09 21:17:35    734s] OPERPROF: Starting npMain at level 1, MEM:2172.9M, EPOCH TIME: 1731212255.317647
[11/09 21:17:35    734s] OPERPROF:   Starting npPlace at level 2, MEM:2172.9M, EPOCH TIME: 1731212255.362034
[11/09 21:17:37    738s] Iteration  6: Total net bbox = 6.420e+05 (3.44e+05 2.98e+05)
[11/09 21:17:37    738s]               Est.  stn bbox = 7.850e+05 (4.20e+05 3.65e+05)
[11/09 21:17:37    738s]               cpu = 0:00:04.4 real = 0:00:02.0 mem = 2205.8M
[11/09 21:17:37    738s] OPERPROF:   Finished npPlace at level 2, CPU:4.388, REAL:2.295, MEM:2184.8M, EPOCH TIME: 1731212257.657448
[11/09 21:17:37    738s] OPERPROF: Finished npMain at level 1, CPU:4.474, REAL:2.361, MEM:2152.8M, EPOCH TIME: 1731212257.678228
[11/09 21:17:37    738s] Iteration  7: Total net bbox = 6.507e+05 (3.53e+05 2.98e+05)
[11/09 21:17:37    738s]               Est.  stn bbox = 7.936e+05 (4.29e+05 3.65e+05)
[11/09 21:17:37    738s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2152.8M
[11/09 21:17:38    740s] 
[11/09 21:17:38    740s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/09 21:17:38    740s] TLC MultiMap info (StdDelay):
[11/09 21:17:38    740s]   : bc + bc + 1 + no RcCorner := 21ps
[11/09 21:17:38    740s]   : bc + bc + 1 + bc := 22.2ps
[11/09 21:17:38    740s]   : wc + wc + 1 + no RcCorner := 39.5ps
[11/09 21:17:38    740s]   : wc + wc + 1 + wc := 41ps
[11/09 21:17:38    740s]  Setting StdDelay to: 41ps
[11/09 21:17:38    740s] 
[11/09 21:17:38    740s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/09 21:17:38    740s] nrCritNet: 0.00% ( 0 / 15124 ) cutoffSlk: 214748364.7ps stdDelay: 41.0ps
[11/09 21:17:40    741s] nrCritNet: 0.00% ( 0 / 15124 ) cutoffSlk: 214748364.7ps stdDelay: 41.0ps
[11/09 21:17:40    741s] Iteration  8: Total net bbox = 6.507e+05 (3.53e+05 2.98e+05)
[11/09 21:17:40    741s]               Est.  stn bbox = 7.936e+05 (4.29e+05 3.65e+05)
[11/09 21:17:40    741s]               cpu = 0:00:03.0 real = 0:00:03.0 mem = 2120.8M
[11/09 21:17:40    741s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2120.8M, EPOCH TIME: 1731212260.165615
[11/09 21:17:40    741s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 21:17:40    741s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.002, REAL:0.002, MEM:2120.8M, EPOCH TIME: 1731212260.167253
[11/09 21:17:40    741s] OPERPROF: Starting npMain at level 1, MEM:2120.8M, EPOCH TIME: 1731212260.168940
[11/09 21:17:40    742s] OPERPROF:   Starting npPlace at level 2, MEM:2152.8M, EPOCH TIME: 1731212260.216830
[11/09 21:17:42    746s] OPERPROF:   Finished npPlace at level 2, CPU:4.420, REAL:2.286, MEM:2201.1M, EPOCH TIME: 1731212262.502394
[11/09 21:17:42    746s] OPERPROF: Finished npMain at level 1, CPU:4.509, REAL:2.353, MEM:2169.1M, EPOCH TIME: 1731212262.522212
[11/09 21:17:42    746s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2169.1M, EPOCH TIME: 1731212262.523581
[11/09 21:17:42    746s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 21:17:42    746s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.001, REAL:0.001, MEM:2169.1M, EPOCH TIME: 1731212262.524788
[11/09 21:17:42    746s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2169.1M, EPOCH TIME: 1731212262.525020
[11/09 21:17:42    746s] Starting Early Global Route rough congestion estimation: mem = 2169.1M
[11/09 21:17:42    746s] (I)      ==================== Layers =====================
[11/09 21:17:42    746s] (I)      +-----+----+---------+---------+--------+-------+
[11/09 21:17:42    746s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/09 21:17:42    746s] (I)      +-----+----+---------+---------+--------+-------+
[11/09 21:17:42    746s] (I)      |  33 |  0 |    CONT |     cut |      1 |       |
[11/09 21:17:42    746s] (I)      |   1 |  1 |  METAL1 |    wire |      1 |       |
[11/09 21:17:42    746s] (I)      |  34 |  1 |   VIA12 |     cut |      1 |       |
[11/09 21:17:42    746s] (I)      |   2 |  2 |  METAL2 |    wire |      1 |       |
[11/09 21:17:42    746s] (I)      |  35 |  2 |   VIA23 |     cut |      1 |       |
[11/09 21:17:42    746s] (I)      |   3 |  3 |  METAL3 |    wire |      1 |       |
[11/09 21:17:42    746s] (I)      |  36 |  3 |   VIA34 |     cut |      1 |       |
[11/09 21:17:42    746s] (I)      |   4 |  4 |  METAL4 |    wire |      1 |       |
[11/09 21:17:42    746s] (I)      |  37 |  4 |   VIA45 |     cut |      1 |       |
[11/09 21:17:42    746s] (I)      |   5 |  5 |  METAL5 |    wire |      1 |       |
[11/09 21:17:42    746s] (I)      |  38 |  5 |   VIA56 |     cut |      1 |       |
[11/09 21:17:42    746s] (I)      |   6 |  6 |  METAL6 |    wire |      1 |       |
[11/09 21:17:42    746s] (I)      +-----+----+---------+---------+--------+-------+
[11/09 21:17:42    746s] (I)      |  64 | 64 |   POLY1 |   other |        |    MS |
[11/09 21:17:42    746s] (I)      |   0 |  0 |   POLY2 |   other |        |    MS |
[11/09 21:17:42    746s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[11/09 21:17:42    746s] (I)      +-----+----+---------+---------+--------+-------+
[11/09 21:17:42    746s] (I)      Started Import and model ( Curr Mem: 2169.14 MB )
[11/09 21:17:42    746s] (I)      Default pattern map key = soc_top_default.
[11/09 21:17:42    746s] (I)      == Non-default Options ==
[11/09 21:17:42    746s] (I)      Print mode                                         : 2
[11/09 21:17:42    746s] (I)      Stop if highly congested                           : false
[11/09 21:17:42    746s] (I)      Maximum routing layer                              : 4
[11/09 21:17:42    746s] (I)      Assign partition pins                              : false
[11/09 21:17:42    746s] (I)      Support large GCell                                : true
[11/09 21:17:42    746s] (I)      Number of threads                                  : 2
[11/09 21:17:42    746s] (I)      Number of rows per GCell                           : 8
[11/09 21:17:42    746s] (I)      Max num rows per GCell                             : 32
[11/09 21:17:42    746s] (I)      Method to set GCell size                           : row
[11/09 21:17:42    746s] (I)      Counted 9181 PG shapes. We will not process PG shapes layer by layer.
[11/09 21:17:42    746s] (I)      Use row-based GCell size
[11/09 21:17:42    746s] (I)      Use row-based GCell align
[11/09 21:17:42    746s] (I)      layer 0 area = 808000
[11/09 21:17:42    746s] (I)      layer 1 area = 808000
[11/09 21:17:42    746s] (I)      layer 2 area = 808000
[11/09 21:17:42    746s] (I)      layer 3 area = 808000
[11/09 21:17:42    746s] (I)      GCell unit size   : 7840
[11/09 21:17:42    746s] (I)      GCell multiplier  : 8
[11/09 21:17:42    746s] (I)      GCell row height  : 7840
[11/09 21:17:42    746s] (I)      Actual row height : 7840
[11/09 21:17:42    746s] (I)      GCell align ref   : 626560 626560
[11/09 21:17:42    746s] [NR-eGR] Track table information for default rule: 
[11/09 21:17:42    746s] [NR-eGR] METAL1 has single uniform track structure
[11/09 21:17:42    746s] [NR-eGR] METAL2 has single uniform track structure
[11/09 21:17:42    746s] [NR-eGR] METAL3 has single uniform track structure
[11/09 21:17:42    746s] [NR-eGR] METAL4 has single uniform track structure
[11/09 21:17:42    746s] [NR-eGR] METAL5 has single uniform track structure
[11/09 21:17:42    746s] [NR-eGR] METAL6 has single uniform track structure
[11/09 21:17:42    746s] (I)      ============== Default via ===============
[11/09 21:17:42    746s] (I)      +---+------------------+-----------------+
[11/09 21:17:42    746s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[11/09 21:17:42    746s] (I)      +---+------------------+-----------------+
[11/09 21:17:42    746s] (I)      | 1 |    4  VIA12_VV   |    4  VIA12_VV  |
[11/09 21:17:42    746s] (I)      | 2 |    5  VIA2       |    5  VIA2      |
[11/09 21:17:42    746s] (I)      | 3 |    8  VIA3       |    8  VIA3      |
[11/09 21:17:42    746s] (I)      | 4 |   11  VIA4       |   11  VIA4      |
[11/09 21:17:42    746s] (I)      | 5 |   14  VIA5       |   15  VIA5EAST  |
[11/09 21:17:42    746s] (I)      +---+------------------+-----------------+
[11/09 21:17:42    746s] [NR-eGR] Read 10047 PG shapes
[11/09 21:17:42    746s] [NR-eGR] Read 0 clock shapes
[11/09 21:17:42    746s] [NR-eGR] Read 0 other shapes
[11/09 21:17:42    746s] [NR-eGR] #Routing Blockages  : 0
[11/09 21:17:42    746s] [NR-eGR] #Instance Blockages : 28804
[11/09 21:17:42    746s] [NR-eGR] #PG Blockages       : 10047
[11/09 21:17:42    746s] [NR-eGR] #Halo Blockages     : 0
[11/09 21:17:42    746s] [NR-eGR] #Boundary Blockages : 0
[11/09 21:17:42    746s] [NR-eGR] #Clock Blockages    : 0
[11/09 21:17:42    746s] [NR-eGR] #Other Blockages    : 0
[11/09 21:17:42    746s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/09 21:17:42    746s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/09 21:17:42    746s] [NR-eGR] Read 15124 nets ( ignored 0 )
[11/09 21:17:42    746s] (I)      early_global_route_priority property id does not exist.
[11/09 21:17:42    746s] (I)      Read Num Blocks=38851  Num Prerouted Wires=0  Num CS=0
[11/09 21:17:42    746s] (I)      Layer 1 (V) : #blockages 23209 : #preroutes 0
[11/09 21:17:42    746s] (I)      Layer 2 (H) : #blockages 9876 : #preroutes 0
[11/09 21:17:42    746s] (I)      Layer 3 (V) : #blockages 5766 : #preroutes 0
[11/09 21:17:42    746s] (I)      Number of ignored nets                =      0
[11/09 21:17:42    746s] (I)      Number of connected nets              =      0
[11/09 21:17:42    746s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/09 21:17:42    746s] (I)      Number of clock nets                  =      3.  Ignored: No
[11/09 21:17:42    746s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/09 21:17:42    746s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/09 21:17:42    746s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/09 21:17:42    746s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/09 21:17:42    746s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/09 21:17:42    746s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[11/09 21:17:42    746s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/09 21:17:42    746s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[11/09 21:17:42    746s] (I)      Ndr track 0 does not exist
[11/09 21:17:42    746s] (I)      ---------------------Grid Graph Info--------------------
[11/09 21:17:42    746s] (I)      Routing area        : (0, 0) - (3393440, 3073120)
[11/09 21:17:42    746s] (I)      Core area           : (626560, 626560) - (2766880, 2446560)
[11/09 21:17:42    746s] (I)      Site width          :  1120  (dbu)
[11/09 21:17:42    746s] (I)      Row height          :  7840  (dbu)
[11/09 21:17:42    746s] (I)      GCell row height    :  7840  (dbu)
[11/09 21:17:42    746s] (I)      GCell width         : 62720  (dbu)
[11/09 21:17:42    746s] (I)      GCell height        : 62720  (dbu)
[11/09 21:17:42    746s] (I)      Grid                :    54    49     4
[11/09 21:17:42    746s] (I)      Layer numbers       :     1     2     3     4
[11/09 21:17:42    746s] (I)      Vertical capacity   :     0 62720     0 62720
[11/09 21:17:42    746s] (I)      Horizontal capacity :     0     0 62720     0
[11/09 21:17:42    746s] (I)      Default wire width  :   460   560   560   560
[11/09 21:17:42    746s] (I)      Default wire space  :   460   560   560   560
[11/09 21:17:42    746s] (I)      Default wire pitch  :   920  1120  1120  1120
[11/09 21:17:42    746s] (I)      Default pitch size  :   920  1120  1120  1120
[11/09 21:17:42    746s] (I)      First track coord   :  1040  1040  1040  1040
[11/09 21:17:42    746s] (I)      Num tracks per GCell: 68.17 56.00 56.00 56.00
[11/09 21:17:42    746s] (I)      Total num of tracks :  2743  3029  2743  3029
[11/09 21:17:42    746s] (I)      Num of masks        :     1     1     1     1
[11/09 21:17:42    746s] (I)      Num of trim masks   :     0     0     0     0
[11/09 21:17:42    746s] (I)      --------------------------------------------------------
[11/09 21:17:42    746s] 
[11/09 21:17:42    746s] [NR-eGR] ============ Routing rule table ============
[11/09 21:17:42    746s] [NR-eGR] Rule id: 0  Nets: 15108
[11/09 21:17:42    746s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[11/09 21:17:42    746s] (I)                    Layer     2     3     4 
[11/09 21:17:42    746s] (I)                    Pitch  1120  1120  1120 
[11/09 21:17:42    746s] (I)             #Used tracks     1     1     1 
[11/09 21:17:42    746s] (I)       #Fully used tracks     1     1     1 
[11/09 21:17:42    746s] [NR-eGR] ========================================
[11/09 21:17:42    746s] [NR-eGR] 
[11/09 21:17:42    746s] (I)      =============== Blocked Tracks ===============
[11/09 21:17:42    746s] (I)      +-------+---------+----------+---------------+
[11/09 21:17:42    746s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/09 21:17:42    746s] (I)      +-------+---------+----------+---------------+
[11/09 21:17:42    746s] (I)      |     1 |       0 |        0 |         0.00% |
[11/09 21:17:42    746s] (I)      |     2 |  148421 |   115158 |        77.59% |
[11/09 21:17:42    746s] (I)      |     3 |  148122 |    97882 |        66.08% |
[11/09 21:17:42    746s] (I)      |     4 |  148421 |   104629 |        70.49% |
[11/09 21:17:42    746s] (I)      +-------+---------+----------+---------------+
[11/09 21:17:42    746s] (I)      Finished Import and model ( CPU: 0.07 sec, Real: 0.09 sec, Curr Mem: 2169.14 MB )
[11/09 21:17:42    746s] (I)      Reset routing kernel
[11/09 21:17:42    746s] (I)      numLocalWires=38094  numGlobalNetBranches=9374  numLocalNetBranches=9682
[11/09 21:17:42    746s] (I)      totalPins=46321  totalGlobalPin=19109 (41.25%)
[11/09 21:17:42    746s] (I)      total 2D Cap : 157902 = (61475 H, 96427 V)
[11/09 21:17:42    746s] (I)      
[11/09 21:17:42    746s] (I)      ============  Phase 1a Route ============
[11/09 21:17:42    746s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 125
[11/09 21:17:42    746s] (I)      Usage: 21909 = (11934 H, 9975 V) = (19.41% H, 10.34% V) = (3.743e+05um H, 3.128e+05um V)
[11/09 21:17:42    746s] (I)      
[11/09 21:17:42    746s] (I)      ============  Phase 1b Route ============
[11/09 21:17:42    746s] (I)      Usage: 21921 = (11935 H, 9986 V) = (19.41% H, 10.36% V) = (3.743e+05um H, 3.132e+05um V)
[11/09 21:17:42    746s] (I)      eGR overflow: 2.72% H + 0.12% V
[11/09 21:17:42    746s] 
[11/09 21:17:42    746s] [NR-eGR] Overflow after Early Global Route 1.04% H + 0.08% V
[11/09 21:17:42    746s] Finished Early Global Route rough congestion estimation: mem = 2169.1M
[11/09 21:17:42    746s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.106, REAL:0.155, MEM:2169.1M, EPOCH TIME: 1731212262.680256
[11/09 21:17:42    746s] earlyGlobalRoute rough estimation gcell size 8 row height
[11/09 21:17:42    746s] OPERPROF: Starting CDPad at level 1, MEM:2169.1M, EPOCH TIME: 1731212262.680644
[11/09 21:17:42    746s] CDPadU 0.566 -> 0.566. R=0.475, N=14970, GS=31.360
[11/09 21:17:42    746s] OPERPROF: Finished CDPad at level 1, CPU:0.059, REAL:0.039, MEM:2169.1M, EPOCH TIME: 1731212262.719968
[11/09 21:17:42    746s] OPERPROF: Starting npMain at level 1, MEM:2169.1M, EPOCH TIME: 1731212262.721445
[11/09 21:17:42    746s] OPERPROF:   Starting npPlace at level 2, MEM:2169.1M, EPOCH TIME: 1731212262.765452
[11/09 21:17:42    746s] OPERPROF:   Finished npPlace at level 2, CPU:0.044, REAL:0.030, MEM:2169.1M, EPOCH TIME: 1731212262.795315
[11/09 21:17:42    746s] OPERPROF: Finished npMain at level 1, CPU:0.132, REAL:0.095, MEM:2169.1M, EPOCH TIME: 1731212262.816325
[11/09 21:17:42    746s] Global placement CDP skipped at cutLevel 9.
[11/09 21:17:42    746s] Iteration  9: Total net bbox = 6.227e+05 (3.44e+05 2.78e+05)
[11/09 21:17:42    746s]               Est.  stn bbox = 7.631e+05 (4.20e+05 3.43e+05)
[11/09 21:17:42    746s]               cpu = 0:00:04.8 real = 0:00:02.0 mem = 2169.1M
[11/09 21:17:44    748s] nrCritNet: 0.00% ( 0 / 15124 ) cutoffSlk: 214748364.7ps stdDelay: 41.0ps
[11/09 21:17:45    749s] nrCritNet: 0.00% ( 0 / 15124 ) cutoffSlk: 214748364.7ps stdDelay: 41.0ps
[11/09 21:17:45    749s] Iteration 10: Total net bbox = 6.227e+05 (3.44e+05 2.78e+05)
[11/09 21:17:45    749s]               Est.  stn bbox = 7.631e+05 (4.20e+05 3.43e+05)
[11/09 21:17:45    749s]               cpu = 0:00:03.0 real = 0:00:03.0 mem = 2137.1M
[11/09 21:17:45    749s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2137.1M, EPOCH TIME: 1731212265.258665
[11/09 21:17:45    749s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 21:17:45    749s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.002, REAL:0.002, MEM:2137.1M, EPOCH TIME: 1731212265.260275
[11/09 21:17:45    749s] OPERPROF: Starting npMain at level 1, MEM:2137.1M, EPOCH TIME: 1731212265.261857
[11/09 21:17:45    749s] OPERPROF:   Starting npPlace at level 2, MEM:2169.1M, EPOCH TIME: 1731212265.303507
[11/09 21:17:47    754s] OPERPROF:   Finished npPlace at level 2, CPU:4.247, REAL:2.217, MEM:2201.1M, EPOCH TIME: 1731212267.520231
[11/09 21:17:47    754s] OPERPROF: Finished npMain at level 1, CPU:4.329, REAL:2.278, MEM:2169.1M, EPOCH TIME: 1731212267.540140
[11/09 21:17:47    754s] Legalizing MH Cells... 0 / 0 (level 6)
[11/09 21:17:47    754s] No instances found in the vector
[11/09 21:17:47    754s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2169.1M, DRC: 0)
[11/09 21:17:47    754s] 0 (out of 0) MH cells were successfully legalized.
[11/09 21:17:47    754s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2169.1M, EPOCH TIME: 1731212267.542163
[11/09 21:17:47    754s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 21:17:47    754s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.001, REAL:0.001, MEM:2169.1M, EPOCH TIME: 1731212267.543380
[11/09 21:17:47    754s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2169.1M, EPOCH TIME: 1731212267.543622
[11/09 21:17:47    754s] Starting Early Global Route rough congestion estimation: mem = 2169.1M
[11/09 21:17:47    754s] (I)      ==================== Layers =====================
[11/09 21:17:47    754s] (I)      +-----+----+---------+---------+--------+-------+
[11/09 21:17:47    754s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/09 21:17:47    754s] (I)      +-----+----+---------+---------+--------+-------+
[11/09 21:17:47    754s] (I)      |  33 |  0 |    CONT |     cut |      1 |       |
[11/09 21:17:47    754s] (I)      |   1 |  1 |  METAL1 |    wire |      1 |       |
[11/09 21:17:47    754s] (I)      |  34 |  1 |   VIA12 |     cut |      1 |       |
[11/09 21:17:47    754s] (I)      |   2 |  2 |  METAL2 |    wire |      1 |       |
[11/09 21:17:47    754s] (I)      |  35 |  2 |   VIA23 |     cut |      1 |       |
[11/09 21:17:47    754s] (I)      |   3 |  3 |  METAL3 |    wire |      1 |       |
[11/09 21:17:47    754s] (I)      |  36 |  3 |   VIA34 |     cut |      1 |       |
[11/09 21:17:47    754s] (I)      |   4 |  4 |  METAL4 |    wire |      1 |       |
[11/09 21:17:47    754s] (I)      |  37 |  4 |   VIA45 |     cut |      1 |       |
[11/09 21:17:47    754s] (I)      |   5 |  5 |  METAL5 |    wire |      1 |       |
[11/09 21:17:47    754s] (I)      |  38 |  5 |   VIA56 |     cut |      1 |       |
[11/09 21:17:47    754s] (I)      |   6 |  6 |  METAL6 |    wire |      1 |       |
[11/09 21:17:47    754s] (I)      +-----+----+---------+---------+--------+-------+
[11/09 21:17:47    754s] (I)      |  64 | 64 |   POLY1 |   other |        |    MS |
[11/09 21:17:47    754s] (I)      |   0 |  0 |   POLY2 |   other |        |    MS |
[11/09 21:17:47    754s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[11/09 21:17:47    754s] (I)      +-----+----+---------+---------+--------+-------+
[11/09 21:17:47    754s] (I)      Started Import and model ( Curr Mem: 2169.14 MB )
[11/09 21:17:47    754s] (I)      Default pattern map key = soc_top_default.
[11/09 21:17:47    754s] (I)      == Non-default Options ==
[11/09 21:17:47    754s] (I)      Print mode                                         : 2
[11/09 21:17:47    754s] (I)      Stop if highly congested                           : false
[11/09 21:17:47    754s] (I)      Maximum routing layer                              : 4
[11/09 21:17:47    754s] (I)      Assign partition pins                              : false
[11/09 21:17:47    754s] (I)      Support large GCell                                : true
[11/09 21:17:47    754s] (I)      Number of threads                                  : 2
[11/09 21:17:47    754s] (I)      Number of rows per GCell                           : 4
[11/09 21:17:47    754s] (I)      Max num rows per GCell                             : 32
[11/09 21:17:47    754s] (I)      Method to set GCell size                           : row
[11/09 21:17:47    754s] (I)      Counted 9181 PG shapes. We will not process PG shapes layer by layer.
[11/09 21:17:47    754s] (I)      Use row-based GCell size
[11/09 21:17:47    754s] (I)      Use row-based GCell align
[11/09 21:17:47    754s] (I)      layer 0 area = 808000
[11/09 21:17:47    754s] (I)      layer 1 area = 808000
[11/09 21:17:47    754s] (I)      layer 2 area = 808000
[11/09 21:17:47    754s] (I)      layer 3 area = 808000
[11/09 21:17:47    754s] (I)      GCell unit size   : 7840
[11/09 21:17:47    754s] (I)      GCell multiplier  : 4
[11/09 21:17:47    754s] (I)      GCell row height  : 7840
[11/09 21:17:47    754s] (I)      Actual row height : 7840
[11/09 21:17:47    754s] (I)      GCell align ref   : 626560 626560
[11/09 21:17:47    754s] [NR-eGR] Track table information for default rule: 
[11/09 21:17:47    754s] [NR-eGR] METAL1 has single uniform track structure
[11/09 21:17:47    754s] [NR-eGR] METAL2 has single uniform track structure
[11/09 21:17:47    754s] [NR-eGR] METAL3 has single uniform track structure
[11/09 21:17:47    754s] [NR-eGR] METAL4 has single uniform track structure
[11/09 21:17:47    754s] [NR-eGR] METAL5 has single uniform track structure
[11/09 21:17:47    754s] [NR-eGR] METAL6 has single uniform track structure
[11/09 21:17:47    754s] (I)      ============== Default via ===============
[11/09 21:17:47    754s] (I)      +---+------------------+-----------------+
[11/09 21:17:47    754s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[11/09 21:17:47    754s] (I)      +---+------------------+-----------------+
[11/09 21:17:47    754s] (I)      | 1 |    4  VIA12_VV   |    4  VIA12_VV  |
[11/09 21:17:47    754s] (I)      | 2 |    5  VIA2       |    5  VIA2      |
[11/09 21:17:47    754s] (I)      | 3 |    8  VIA3       |    8  VIA3      |
[11/09 21:17:47    754s] (I)      | 4 |   11  VIA4       |   11  VIA4      |
[11/09 21:17:47    754s] (I)      | 5 |   14  VIA5       |   15  VIA5EAST  |
[11/09 21:17:47    754s] (I)      +---+------------------+-----------------+
[11/09 21:17:47    754s] [NR-eGR] Read 10047 PG shapes
[11/09 21:17:47    754s] [NR-eGR] Read 0 clock shapes
[11/09 21:17:47    754s] [NR-eGR] Read 0 other shapes
[11/09 21:17:47    754s] [NR-eGR] #Routing Blockages  : 0
[11/09 21:17:47    754s] [NR-eGR] #Instance Blockages : 28804
[11/09 21:17:47    754s] [NR-eGR] #PG Blockages       : 10047
[11/09 21:17:47    754s] [NR-eGR] #Halo Blockages     : 0
[11/09 21:17:47    754s] [NR-eGR] #Boundary Blockages : 0
[11/09 21:17:47    754s] [NR-eGR] #Clock Blockages    : 0
[11/09 21:17:47    754s] [NR-eGR] #Other Blockages    : 0
[11/09 21:17:47    754s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/09 21:17:47    754s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/09 21:17:47    754s] [NR-eGR] Read 15124 nets ( ignored 0 )
[11/09 21:17:47    754s] (I)      early_global_route_priority property id does not exist.
[11/09 21:17:47    754s] (I)      Read Num Blocks=38851  Num Prerouted Wires=0  Num CS=0
[11/09 21:17:47    754s] (I)      Layer 1 (V) : #blockages 23209 : #preroutes 0
[11/09 21:17:47    754s] (I)      Layer 2 (H) : #blockages 9876 : #preroutes 0
[11/09 21:17:47    754s] (I)      Layer 3 (V) : #blockages 5766 : #preroutes 0
[11/09 21:17:47    754s] (I)      Number of ignored nets                =      0
[11/09 21:17:47    754s] (I)      Number of connected nets              =      0
[11/09 21:17:47    754s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/09 21:17:47    754s] (I)      Number of clock nets                  =      3.  Ignored: No
[11/09 21:17:47    754s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/09 21:17:47    754s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/09 21:17:47    754s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/09 21:17:47    754s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/09 21:17:47    754s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/09 21:17:47    754s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[11/09 21:17:47    754s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/09 21:17:47    754s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[11/09 21:17:47    754s] (I)      Ndr track 0 does not exist
[11/09 21:17:47    754s] (I)      ---------------------Grid Graph Info--------------------
[11/09 21:17:47    754s] (I)      Routing area        : (0, 0) - (3393440, 3073120)
[11/09 21:17:47    754s] (I)      Core area           : (626560, 626560) - (2766880, 2446560)
[11/09 21:17:47    754s] (I)      Site width          :  1120  (dbu)
[11/09 21:17:47    754s] (I)      Row height          :  7840  (dbu)
[11/09 21:17:47    754s] (I)      GCell row height    :  7840  (dbu)
[11/09 21:17:47    754s] (I)      GCell width         : 31360  (dbu)
[11/09 21:17:47    754s] (I)      GCell height        : 31360  (dbu)
[11/09 21:17:47    754s] (I)      Grid                :   108    98     4
[11/09 21:17:47    754s] (I)      Layer numbers       :     1     2     3     4
[11/09 21:17:47    754s] (I)      Vertical capacity   :     0 31360     0 31360
[11/09 21:17:47    754s] (I)      Horizontal capacity :     0     0 31360     0
[11/09 21:17:47    754s] (I)      Default wire width  :   460   560   560   560
[11/09 21:17:47    754s] (I)      Default wire space  :   460   560   560   560
[11/09 21:17:47    754s] (I)      Default wire pitch  :   920  1120  1120  1120
[11/09 21:17:47    754s] (I)      Default pitch size  :   920  1120  1120  1120
[11/09 21:17:47    754s] (I)      First track coord   :  1040  1040  1040  1040
[11/09 21:17:47    754s] (I)      Num tracks per GCell: 34.09 28.00 28.00 28.00
[11/09 21:17:47    754s] (I)      Total num of tracks :  2743  3029  2743  3029
[11/09 21:17:47    754s] (I)      Num of masks        :     1     1     1     1
[11/09 21:17:47    754s] (I)      Num of trim masks   :     0     0     0     0
[11/09 21:17:47    754s] (I)      --------------------------------------------------------
[11/09 21:17:47    754s] 
[11/09 21:17:47    754s] [NR-eGR] ============ Routing rule table ============
[11/09 21:17:47    754s] [NR-eGR] Rule id: 0  Nets: 15108
[11/09 21:17:47    754s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[11/09 21:17:47    754s] (I)                    Layer     2     3     4 
[11/09 21:17:47    754s] (I)                    Pitch  1120  1120  1120 
[11/09 21:17:47    754s] (I)             #Used tracks     1     1     1 
[11/09 21:17:47    754s] (I)       #Fully used tracks     1     1     1 
[11/09 21:17:47    754s] [NR-eGR] ========================================
[11/09 21:17:47    754s] [NR-eGR] 
[11/09 21:17:47    754s] (I)      =============== Blocked Tracks ===============
[11/09 21:17:47    754s] (I)      +-------+---------+----------+---------------+
[11/09 21:17:47    754s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/09 21:17:47    754s] (I)      +-------+---------+----------+---------------+
[11/09 21:17:47    754s] (I)      |     1 |       0 |        0 |         0.00% |
[11/09 21:17:47    754s] (I)      |     2 |  296842 |   222134 |        74.83% |
[11/09 21:17:47    754s] (I)      |     3 |  296244 |   183811 |        62.05% |
[11/09 21:17:47    754s] (I)      |     4 |  296842 |   206042 |        69.41% |
[11/09 21:17:47    754s] (I)      +-------+---------+----------+---------------+
[11/09 21:17:47    754s] (I)      Finished Import and model ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2169.14 MB )
[11/09 21:17:47    754s] (I)      Reset routing kernel
[11/09 21:17:47    754s] (I)      numLocalWires=28142  numGlobalNetBranches=6930  numLocalNetBranches=7153
[11/09 21:17:47    754s] (I)      totalPins=46321  totalGlobalPin=25764 (55.62%)
[11/09 21:17:47    754s] (I)      total 2D Cap : 323224 = (125605 H, 197619 V)
[11/09 21:17:47    754s] (I)      
[11/09 21:17:47    754s] (I)      ============  Phase 1a Route ============
[11/09 21:17:47    754s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 86
[11/09 21:17:47    754s] (I)      Usage: 42392 = (23563 H, 18829 V) = (18.76% H, 9.53% V) = (3.695e+05um H, 2.952e+05um V)
[11/09 21:17:47    754s] (I)      
[11/09 21:17:47    754s] (I)      ============  Phase 1b Route ============
[11/09 21:17:47    754s] (I)      Usage: 42407 = (23578 H, 18829 V) = (18.77% H, 9.53% V) = (3.697e+05um H, 2.952e+05um V)
[11/09 21:17:47    754s] (I)      eGR overflow: 1.76% H + 1.45% V
[11/09 21:17:47    754s] 
[11/09 21:17:47    754s] [NR-eGR] Overflow after Early Global Route 0.87% H + 1.02% V
[11/09 21:17:47    754s] Finished Early Global Route rough congestion estimation: mem = 2169.1M
[11/09 21:17:47    754s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.111, REAL:0.105, MEM:2169.1M, EPOCH TIME: 1731212267.648861
[11/09 21:17:47    754s] earlyGlobalRoute rough estimation gcell size 4 row height
[11/09 21:17:47    754s] OPERPROF: Starting CDPad at level 1, MEM:2169.1M, EPOCH TIME: 1731212267.649240
[11/09 21:17:47    754s] CDPadU 0.566 -> 0.574. R=0.475, N=14970, GS=15.680
[11/09 21:17:47    754s] OPERPROF: Finished CDPad at level 1, CPU:0.066, REAL:0.043, MEM:2169.1M, EPOCH TIME: 1731212267.692133
[11/09 21:17:47    754s] OPERPROF: Starting npMain at level 1, MEM:2169.1M, EPOCH TIME: 1731212267.693623
[11/09 21:17:47    754s] OPERPROF:   Starting npPlace at level 2, MEM:2169.1M, EPOCH TIME: 1731212267.735937
[11/09 21:17:47    754s] OPERPROF:   Finished npPlace at level 2, CPU:0.050, REAL:0.037, MEM:2169.1M, EPOCH TIME: 1731212267.772636
[11/09 21:17:47    754s] OPERPROF: Finished npMain at level 1, CPU:0.138, REAL:0.103, MEM:2169.1M, EPOCH TIME: 1731212267.796418
[11/09 21:17:47    754s] Global placement CDP skipped at cutLevel 11.
[11/09 21:17:47    754s] Iteration 11: Total net bbox = 6.008e+05 (3.40e+05 2.61e+05)
[11/09 21:17:47    754s]               Est.  stn bbox = 7.371e+05 (4.14e+05 3.23e+05)
[11/09 21:17:47    754s]               cpu = 0:00:04.7 real = 0:00:02.0 mem = 2169.1M
[11/09 21:17:49    755s] nrCritNet: 0.00% ( 0 / 15124 ) cutoffSlk: 214748364.7ps stdDelay: 41.0ps
[11/09 21:17:50    757s] nrCritNet: 0.00% ( 0 / 15124 ) cutoffSlk: 214748364.7ps stdDelay: 41.0ps
[11/09 21:17:50    757s] Iteration 12: Total net bbox = 6.008e+05 (3.40e+05 2.61e+05)
[11/09 21:17:50    757s]               Est.  stn bbox = 7.371e+05 (4.14e+05 3.23e+05)
[11/09 21:17:50    757s]               cpu = 0:00:03.1 real = 0:00:03.0 mem = 2137.1M
[11/09 21:17:50    757s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2137.1M, EPOCH TIME: 1731212270.355308
[11/09 21:17:50    757s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 21:17:50    757s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.002, REAL:0.002, MEM:2137.1M, EPOCH TIME: 1731212270.357004
[11/09 21:17:50    757s] OPERPROF: Starting npMain at level 1, MEM:2137.1M, EPOCH TIME: 1731212270.358590
[11/09 21:17:50    757s] OPERPROF:   Starting npPlace at level 2, MEM:2169.1M, EPOCH TIME: 1731212270.409989
[11/09 21:17:53    763s] OPERPROF:   Finished npPlace at level 2, CPU:5.935, REAL:3.063, MEM:2207.6M, EPOCH TIME: 1731212273.473367
[11/09 21:17:53    763s] OPERPROF: Finished npMain at level 1, CPU:6.029, REAL:3.135, MEM:2175.6M, EPOCH TIME: 1731212273.493389
[11/09 21:17:53    763s] Legalizing MH Cells... 0 / 0 (level 7)
[11/09 21:17:53    763s] No instances found in the vector
[11/09 21:17:53    763s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2175.6M, DRC: 0)
[11/09 21:17:53    763s] 0 (out of 0) MH cells were successfully legalized.
[11/09 21:17:53    763s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2175.6M, EPOCH TIME: 1731212273.495764
[11/09 21:17:53    763s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 21:17:53    763s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.001, REAL:0.001, MEM:2175.6M, EPOCH TIME: 1731212273.496886
[11/09 21:17:53    763s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2175.6M, EPOCH TIME: 1731212273.497115
[11/09 21:17:53    763s] Starting Early Global Route rough congestion estimation: mem = 2175.6M
[11/09 21:17:53    763s] (I)      ==================== Layers =====================
[11/09 21:17:53    763s] (I)      +-----+----+---------+---------+--------+-------+
[11/09 21:17:53    763s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/09 21:17:53    763s] (I)      +-----+----+---------+---------+--------+-------+
[11/09 21:17:53    763s] (I)      |  33 |  0 |    CONT |     cut |      1 |       |
[11/09 21:17:53    763s] (I)      |   1 |  1 |  METAL1 |    wire |      1 |       |
[11/09 21:17:53    763s] (I)      |  34 |  1 |   VIA12 |     cut |      1 |       |
[11/09 21:17:53    763s] (I)      |   2 |  2 |  METAL2 |    wire |      1 |       |
[11/09 21:17:53    763s] (I)      |  35 |  2 |   VIA23 |     cut |      1 |       |
[11/09 21:17:53    763s] (I)      |   3 |  3 |  METAL3 |    wire |      1 |       |
[11/09 21:17:53    763s] (I)      |  36 |  3 |   VIA34 |     cut |      1 |       |
[11/09 21:17:53    763s] (I)      |   4 |  4 |  METAL4 |    wire |      1 |       |
[11/09 21:17:53    763s] (I)      |  37 |  4 |   VIA45 |     cut |      1 |       |
[11/09 21:17:53    763s] (I)      |   5 |  5 |  METAL5 |    wire |      1 |       |
[11/09 21:17:53    763s] (I)      |  38 |  5 |   VIA56 |     cut |      1 |       |
[11/09 21:17:53    763s] (I)      |   6 |  6 |  METAL6 |    wire |      1 |       |
[11/09 21:17:53    763s] (I)      +-----+----+---------+---------+--------+-------+
[11/09 21:17:53    763s] (I)      |  64 | 64 |   POLY1 |   other |        |    MS |
[11/09 21:17:53    763s] (I)      |   0 |  0 |   POLY2 |   other |        |    MS |
[11/09 21:17:53    763s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[11/09 21:17:53    763s] (I)      +-----+----+---------+---------+--------+-------+
[11/09 21:17:53    763s] (I)      Started Import and model ( Curr Mem: 2175.62 MB )
[11/09 21:17:53    763s] (I)      Default pattern map key = soc_top_default.
[11/09 21:17:53    763s] (I)      == Non-default Options ==
[11/09 21:17:53    763s] (I)      Print mode                                         : 2
[11/09 21:17:53    763s] (I)      Stop if highly congested                           : false
[11/09 21:17:53    763s] (I)      Maximum routing layer                              : 4
[11/09 21:17:53    763s] (I)      Assign partition pins                              : false
[11/09 21:17:53    763s] (I)      Support large GCell                                : true
[11/09 21:17:53    763s] (I)      Number of threads                                  : 2
[11/09 21:17:53    763s] (I)      Number of rows per GCell                           : 2
[11/09 21:17:53    763s] (I)      Max num rows per GCell                             : 32
[11/09 21:17:53    763s] (I)      Method to set GCell size                           : row
[11/09 21:17:53    763s] (I)      Counted 9181 PG shapes. We will not process PG shapes layer by layer.
[11/09 21:17:53    763s] (I)      Use row-based GCell size
[11/09 21:17:53    763s] (I)      Use row-based GCell align
[11/09 21:17:53    763s] (I)      layer 0 area = 808000
[11/09 21:17:53    763s] (I)      layer 1 area = 808000
[11/09 21:17:53    763s] (I)      layer 2 area = 808000
[11/09 21:17:53    763s] (I)      layer 3 area = 808000
[11/09 21:17:53    763s] (I)      GCell unit size   : 7840
[11/09 21:17:53    763s] (I)      GCell multiplier  : 2
[11/09 21:17:53    763s] (I)      GCell row height  : 7840
[11/09 21:17:53    763s] (I)      Actual row height : 7840
[11/09 21:17:53    763s] (I)      GCell align ref   : 626560 626560
[11/09 21:17:53    763s] [NR-eGR] Track table information for default rule: 
[11/09 21:17:53    763s] [NR-eGR] METAL1 has single uniform track structure
[11/09 21:17:53    763s] [NR-eGR] METAL2 has single uniform track structure
[11/09 21:17:53    763s] [NR-eGR] METAL3 has single uniform track structure
[11/09 21:17:53    763s] [NR-eGR] METAL4 has single uniform track structure
[11/09 21:17:53    763s] [NR-eGR] METAL5 has single uniform track structure
[11/09 21:17:53    763s] [NR-eGR] METAL6 has single uniform track structure
[11/09 21:17:53    763s] (I)      ============== Default via ===============
[11/09 21:17:53    763s] (I)      +---+------------------+-----------------+
[11/09 21:17:53    763s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[11/09 21:17:53    763s] (I)      +---+------------------+-----------------+
[11/09 21:17:53    763s] (I)      | 1 |    4  VIA12_VV   |    4  VIA12_VV  |
[11/09 21:17:53    763s] (I)      | 2 |    5  VIA2       |    5  VIA2      |
[11/09 21:17:53    763s] (I)      | 3 |    8  VIA3       |    8  VIA3      |
[11/09 21:17:53    763s] (I)      | 4 |   11  VIA4       |   11  VIA4      |
[11/09 21:17:53    763s] (I)      | 5 |   14  VIA5       |   15  VIA5EAST  |
[11/09 21:17:53    763s] (I)      +---+------------------+-----------------+
[11/09 21:17:53    763s] [NR-eGR] Read 10047 PG shapes
[11/09 21:17:53    763s] [NR-eGR] Read 0 clock shapes
[11/09 21:17:53    763s] [NR-eGR] Read 0 other shapes
[11/09 21:17:53    763s] [NR-eGR] #Routing Blockages  : 0
[11/09 21:17:53    763s] [NR-eGR] #Instance Blockages : 28804
[11/09 21:17:53    763s] [NR-eGR] #PG Blockages       : 10047
[11/09 21:17:53    763s] [NR-eGR] #Halo Blockages     : 0
[11/09 21:17:53    763s] [NR-eGR] #Boundary Blockages : 0
[11/09 21:17:53    763s] [NR-eGR] #Clock Blockages    : 0
[11/09 21:17:53    763s] [NR-eGR] #Other Blockages    : 0
[11/09 21:17:53    763s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/09 21:17:53    763s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/09 21:17:53    763s] [NR-eGR] Read 15124 nets ( ignored 0 )
[11/09 21:17:53    763s] (I)      early_global_route_priority property id does not exist.
[11/09 21:17:53    763s] (I)      Read Num Blocks=38851  Num Prerouted Wires=0  Num CS=0
[11/09 21:17:53    763s] (I)      Layer 1 (V) : #blockages 23209 : #preroutes 0
[11/09 21:17:53    763s] (I)      Layer 2 (H) : #blockages 9876 : #preroutes 0
[11/09 21:17:53    763s] (I)      Layer 3 (V) : #blockages 5766 : #preroutes 0
[11/09 21:17:53    763s] (I)      Number of ignored nets                =      0
[11/09 21:17:53    763s] (I)      Number of connected nets              =      0
[11/09 21:17:53    763s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/09 21:17:53    763s] (I)      Number of clock nets                  =      3.  Ignored: No
[11/09 21:17:53    763s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/09 21:17:53    763s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/09 21:17:53    763s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/09 21:17:53    763s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/09 21:17:53    763s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/09 21:17:53    763s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[11/09 21:17:53    763s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/09 21:17:53    763s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[11/09 21:17:53    763s] (I)      Ndr track 0 does not exist
[11/09 21:17:53    763s] (I)      ---------------------Grid Graph Info--------------------
[11/09 21:17:53    763s] (I)      Routing area        : (0, 0) - (3393440, 3073120)
[11/09 21:17:53    763s] (I)      Core area           : (626560, 626560) - (2766880, 2446560)
[11/09 21:17:53    763s] (I)      Site width          :  1120  (dbu)
[11/09 21:17:53    763s] (I)      Row height          :  7840  (dbu)
[11/09 21:17:53    763s] (I)      GCell row height    :  7840  (dbu)
[11/09 21:17:53    763s] (I)      GCell width         : 15680  (dbu)
[11/09 21:17:53    763s] (I)      GCell height        : 15680  (dbu)
[11/09 21:17:53    763s] (I)      Grid                :   216   196     4
[11/09 21:17:53    763s] (I)      Layer numbers       :     1     2     3     4
[11/09 21:17:53    763s] (I)      Vertical capacity   :     0 15680     0 15680
[11/09 21:17:53    763s] (I)      Horizontal capacity :     0     0 15680     0
[11/09 21:17:53    763s] (I)      Default wire width  :   460   560   560   560
[11/09 21:17:53    763s] (I)      Default wire space  :   460   560   560   560
[11/09 21:17:53    763s] (I)      Default wire pitch  :   920  1120  1120  1120
[11/09 21:17:53    763s] (I)      Default pitch size  :   920  1120  1120  1120
[11/09 21:17:53    763s] (I)      First track coord   :  1040  1040  1040  1040
[11/09 21:17:53    763s] (I)      Num tracks per GCell: 17.04 14.00 14.00 14.00
[11/09 21:17:53    763s] (I)      Total num of tracks :  2743  3029  2743  3029
[11/09 21:17:53    763s] (I)      Num of masks        :     1     1     1     1
[11/09 21:17:53    763s] (I)      Num of trim masks   :     0     0     0     0
[11/09 21:17:53    763s] (I)      --------------------------------------------------------
[11/09 21:17:53    763s] 
[11/09 21:17:53    763s] [NR-eGR] ============ Routing rule table ============
[11/09 21:17:53    763s] [NR-eGR] Rule id: 0  Nets: 15108
[11/09 21:17:53    763s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[11/09 21:17:53    763s] (I)                    Layer     2     3     4 
[11/09 21:17:53    763s] (I)                    Pitch  1120  1120  1120 
[11/09 21:17:53    763s] (I)             #Used tracks     1     1     1 
[11/09 21:17:53    763s] (I)       #Fully used tracks     1     1     1 
[11/09 21:17:53    763s] [NR-eGR] ========================================
[11/09 21:17:53    763s] [NR-eGR] 
[11/09 21:17:53    763s] (I)      =============== Blocked Tracks ===============
[11/09 21:17:53    763s] (I)      +-------+---------+----------+---------------+
[11/09 21:17:53    763s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/09 21:17:53    763s] (I)      +-------+---------+----------+---------------+
[11/09 21:17:53    763s] (I)      |     1 |       0 |        0 |         0.00% |
[11/09 21:17:53    763s] (I)      |     2 |  593684 |   433955 |        73.10% |
[11/09 21:17:53    763s] (I)      |     3 |  592488 |   349099 |        58.92% |
[11/09 21:17:53    763s] (I)      |     4 |  593684 |   403761 |        68.01% |
[11/09 21:17:53    763s] (I)      +-------+---------+----------+---------------+
[11/09 21:17:53    763s] (I)      Finished Import and model ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2175.62 MB )
[11/09 21:17:53    763s] (I)      Reset routing kernel
[11/09 21:17:53    763s] (I)      numLocalWires=16099  numGlobalNetBranches=3642  numLocalNetBranches=4424
[11/09 21:17:53    763s] (I)      totalPins=46321  totalGlobalPin=33982 (73.36%)
[11/09 21:17:53    763s] (I)      total 2D Cap : 651810 = (254788 H, 397022 V)
[11/09 21:17:53    763s] (I)      
[11/09 21:17:53    763s] (I)      ============  Phase 1a Route ============
[11/09 21:17:53    763s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 102
[11/09 21:17:53    763s] (I)      Usage: 85383 = (47904 H, 37479 V) = (18.80% H, 9.44% V) = (3.756e+05um H, 2.938e+05um V)
[11/09 21:17:53    763s] (I)      
[11/09 21:17:53    763s] (I)      ============  Phase 1b Route ============
[11/09 21:17:53    763s] (I)      Usage: 85380 = (47927 H, 37453 V) = (18.81% H, 9.43% V) = (3.757e+05um H, 2.936e+05um V)
[11/09 21:17:53    763s] (I)      eGR overflow: 0.78% H + 0.32% V
[11/09 21:17:53    763s] 
[11/09 21:17:53    763s] [NR-eGR] Overflow after Early Global Route 0.37% H + 0.24% V
[11/09 21:17:53    763s] Finished Early Global Route rough congestion estimation: mem = 2175.6M
[11/09 21:17:53    763s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.138, REAL:0.128, MEM:2175.6M, EPOCH TIME: 1731212273.624819
[11/09 21:17:53    763s] earlyGlobalRoute rough estimation gcell size 2 row height
[11/09 21:17:53    763s] OPERPROF: Starting CDPad at level 1, MEM:2175.6M, EPOCH TIME: 1731212273.625172
[11/09 21:17:53    763s] CDPadU 0.574 -> 0.575. R=0.475, N=14970, GS=7.840
[11/09 21:17:53    763s] OPERPROF: Finished CDPad at level 1, CPU:0.098, REAL:0.061, MEM:2175.6M, EPOCH TIME: 1731212273.686497
[11/09 21:17:53    763s] OPERPROF: Starting npMain at level 1, MEM:2175.6M, EPOCH TIME: 1731212273.687919
[11/09 21:17:53    763s] OPERPROF:   Starting npPlace at level 2, MEM:2175.6M, EPOCH TIME: 1731212273.729347
[11/09 21:17:53    763s] AB param 10.6% (1583/14970).
[11/09 21:17:53    763s] OPERPROF:   Finished npPlace at level 2, CPU:0.083, REAL:0.070, MEM:2175.6M, EPOCH TIME: 1731212273.799383
[11/09 21:17:53    763s] OPERPROF: Finished npMain at level 1, CPU:0.165, REAL:0.130, MEM:2175.6M, EPOCH TIME: 1731212273.818210
[11/09 21:17:53    763s] Global placement CDP is working on the selected area.
[11/09 21:17:53    763s] OPERPROF: Starting npMain at level 1, MEM:2175.6M, EPOCH TIME: 1731212273.820376
[11/09 21:17:53    764s] OPERPROF:   Starting npPlace at level 2, MEM:2175.6M, EPOCH TIME: 1731212273.853096
[11/09 21:17:54    764s] OPERPROF:   Finished npPlace at level 2, CPU:0.835, REAL:0.486, MEM:2207.6M, EPOCH TIME: 1731212274.338899
[11/09 21:17:54    764s] OPERPROF: Finished npMain at level 1, CPU:0.898, REAL:0.535, MEM:2175.6M, EPOCH TIME: 1731212274.355017
[11/09 21:17:54    764s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2175.6M, EPOCH TIME: 1731212274.357313
[11/09 21:17:54    764s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 21:17:54    764s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.001, REAL:0.001, MEM:2175.6M, EPOCH TIME: 1731212274.358435
[11/09 21:17:54    764s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2175.6M, EPOCH TIME: 1731212274.358662
[11/09 21:17:54    764s] Starting Early Global Route rough congestion estimation: mem = 2175.6M
[11/09 21:17:54    764s] (I)      ==================== Layers =====================
[11/09 21:17:54    764s] (I)      +-----+----+---------+---------+--------+-------+
[11/09 21:17:54    764s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/09 21:17:54    764s] (I)      +-----+----+---------+---------+--------+-------+
[11/09 21:17:54    764s] (I)      |  33 |  0 |    CONT |     cut |      1 |       |
[11/09 21:17:54    764s] (I)      |   1 |  1 |  METAL1 |    wire |      1 |       |
[11/09 21:17:54    764s] (I)      |  34 |  1 |   VIA12 |     cut |      1 |       |
[11/09 21:17:54    764s] (I)      |   2 |  2 |  METAL2 |    wire |      1 |       |
[11/09 21:17:54    764s] (I)      |  35 |  2 |   VIA23 |     cut |      1 |       |
[11/09 21:17:54    764s] (I)      |   3 |  3 |  METAL3 |    wire |      1 |       |
[11/09 21:17:54    764s] (I)      |  36 |  3 |   VIA34 |     cut |      1 |       |
[11/09 21:17:54    764s] (I)      |   4 |  4 |  METAL4 |    wire |      1 |       |
[11/09 21:17:54    764s] (I)      |  37 |  4 |   VIA45 |     cut |      1 |       |
[11/09 21:17:54    764s] (I)      |   5 |  5 |  METAL5 |    wire |      1 |       |
[11/09 21:17:54    764s] (I)      |  38 |  5 |   VIA56 |     cut |      1 |       |
[11/09 21:17:54    764s] (I)      |   6 |  6 |  METAL6 |    wire |      1 |       |
[11/09 21:17:54    764s] (I)      +-----+----+---------+---------+--------+-------+
[11/09 21:17:54    764s] (I)      |  64 | 64 |   POLY1 |   other |        |    MS |
[11/09 21:17:54    764s] (I)      |   0 |  0 |   POLY2 |   other |        |    MS |
[11/09 21:17:54    764s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[11/09 21:17:54    764s] (I)      +-----+----+---------+---------+--------+-------+
[11/09 21:17:54    764s] (I)      Started Import and model ( Curr Mem: 2175.62 MB )
[11/09 21:17:54    764s] (I)      Default pattern map key = soc_top_default.
[11/09 21:17:54    764s] (I)      == Non-default Options ==
[11/09 21:17:54    764s] (I)      Print mode                                         : 2
[11/09 21:17:54    764s] (I)      Stop if highly congested                           : false
[11/09 21:17:54    764s] (I)      Maximum routing layer                              : 4
[11/09 21:17:54    764s] (I)      Assign partition pins                              : false
[11/09 21:17:54    764s] (I)      Support large GCell                                : true
[11/09 21:17:54    764s] (I)      Number of threads                                  : 2
[11/09 21:17:54    764s] (I)      Number of rows per GCell                           : 2
[11/09 21:17:54    764s] (I)      Max num rows per GCell                             : 32
[11/09 21:17:54    764s] (I)      Method to set GCell size                           : row
[11/09 21:17:54    764s] (I)      Counted 9181 PG shapes. We will not process PG shapes layer by layer.
[11/09 21:17:54    764s] (I)      Use row-based GCell size
[11/09 21:17:54    764s] (I)      Use row-based GCell align
[11/09 21:17:54    764s] (I)      layer 0 area = 808000
[11/09 21:17:54    764s] (I)      layer 1 area = 808000
[11/09 21:17:54    764s] (I)      layer 2 area = 808000
[11/09 21:17:54    764s] (I)      layer 3 area = 808000
[11/09 21:17:54    764s] (I)      GCell unit size   : 7840
[11/09 21:17:54    764s] (I)      GCell multiplier  : 2
[11/09 21:17:54    764s] (I)      GCell row height  : 7840
[11/09 21:17:54    764s] (I)      Actual row height : 7840
[11/09 21:17:54    764s] (I)      GCell align ref   : 626560 626560
[11/09 21:17:54    764s] [NR-eGR] Track table information for default rule: 
[11/09 21:17:54    764s] [NR-eGR] METAL1 has single uniform track structure
[11/09 21:17:54    764s] [NR-eGR] METAL2 has single uniform track structure
[11/09 21:17:54    764s] [NR-eGR] METAL3 has single uniform track structure
[11/09 21:17:54    764s] [NR-eGR] METAL4 has single uniform track structure
[11/09 21:17:54    764s] [NR-eGR] METAL5 has single uniform track structure
[11/09 21:17:54    764s] [NR-eGR] METAL6 has single uniform track structure
[11/09 21:17:54    764s] (I)      ============== Default via ===============
[11/09 21:17:54    764s] (I)      +---+------------------+-----------------+
[11/09 21:17:54    764s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[11/09 21:17:54    764s] (I)      +---+------------------+-----------------+
[11/09 21:17:54    764s] (I)      | 1 |    4  VIA12_VV   |    4  VIA12_VV  |
[11/09 21:17:54    764s] (I)      | 2 |    5  VIA2       |    5  VIA2      |
[11/09 21:17:54    764s] (I)      | 3 |    8  VIA3       |    8  VIA3      |
[11/09 21:17:54    764s] (I)      | 4 |   11  VIA4       |   11  VIA4      |
[11/09 21:17:54    764s] (I)      | 5 |   14  VIA5       |   15  VIA5EAST  |
[11/09 21:17:54    764s] (I)      +---+------------------+-----------------+
[11/09 21:17:54    764s] [NR-eGR] Read 10047 PG shapes
[11/09 21:17:54    764s] [NR-eGR] Read 0 clock shapes
[11/09 21:17:54    764s] [NR-eGR] Read 0 other shapes
[11/09 21:17:54    764s] [NR-eGR] #Routing Blockages  : 0
[11/09 21:17:54    764s] [NR-eGR] #Instance Blockages : 28804
[11/09 21:17:54    764s] [NR-eGR] #PG Blockages       : 10047
[11/09 21:17:54    764s] [NR-eGR] #Halo Blockages     : 0
[11/09 21:17:54    764s] [NR-eGR] #Boundary Blockages : 0
[11/09 21:17:54    764s] [NR-eGR] #Clock Blockages    : 0
[11/09 21:17:54    764s] [NR-eGR] #Other Blockages    : 0
[11/09 21:17:54    764s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/09 21:17:54    764s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/09 21:17:54    764s] [NR-eGR] Read 15124 nets ( ignored 0 )
[11/09 21:17:54    764s] (I)      early_global_route_priority property id does not exist.
[11/09 21:17:54    764s] (I)      Read Num Blocks=38851  Num Prerouted Wires=0  Num CS=0
[11/09 21:17:54    764s] (I)      Layer 1 (V) : #blockages 23209 : #preroutes 0
[11/09 21:17:54    764s] (I)      Layer 2 (H) : #blockages 9876 : #preroutes 0
[11/09 21:17:54    764s] (I)      Layer 3 (V) : #blockages 5766 : #preroutes 0
[11/09 21:17:54    764s] (I)      Number of ignored nets                =      0
[11/09 21:17:54    764s] (I)      Number of connected nets              =      0
[11/09 21:17:54    764s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/09 21:17:54    764s] (I)      Number of clock nets                  =      3.  Ignored: No
[11/09 21:17:54    764s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/09 21:17:54    764s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/09 21:17:54    764s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/09 21:17:54    764s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/09 21:17:54    764s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/09 21:17:54    764s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[11/09 21:17:54    764s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/09 21:17:54    764s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[11/09 21:17:54    764s] (I)      Ndr track 0 does not exist
[11/09 21:17:54    764s] (I)      ---------------------Grid Graph Info--------------------
[11/09 21:17:54    764s] (I)      Routing area        : (0, 0) - (3393440, 3073120)
[11/09 21:17:54    764s] (I)      Core area           : (626560, 626560) - (2766880, 2446560)
[11/09 21:17:54    764s] (I)      Site width          :  1120  (dbu)
[11/09 21:17:54    764s] (I)      Row height          :  7840  (dbu)
[11/09 21:17:54    764s] (I)      GCell row height    :  7840  (dbu)
[11/09 21:17:54    764s] (I)      GCell width         : 15680  (dbu)
[11/09 21:17:54    764s] (I)      GCell height        : 15680  (dbu)
[11/09 21:17:54    764s] (I)      Grid                :   216   196     4
[11/09 21:17:54    764s] (I)      Layer numbers       :     1     2     3     4
[11/09 21:17:54    764s] (I)      Vertical capacity   :     0 15680     0 15680
[11/09 21:17:54    764s] (I)      Horizontal capacity :     0     0 15680     0
[11/09 21:17:54    764s] (I)      Default wire width  :   460   560   560   560
[11/09 21:17:54    764s] (I)      Default wire space  :   460   560   560   560
[11/09 21:17:54    764s] (I)      Default wire pitch  :   920  1120  1120  1120
[11/09 21:17:54    764s] (I)      Default pitch size  :   920  1120  1120  1120
[11/09 21:17:54    764s] (I)      First track coord   :  1040  1040  1040  1040
[11/09 21:17:54    764s] (I)      Num tracks per GCell: 17.04 14.00 14.00 14.00
[11/09 21:17:54    764s] (I)      Total num of tracks :  2743  3029  2743  3029
[11/09 21:17:54    764s] (I)      Num of masks        :     1     1     1     1
[11/09 21:17:54    764s] (I)      Num of trim masks   :     0     0     0     0
[11/09 21:17:54    764s] (I)      --------------------------------------------------------
[11/09 21:17:54    764s] 
[11/09 21:17:54    764s] [NR-eGR] ============ Routing rule table ============
[11/09 21:17:54    764s] [NR-eGR] Rule id: 0  Nets: 15108
[11/09 21:17:54    764s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[11/09 21:17:54    764s] (I)                    Layer     2     3     4 
[11/09 21:17:54    764s] (I)                    Pitch  1120  1120  1120 
[11/09 21:17:54    764s] (I)             #Used tracks     1     1     1 
[11/09 21:17:54    764s] (I)       #Fully used tracks     1     1     1 
[11/09 21:17:54    764s] [NR-eGR] ========================================
[11/09 21:17:54    764s] [NR-eGR] 
[11/09 21:17:54    764s] (I)      =============== Blocked Tracks ===============
[11/09 21:17:54    764s] (I)      +-------+---------+----------+---------------+
[11/09 21:17:54    764s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/09 21:17:54    764s] (I)      +-------+---------+----------+---------------+
[11/09 21:17:54    764s] (I)      |     1 |       0 |        0 |         0.00% |
[11/09 21:17:54    764s] (I)      |     2 |  593684 |   434085 |        73.12% |
[11/09 21:17:54    764s] (I)      |     3 |  592488 |   349099 |        58.92% |
[11/09 21:17:54    764s] (I)      |     4 |  593684 |   403761 |        68.01% |
[11/09 21:17:54    764s] (I)      +-------+---------+----------+---------------+
[11/09 21:17:54    764s] (I)      Finished Import and model ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2175.62 MB )
[11/09 21:17:54    764s] (I)      Reset routing kernel
[11/09 21:17:54    764s] (I)      numLocalWires=16103  numGlobalNetBranches=3639  numLocalNetBranches=4427
[11/09 21:17:54    764s] (I)      totalPins=46321  totalGlobalPin=33979 (73.36%)
[11/09 21:17:54    764s] (I)      total 2D Cap : 651797 = (254788 H, 397009 V)
[11/09 21:17:54    764s] (I)      
[11/09 21:17:54    764s] (I)      ============  Phase 1a Route ============
[11/09 21:17:54    765s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 121
[11/09 21:17:54    765s] (I)      Usage: 85610 = (48049 H, 37561 V) = (18.86% H, 9.46% V) = (3.767e+05um H, 2.945e+05um V)
[11/09 21:17:54    765s] (I)      
[11/09 21:17:54    765s] (I)      ============  Phase 1b Route ============
[11/09 21:17:54    765s] (I)      Usage: 85610 = (48073 H, 37537 V) = (18.87% H, 9.45% V) = (3.769e+05um H, 2.943e+05um V)
[11/09 21:17:54    765s] (I)      eGR overflow: 0.92% H + 0.32% V
[11/09 21:17:54    765s] 
[11/09 21:17:54    765s] [NR-eGR] Overflow after Early Global Route 0.41% H + 0.24% V
[11/09 21:17:54    765s] Finished Early Global Route rough congestion estimation: mem = 2175.6M
[11/09 21:17:54    765s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.138, REAL:0.128, MEM:2175.6M, EPOCH TIME: 1731212274.487024
[11/09 21:17:54    765s] earlyGlobalRoute rough estimation gcell size 2 row height
[11/09 21:17:54    765s] OPERPROF: Starting CDPad at level 1, MEM:2175.6M, EPOCH TIME: 1731212274.487398
[11/09 21:17:54    765s] CDPadU 0.575 -> 0.584. R=0.475, N=14970, GS=7.840
[11/09 21:17:54    765s] OPERPROF: Finished CDPad at level 1, CPU:0.103, REAL:0.065, MEM:2175.6M, EPOCH TIME: 1731212274.552174
[11/09 21:17:54    765s] OPERPROF: Starting npMain at level 1, MEM:2175.6M, EPOCH TIME: 1731212274.553644
[11/09 21:17:54    765s] OPERPROF:   Starting npPlace at level 2, MEM:2175.6M, EPOCH TIME: 1731212274.596201
[11/09 21:17:54    765s] AB param 18.0% (2689/14970).
[11/09 21:17:54    765s] OPERPROF:   Finished npPlace at level 2, CPU:0.085, REAL:0.072, MEM:2181.1M, EPOCH TIME: 1731212274.668162
[11/09 21:17:54    765s] OPERPROF: Finished npMain at level 1, CPU:0.169, REAL:0.133, MEM:2181.1M, EPOCH TIME: 1731212274.686676
[11/09 21:17:54    765s] Global placement CDP is working on the selected area.
[11/09 21:17:54    765s] OPERPROF: Starting npMain at level 1, MEM:2181.1M, EPOCH TIME: 1731212274.688832
[11/09 21:17:54    765s] OPERPROF:   Starting npPlace at level 2, MEM:2181.1M, EPOCH TIME: 1731212274.723245
[11/09 21:17:55    766s] OPERPROF:   Finished npPlace at level 2, CPU:0.755, REAL:0.447, MEM:2213.1M, EPOCH TIME: 1731212275.170358
[11/09 21:17:55    766s] OPERPROF: Finished npMain at level 1, CPU:0.821, REAL:0.498, MEM:2181.1M, EPOCH TIME: 1731212275.187046
[11/09 21:17:55    766s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2181.1M, EPOCH TIME: 1731212275.190513
[11/09 21:17:55    766s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 21:17:55    766s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.001, REAL:0.001, MEM:2181.1M, EPOCH TIME: 1731212275.191758
[11/09 21:17:55    766s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2181.1M, EPOCH TIME: 1731212275.191984
[11/09 21:17:55    766s] Starting Early Global Route rough congestion estimation: mem = 2181.1M
[11/09 21:17:55    766s] (I)      ==================== Layers =====================
[11/09 21:17:55    766s] (I)      +-----+----+---------+---------+--------+-------+
[11/09 21:17:55    766s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/09 21:17:55    766s] (I)      +-----+----+---------+---------+--------+-------+
[11/09 21:17:55    766s] (I)      |  33 |  0 |    CONT |     cut |      1 |       |
[11/09 21:17:55    766s] (I)      |   1 |  1 |  METAL1 |    wire |      1 |       |
[11/09 21:17:55    766s] (I)      |  34 |  1 |   VIA12 |     cut |      1 |       |
[11/09 21:17:55    766s] (I)      |   2 |  2 |  METAL2 |    wire |      1 |       |
[11/09 21:17:55    766s] (I)      |  35 |  2 |   VIA23 |     cut |      1 |       |
[11/09 21:17:55    766s] (I)      |   3 |  3 |  METAL3 |    wire |      1 |       |
[11/09 21:17:55    766s] (I)      |  36 |  3 |   VIA34 |     cut |      1 |       |
[11/09 21:17:55    766s] (I)      |   4 |  4 |  METAL4 |    wire |      1 |       |
[11/09 21:17:55    766s] (I)      |  37 |  4 |   VIA45 |     cut |      1 |       |
[11/09 21:17:55    766s] (I)      |   5 |  5 |  METAL5 |    wire |      1 |       |
[11/09 21:17:55    766s] (I)      |  38 |  5 |   VIA56 |     cut |      1 |       |
[11/09 21:17:55    766s] (I)      |   6 |  6 |  METAL6 |    wire |      1 |       |
[11/09 21:17:55    766s] (I)      +-----+----+---------+---------+--------+-------+
[11/09 21:17:55    766s] (I)      |  64 | 64 |   POLY1 |   other |        |    MS |
[11/09 21:17:55    766s] (I)      |   0 |  0 |   POLY2 |   other |        |    MS |
[11/09 21:17:55    766s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[11/09 21:17:55    766s] (I)      +-----+----+---------+---------+--------+-------+
[11/09 21:17:55    766s] (I)      Started Import and model ( Curr Mem: 2181.11 MB )
[11/09 21:17:55    766s] (I)      Default pattern map key = soc_top_default.
[11/09 21:17:55    766s] (I)      == Non-default Options ==
[11/09 21:17:55    766s] (I)      Print mode                                         : 2
[11/09 21:17:55    766s] (I)      Stop if highly congested                           : false
[11/09 21:17:55    766s] (I)      Maximum routing layer                              : 4
[11/09 21:17:55    766s] (I)      Assign partition pins                              : false
[11/09 21:17:55    766s] (I)      Support large GCell                                : true
[11/09 21:17:55    766s] (I)      Number of threads                                  : 2
[11/09 21:17:55    766s] (I)      Number of rows per GCell                           : 2
[11/09 21:17:55    766s] (I)      Max num rows per GCell                             : 32
[11/09 21:17:55    766s] (I)      Method to set GCell size                           : row
[11/09 21:17:55    766s] (I)      Counted 9181 PG shapes. We will not process PG shapes layer by layer.
[11/09 21:17:55    766s] (I)      Use row-based GCell size
[11/09 21:17:55    766s] (I)      Use row-based GCell align
[11/09 21:17:55    766s] (I)      layer 0 area = 808000
[11/09 21:17:55    766s] (I)      layer 1 area = 808000
[11/09 21:17:55    766s] (I)      layer 2 area = 808000
[11/09 21:17:55    766s] (I)      layer 3 area = 808000
[11/09 21:17:55    766s] (I)      GCell unit size   : 7840
[11/09 21:17:55    766s] (I)      GCell multiplier  : 2
[11/09 21:17:55    766s] (I)      GCell row height  : 7840
[11/09 21:17:55    766s] (I)      Actual row height : 7840
[11/09 21:17:55    766s] (I)      GCell align ref   : 626560 626560
[11/09 21:17:55    766s] [NR-eGR] Track table information for default rule: 
[11/09 21:17:55    766s] [NR-eGR] METAL1 has single uniform track structure
[11/09 21:17:55    766s] [NR-eGR] METAL2 has single uniform track structure
[11/09 21:17:55    766s] [NR-eGR] METAL3 has single uniform track structure
[11/09 21:17:55    766s] [NR-eGR] METAL4 has single uniform track structure
[11/09 21:17:55    766s] [NR-eGR] METAL5 has single uniform track structure
[11/09 21:17:55    766s] [NR-eGR] METAL6 has single uniform track structure
[11/09 21:17:55    766s] (I)      ============== Default via ===============
[11/09 21:17:55    766s] (I)      +---+------------------+-----------------+
[11/09 21:17:55    766s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[11/09 21:17:55    766s] (I)      +---+------------------+-----------------+
[11/09 21:17:55    766s] (I)      | 1 |    4  VIA12_VV   |    4  VIA12_VV  |
[11/09 21:17:55    766s] (I)      | 2 |    5  VIA2       |    5  VIA2      |
[11/09 21:17:55    766s] (I)      | 3 |    8  VIA3       |    8  VIA3      |
[11/09 21:17:55    766s] (I)      | 4 |   11  VIA4       |   11  VIA4      |
[11/09 21:17:55    766s] (I)      | 5 |   14  VIA5       |   15  VIA5EAST  |
[11/09 21:17:55    766s] (I)      +---+------------------+-----------------+
[11/09 21:17:55    766s] [NR-eGR] Read 10047 PG shapes
[11/09 21:17:55    766s] [NR-eGR] Read 0 clock shapes
[11/09 21:17:55    766s] [NR-eGR] Read 0 other shapes
[11/09 21:17:55    766s] [NR-eGR] #Routing Blockages  : 0
[11/09 21:17:55    766s] [NR-eGR] #Instance Blockages : 28804
[11/09 21:17:55    766s] [NR-eGR] #PG Blockages       : 10047
[11/09 21:17:55    766s] [NR-eGR] #Halo Blockages     : 0
[11/09 21:17:55    766s] [NR-eGR] #Boundary Blockages : 0
[11/09 21:17:55    766s] [NR-eGR] #Clock Blockages    : 0
[11/09 21:17:55    766s] [NR-eGR] #Other Blockages    : 0
[11/09 21:17:55    766s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/09 21:17:55    766s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/09 21:17:55    766s] [NR-eGR] Read 15124 nets ( ignored 0 )
[11/09 21:17:55    766s] (I)      early_global_route_priority property id does not exist.
[11/09 21:17:55    766s] (I)      Read Num Blocks=38851  Num Prerouted Wires=0  Num CS=0
[11/09 21:17:55    766s] (I)      Layer 1 (V) : #blockages 23209 : #preroutes 0
[11/09 21:17:55    766s] (I)      Layer 2 (H) : #blockages 9876 : #preroutes 0
[11/09 21:17:55    766s] (I)      Layer 3 (V) : #blockages 5766 : #preroutes 0
[11/09 21:17:55    766s] (I)      Number of ignored nets                =      0
[11/09 21:17:55    766s] (I)      Number of connected nets              =      0
[11/09 21:17:55    766s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/09 21:17:55    766s] (I)      Number of clock nets                  =      3.  Ignored: No
[11/09 21:17:55    766s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/09 21:17:55    766s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/09 21:17:55    766s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/09 21:17:55    766s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/09 21:17:55    766s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/09 21:17:55    766s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[11/09 21:17:55    766s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/09 21:17:55    766s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[11/09 21:17:55    766s] (I)      Ndr track 0 does not exist
[11/09 21:17:55    766s] (I)      ---------------------Grid Graph Info--------------------
[11/09 21:17:55    766s] (I)      Routing area        : (0, 0) - (3393440, 3073120)
[11/09 21:17:55    766s] (I)      Core area           : (626560, 626560) - (2766880, 2446560)
[11/09 21:17:55    766s] (I)      Site width          :  1120  (dbu)
[11/09 21:17:55    766s] (I)      Row height          :  7840  (dbu)
[11/09 21:17:55    766s] (I)      GCell row height    :  7840  (dbu)
[11/09 21:17:55    766s] (I)      GCell width         : 15680  (dbu)
[11/09 21:17:55    766s] (I)      GCell height        : 15680  (dbu)
[11/09 21:17:55    766s] (I)      Grid                :   216   196     4
[11/09 21:17:55    766s] (I)      Layer numbers       :     1     2     3     4
[11/09 21:17:55    766s] (I)      Vertical capacity   :     0 15680     0 15680
[11/09 21:17:55    766s] (I)      Horizontal capacity :     0     0 15680     0
[11/09 21:17:55    766s] (I)      Default wire width  :   460   560   560   560
[11/09 21:17:55    766s] (I)      Default wire space  :   460   560   560   560
[11/09 21:17:55    766s] (I)      Default wire pitch  :   920  1120  1120  1120
[11/09 21:17:55    766s] (I)      Default pitch size  :   920  1120  1120  1120
[11/09 21:17:55    766s] (I)      First track coord   :  1040  1040  1040  1040
[11/09 21:17:55    766s] (I)      Num tracks per GCell: 17.04 14.00 14.00 14.00
[11/09 21:17:55    766s] (I)      Total num of tracks :  2743  3029  2743  3029
[11/09 21:17:55    766s] (I)      Num of masks        :     1     1     1     1
[11/09 21:17:55    766s] (I)      Num of trim masks   :     0     0     0     0
[11/09 21:17:55    766s] (I)      --------------------------------------------------------
[11/09 21:17:55    766s] 
[11/09 21:17:55    766s] [NR-eGR] ============ Routing rule table ============
[11/09 21:17:55    766s] [NR-eGR] Rule id: 0  Nets: 15108
[11/09 21:17:55    766s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[11/09 21:17:55    766s] (I)                    Layer     2     3     4 
[11/09 21:17:55    766s] (I)                    Pitch  1120  1120  1120 
[11/09 21:17:55    766s] (I)             #Used tracks     1     1     1 
[11/09 21:17:55    766s] (I)       #Fully used tracks     1     1     1 
[11/09 21:17:55    766s] [NR-eGR] ========================================
[11/09 21:17:55    766s] [NR-eGR] 
[11/09 21:17:55    766s] (I)      =============== Blocked Tracks ===============
[11/09 21:17:55    766s] (I)      +-------+---------+----------+---------------+
[11/09 21:17:55    766s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/09 21:17:55    766s] (I)      +-------+---------+----------+---------------+
[11/09 21:17:55    766s] (I)      |     1 |       0 |        0 |         0.00% |
[11/09 21:17:55    766s] (I)      |     2 |  593684 |   433940 |        73.09% |
[11/09 21:17:55    766s] (I)      |     3 |  592488 |   349099 |        58.92% |
[11/09 21:17:55    766s] (I)      |     4 |  593684 |   403761 |        68.01% |
[11/09 21:17:55    766s] (I)      +-------+---------+----------+---------------+
[11/09 21:17:55    766s] (I)      Finished Import and model ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 2181.11 MB )
[11/09 21:17:55    766s] (I)      Reset routing kernel
[11/09 21:17:55    766s] (I)      numLocalWires=15981  numGlobalNetBranches=3630  numLocalNetBranches=4374
[11/09 21:17:55    766s] (I)      totalPins=46321  totalGlobalPin=34097 (73.61%)
[11/09 21:17:55    766s] (I)      total 2D Cap : 651842 = (254788 H, 397054 V)
[11/09 21:17:55    766s] (I)      
[11/09 21:17:55    766s] (I)      ============  Phase 1a Route ============
[11/09 21:17:55    766s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 118
[11/09 21:17:55    766s] (I)      Usage: 85665 = (48125 H, 37540 V) = (18.89% H, 9.45% V) = (3.773e+05um H, 2.943e+05um V)
[11/09 21:17:55    766s] (I)      
[11/09 21:17:55    766s] (I)      ============  Phase 1b Route ============
[11/09 21:17:55    766s] (I)      Usage: 85669 = (48150 H, 37519 V) = (18.90% H, 9.45% V) = (3.775e+05um H, 2.941e+05um V)
[11/09 21:17:55    766s] (I)      eGR overflow: 0.94% H + 0.32% V
[11/09 21:17:55    766s] 
[11/09 21:17:55    766s] [NR-eGR] Overflow after Early Global Route 0.41% H + 0.25% V
[11/09 21:17:55    766s] Finished Early Global Route rough congestion estimation: mem = 2181.1M
[11/09 21:17:55    766s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.147, REAL:0.136, MEM:2181.1M, EPOCH TIME: 1731212275.328363
[11/09 21:17:55    766s] earlyGlobalRoute rough estimation gcell size 2 row height
[11/09 21:17:55    766s] OPERPROF: Starting CDPad at level 1, MEM:2181.1M, EPOCH TIME: 1731212275.328753
[11/09 21:17:55    766s] CDPadU 0.584 -> 0.591. R=0.475, N=14970, GS=7.840
[11/09 21:17:55    766s] OPERPROF: Finished CDPad at level 1, CPU:0.101, REAL:0.063, MEM:2181.1M, EPOCH TIME: 1731212275.392066
[11/09 21:17:55    766s] OPERPROF: Starting npMain at level 1, MEM:2181.1M, EPOCH TIME: 1731212275.393524
[11/09 21:17:55    766s] OPERPROF:   Starting npPlace at level 2, MEM:2181.1M, EPOCH TIME: 1731212275.436577
[11/09 21:17:55    766s] AB param 28.1% (4213/14970).
[11/09 21:17:55    766s] OPERPROF:   Finished npPlace at level 2, CPU:0.086, REAL:0.073, MEM:2186.6M, EPOCH TIME: 1731212275.509193
[11/09 21:17:55    766s] OPERPROF: Finished npMain at level 1, CPU:0.170, REAL:0.135, MEM:2186.6M, EPOCH TIME: 1731212275.528671
[11/09 21:17:55    766s] Global placement CDP is working on the selected area.
[11/09 21:17:55    766s] OPERPROF: Starting npMain at level 1, MEM:2186.6M, EPOCH TIME: 1731212275.530892
[11/09 21:17:55    766s] OPERPROF:   Starting npPlace at level 2, MEM:2186.6M, EPOCH TIME: 1731212275.566938
[11/09 21:17:56    768s] OPERPROF:   Finished npPlace at level 2, CPU:1.493, REAL:0.779, MEM:2218.6M, EPOCH TIME: 1731212276.346135
[11/09 21:17:56    768s] OPERPROF: Finished npMain at level 1, CPU:1.561, REAL:0.832, MEM:2186.6M, EPOCH TIME: 1731212276.362818
[11/09 21:17:56    768s] Iteration 13: Total net bbox = 5.976e+05 (3.41e+05 2.56e+05)
[11/09 21:17:56    768s]               Est.  stn bbox = 7.321e+05 (4.15e+05 3.17e+05)
[11/09 21:17:56    768s]               cpu = 0:00:10.6 real = 0:00:06.0 mem = 2186.6M
[11/09 21:17:56    768s] Iteration 14: Total net bbox = 5.976e+05 (3.41e+05 2.56e+05)
[11/09 21:17:56    768s]               Est.  stn bbox = 7.321e+05 (4.15e+05 3.17e+05)
[11/09 21:17:56    768s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2186.6M
[11/09 21:17:56    768s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2186.6M, EPOCH TIME: 1731212276.397229
[11/09 21:17:56    768s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 21:17:56    768s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.001, REAL:0.001, MEM:2186.6M, EPOCH TIME: 1731212276.398470
[11/09 21:17:56    768s] Legalizing MH Cells... 0 / 0 (level 9)
[11/09 21:17:56    768s] No instances found in the vector
[11/09 21:17:56    768s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2186.6M, DRC: 0)
[11/09 21:17:56    768s] 0 (out of 0) MH cells were successfully legalized.
[11/09 21:17:56    768s] OPERPROF: Starting npMain at level 1, MEM:2186.6M, EPOCH TIME: 1731212276.399736
[11/09 21:17:56    768s] OPERPROF:   Starting npPlace at level 2, MEM:2186.6M, EPOCH TIME: 1731212276.441614
[11/09 21:17:59    773s] GP RA stats: MHOnly 0 nrInst 14970 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[11/09 21:18:00    776s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:2250.6M, EPOCH TIME: 1731212280.887636
[11/09 21:18:00    776s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.007, REAL:0.007, MEM:2252.6M, EPOCH TIME: 1731212280.894694
[11/09 21:18:00    776s] OPERPROF:   Finished npPlace at level 2, CPU:8.572, REAL:4.454, MEM:2220.6M, EPOCH TIME: 1731212280.896035
[11/09 21:18:00    776s] OPERPROF: Finished npMain at level 1, CPU:8.653, REAL:4.515, MEM:2188.6M, EPOCH TIME: 1731212280.914430
[11/09 21:18:00    776s] Iteration 15: Total net bbox = 5.936e+05 (3.30e+05 2.63e+05)
[11/09 21:18:00    776s]               Est.  stn bbox = 7.210e+05 (3.99e+05 3.22e+05)
[11/09 21:18:00    776s]               cpu = 0:00:08.7 real = 0:00:04.0 mem = 2188.6M
[11/09 21:18:00    776s] [adp] clock
[11/09 21:18:00    776s] [adp] weight, nr nets, wire length
[11/09 21:18:00    776s] [adp]      0        3  1715.320000
[11/09 21:18:00    776s] [adp] data
[11/09 21:18:00    776s] [adp] weight, nr nets, wire length
[11/09 21:18:00    776s] [adp]      0    15121  591851.141000
[11/09 21:18:00    776s] [adp] 0.000000|0.000000|0.000000
[11/09 21:18:00    776s] Iteration 16: Total net bbox = 5.936e+05 (3.30e+05 2.63e+05)
[11/09 21:18:00    776s]               Est.  stn bbox = 7.210e+05 (3.99e+05 3.22e+05)
[11/09 21:18:00    776s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2188.6M
[11/09 21:18:00    776s] *** cost = 5.936e+05 (3.30e+05 2.63e+05) (cpu for global=0:00:51.6) real=0:00:31.0***
[11/09 21:18:00    776s] Placement multithread real runtime: 0:00:31.0 with 2 threads.
[11/09 21:18:00    776s] Info: 2 clock gating cells identified, 0 (on average) moved 0/10
[11/09 21:18:01    776s] Saved padding area to DB
[11/09 21:18:01    776s] All LLGs are deleted
[11/09 21:18:01    776s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:163).
[11/09 21:18:01    776s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:18:01    776s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2188.6M, EPOCH TIME: 1731212281.016457
[11/09 21:18:01    776s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2188.6M, EPOCH TIME: 1731212281.016564
[11/09 21:18:01    776s] Solver runtime cpu: 0:00:38.0 real: 0:00:19.7
[11/09 21:18:01    776s] Core Placement runtime cpu: 0:00:40.6 real: 0:00:22.0
[11/09 21:18:01    776s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[11/09 21:18:01    776s] Type 'man IMPSP-9025' for more detail.
[11/09 21:18:01    776s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2188.6M, EPOCH TIME: 1731212281.021004
[11/09 21:18:01    776s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2188.6M, EPOCH TIME: 1731212281.021081
[11/09 21:18:01    776s] Processing tracks to init pin-track alignment.
[11/09 21:18:01    776s] z: 2, totalTracks: 1
[11/09 21:18:01    776s] z: 4, totalTracks: 1
[11/09 21:18:01    776s] z: 6, totalTracks: 1
[11/09 21:18:01    776s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/09 21:18:01    776s] All LLGs are deleted
[11/09 21:18:01    776s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:18:01    776s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:18:01    776s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:2188.6M, EPOCH TIME: 1731212281.027148
[11/09 21:18:01    776s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:2188.6M, EPOCH TIME: 1731212281.027221
[11/09 21:18:01    776s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2188.6M, EPOCH TIME: 1731212281.030750
[11/09 21:18:01    776s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:18:01    776s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:18:01    776s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:2188.6M, EPOCH TIME: 1731212281.031454
[11/09 21:18:01    776s] Max number of tech site patterns supported in site array is 256.
[11/09 21:18:01    776s] Core basic site is core7T
[11/09 21:18:01    776s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:2188.6M, EPOCH TIME: 1731212281.032881
[11/09 21:18:01    776s] After signature check, allow fast init is true, keep pre-filter is true.
[11/09 21:18:01    776s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/09 21:18:01    776s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.003, REAL:0.002, MEM:2204.6M, EPOCH TIME: 1731212281.034626
[11/09 21:18:01    776s] Fast DP-INIT is on for default
[11/09 21:18:01    776s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:18:01    776s] Atter site array init, number of instance map data is 0.
[11/09 21:18:01    776s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.010, REAL:0.007, MEM:2204.6M, EPOCH TIME: 1731212281.038642
[11/09 21:18:01    776s] 
[11/09 21:18:01    776s]  Pre_CCE_Colorizing is not ON! (0:0:27:0)
[11/09 21:18:01    776s] # Found 2 fixed insts to be non-legal.
[11/09 21:18:01    776s] OPERPROF:       Starting CMU at level 4, MEM:2204.6M, EPOCH TIME: 1731212281.046255
[11/09 21:18:01    776s] OPERPROF:       Finished CMU at level 4, CPU:0.002, REAL:0.002, MEM:2220.6M, EPOCH TIME: 1731212281.048055
[11/09 21:18:01    776s] 
[11/09 21:18:01    776s] Bad Lib Cell Checking (CMU) is done! (0)
[11/09 21:18:01    776s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.019, MEM:2188.6M, EPOCH TIME: 1731212281.050246
[11/09 21:18:01    776s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2188.6M, EPOCH TIME: 1731212281.050294
[11/09 21:18:01    776s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2188.6M, EPOCH TIME: 1731212281.050541
[11/09 21:18:01    776s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2188.6MB).
[11/09 21:18:01    776s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.038, REAL:0.037, MEM:2188.6M, EPOCH TIME: 1731212281.058557
[11/09 21:18:01    776s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.038, REAL:0.038, MEM:2188.6M, EPOCH TIME: 1731212281.058623
[11/09 21:18:01    776s] TDRefine: refinePlace mode is spiral
[11/09 21:18:01    776s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.4732.1
[11/09 21:18:01    776s] OPERPROF: Starting RefinePlace at level 1, MEM:2188.6M, EPOCH TIME: 1731212281.058695
[11/09 21:18:01    776s] *** Starting refinePlace (0:12:57 mem=2188.6M) ***
[11/09 21:18:01    776s] Total net bbox length = 5.936e+05 (3.304e+05 2.631e+05) (ext = 1.271e+04)
[11/09 21:18:01    776s] 
[11/09 21:18:01    776s]  Pre_CCE_Colorizing is not ON! (0:0:27:0)
[11/09 21:18:01    776s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/09 21:18:01    776s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2188.6M, EPOCH TIME: 1731212281.076235
[11/09 21:18:01    776s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.001, REAL:0.001, MEM:2188.6M, EPOCH TIME: 1731212281.076890
[11/09 21:18:01    776s] (I)      Default pattern map key = soc_top_default.
[11/09 21:18:01    776s] (I)      Default pattern map key = soc_top_default.
[11/09 21:18:01    776s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2188.6M, EPOCH TIME: 1731212281.081317
[11/09 21:18:01    776s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.001, REAL:0.001, MEM:2188.6M, EPOCH TIME: 1731212281.082009
[11/09 21:18:01    776s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2188.6M, EPOCH TIME: 1731212281.082070
[11/09 21:18:01    776s] Starting refinePlace ...
[11/09 21:18:01    776s] (I)      Default pattern map key = soc_top_default.
[11/09 21:18:01    776s] (I)      Default pattern map key = soc_top_default.
[11/09 21:18:01    776s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2188.6M, EPOCH TIME: 1731212281.121932
[11/09 21:18:01    776s] DDP initSite1 nrRow 232 nrJob 232
[11/09 21:18:01    776s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2188.6M, EPOCH TIME: 1731212281.122014
[11/09 21:18:01    776s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2188.6M, EPOCH TIME: 1731212281.122263
[11/09 21:18:01    776s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2188.6M, EPOCH TIME: 1731212281.122294
[11/09 21:18:01    776s] DDP markSite nrRow 232 nrJob 232
[11/09 21:18:01    776s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.001, REAL:0.001, MEM:2188.6M, EPOCH TIME: 1731212281.122924
[11/09 21:18:01    776s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.002, REAL:0.001, MEM:2188.6M, EPOCH TIME: 1731212281.122953
[11/09 21:18:01    776s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2188.6M, EPOCH TIME: 1731212281.128745
[11/09 21:18:01    776s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:2188.6M, EPOCH TIME: 1731212281.128792
[11/09 21:18:01    777s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.004, REAL:0.002, MEM:2188.6M, EPOCH TIME: 1731212281.130729
[11/09 21:18:01    777s] ** Cut row section cpu time 0:00:00.0.
[11/09 21:18:01    777s]  ** Cut row section real time 0:00:00.0.
[11/09 21:18:01    777s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.004, REAL:0.002, MEM:2188.6M, EPOCH TIME: 1731212281.130793
[11/09 21:18:01    777s]   Spread Effort: high, standalone mode, useDDP on.
[11/09 21:18:01    777s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:00.0, mem=2188.6MB) @(0:12:57 - 0:12:57).
[11/09 21:18:01    777s] Move report: preRPlace moves 14969 insts, mean move: 0.17 um, max move: 9.32 um 
[11/09 21:18:01    777s] 	Max move on inst (soc/soc_cpu_add_1802_23_g851): (370.57, 948.69) --> (368.72, 956.16)
[11/09 21:18:01    777s] 	Length: 11 sites, height: 1 rows, site name: core7T, cell type: XOR2X1
[11/09 21:18:01    777s] 	Violation at original loc: Placement Blockage Violation
[11/09 21:18:01    777s] wireLenOptFixPriorityInst 0 inst fixed
[11/09 21:18:01    777s] tweakage running in 2 threads.
[11/09 21:18:01    777s] Placement tweakage begins.
[11/09 21:18:01    777s] wire length = 6.720e+05
[11/09 21:18:01    778s] wire length = 6.472e+05
[11/09 21:18:01    778s] Placement tweakage ends.
[11/09 21:18:01    778s] Move report: tweak moves 1710 insts, mean move: 6.23 um, max move: 38.08 um 
[11/09 21:18:01    778s] 	Max move on inst (soc/g72386): (436.48, 775.84) --> (406.24, 768.00)
[11/09 21:18:01    778s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:01.0, real=0:00:00.0, mem=2188.6MB) @(0:12:57 - 0:12:58).
[11/09 21:18:02    778s] 
[11/09 21:18:02    778s] Running Spiral MT with 2 threads  fetchWidth=143 
[11/09 21:18:02    778s] Move report: legalization moves 154 insts, mean move: 1.88 um, max move: 7.84 um spiral
[11/09 21:18:02    778s] 	Max move on inst (soc/soc_cpu_genblk1.pcpi_mul_mul_2402_47_g26652): (1237.28, 677.84) --> (1233.36, 681.76)
[11/09 21:18:02    778s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[11/09 21:18:02    778s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[11/09 21:18:02    778s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:01.0, mem=2188.6MB) @(0:12:58 - 0:12:59).
[11/09 21:18:02    778s] Move report: Detail placement moves 14970 insts, mean move: 0.87 um, max move: 37.84 um 
[11/09 21:18:02    778s] 	Max move on inst (soc/g72386): (436.22, 775.86) --> (406.24, 768.00)
[11/09 21:18:02    778s] 	Runtime: CPU: 0:00:01.6 REAL: 0:00:01.0 MEM: 2188.6MB
[11/09 21:18:02    778s] Statistics of distance of Instance movement in refine placement:
[11/09 21:18:02    778s]   maximum (X+Y) =        37.84 um
[11/09 21:18:02    778s]   inst (soc/g72386) with max move: (436.219, 775.863) -> (406.24, 768)
[11/09 21:18:02    778s]   mean    (X+Y) =         0.87 um
[11/09 21:18:02    778s] Summary Report:
[11/09 21:18:02    778s] Instances move: 14970 (out of 14970 movable)
[11/09 21:18:02    778s] Instances flipped: 0
[11/09 21:18:02    778s] Mean displacement: 0.87 um
[11/09 21:18:02    778s] Max displacement: 37.84 um (Instance: soc/g72386) (436.219, 775.863) -> (406.24, 768)
[11/09 21:18:02    778s] 	Length: 3 sites, height: 1 rows, site name: core7T, cell type: INVX2
[11/09 21:18:02    778s] Total instances moved : 14970
[11/09 21:18:02    778s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.616, REAL:1.093, MEM:2188.6M, EPOCH TIME: 1731212282.174775
[11/09 21:18:02    778s] Total net bbox length = 5.741e+05 (3.101e+05 2.639e+05) (ext = 1.272e+04)
[11/09 21:18:02    778s] Runtime: CPU: 0:00:01.6 REAL: 0:00:01.0 MEM: 2188.6MB
[11/09 21:18:02    778s] [CPU] RefinePlace/total (cpu=0:00:01.6, real=0:00:01.0, mem=2188.6MB) @(0:12:57 - 0:12:59).
[11/09 21:18:02    778s] *** Finished refinePlace (0:12:59 mem=2188.6M) ***
[11/09 21:18:02    778s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.4732.1
[11/09 21:18:02    778s] OPERPROF: Finished RefinePlace at level 1, CPU:1.643, REAL:1.120, MEM:2188.6M, EPOCH TIME: 1731212282.179068
[11/09 21:18:02    778s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2188.6M, EPOCH TIME: 1731212282.179100
[11/09 21:18:02    778s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:15133).
[11/09 21:18:02    778s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:18:02    778s] All LLGs are deleted
[11/09 21:18:02    778s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:18:02    778s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:18:02    778s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2188.6M, EPOCH TIME: 1731212282.189120
[11/09 21:18:02    778s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2188.6M, EPOCH TIME: 1731212282.189202
[11/09 21:18:02    778s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.015, REAL:0.014, MEM:2164.6M, EPOCH TIME: 1731212282.193198
[11/09 21:18:02    778s] *** End of Placement (cpu=0:00:54.9, real=0:00:35.0, mem=2164.6M) ***
[11/09 21:18:02    778s] Processing tracks to init pin-track alignment.
[11/09 21:18:02    778s] z: 2, totalTracks: 1
[11/09 21:18:02    778s] z: 4, totalTracks: 1
[11/09 21:18:02    778s] z: 6, totalTracks: 1
[11/09 21:18:02    778s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/09 21:18:02    778s] All LLGs are deleted
[11/09 21:18:02    778s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:18:02    778s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:18:02    778s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2164.6M, EPOCH TIME: 1731212282.198651
[11/09 21:18:02    778s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2164.6M, EPOCH TIME: 1731212282.198713
[11/09 21:18:02    778s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2164.6M, EPOCH TIME: 1731212282.201353
[11/09 21:18:02    778s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:18:02    778s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:18:02    778s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2164.6M, EPOCH TIME: 1731212282.201657
[11/09 21:18:02    778s] Max number of tech site patterns supported in site array is 256.
[11/09 21:18:02    778s] Core basic site is core7T
[11/09 21:18:02    778s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2164.6M, EPOCH TIME: 1731212282.203047
[11/09 21:18:02    778s] After signature check, allow fast init is true, keep pre-filter is true.
[11/09 21:18:02    778s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/09 21:18:02    778s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.003, REAL:0.002, MEM:2180.6M, EPOCH TIME: 1731212282.204948
[11/09 21:18:02    778s] Fast DP-INIT is on for default
[11/09 21:18:02    778s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:18:02    778s] Atter site array init, number of instance map data is 0.
[11/09 21:18:02    778s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.007, MEM:2180.6M, EPOCH TIME: 1731212282.208866
[11/09 21:18:02    778s] 
[11/09 21:18:02    778s]  Pre_CCE_Colorizing is not ON! (0:0:27:0)
[11/09 21:18:02    778s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.016, REAL:0.013, MEM:2164.6M, EPOCH TIME: 1731212282.214585
[11/09 21:18:02    778s] OPERPROF: Starting spReportDensityMap (include fixed instaces) at level 1, MEM:2164.6M, EPOCH TIME: 1731212282.219439
[11/09 21:18:02    778s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:2164.6M, EPOCH TIME: 1731212282.222005
[11/09 21:18:02    778s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.006, REAL:0.005, MEM:2164.6M, EPOCH TIME: 1731212282.227377
[11/09 21:18:02    778s] default core: bins with density > 0.750 = 36.76 % ( 247 / 672 )
[11/09 21:18:02    778s] Density distribution unevenness ratio = 17.384%
[11/09 21:18:02    778s] Density distribution unevenness ratio (U70) = 17.069%
[11/09 21:18:02    778s] Density distribution unevenness ratio (U80) = 11.368%
[11/09 21:18:02    778s] Density distribution unevenness ratio (U90) = 5.684%
[11/09 21:18:02    778s] OPERPROF: Finished spReportDensityMap (include fixed instaces) at level 1, CPU:0.009, REAL:0.008, MEM:2164.6M, EPOCH TIME: 1731212282.227486
[11/09 21:18:02    778s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2164.6M, EPOCH TIME: 1731212282.227515
[11/09 21:18:02    778s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:163).
[11/09 21:18:02    778s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:18:02    778s] All LLGs are deleted
[11/09 21:18:02    778s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:18:02    778s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:18:02    778s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2164.6M, EPOCH TIME: 1731212282.234437
[11/09 21:18:02    778s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2164.6M, EPOCH TIME: 1731212282.234505
[11/09 21:18:02    778s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.008, REAL:0.007, MEM:2164.6M, EPOCH TIME: 1731212282.234761
[11/09 21:18:02    778s] *** Free Virtual Timing Model ...(mem=2164.6M)
[11/09 21:18:02    778s] Starting IO pin assignment...
[11/09 21:18:02    778s] **INFO: Enable pre-place timing setting for timing analysis
[11/09 21:18:02    778s] Set Using Default Delay Limit as 101.
[11/09 21:18:02    778s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[11/09 21:18:02    778s] Set Default Net Delay as 0 ps.
[11/09 21:18:02    778s] Set Default Net Load as 0 pF. 
[11/09 21:18:02    778s] **INFO: Analyzing IO path groups for slack adjustment
[11/09 21:18:02    779s] Effort level <high> specified for reg2reg_tmp.4732 path_group
[11/09 21:18:02    779s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/09 21:18:02    779s] #################################################################################
[11/09 21:18:02    779s] # Design Stage: PreRoute
[11/09 21:18:02    779s] # Design Name: soc_top
[11/09 21:18:02    779s] # Design Mode: 180nm
[11/09 21:18:02    779s] # Analysis Mode: MMMC Non-OCV 
[11/09 21:18:02    779s] # Parasitics Mode: No SPEF/RCDB 
[11/09 21:18:02    779s] # Signoff Settings: SI Off 
[11/09 21:18:02    779s] #################################################################################
[11/09 21:18:02    779s] Topological Sorting (REAL = 0:00:00.0, MEM = 2153.1M, InitMEM = 2153.1M)
[11/09 21:18:02    779s] Calculate delays in BcWc mode...
[11/09 21:18:02    779s] Start delay calculation (fullDC) (2 T). (MEM=2153.09)
[11/09 21:18:02    779s] End AAE Lib Interpolated Model. (MEM=2164.6 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:18:03    780s] Total number of fetched objects 15128
[11/09 21:18:03    780s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[11/09 21:18:03    780s] End delay calculation. (MEM=2208.91 CPU=0:00:01.1 REAL=0:00:00.0)
[11/09 21:18:03    780s] End delay calculation (fullDC). (MEM=2208.91 CPU=0:00:01.4 REAL=0:00:01.0)
[11/09 21:18:03    780s] *** CDM Built up (cpu=0:00:01.4  real=0:00:01.0  mem= 2208.9M) ***
[11/09 21:18:03    780s] **INFO: Disable pre-place timing setting for timing analysis
[11/09 21:18:03    780s] Set Using Default Delay Limit as 1000.
[11/09 21:18:03    780s] Set Default Net Delay as 1000 ps.
[11/09 21:18:03    780s] Set Default Net Load as 0.5 pF. 
[11/09 21:18:03    780s] Info: Disable timing driven in postCTS congRepair.
[11/09 21:18:03    780s] 
[11/09 21:18:03    780s] Starting congRepair ...
[11/09 21:18:03    780s] User Input Parameters:
[11/09 21:18:03    780s] - Congestion Driven    : On
[11/09 21:18:03    780s] - Timing Driven        : Off
[11/09 21:18:03    780s] - Area-Violation Based : On
[11/09 21:18:03    780s] - Start Rollback Level : -5
[11/09 21:18:03    780s] - Legalized            : On
[11/09 21:18:03    780s] - Window Based         : Off
[11/09 21:18:03    780s] - eDen incr mode       : Off
[11/09 21:18:03    780s] - Small incr mode      : Off
[11/09 21:18:03    780s] 
[11/09 21:18:03    780s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2199.4M, EPOCH TIME: 1731212283.905722
[11/09 21:18:03    780s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.011, REAL:0.029, MEM:2199.4M, EPOCH TIME: 1731212283.935195
[11/09 21:18:03    780s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2199.4M, EPOCH TIME: 1731212283.935281
[11/09 21:18:03    780s] Starting Early Global Route congestion estimation: mem = 2199.4M
[11/09 21:18:03    780s] (I)      ==================== Layers =====================
[11/09 21:18:03    780s] (I)      +-----+----+---------+---------+--------+-------+
[11/09 21:18:03    780s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/09 21:18:03    780s] (I)      +-----+----+---------+---------+--------+-------+
[11/09 21:18:03    780s] (I)      |  33 |  0 |    CONT |     cut |      1 |       |
[11/09 21:18:03    780s] (I)      |   1 |  1 |  METAL1 |    wire |      1 |       |
[11/09 21:18:03    780s] (I)      |  34 |  1 |   VIA12 |     cut |      1 |       |
[11/09 21:18:03    780s] (I)      |   2 |  2 |  METAL2 |    wire |      1 |       |
[11/09 21:18:03    780s] (I)      |  35 |  2 |   VIA23 |     cut |      1 |       |
[11/09 21:18:03    780s] (I)      |   3 |  3 |  METAL3 |    wire |      1 |       |
[11/09 21:18:03    780s] (I)      |  36 |  3 |   VIA34 |     cut |      1 |       |
[11/09 21:18:03    780s] (I)      |   4 |  4 |  METAL4 |    wire |      1 |       |
[11/09 21:18:03    780s] (I)      |  37 |  4 |   VIA45 |     cut |      1 |       |
[11/09 21:18:03    780s] (I)      |   5 |  5 |  METAL5 |    wire |      1 |       |
[11/09 21:18:03    780s] (I)      |  38 |  5 |   VIA56 |     cut |      1 |       |
[11/09 21:18:03    780s] (I)      |   6 |  6 |  METAL6 |    wire |      1 |       |
[11/09 21:18:03    780s] (I)      +-----+----+---------+---------+--------+-------+
[11/09 21:18:03    780s] (I)      |  64 | 64 |   POLY1 |   other |        |    MS |
[11/09 21:18:03    780s] (I)      |   0 |  0 |   POLY2 |   other |        |    MS |
[11/09 21:18:03    780s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[11/09 21:18:03    780s] (I)      +-----+----+---------+---------+--------+-------+
[11/09 21:18:03    780s] (I)      Started Import and model ( Curr Mem: 2199.40 MB )
[11/09 21:18:03    780s] (I)      Default pattern map key = soc_top_default.
[11/09 21:18:03    781s] (I)      == Non-default Options ==
[11/09 21:18:03    781s] (I)      Maximum routing layer                              : 4
[11/09 21:18:03    781s] (I)      Number of threads                                  : 2
[11/09 21:18:03    781s] (I)      Use non-blocking free Dbs wires                    : false
[11/09 21:18:03    781s] (I)      Method to set GCell size                           : row
[11/09 21:18:03    781s] (I)      Counted 9181 PG shapes. We will not process PG shapes layer by layer.
[11/09 21:18:03    781s] (I)      Use row-based GCell size
[11/09 21:18:03    781s] (I)      Use row-based GCell align
[11/09 21:18:03    781s] (I)      layer 0 area = 808000
[11/09 21:18:03    781s] (I)      layer 1 area = 808000
[11/09 21:18:03    781s] (I)      layer 2 area = 808000
[11/09 21:18:03    781s] (I)      layer 3 area = 808000
[11/09 21:18:03    781s] (I)      GCell unit size   : 7840
[11/09 21:18:03    781s] (I)      GCell multiplier  : 1
[11/09 21:18:03    781s] (I)      GCell row height  : 7840
[11/09 21:18:03    781s] (I)      Actual row height : 7840
[11/09 21:18:03    781s] (I)      GCell align ref   : 626560 626560
[11/09 21:18:03    781s] [NR-eGR] Track table information for default rule: 
[11/09 21:18:03    781s] [NR-eGR] METAL1 has single uniform track structure
[11/09 21:18:03    781s] [NR-eGR] METAL2 has single uniform track structure
[11/09 21:18:03    781s] [NR-eGR] METAL3 has single uniform track structure
[11/09 21:18:03    781s] [NR-eGR] METAL4 has single uniform track structure
[11/09 21:18:03    781s] [NR-eGR] METAL5 has single uniform track structure
[11/09 21:18:03    781s] [NR-eGR] METAL6 has single uniform track structure
[11/09 21:18:03    781s] (I)      ============== Default via ===============
[11/09 21:18:03    781s] (I)      +---+------------------+-----------------+
[11/09 21:18:03    781s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[11/09 21:18:03    781s] (I)      +---+------------------+-----------------+
[11/09 21:18:03    781s] (I)      | 1 |    4  VIA12_VV   |    4  VIA12_VV  |
[11/09 21:18:03    781s] (I)      | 2 |    5  VIA2       |    5  VIA2      |
[11/09 21:18:03    781s] (I)      | 3 |    8  VIA3       |    8  VIA3      |
[11/09 21:18:03    781s] (I)      | 4 |   11  VIA4       |   11  VIA4      |
[11/09 21:18:03    781s] (I)      | 5 |   14  VIA5       |   15  VIA5EAST  |
[11/09 21:18:03    781s] (I)      +---+------------------+-----------------+
[11/09 21:18:03    781s] [NR-eGR] Read 10047 PG shapes
[11/09 21:18:03    781s] [NR-eGR] Read 0 clock shapes
[11/09 21:18:03    781s] [NR-eGR] Read 0 other shapes
[11/09 21:18:03    781s] [NR-eGR] #Routing Blockages  : 0
[11/09 21:18:03    781s] [NR-eGR] #Instance Blockages : 28804
[11/09 21:18:03    781s] [NR-eGR] #PG Blockages       : 10047
[11/09 21:18:03    781s] [NR-eGR] #Halo Blockages     : 0
[11/09 21:18:03    781s] [NR-eGR] #Boundary Blockages : 0
[11/09 21:18:03    781s] [NR-eGR] #Clock Blockages    : 0
[11/09 21:18:03    781s] [NR-eGR] #Other Blockages    : 0
[11/09 21:18:03    781s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/09 21:18:03    781s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/09 21:18:03    781s] [NR-eGR] Read 15124 nets ( ignored 0 )
[11/09 21:18:03    781s] (I)      early_global_route_priority property id does not exist.
[11/09 21:18:03    781s] (I)      Read Num Blocks=38851  Num Prerouted Wires=0  Num CS=0
[11/09 21:18:04    781s] (I)      Layer 1 (V) : #blockages 23209 : #preroutes 0
[11/09 21:18:04    781s] (I)      Layer 2 (H) : #blockages 9876 : #preroutes 0
[11/09 21:18:04    781s] (I)      Layer 3 (V) : #blockages 5766 : #preroutes 0
[11/09 21:18:04    781s] (I)      Number of ignored nets                =      0
[11/09 21:18:04    781s] (I)      Number of connected nets              =      0
[11/09 21:18:04    781s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/09 21:18:04    781s] (I)      Number of clock nets                  =      3.  Ignored: No
[11/09 21:18:04    781s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/09 21:18:04    781s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/09 21:18:04    781s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/09 21:18:04    781s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/09 21:18:04    781s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/09 21:18:04    781s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[11/09 21:18:04    781s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/09 21:18:04    781s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[11/09 21:18:04    781s] (I)      Ndr track 0 does not exist
[11/09 21:18:04    781s] (I)      ---------------------Grid Graph Info--------------------
[11/09 21:18:04    781s] (I)      Routing area        : (0, 0) - (3393440, 3073120)
[11/09 21:18:04    781s] (I)      Core area           : (626560, 626560) - (2766880, 2446560)
[11/09 21:18:04    781s] (I)      Site width          :  1120  (dbu)
[11/09 21:18:04    781s] (I)      Row height          :  7840  (dbu)
[11/09 21:18:04    781s] (I)      GCell row height    :  7840  (dbu)
[11/09 21:18:04    781s] (I)      GCell width         :  7840  (dbu)
[11/09 21:18:04    781s] (I)      GCell height        :  7840  (dbu)
[11/09 21:18:04    781s] (I)      Grid                :   432   392     4
[11/09 21:18:04    781s] (I)      Layer numbers       :     1     2     3     4
[11/09 21:18:04    781s] (I)      Vertical capacity   :     0  7840     0  7840
[11/09 21:18:04    781s] (I)      Horizontal capacity :     0     0  7840     0
[11/09 21:18:04    781s] (I)      Default wire width  :   460   560   560   560
[11/09 21:18:04    781s] (I)      Default wire space  :   460   560   560   560
[11/09 21:18:04    781s] (I)      Default wire pitch  :   920  1120  1120  1120
[11/09 21:18:04    781s] (I)      Default pitch size  :   920  1120  1120  1120
[11/09 21:18:04    781s] (I)      First track coord   :  1040  1040  1040  1040
[11/09 21:18:04    781s] (I)      Num tracks per GCell:  8.52  7.00  7.00  7.00
[11/09 21:18:04    781s] (I)      Total num of tracks :  2743  3029  2743  3029
[11/09 21:18:04    781s] (I)      Num of masks        :     1     1     1     1
[11/09 21:18:04    781s] (I)      Num of trim masks   :     0     0     0     0
[11/09 21:18:04    781s] (I)      --------------------------------------------------------
[11/09 21:18:04    781s] 
[11/09 21:18:04    781s] [NR-eGR] ============ Routing rule table ============
[11/09 21:18:04    781s] [NR-eGR] Rule id: 0  Nets: 15108
[11/09 21:18:04    781s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[11/09 21:18:04    781s] (I)                    Layer     2     3     4 
[11/09 21:18:04    781s] (I)                    Pitch  1120  1120  1120 
[11/09 21:18:04    781s] (I)             #Used tracks     1     1     1 
[11/09 21:18:04    781s] (I)       #Fully used tracks     1     1     1 
[11/09 21:18:04    781s] [NR-eGR] ========================================
[11/09 21:18:04    781s] [NR-eGR] 
[11/09 21:18:04    781s] (I)      =============== Blocked Tracks ===============
[11/09 21:18:04    781s] (I)      +-------+---------+----------+---------------+
[11/09 21:18:04    781s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/09 21:18:04    781s] (I)      +-------+---------+----------+---------------+
[11/09 21:18:04    781s] (I)      |     1 |       0 |        0 |         0.00% |
[11/09 21:18:04    781s] (I)      |     2 | 1187368 |   858486 |        72.30% |
[11/09 21:18:04    781s] (I)      |     3 | 1184976 |   681451 |        57.51% |
[11/09 21:18:04    781s] (I)      |     4 | 1187368 |   799733 |        67.35% |
[11/09 21:18:04    781s] (I)      +-------+---------+----------+---------------+
[11/09 21:18:04    781s] (I)      Finished Import and model ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 2199.40 MB )
[11/09 21:18:04    781s] (I)      Reset routing kernel
[11/09 21:18:04    781s] (I)      Started Global Routing ( Curr Mem: 2199.40 MB )
[11/09 21:18:04    781s] (I)      totalPins=46321  totalGlobalPin=45072 (97.30%)
[11/09 21:18:04    781s] (I)      total 2D Cap : 1289235 = (511789 H, 777446 V)
[11/09 21:18:04    781s] [NR-eGR] Layer group 1: route 15108 net(s) in layer range [2, 4]
[11/09 21:18:04    781s] (I)      
[11/09 21:18:04    781s] (I)      ============  Phase 1a Route ============
[11/09 21:18:04    781s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 31
[11/09 21:18:04    781s] (I)      Usage: 163349 = (87821 H, 75528 V) = (17.16% H, 9.71% V) = (3.443e+05um H, 2.961e+05um V)
[11/09 21:18:04    781s] (I)      
[11/09 21:18:04    781s] (I)      ============  Phase 1b Route ============
[11/09 21:18:04    781s] (I)      Usage: 163367 = (87886 H, 75481 V) = (17.17% H, 9.71% V) = (3.445e+05um H, 2.959e+05um V)
[11/09 21:18:04    781s] (I)      Overflow of layer group 1: 0.52% H + 0.03% V. EstWL: 6.403986e+05um
[11/09 21:18:04    781s] (I)      Congestion metric : 0.52%H 0.03%V, 0.55%HV
[11/09 21:18:04    781s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/09 21:18:04    781s] (I)      
[11/09 21:18:04    781s] (I)      ============  Phase 1c Route ============
[11/09 21:18:04    781s] (I)      Level2 Grid: 87 x 79
[11/09 21:18:04    781s] (I)      Usage: 163653 = (87893 H, 75760 V) = (17.17% H, 9.74% V) = (3.445e+05um H, 2.970e+05um V)
[11/09 21:18:04    781s] (I)      
[11/09 21:18:04    781s] (I)      ============  Phase 1d Route ============
[11/09 21:18:04    781s] (I)      Usage: 163649 = (87893 H, 75756 V) = (17.17% H, 9.74% V) = (3.445e+05um H, 2.970e+05um V)
[11/09 21:18:04    781s] (I)      
[11/09 21:18:04    781s] (I)      ============  Phase 1e Route ============
[11/09 21:18:04    781s] (I)      Usage: 163649 = (87893 H, 75756 V) = (17.17% H, 9.74% V) = (3.445e+05um H, 2.970e+05um V)
[11/09 21:18:04    781s] [NR-eGR] Early Global Route overflow of layer group 1: 0.20% H + 0.00% V. EstWL: 6.415041e+05um
[11/09 21:18:04    781s] (I)      
[11/09 21:18:04    781s] (I)      ============  Phase 1l Route ============
[11/09 21:18:04    781s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[11/09 21:18:04    781s] (I)      Layer  2:     369849     56502       180      765737      416647    (64.76%) 
[11/09 21:18:04    781s] (I)      Layer  3:     516445     91330       233      621075      561589    (52.51%) 
[11/09 21:18:04    781s] (I)      Layer  4:     415462     42725        28      736134      446250    (62.26%) 
[11/09 21:18:04    781s] (I)      Total:       1301756    190557       441     2122946     1424486    (59.84%) 
[11/09 21:18:04    781s] (I)      
[11/09 21:18:04    781s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/09 21:18:04    781s] [NR-eGR]                        OverCon           OverCon           OverCon            
[11/09 21:18:04    781s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[11/09 21:18:04    781s] [NR-eGR]        Layer             (1-2)             (3-4)               (5)    OverCon
[11/09 21:18:04    781s] [NR-eGR] --------------------------------------------------------------------------------
[11/09 21:18:04    781s] [NR-eGR]  METAL1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/09 21:18:04    781s] [NR-eGR]  METAL2 ( 2)       172( 0.29%)         0( 0.00%)         0( 0.00%)   ( 0.29%) 
[11/09 21:18:04    781s] [NR-eGR]  METAL3 ( 3)       162( 0.20%)        10( 0.01%)         2( 0.00%)   ( 0.22%) 
[11/09 21:18:04    781s] [NR-eGR]  METAL4 ( 4)        28( 0.04%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[11/09 21:18:04    781s] [NR-eGR] --------------------------------------------------------------------------------
[11/09 21:18:04    781s] [NR-eGR]        Total       362( 0.18%)        10( 0.00%)         2( 0.00%)   ( 0.18%) 
[11/09 21:18:04    781s] [NR-eGR] 
[11/09 21:18:04    781s] (I)      Finished Global Routing ( CPU: 0.23 sec, Real: 0.19 sec, Curr Mem: 2215.40 MB )
[11/09 21:18:04    781s] (I)      total 2D Cap : 1305168 = (516613 H, 788555 V)
[11/09 21:18:04    781s] [NR-eGR] Overflow after Early Global Route 0.22% H + 0.00% V
[11/09 21:18:04    781s] Early Global Route congestion estimation runtime: 0.31 seconds, mem = 2215.4M
[11/09 21:18:04    781s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.349, REAL:0.307, MEM:2215.4M, EPOCH TIME: 1731212284.241796
[11/09 21:18:04    781s] OPERPROF: Starting HotSpotCal at level 1, MEM:2215.4M, EPOCH TIME: 1731212284.241831
[11/09 21:18:04    781s] [hotspot] +------------+---------------+---------------+
[11/09 21:18:04    781s] [hotspot] |            |   max hotspot | total hotspot |
[11/09 21:18:04    781s] [hotspot] +------------+---------------+---------------+
[11/09 21:18:04    781s] [hotspot] | normalized |          0.79 |          1.05 |
[11/09 21:18:04    781s] [hotspot] +------------+---------------+---------------+
[11/09 21:18:04    781s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.79, normalized total congestion hotspot area = 1.05 (area is in unit of 4 std-cell row bins)
[11/09 21:18:04    781s] [hotspot] max/total 0.79/1.05, big hotspot (>10) total 0.00
[11/09 21:18:04    781s] [hotspot] top 2 congestion hotspot bounding boxes and scores of normalized hotspot
[11/09 21:18:04    781s] [hotspot] +-----+-------------------------------------+---------------+
[11/09 21:18:04    781s] [hotspot] | top |            hotspot bbox             | hotspot score |
[11/09 21:18:04    781s] [hotspot] +-----+-------------------------------------+---------------+
[11/09 21:18:04    781s] [hotspot] |  1  |   474.00   693.52   536.72   756.24 |        0.79   |
[11/09 21:18:04    781s] [hotspot] +-----+-------------------------------------+---------------+
[11/09 21:18:04    781s] [hotspot] |  2  |   756.24   756.24   818.96   818.96 |        0.26   |
[11/09 21:18:04    781s] [hotspot] +-----+-------------------------------------+---------------+
[11/09 21:18:04    781s] Top 2 hotspots total area: 1.05
[11/09 21:18:04    781s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.013, REAL:0.012, MEM:2231.4M, EPOCH TIME: 1731212284.253539
[11/09 21:18:04    781s] Skipped repairing congestion.
[11/09 21:18:04    781s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2231.4M, EPOCH TIME: 1731212284.254905
[11/09 21:18:04    781s] Starting Early Global Route wiring: mem = 2231.4M
[11/09 21:18:04    781s] (I)      ============= Track Assignment ============
[11/09 21:18:04    781s] (I)      Started Track Assignment (2T) ( Curr Mem: 2231.40 MB )
[11/09 21:18:04    781s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[11/09 21:18:04    781s] (I)      Run Multi-thread track assignment
[11/09 21:18:04    781s] (I)      Finished Track Assignment (2T) ( CPU: 0.18 sec, Real: 0.09 sec, Curr Mem: 2231.40 MB )
[11/09 21:18:04    781s] (I)      Started Export ( Curr Mem: 2231.40 MB )
[11/09 21:18:04    781s] [NR-eGR]                 Length (um)    Vias 
[11/09 21:18:04    781s] [NR-eGR] ------------------------------------
[11/09 21:18:04    781s] [NR-eGR]  METAL1  (1H)             0   45989 
[11/09 21:18:04    781s] [NR-eGR]  METAL2  (2V)        148207   60100 
[11/09 21:18:04    781s] [NR-eGR]  METAL3  (3H)        351474    9741 
[11/09 21:18:04    781s] [NR-eGR]  METAL4  (4V)        168211       0 
[11/09 21:18:04    781s] [NR-eGR]  METAL5  (5H)             0       0 
[11/09 21:18:04    781s] [NR-eGR]  METAL6  (6V)             0       0 
[11/09 21:18:04    781s] [NR-eGR] ------------------------------------
[11/09 21:18:04    781s] [NR-eGR]          Total       667892  115830 
[11/09 21:18:04    781s] [NR-eGR] --------------------------------------------------------------------------
[11/09 21:18:04    781s] [NR-eGR] Total half perimeter of net bounding box: 574420um
[11/09 21:18:04    781s] [NR-eGR] Total length: 667892um, number of vias: 115830
[11/09 21:18:04    781s] [NR-eGR] --------------------------------------------------------------------------
[11/09 21:18:04    781s] [NR-eGR] Total eGR-routed clock nets wire length: 15160um, number of vias: 4202
[11/09 21:18:04    781s] [NR-eGR] --------------------------------------------------------------------------
[11/09 21:18:04    781s] (I)      Finished Export ( CPU: 0.09 sec, Real: 0.07 sec, Curr Mem: 2231.40 MB )
[11/09 21:18:04    781s] Early Global Route wiring runtime: 0.17 seconds, mem = 2163.4M
[11/09 21:18:04    781s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.273, REAL:0.169, MEM:2163.4M, EPOCH TIME: 1731212284.424344
[11/09 21:18:04    781s] Tdgp not successfully inited but do clear! skip clearing
[11/09 21:18:04    781s] End of congRepair (cpu=0:00:00.6, real=0:00:01.0)
[11/09 21:18:04    781s] *** Finishing placeDesign default flow ***
[11/09 21:18:04    781s] **placeDesign ... cpu = 0: 1: 2, real = 0: 0:40, mem = 2149.4M **
[11/09 21:18:04    781s] Tdgp not successfully inited but do clear! skip clearing
[11/09 21:18:04    781s] 
[11/09 21:18:04    781s] *** Summary of all messages that are not suppressed in this session:
[11/09 21:18:04    781s] Severity  ID               Count  Summary                                  
[11/09 21:18:04    781s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[11/09 21:18:04    781s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[11/09 21:18:04    781s] *** Message Summary: 3 warning(s), 0 error(s)
[11/09 21:18:04    781s] 
[11/09 21:18:04    781s] *** placeDesign #1 [finish] : cpu/real = 0:01:01.9/0:00:40.0 (1.5), totSession cpu/real = 0:13:01.7/1:58:56.4 (0.1), mem = 2149.4M
[11/09 21:18:04    781s] 
[11/09 21:18:04    781s] =============================================================================================
[11/09 21:18:04    781s]  Final TAT Report : placeDesign #1                                              21.15-s110_1
[11/09 21:18:04    781s] =============================================================================================
[11/09 21:18:04    781s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/09 21:18:04    781s] ---------------------------------------------------------------------------------------------
[11/09 21:18:04    781s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 21:18:04    781s] [ TimingUpdate           ]     12   0:00:01.3  (   3.3 % )     0:00:01.3 /  0:00:02.2    1.6
[11/09 21:18:04    781s] [ FullDelayCalc          ]      9   0:00:07.8  (  19.5 % )     0:00:07.8 /  0:00:10.2    1.3
[11/09 21:18:04    781s] [ MISC                   ]          0:00:30.9  (  77.2 % )     0:00:30.9 /  0:00:49.4    1.6
[11/09 21:18:04    781s] ---------------------------------------------------------------------------------------------
[11/09 21:18:04    781s]  placeDesign #1 TOTAL               0:00:40.0  ( 100.0 % )     0:00:40.0 /  0:01:01.9    1.5
[11/09 21:18:04    781s] ---------------------------------------------------------------------------------------------
[11/09 21:18:04    781s] 
[11/09 21:18:04    781s] <CMD> setDrawView place
[11/09 21:18:04    781s] <CMD> checkPlace ./RPT/place.rpt
[11/09 21:18:04    781s] OPERPROF: Starting checkPlace at level 1, MEM:2149.4M, EPOCH TIME: 1731212284.502664
[11/09 21:18:04    781s] Processing tracks to init pin-track alignment.
[11/09 21:18:04    781s] z: 2, totalTracks: 1
[11/09 21:18:04    781s] z: 4, totalTracks: 1
[11/09 21:18:04    781s] z: 6, totalTracks: 1
[11/09 21:18:04    781s] #spOpts: N=180 hrOri=1 hrSnap=1 rpCkHalo=4 
[11/09 21:18:04    781s] All LLGs are deleted
[11/09 21:18:04    781s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:18:04    781s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:18:04    781s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2149.4M, EPOCH TIME: 1731212284.508711
[11/09 21:18:04    781s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2149.4M, EPOCH TIME: 1731212284.508787
[11/09 21:18:04    781s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2149.4M, EPOCH TIME: 1731212284.509214
[11/09 21:18:04    781s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:18:04    781s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:18:04    781s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2149.4M, EPOCH TIME: 1731212284.509945
[11/09 21:18:04    781s] Max number of tech site patterns supported in site array is 256.
[11/09 21:18:04    781s] Core basic site is core7T
[11/09 21:18:04    781s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2149.4M, EPOCH TIME: 1731212284.511255
[11/09 21:18:04    781s] After signature check, allow fast init is false, keep pre-filter is true.
[11/09 21:18:04    781s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[11/09 21:18:04    781s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.002, REAL:0.002, MEM:2165.4M, EPOCH TIME: 1731212284.512918
[11/09 21:18:04    781s] SiteArray: non-trimmed site array dimensions = 232 x 1911
[11/09 21:18:04    781s] SiteArray: use 2,375,680 bytes
[11/09 21:18:04    781s] SiteArray: current memory after site array memory allocation 2165.4M
[11/09 21:18:04    781s] SiteArray: FP blocked sites are writable
[11/09 21:18:04    781s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:18:04    781s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2149.4M, EPOCH TIME: 1731212284.517726
[11/09 21:18:04    781s] Process 6919 wires and vias for routing blockage analysis
[11/09 21:18:04    781s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.011, REAL:0.006, MEM:2165.4M, EPOCH TIME: 1731212284.523461
[11/09 21:18:04    781s] SiteArray: number of non floorplan blocked sites for llg default is 443352
[11/09 21:18:04    781s] Atter site array init, number of instance map data is 0.
[11/09 21:18:04    781s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.035, REAL:0.021, MEM:2165.4M, EPOCH TIME: 1731212284.530819
[11/09 21:18:04    781s] 
[11/09 21:18:04    781s]  Pre_CCE_Colorizing is not ON! (0:0:27:0)
[11/09 21:18:04    781s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.039, REAL:0.024, MEM:2149.4M, EPOCH TIME: 1731212284.533522
[11/09 21:18:04    781s] ** NOTE: Created directory path './RPT' for file './RPT/place.rpt'.
[11/09 21:18:04    781s] Begin checking placement ... (start mem=2149.4M, init mem=2149.4M)
[11/09 21:18:04    781s] Begin checking exclusive groups violation ...
[11/09 21:18:04    781s] There are 0 groups to check, max #box is 0, total #box is 0
[11/09 21:18:04    781s] Finished checking exclusive groups violations. Found 0 Vio.
[11/09 21:18:04    781s] 
[11/09 21:18:04    781s] Running CheckPlace using 2 threads!...
[11/09 21:18:04    781s] 
[11/09 21:18:04    781s] ...checkPlace MT is done!
[11/09 21:18:04    781s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2149.4M, EPOCH TIME: 1731212284.683221
[11/09 21:18:04    781s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.009, REAL:0.009, MEM:2149.4M, EPOCH TIME: 1731212284.692562
[11/09 21:18:04    781s] *info: Placed = 14974          (Fixed = 4)
[11/09 21:18:04    781s] *info: Unplaced = 0           
[11/09 21:18:04    781s] Placement Density:45.85%(244159/532569)
[11/09 21:18:04    781s] Placement Density (including fixed std cells):45.85%(244159/532569)
[11/09 21:18:04    781s] All LLGs are deleted
[11/09 21:18:04    781s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:15133).
[11/09 21:18:04    781s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:18:04    781s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2149.4M, EPOCH TIME: 1731212284.700001
[11/09 21:18:04    781s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2149.4M, EPOCH TIME: 1731212284.700085
[11/09 21:18:04    781s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:18:04    781s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:18:04    781s] Finished checkPlace (total: cpu=0:00:00.3, real=0:00:00.0; vio checks: cpu=0:00:00.2, real=0:00:00.0; mem=2149.4M)
[11/09 21:18:04    781s] OPERPROF: Finished checkPlace at level 1, CPU:0.253, REAL:0.198, MEM:2149.4M, EPOCH TIME: 1731212284.700368
[11/09 21:18:04    781s] <CMD> saveDesign DBS/soc_top-placed.enc
[11/09 21:18:04    781s] #% Begin save design ... (date=11/09 21:18:04, mem=1771.2M)
[11/09 21:18:04    782s] % Begin Save ccopt configuration ... (date=11/09 21:18:04, mem=1771.2M)
[11/09 21:18:04    782s] % End Save ccopt configuration ... (date=11/09 21:18:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=1771.4M, current mem=1771.4M)
[11/09 21:18:04    782s] % Begin Save netlist data ... (date=11/09 21:18:04, mem=1771.4M)
[11/09 21:18:04    782s] Writing Binary DB to DBS/soc_top-placed.enc.dat/vbin/soc_top.v.bin in multi-threaded mode...
[11/09 21:18:04    782s] % End Save netlist data ... (date=11/09 21:18:04, total cpu=0:00:00.1, real=0:00:00.0, peak res=1771.4M, current mem=1771.4M)
[11/09 21:18:04    782s] Saving symbol-table file ...
[11/09 21:18:05    782s] Saving congestion map file DBS/soc_top-placed.enc.dat/soc_top.route.congmap.gz ...
[11/09 21:18:05    782s] % Begin Save AAE data ... (date=11/09 21:18:05, mem=1771.6M)
[11/09 21:18:05    782s] Saving AAE Data ...
[11/09 21:18:05    782s] % End Save AAE data ... (date=11/09 21:18:05, total cpu=0:00:00.0, real=0:00:00.0, peak res=1771.6M, current mem=1771.6M)
[11/09 21:18:05    782s] Saving preference file DBS/soc_top-placed.enc.dat/gui.pref.tcl ...
[11/09 21:18:05    782s] Saving mode setting ...
[11/09 21:18:05    782s] Saving global file ...
[11/09 21:18:06    782s] % Begin Save floorplan data ... (date=11/09 21:18:06, mem=1772.0M)
[11/09 21:18:06    782s] Saving floorplan file ...
[11/09 21:18:06    782s] % End Save floorplan data ... (date=11/09 21:18:06, total cpu=0:00:00.1, real=0:00:00.0, peak res=1772.0M, current mem=1772.0M)
[11/09 21:18:06    782s] Saving PG file DBS/soc_top-placed.enc.dat/soc_top.pg.gz, version#2, (Created by Innovus v21.15-s110_1 on Sat Nov  9 21:18:06 2024)
[11/09 21:18:06    782s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2150.9M) ***
[11/09 21:18:06    782s] Saving Drc markers ...
[11/09 21:18:06    782s] ... No Drc file written since there is no markers found.
[11/09 21:18:06    782s] % Begin Save placement data ... (date=11/09 21:18:06, mem=1771.4M)
[11/09 21:18:06    782s] ** Saving stdCellPlacement_binary (version# 2) ...
[11/09 21:18:06    782s] Save Adaptive View Pruning View Names to Binary file
[11/09 21:18:06    782s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2153.9M) ***
[11/09 21:18:06    782s] % End Save placement data ... (date=11/09 21:18:06, total cpu=0:00:00.0, real=0:00:00.0, peak res=1771.4M, current mem=1771.4M)
[11/09 21:18:06    782s] % Begin Save routing data ... (date=11/09 21:18:06, mem=1771.4M)
[11/09 21:18:06    782s] Saving route file ...
[11/09 21:18:06    782s] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=2150.9M) ***
[11/09 21:18:07    782s] % End Save routing data ... (date=11/09 21:18:06, total cpu=0:00:00.1, real=0:00:01.0, peak res=1771.4M, current mem=1771.4M)
[11/09 21:18:07    782s] Saving property file DBS/soc_top-placed.enc.dat/soc_top.prop
[11/09 21:18:07    782s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2153.9M) ***
[11/09 21:18:07    782s] % Begin Save power constraints data ... (date=11/09 21:18:07, mem=1771.4M)
[11/09 21:18:07    782s] % End Save power constraints data ... (date=11/09 21:18:07, total cpu=0:00:00.0, real=0:00:00.0, peak res=1771.4M, current mem=1771.4M)
[11/09 21:18:07    782s] Generated self-contained design soc_top-placed.enc.dat
[11/09 21:18:07    782s] #% End save design ... (date=11/09 21:18:07, total cpu=0:00:00.9, real=0:00:03.0, peak res=1772.0M, current mem=1771.6M)
[11/09 21:18:07    782s] *** Message Summary: 0 warning(s), 0 error(s)
[11/09 21:18:07    782s] 
[11/09 21:19:23    789s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[11/09 21:19:23    789s] <CMD> timeDesign -preCTS -pathReports -drvReports -slackReports -numPaths 1 -prefix soc_top_preCTS -outDir RPT
[11/09 21:19:23    789s] AAE DB initialization (MEM=2612.88 CPU=0:00:00.0 REAL=0:00:00.0) 
[11/09 21:19:23    789s] #optDebug: fT-S <1 1 0 0 0>
[11/09 21:19:23    789s] *** timeDesign #1 [begin] : totSession cpu/real = 0:13:09.9/2:00:15.6 (0.1), mem = 2612.9M
[11/09 21:19:23    790s] Setting timing_disable_library_data_to_data_checks to 'true'.
[11/09 21:19:23    790s] Setting timing_disable_user_data_to_data_checks to 'true'.
[11/09 21:19:23    790s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2608.9M, EPOCH TIME: 1731212363.810693
[11/09 21:19:23    790s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:19:23    790s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:19:23    790s] All LLGs are deleted
[11/09 21:19:23    790s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:19:23    790s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:19:23    790s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2608.9M, EPOCH TIME: 1731212363.810797
[11/09 21:19:23    790s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2608.9M, EPOCH TIME: 1731212363.810847
[11/09 21:19:23    790s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2608.9M, EPOCH TIME: 1731212363.810920
[11/09 21:19:23    790s] Start to check current routing status for nets...
[11/09 21:19:23    790s] All nets are already routed correctly.
[11/09 21:19:23    790s] End to check current routing status for nets (mem=2608.9M)
[11/09 21:19:23    790s] Extraction called for design 'soc_top' of instances=15318 and nets=15272 using extraction engine 'preRoute' .
[11/09 21:19:23    790s] PreRoute RC Extraction called for design soc_top.
[11/09 21:19:23    790s] RC Extraction called in multi-corner(2) mode.
[11/09 21:19:23    790s] RCMode: PreRoute
[11/09 21:19:23    790s]       RC Corner Indexes            0       1   
[11/09 21:19:23    790s] Capacitance Scaling Factor   : 1.00000 1.00000 
[11/09 21:19:23    790s] Resistance Scaling Factor    : 1.00000 1.00000 
[11/09 21:19:23    790s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[11/09 21:19:23    790s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[11/09 21:19:23    790s] Shrink Factor                : 1.00000
[11/09 21:19:23    790s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/09 21:19:23    790s] Using capacitance table file ...
[11/09 21:19:23    790s] 
[11/09 21:19:23    790s] Trim Metal Layers:
[11/09 21:19:23    790s] LayerId::1 widthSet size::4
[11/09 21:19:23    790s] LayerId::2 widthSet size::4
[11/09 21:19:23    790s] LayerId::3 widthSet size::4
[11/09 21:19:23    790s] LayerId::4 widthSet size::4
[11/09 21:19:23    790s] LayerId::5 widthSet size::4
[11/09 21:19:23    790s] LayerId::6 widthSet size::3
[11/09 21:19:23    790s] Updating RC grid for preRoute extraction ...
[11/09 21:19:23    790s] eee: pegSigSF::1.070000
[11/09 21:19:23    790s] Initializing multi-corner capacitance tables ... 
[11/09 21:19:23    790s] Initializing multi-corner resistance tables ...
[11/09 21:19:23    790s] eee: l::1 avDens::0.130419 usedTrk::3794.659821 availTrk::29095.804833 sigTrk::3794.659821
[11/09 21:19:23    790s] eee: l::2 avDens::0.134342 usedTrk::3780.972454 availTrk::28144.435177 sigTrk::3780.972454
[11/09 21:19:23    790s] eee: l::3 avDens::0.305933 usedTrk::8968.087908 availTrk::29313.933536 sigTrk::8968.087908
[11/09 21:19:23    790s] eee: l::4 avDens::0.148038 usedTrk::4292.641335 availTrk::28996.900804 sigTrk::4292.641335
[11/09 21:19:23    790s] eee: l::5 avDens::0.024396 usedTrk::840.185459 availTrk::34440.000000 sigTrk::840.185459
[11/09 21:19:23    790s] eee: l::6 avDens::0.047566 usedTrk::802.443878 availTrk::16870.000000 sigTrk::802.443878
[11/09 21:19:23    790s] {RT wc 0 4 4 0}
[11/09 21:19:23    790s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.302877 uaWl=1.000000 uaWlH=0.251853 aWlH=0.000000 lMod=0 pMax=0.840000 pMod=82 wcR=0.555600 newSi=0.001600 wHLS=1.389000 siPrev=0 viaL=0.000000
[11/09 21:19:24    790s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 2616.883M)
[11/09 21:19:24    790s] Effort level <high> specified for reg2reg path_group
[11/09 21:19:24    790s] All LLGs are deleted
[11/09 21:19:24    790s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:19:24    790s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:19:24    790s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2651.1M, EPOCH TIME: 1731212364.295538
[11/09 21:19:24    790s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2651.1M, EPOCH TIME: 1731212364.295631
[11/09 21:19:24    790s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2651.1M, EPOCH TIME: 1731212364.299408
[11/09 21:19:24    790s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:19:24    790s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:19:24    790s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2683.1M, EPOCH TIME: 1731212364.300485
[11/09 21:19:24    790s] Max number of tech site patterns supported in site array is 256.
[11/09 21:19:24    790s] Core basic site is core7T
[11/09 21:19:24    790s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2683.1M, EPOCH TIME: 1731212364.302063
[11/09 21:19:24    790s] After signature check, allow fast init is false, keep pre-filter is true.
[11/09 21:19:24    790s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[11/09 21:19:24    790s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.002, REAL:0.002, MEM:2691.1M, EPOCH TIME: 1731212364.303584
[11/09 21:19:24    790s] SiteArray: non-trimmed site array dimensions = 232 x 1911
[11/09 21:19:24    790s] SiteArray: use 2,375,680 bytes
[11/09 21:19:24    790s] SiteArray: current memory after site array memory allocation 2691.1M
[11/09 21:19:24    790s] SiteArray: FP blocked sites are writable
[11/09 21:19:24    790s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2675.1M, EPOCH TIME: 1731212364.308558
[11/09 21:19:24    790s] Process 6919 wires and vias for routing blockage analysis
[11/09 21:19:24    790s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.011, REAL:0.006, MEM:2691.1M, EPOCH TIME: 1731212364.314649
[11/09 21:19:24    790s] SiteArray: number of non floorplan blocked sites for llg default is 443352
[11/09 21:19:24    790s] Atter site array init, number of instance map data is 0.
[11/09 21:19:24    790s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.037, REAL:0.022, MEM:2691.1M, EPOCH TIME: 1731212364.322319
[11/09 21:19:24    790s] 
[11/09 21:19:24    790s]  Pre_CCE_Colorizing is not ON! (0:0:27:0)
[11/09 21:19:24    790s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.044, REAL:0.030, MEM:2675.1M, EPOCH TIME: 1731212364.329032
[11/09 21:19:24    790s] All LLGs are deleted
[11/09 21:19:24    790s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:163).
[11/09 21:19:24    790s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:19:24    790s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2675.1M, EPOCH TIME: 1731212364.337522
[11/09 21:19:24    790s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2675.1M, EPOCH TIME: 1731212364.337598
[11/09 21:19:24    790s] Starting delay calculation for Setup views
[11/09 21:19:24    790s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/09 21:19:24    790s] #################################################################################
[11/09 21:19:24    790s] # Design Stage: PreRoute
[11/09 21:19:24    790s] # Design Name: soc_top
[11/09 21:19:24    790s] # Design Mode: 180nm
[11/09 21:19:24    790s] # Analysis Mode: MMMC Non-OCV 
[11/09 21:19:24    790s] # Parasitics Mode: No SPEF/RCDB 
[11/09 21:19:24    790s] # Signoff Settings: SI Off 
[11/09 21:19:24    790s] #################################################################################
[11/09 21:19:24    790s] Topological Sorting (REAL = 0:00:00.0, MEM = 2673.1M, InitMEM = 2673.1M)
[11/09 21:19:24    790s] Calculate delays in BcWc mode...
[11/09 21:19:24    790s] Start delay calculation (fullDC) (2 T). (MEM=2673.05)
[11/09 21:19:24    790s] Start AAE Lib Loading. (MEM=2684.57)
[11/09 21:19:24    790s] End AAE Lib Loading. (MEM=2703.65 CPU=0:00:00.0 Real=0:00:00.0)
[11/09 21:19:24    790s] End AAE Lib Interpolated Model. (MEM=2703.65 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:19:25    792s] Total number of fetched objects 15128
[11/09 21:19:25    792s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[11/09 21:19:25    792s] End delay calculation. (MEM=2805.11 CPU=0:00:01.6 REAL=0:00:01.0)
[11/09 21:19:25    792s] End delay calculation (fullDC). (MEM=2805.11 CPU=0:00:02.0 REAL=0:00:01.0)
[11/09 21:19:25    792s] *** CDM Built up (cpu=0:00:02.0  real=0:00:01.0  mem= 2805.1M) ***
[11/09 21:19:25    793s] *** Done Building Timing Graph (cpu=0:00:02.4 real=0:00:01.0 totSessionCpu=0:13:13 mem=2789.1M)
[11/09 21:19:27    793s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  5.668  |  5.668  | 88.152  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1376   |  1372   |   206   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     21 (21)      |   -0.161   |     22 (22)      |
|   max_tran     |    418 (7577)    |   -8.407   |    418 (7577)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/09 21:19:27    793s] All LLGs are deleted
[11/09 21:19:27    793s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:19:27    793s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:19:27    793s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2751.9M, EPOCH TIME: 1731212367.848511
[11/09 21:19:27    793s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2751.9M, EPOCH TIME: 1731212367.848594
[11/09 21:19:27    793s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2751.9M, EPOCH TIME: 1731212367.852328
[11/09 21:19:27    793s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:19:27    793s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:19:27    793s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2783.9M, EPOCH TIME: 1731212367.853176
[11/09 21:19:27    793s] Max number of tech site patterns supported in site array is 256.
[11/09 21:19:27    793s] Core basic site is core7T
[11/09 21:19:27    793s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2783.9M, EPOCH TIME: 1731212367.854625
[11/09 21:19:27    793s] After signature check, allow fast init is true, keep pre-filter is true.
[11/09 21:19:27    793s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/09 21:19:27    793s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.002, REAL:0.001, MEM:2783.9M, EPOCH TIME: 1731212367.855747
[11/09 21:19:27    793s] Fast DP-INIT is on for default
[11/09 21:19:27    793s] Atter site array init, number of instance map data is 0.
[11/09 21:19:27    793s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.009, REAL:0.007, MEM:2783.9M, EPOCH TIME: 1731212367.859717
[11/09 21:19:27    793s] 
[11/09 21:19:27    793s]  Pre_CCE_Colorizing is not ON! (0:0:27:0)
[11/09 21:19:27    793s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.017, REAL:0.013, MEM:2745.3M, EPOCH TIME: 1731212367.865795
[11/09 21:19:27    793s] All LLGs are deleted
[11/09 21:19:27    793s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:163).
[11/09 21:19:27    793s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:19:27    793s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2745.3M, EPOCH TIME: 1731212367.873620
[11/09 21:19:27    793s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2745.3M, EPOCH TIME: 1731212367.873687
[11/09 21:19:27    793s] Density: 45.846%
Routing Overflow: 0.22% H and 0.00% V
------------------------------------------------------------------
All LLGs are deleted
[11/09 21:19:27    793s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:19:27    793s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:19:27    793s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2745.3M, EPOCH TIME: 1731212367.879953
[11/09 21:19:27    793s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2745.3M, EPOCH TIME: 1731212367.880024
[11/09 21:19:27    793s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2745.3M, EPOCH TIME: 1731212367.883361
[11/09 21:19:27    793s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:19:27    793s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:19:27    793s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2745.3M, EPOCH TIME: 1731212367.883626
[11/09 21:19:27    793s] Max number of tech site patterns supported in site array is 256.
[11/09 21:19:27    793s] Core basic site is core7T
[11/09 21:19:27    793s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2745.3M, EPOCH TIME: 1731212367.884979
[11/09 21:19:27    793s] After signature check, allow fast init is true, keep pre-filter is true.
[11/09 21:19:27    793s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/09 21:19:27    793s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.002, REAL:0.002, MEM:2761.3M, EPOCH TIME: 1731212367.886568
[11/09 21:19:27    793s] Fast DP-INIT is on for default
[11/09 21:19:27    793s] Atter site array init, number of instance map data is 0.
[11/09 21:19:27    793s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.009, REAL:0.007, MEM:2761.3M, EPOCH TIME: 1731212367.890294
[11/09 21:19:27    793s] 
[11/09 21:19:27    793s]  Pre_CCE_Colorizing is not ON! (0:0:27:0)
[11/09 21:19:27    793s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.016, REAL:0.013, MEM:2745.3M, EPOCH TIME: 1731212367.896034
[11/09 21:19:27    793s] All LLGs are deleted
[11/09 21:19:27    793s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:163).
[11/09 21:19:27    793s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:19:27    793s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2745.3M, EPOCH TIME: 1731212367.903620
[11/09 21:19:27    793s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2745.3M, EPOCH TIME: 1731212367.903683
[11/09 21:19:27    793s] Reported timing to dir RPT
[11/09 21:19:27    793s] Total CPU time: 3.82 sec
[11/09 21:19:27    793s] Total Real time: 4.0 sec
[11/09 21:19:27    793s] Total Memory Usage: 2745.34375 Mbytes
[11/09 21:19:27    793s] Info: pop threads available for lower-level modules during optimization.
[11/09 21:19:27    793s] *** timeDesign #1 [finish] : cpu/real = 0:00:03.8/0:00:04.3 (0.9), totSession cpu/real = 0:13:13.7/2:00:19.9 (0.1), mem = 2745.3M
[11/09 21:19:27    793s] 
[11/09 21:19:27    793s] =============================================================================================
[11/09 21:19:27    793s]  Final TAT Report : timeDesign #1                                               21.15-s110_1
[11/09 21:19:27    793s] =============================================================================================
[11/09 21:19:27    793s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/09 21:19:27    793s] ---------------------------------------------------------------------------------------------
[11/09 21:19:27    793s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 21:19:27    793s] [ OptSummaryReport       ]      1   0:00:00.1  (   2.8 % )     0:00:03.6 /  0:00:03.0    0.8
[11/09 21:19:27    793s] [ DrvReport              ]      1   0:00:01.9  (  44.6 % )     0:00:01.9 /  0:00:00.4    0.2
[11/09 21:19:27    793s] [ ExtractRC              ]      1   0:00:00.2  (   4.0 % )     0:00:00.2 /  0:00:00.2    1.0
[11/09 21:19:27    793s] [ TimingUpdate           ]      1   0:00:00.2  (   5.2 % )     0:00:01.4 /  0:00:02.4    1.7
[11/09 21:19:27    793s] [ FullDelayCalc          ]      1   0:00:01.2  (  27.5 % )     0:00:01.2 /  0:00:02.0    1.7
[11/09 21:19:27    793s] [ TimingReport           ]      1   0:00:00.1  (   2.2 % )     0:00:00.1 /  0:00:00.1    0.6
[11/09 21:19:27    793s] [ GenerateReports        ]      1   0:00:00.1  (   2.4 % )     0:00:00.1 /  0:00:00.1    0.5
[11/09 21:19:27    793s] [ MISC                   ]          0:00:00.5  (  11.4 % )     0:00:00.5 /  0:00:00.6    1.3
[11/09 21:19:27    793s] ---------------------------------------------------------------------------------------------
[11/09 21:19:27    793s]  timeDesign #1 TOTAL                0:00:04.3  ( 100.0 % )     0:00:04.3 /  0:00:03.8    0.9
[11/09 21:19:27    793s] ---------------------------------------------------------------------------------------------
[11/09 21:19:27    793s] 
[11/09 21:22:07    809s] <CMD> setMultiCpuUsage -localCpu 2 -keepLicense true -acquireLicense 2
[11/09 21:22:07    809s] Setting releaseMultiCpuLicenseMode to false.
[11/09 21:22:07    809s] <CMD> set_ccopt_property route_type_override_preferred_routing_layer_effort none
[11/09 21:22:07    809s] <CMD> setDesignMode -topRoutingLayer 4
[11/09 21:22:07    809s] <CMD> setDesignMode -bottomRoutingLayer 2
[11/09 21:22:07    809s] <CMD> create_route_type -name clkroute -top_preferred_layer 4
[11/09 21:22:07    809s] <CMD> set_ccopt_property route_type clkroute -net_type trunk
[11/09 21:22:07    809s] <CMD> set_ccopt_property route_type clkroute -net_type leaf
[11/09 21:22:07    809s] <CMD> set_ccopt_property buffer_cells BUFX1
[11/09 21:22:07    809s] <CMD> set_ccopt_property inverter_cells {INVX1 INVX2 INVX4 INVX8 INVX16 INVX32}
[11/09 21:22:07    809s] <CMD> create_ccopt_clock_tree_spec -file ccopt.spec
[11/09 21:22:07    809s] Creating clock tree spec for modes (timing configs): constraint
[11/09 21:22:07    809s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[11/09 21:22:07    809s] Reset timing graph...
[11/09 21:22:07    809s] Ignoring AAE DB Resetting ...
[11/09 21:22:07    809s] Reset timing graph done.
[11/09 21:22:07    809s] Ignoring AAE DB Resetting ...
[11/09 21:22:08    809s] Analyzing clock structure...
[11/09 21:22:08    810s] Analyzing clock structure done.
[11/09 21:22:08    810s] Reset timing graph...
[11/09 21:22:08    810s] Ignoring AAE DB Resetting ...
[11/09 21:22:08    810s] Reset timing graph done.
[11/09 21:22:08    810s] Wrote: ccopt.spec
[11/09 21:22:08    810s] <CMD> get_ccopt_clock_trees
[11/09 21:22:08    810s] <CMD_INTERNAL> ccopt_check_and_flatten_ilms_no_restore
[11/09 21:22:08    810s] <CMD> set_ccopt_property cts_is_sdc_clock_root -pin clk true
[11/09 21:22:08    810s] <CMD> create_ccopt_clock_tree -name clk -source clk -no_skew_group
[11/09 21:22:08    810s] Extracting original clock gating for clk...
[11/09 21:22:08    810s]   clock_tree clk contains 1206 sinks and 0 clock gates.
[11/09 21:22:08    810s] Extracting original clock gating for clk done.
[11/09 21:22:08    810s] <CMD> set_ccopt_property clock_period -pin clk 100
[11/09 21:22:08    810s] <CMD> set_ccopt_property timing_connectivity_info {}
[11/09 21:22:08    810s] <CMD> create_ccopt_skew_group -name clk/constraint -sources clk -auto_sinks
[11/09 21:22:08    810s] The skew group clk/constraint was created. It contains 1206 sinks and 1 sources.
[11/09 21:22:08    810s] <CMD> set_ccopt_property include_source_latency -skew_group clk/constraint true
[11/09 21:22:08    810s] <CMD> set_ccopt_property extracted_from_clock_name -skew_group clk/constraint clk
[11/09 21:22:08    810s] <CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group clk/constraint constraint
[11/09 21:22:08    810s] <CMD> set_ccopt_property extracted_from_delay_corners -skew_group clk/constraint {wc bc}
[11/09 21:22:08    810s] <CMD> check_ccopt_clock_tree_convergence
[11/09 21:22:08    810s] Checking clock tree convergence...
[11/09 21:22:08    810s] Checking clock tree convergence done.
[11/09 21:22:08    810s] <CMD> get_ccopt_property auto_design_state_for_ilms
[11/09 21:22:08    810s] <CMD> ccopt_design -cts
[11/09 21:22:08    810s] Turning off fast DC mode.
[11/09 21:22:08    810s] *** ccopt_design #1 [begin] : totSession cpu/real = 0:13:30.1/2:03:00.3 (0.1), mem = 2735.8M
[11/09 21:22:08    810s] Runtime...
[11/09 21:22:08    810s] **INFO: User's settings:
[11/09 21:22:08    810s] setNanoRouteMode -extractThirdPartyCompatible  false
[11/09 21:22:08    810s] setDesignMode -bottomRoutingLayer              2
[11/09 21:22:08    810s] setDesignMode -process                         180
[11/09 21:22:08    810s] setDesignMode -topRoutingLayer                 4
[11/09 21:22:08    810s] setExtractRCMode -coupling_c_th                3
[11/09 21:22:08    810s] setExtractRCMode -engine                       preRoute
[11/09 21:22:08    810s] setExtractRCMode -relative_c_th                0.03
[11/09 21:22:08    810s] setExtractRCMode -total_c_th                   5
[11/09 21:22:08    810s] setDelayCalMode -enable_high_fanout            true
[11/09 21:22:08    810s] setDelayCalMode -engine                        aae
[11/09 21:22:08    810s] setDelayCalMode -ignoreNetLoad                 false
[11/09 21:22:08    810s] setDelayCalMode -socv_accuracy_mode            low
[11/09 21:22:08    810s] setPlaceMode -place_global_cong_effort         high
[11/09 21:22:08    810s] setPlaceMode -place_global_max_density         0.45
[11/09 21:22:08    810s] setPlaceMode -place_global_place_io_pins       true
[11/09 21:22:08    810s] setPlaceMode -timingDriven                     true
[11/09 21:22:08    810s] 
[11/09 21:22:08    810s] (ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[11/09 21:22:08    810s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[11/09 21:22:08    810s] Set place::cacheFPlanSiteMark to 1
[11/09 21:22:08    810s] CCOpt::Phase::Initialization...
[11/09 21:22:08    810s] Check Prerequisites...
[11/09 21:22:08    810s] Leaving CCOpt scope - CheckPlace...
[11/09 21:22:08    810s] OPERPROF: Starting checkPlace at level 1, MEM:2735.8M, EPOCH TIME: 1731212528.487911
[11/09 21:22:08    810s] Processing tracks to init pin-track alignment.
[11/09 21:22:08    810s] z: 2, totalTracks: 1
[11/09 21:22:08    810s] z: 4, totalTracks: 1
[11/09 21:22:08    810s] z: 6, totalTracks: 1
[11/09 21:22:08    810s] #spOpts: N=180 hrOri=1 hrSnap=1 rpCkHalo=4 
[11/09 21:22:08    810s] All LLGs are deleted
[11/09 21:22:08    810s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:22:08    810s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:22:08    810s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2735.8M, EPOCH TIME: 1731212528.496058
[11/09 21:22:08    810s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2735.8M, EPOCH TIME: 1731212528.496160
[11/09 21:22:08    810s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2735.8M, EPOCH TIME: 1731212528.496655
[11/09 21:22:08    810s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:22:08    810s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:22:08    810s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2735.8M, EPOCH TIME: 1731212528.497905
[11/09 21:22:08    810s] Max number of tech site patterns supported in site array is 256.
[11/09 21:22:08    810s] Core basic site is core7T
[11/09 21:22:08    810s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2735.8M, EPOCH TIME: 1731212528.498363
[11/09 21:22:08    810s] After signature check, allow fast init is false, keep pre-filter is true.
[11/09 21:22:08    810s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[11/09 21:22:08    810s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.003, REAL:0.002, MEM:2751.8M, EPOCH TIME: 1731212528.500565
[11/09 21:22:08    810s] SiteArray: non-trimmed site array dimensions = 232 x 1911
[11/09 21:22:08    810s] SiteArray: use 2,375,680 bytes
[11/09 21:22:08    810s] SiteArray: current memory after site array memory allocation 2751.8M
[11/09 21:22:08    810s] SiteArray: FP blocked sites are writable
[11/09 21:22:08    810s] SiteArray: number of non floorplan blocked sites for llg default is 443352
[11/09 21:22:08    810s] Atter site array init, number of instance map data is 0.
[11/09 21:22:08    810s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.027, REAL:0.016, MEM:2735.8M, EPOCH TIME: 1731212528.514072
[11/09 21:22:08    810s] 
[11/09 21:22:08    810s]  Pre_CCE_Colorizing is not ON! (0:0:27:0)
[11/09 21:22:08    810s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.032, REAL:0.020, MEM:2735.8M, EPOCH TIME: 1731212528.516981
[11/09 21:22:08    810s] Begin checking placement ... (start mem=2735.8M, init mem=2735.8M)
[11/09 21:22:08    810s] Begin checking exclusive groups violation ...
[11/09 21:22:08    810s] There are 0 groups to check, max #box is 0, total #box is 0
[11/09 21:22:08    810s] Finished checking exclusive groups violations. Found 0 Vio.
[11/09 21:22:08    810s] 
[11/09 21:22:08    810s] Running CheckPlace using 2 threads!...
[11/09 21:22:08    810s] 
[11/09 21:22:08    810s] ...checkPlace MT is done!
[11/09 21:22:08    810s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2735.8M, EPOCH TIME: 1731212528.606469
[11/09 21:22:08    810s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.008, REAL:0.008, MEM:2735.8M, EPOCH TIME: 1731212528.614868
[11/09 21:22:08    810s] *info: Placed = 14974          (Fixed = 4)
[11/09 21:22:08    810s] *info: Unplaced = 0           
[11/09 21:22:08    810s] Placement Density:45.85%(244159/532569)
[11/09 21:22:08    810s] Placement Density (including fixed std cells):45.85%(244159/532569)
[11/09 21:22:08    810s] All LLGs are deleted
[11/09 21:22:08    810s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:15133).
[11/09 21:22:08    810s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:22:08    810s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2735.8M, EPOCH TIME: 1731212528.623002
[11/09 21:22:08    810s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2735.8M, EPOCH TIME: 1731212528.623204
[11/09 21:22:08    810s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:22:08    810s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:22:08    810s] Finished checkPlace (total: cpu=0:00:00.2, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=2735.8M)
[11/09 21:22:08    810s] OPERPROF: Finished checkPlace at level 1, CPU:0.194, REAL:0.137, MEM:2735.8M, EPOCH TIME: 1731212528.625099
[11/09 21:22:08    810s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.2 real=0:00:00.2)
[11/09 21:22:08    810s] Innovus will update I/O latencies
[11/09 21:22:08    810s] Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[11/09 21:22:08    810s] 
[11/09 21:22:08    810s] 
[11/09 21:22:08    810s] 
[11/09 21:22:08    810s] Check Prerequisites done. (took cpu=0:00:00.2 real=0:00:00.2)
[11/09 21:22:08    810s] CCOpt::Phase::Initialization done. (took cpu=0:00:00.2 real=0:00:00.2)
[11/09 21:22:08    810s] Info: 2 threads available for lower-level modules during optimization.
[11/09 21:22:08    810s] Executing ccopt post-processing.
[11/09 21:22:08    810s] Synthesizing clock trees with CCOpt...
[11/09 21:22:08    810s] *** CTS #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:13:30.4/2:03:00.5 (0.1), mem = 2735.8M
[11/09 21:22:08    810s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[11/09 21:22:08    810s] CCOpt::Phase::PreparingToBalance...
[11/09 21:22:08    810s] Leaving CCOpt scope - Initializing power interface...
[11/09 21:22:08    810s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 21:22:08    810s] 
[11/09 21:22:08    810s] Positive (advancing) pin insertion delays
[11/09 21:22:08    810s] =========================================
[11/09 21:22:08    810s] 
[11/09 21:22:08    810s] Found 0 advancing pin insertion delay (0.000% of 1206 clock tree sinks)
[11/09 21:22:08    810s] 
[11/09 21:22:08    810s] Negative (delaying) pin insertion delays
[11/09 21:22:08    810s] ========================================
[11/09 21:22:08    810s] 
[11/09 21:22:08    810s] Found 0 delaying pin insertion delay (0.000% of 1206 clock tree sinks)
[11/09 21:22:08    810s] Notify start of optimization...
[11/09 21:22:08    810s] Notify start of optimization done.
[11/09 21:22:08    810s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[11/09 21:22:08    810s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2735.8M, EPOCH TIME: 1731212528.652398
[11/09 21:22:08    810s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:22:08    810s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:22:08    810s] All LLGs are deleted
[11/09 21:22:08    810s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:22:08    810s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:22:08    810s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2735.8M, EPOCH TIME: 1731212528.652493
[11/09 21:22:08    810s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2735.8M, EPOCH TIME: 1731212528.652533
[11/09 21:22:08    810s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.005, REAL:0.005, MEM:2708.8M, EPOCH TIME: 1731212528.657005
[11/09 21:22:08    810s] ### Creating LA Mngr. totSessionCpu=0:13:30 mem=2708.8M
[11/09 21:22:08    810s] ### Creating LA Mngr, finished. totSessionCpu=0:13:30 mem=2708.8M
[11/09 21:22:08    810s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2708.83 MB )
[11/09 21:22:08    810s] (I)      ==================== Layers =====================
[11/09 21:22:08    810s] (I)      +-----+----+---------+---------+--------+-------+
[11/09 21:22:08    810s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/09 21:22:08    810s] (I)      +-----+----+---------+---------+--------+-------+
[11/09 21:22:08    810s] (I)      |  33 |  0 |    CONT |     cut |      1 |       |
[11/09 21:22:08    810s] (I)      |   1 |  1 |  METAL1 |    wire |      1 |       |
[11/09 21:22:08    810s] (I)      |  34 |  1 |   VIA12 |     cut |      1 |       |
[11/09 21:22:08    810s] (I)      |   2 |  2 |  METAL2 |    wire |      1 |       |
[11/09 21:22:08    810s] (I)      |  35 |  2 |   VIA23 |     cut |      1 |       |
[11/09 21:22:08    810s] (I)      |   3 |  3 |  METAL3 |    wire |      1 |       |
[11/09 21:22:08    810s] (I)      |  36 |  3 |   VIA34 |     cut |      1 |       |
[11/09 21:22:08    810s] (I)      |   4 |  4 |  METAL4 |    wire |      1 |       |
[11/09 21:22:08    810s] (I)      |  37 |  4 |   VIA45 |     cut |      1 |       |
[11/09 21:22:08    810s] (I)      |   5 |  5 |  METAL5 |    wire |      1 |       |
[11/09 21:22:08    810s] (I)      |  38 |  5 |   VIA56 |     cut |      1 |       |
[11/09 21:22:08    810s] (I)      |   6 |  6 |  METAL6 |    wire |      1 |       |
[11/09 21:22:08    810s] (I)      +-----+----+---------+---------+--------+-------+
[11/09 21:22:08    810s] (I)      |  64 | 64 |   POLY1 |   other |        |    MS |
[11/09 21:22:08    810s] (I)      |   0 |  0 |   POLY2 |   other |        |    MS |
[11/09 21:22:08    810s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[11/09 21:22:08    810s] (I)      +-----+----+---------+---------+--------+-------+
[11/09 21:22:08    810s] (I)      Started Import and model ( Curr Mem: 2708.83 MB )
[11/09 21:22:08    810s] (I)      Default pattern map key = soc_top_default.
[11/09 21:22:08    810s] (I)      == Non-default Options ==
[11/09 21:22:08    810s] (I)      Maximum routing layer                              : 4
[11/09 21:22:08    810s] (I)      Number of threads                                  : 2
[11/09 21:22:08    810s] (I)      Method to set GCell size                           : row
[11/09 21:22:08    810s] (I)      Counted 9181 PG shapes. We will not process PG shapes layer by layer.
[11/09 21:22:08    810s] (I)      Use row-based GCell size
[11/09 21:22:08    810s] (I)      Use row-based GCell align
[11/09 21:22:08    810s] (I)      layer 0 area = 808000
[11/09 21:22:08    810s] (I)      layer 1 area = 808000
[11/09 21:22:08    810s] (I)      layer 2 area = 808000
[11/09 21:22:08    810s] (I)      layer 3 area = 808000
[11/09 21:22:08    810s] (I)      GCell unit size   : 7840
[11/09 21:22:08    810s] (I)      GCell multiplier  : 1
[11/09 21:22:08    810s] (I)      GCell row height  : 7840
[11/09 21:22:08    810s] (I)      Actual row height : 7840
[11/09 21:22:08    810s] (I)      GCell align ref   : 626560 626560
[11/09 21:22:08    810s] [NR-eGR] Track table information for default rule: 
[11/09 21:22:08    810s] [NR-eGR] METAL1 has single uniform track structure
[11/09 21:22:08    810s] [NR-eGR] METAL2 has single uniform track structure
[11/09 21:22:08    810s] [NR-eGR] METAL3 has single uniform track structure
[11/09 21:22:08    810s] [NR-eGR] METAL4 has single uniform track structure
[11/09 21:22:08    810s] [NR-eGR] METAL5 has single uniform track structure
[11/09 21:22:08    810s] [NR-eGR] METAL6 has single uniform track structure
[11/09 21:22:08    810s] (I)      ============== Default via ===============
[11/09 21:22:08    810s] (I)      +---+------------------+-----------------+
[11/09 21:22:08    810s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[11/09 21:22:08    810s] (I)      +---+------------------+-----------------+
[11/09 21:22:08    810s] (I)      | 1 |    4  VIA12_VV   |    4  VIA12_VV  |
[11/09 21:22:08    810s] (I)      | 2 |    5  VIA2       |    5  VIA2      |
[11/09 21:22:08    810s] (I)      | 3 |    8  VIA3       |    8  VIA3      |
[11/09 21:22:08    810s] (I)      | 4 |   11  VIA4       |   11  VIA4      |
[11/09 21:22:08    810s] (I)      | 5 |   14  VIA5       |   15  VIA5EAST  |
[11/09 21:22:08    810s] (I)      +---+------------------+-----------------+
[11/09 21:22:08    810s] [NR-eGR] Read 10047 PG shapes
[11/09 21:22:08    810s] [NR-eGR] Read 0 clock shapes
[11/09 21:22:08    810s] [NR-eGR] Read 0 other shapes
[11/09 21:22:08    810s] [NR-eGR] #Routing Blockages  : 0
[11/09 21:22:08    810s] [NR-eGR] #Instance Blockages : 28804
[11/09 21:22:08    810s] [NR-eGR] #PG Blockages       : 10047
[11/09 21:22:08    810s] [NR-eGR] #Halo Blockages     : 0
[11/09 21:22:08    810s] [NR-eGR] #Boundary Blockages : 0
[11/09 21:22:08    810s] [NR-eGR] #Clock Blockages    : 0
[11/09 21:22:08    810s] [NR-eGR] #Other Blockages    : 0
[11/09 21:22:08    810s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/09 21:22:08    810s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/09 21:22:08    810s] [NR-eGR] Read 15124 nets ( ignored 0 )
[11/09 21:22:08    810s] (I)      early_global_route_priority property id does not exist.
[11/09 21:22:08    810s] (I)      Read Num Blocks=38851  Num Prerouted Wires=0  Num CS=0
[11/09 21:22:08    810s] (I)      Layer 1 (V) : #blockages 23209 : #preroutes 0
[11/09 21:22:08    810s] (I)      Layer 2 (H) : #blockages 9876 : #preroutes 0
[11/09 21:22:08    810s] (I)      Layer 3 (V) : #blockages 5766 : #preroutes 0
[11/09 21:22:08    810s] (I)      Number of ignored nets                =      0
[11/09 21:22:08    810s] (I)      Number of connected nets              =      0
[11/09 21:22:08    810s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/09 21:22:08    810s] (I)      Number of clock nets                  =      3.  Ignored: No
[11/09 21:22:08    810s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/09 21:22:08    810s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/09 21:22:08    810s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/09 21:22:08    810s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/09 21:22:08    810s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/09 21:22:08    810s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[11/09 21:22:08    810s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/09 21:22:08    810s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[11/09 21:22:08    810s] (I)      Ndr track 0 does not exist
[11/09 21:22:08    810s] (I)      ---------------------Grid Graph Info--------------------
[11/09 21:22:08    810s] (I)      Routing area        : (0, 0) - (3393440, 3073120)
[11/09 21:22:08    810s] (I)      Core area           : (626560, 626560) - (2766880, 2446560)
[11/09 21:22:08    810s] (I)      Site width          :  1120  (dbu)
[11/09 21:22:08    810s] (I)      Row height          :  7840  (dbu)
[11/09 21:22:08    810s] (I)      GCell row height    :  7840  (dbu)
[11/09 21:22:08    810s] (I)      GCell width         :  7840  (dbu)
[11/09 21:22:08    810s] (I)      GCell height        :  7840  (dbu)
[11/09 21:22:08    810s] (I)      Grid                :   432   392     4
[11/09 21:22:08    810s] (I)      Layer numbers       :     1     2     3     4
[11/09 21:22:08    810s] (I)      Vertical capacity   :     0  7840     0  7840
[11/09 21:22:08    810s] (I)      Horizontal capacity :     0     0  7840     0
[11/09 21:22:08    810s] (I)      Default wire width  :   460   560   560   560
[11/09 21:22:08    810s] (I)      Default wire space  :   460   560   560   560
[11/09 21:22:08    810s] (I)      Default wire pitch  :   920  1120  1120  1120
[11/09 21:22:08    810s] (I)      Default pitch size  :   920  1120  1120  1120
[11/09 21:22:08    810s] (I)      First track coord   :  1040  1040  1040  1040
[11/09 21:22:08    810s] (I)      Num tracks per GCell:  8.52  7.00  7.00  7.00
[11/09 21:22:08    810s] (I)      Total num of tracks :  2743  3029  2743  3029
[11/09 21:22:08    810s] (I)      Num of masks        :     1     1     1     1
[11/09 21:22:08    810s] (I)      Num of trim masks   :     0     0     0     0
[11/09 21:22:08    810s] (I)      --------------------------------------------------------
[11/09 21:22:08    810s] 
[11/09 21:22:08    810s] [NR-eGR] ============ Routing rule table ============
[11/09 21:22:08    810s] [NR-eGR] Rule id: 0  Nets: 15108
[11/09 21:22:08    810s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[11/09 21:22:08    810s] (I)                    Layer     2     3     4 
[11/09 21:22:08    810s] (I)                    Pitch  1120  1120  1120 
[11/09 21:22:08    810s] (I)             #Used tracks     1     1     1 
[11/09 21:22:08    810s] (I)       #Fully used tracks     1     1     1 
[11/09 21:22:08    810s] [NR-eGR] ========================================
[11/09 21:22:08    810s] [NR-eGR] 
[11/09 21:22:08    810s] (I)      =============== Blocked Tracks ===============
[11/09 21:22:08    810s] (I)      +-------+---------+----------+---------------+
[11/09 21:22:08    810s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/09 21:22:08    810s] (I)      +-------+---------+----------+---------------+
[11/09 21:22:08    810s] (I)      |     1 |       0 |        0 |         0.00% |
[11/09 21:22:08    810s] (I)      |     2 | 1187368 |   858486 |        72.30% |
[11/09 21:22:08    810s] (I)      |     3 | 1184976 |   681451 |        57.51% |
[11/09 21:22:08    810s] (I)      |     4 | 1187368 |   799733 |        67.35% |
[11/09 21:22:08    810s] (I)      +-------+---------+----------+---------------+
[11/09 21:22:08    810s] (I)      Finished Import and model ( CPU: 0.12 sec, Real: 0.12 sec, Curr Mem: 2724.73 MB )
[11/09 21:22:08    810s] (I)      Reset routing kernel
[11/09 21:22:08    810s] (I)      Started Global Routing ( Curr Mem: 2724.73 MB )
[11/09 21:22:08    810s] (I)      totalPins=46321  totalGlobalPin=45072 (97.30%)
[11/09 21:22:08    810s] (I)      total 2D Cap : 1289235 = (511789 H, 777446 V)
[11/09 21:22:08    810s] [NR-eGR] Layer group 1: route 15108 net(s) in layer range [2, 4]
[11/09 21:22:08    810s] (I)      
[11/09 21:22:08    810s] (I)      ============  Phase 1a Route ============
[11/09 21:22:08    810s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 31
[11/09 21:22:08    810s] (I)      Usage: 163349 = (87821 H, 75528 V) = (17.16% H, 9.71% V) = (3.443e+05um H, 2.961e+05um V)
[11/09 21:22:08    810s] (I)      
[11/09 21:22:08    810s] (I)      ============  Phase 1b Route ============
[11/09 21:22:08    810s] (I)      Usage: 163367 = (87886 H, 75481 V) = (17.17% H, 9.71% V) = (3.445e+05um H, 2.959e+05um V)
[11/09 21:22:08    810s] (I)      Overflow of layer group 1: 0.52% H + 0.03% V. EstWL: 6.403986e+05um
[11/09 21:22:08    810s] (I)      Congestion metric : 0.52%H 0.03%V, 0.55%HV
[11/09 21:22:08    810s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/09 21:22:08    810s] (I)      
[11/09 21:22:08    810s] (I)      ============  Phase 1c Route ============
[11/09 21:22:08    810s] (I)      Level2 Grid: 87 x 79
[11/09 21:22:08    810s] (I)      Usage: 163653 = (87893 H, 75760 V) = (17.17% H, 9.74% V) = (3.445e+05um H, 2.970e+05um V)
[11/09 21:22:08    810s] (I)      
[11/09 21:22:08    810s] (I)      ============  Phase 1d Route ============
[11/09 21:22:08    810s] (I)      Usage: 163649 = (87893 H, 75756 V) = (17.17% H, 9.74% V) = (3.445e+05um H, 2.970e+05um V)
[11/09 21:22:08    810s] (I)      
[11/09 21:22:08    810s] (I)      ============  Phase 1e Route ============
[11/09 21:22:08    810s] (I)      Usage: 163649 = (87893 H, 75756 V) = (17.17% H, 9.74% V) = (3.445e+05um H, 2.970e+05um V)
[11/09 21:22:08    810s] [NR-eGR] Early Global Route overflow of layer group 1: 0.20% H + 0.00% V. EstWL: 6.415041e+05um
[11/09 21:22:08    810s] (I)      
[11/09 21:22:08    810s] (I)      ============  Phase 1l Route ============
[11/09 21:22:09    810s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[11/09 21:22:09    810s] (I)      Layer  2:     369849     56502       180      765737      416647    (64.76%) 
[11/09 21:22:09    810s] (I)      Layer  3:     516445     91330       233      621075      561589    (52.51%) 
[11/09 21:22:09    810s] (I)      Layer  4:     415462     42725        28      736134      446250    (62.26%) 
[11/09 21:22:09    810s] (I)      Total:       1301756    190557       441     2122946     1424486    (59.84%) 
[11/09 21:22:09    810s] (I)      
[11/09 21:22:09    810s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/09 21:22:09    810s] [NR-eGR]                        OverCon           OverCon           OverCon            
[11/09 21:22:09    810s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[11/09 21:22:09    810s] [NR-eGR]        Layer             (1-2)             (3-4)               (5)    OverCon
[11/09 21:22:09    810s] [NR-eGR] --------------------------------------------------------------------------------
[11/09 21:22:09    810s] [NR-eGR]  METAL1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/09 21:22:09    810s] [NR-eGR]  METAL2 ( 2)       172( 0.29%)         0( 0.00%)         0( 0.00%)   ( 0.29%) 
[11/09 21:22:09    810s] [NR-eGR]  METAL3 ( 3)       162( 0.20%)        10( 0.01%)         2( 0.00%)   ( 0.22%) 
[11/09 21:22:09    810s] [NR-eGR]  METAL4 ( 4)        28( 0.04%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[11/09 21:22:09    810s] [NR-eGR] --------------------------------------------------------------------------------
[11/09 21:22:09    810s] [NR-eGR]        Total       362( 0.18%)        10( 0.00%)         2( 0.00%)   ( 0.18%) 
[11/09 21:22:09    810s] [NR-eGR] 
[11/09 21:22:09    810s] (I)      Finished Global Routing ( CPU: 0.26 sec, Real: 0.21 sec, Curr Mem: 2727.73 MB )
[11/09 21:22:09    810s] (I)      total 2D Cap : 1305168 = (516613 H, 788555 V)
[11/09 21:22:09    810s] [NR-eGR] Overflow after Early Global Route 0.22% H + 0.00% V
[11/09 21:22:09    810s] (I)      ============= Track Assignment ============
[11/09 21:22:09    810s] (I)      Started Track Assignment (2T) ( Curr Mem: 2727.73 MB )
[11/09 21:22:09    810s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[11/09 21:22:09    810s] (I)      Run Multi-thread track assignment
[11/09 21:22:09    811s] (I)      Finished Track Assignment (2T) ( CPU: 0.19 sec, Real: 0.10 sec, Curr Mem: 2731.62 MB )
[11/09 21:22:09    811s] (I)      Started Export ( Curr Mem: 2731.62 MB )
[11/09 21:22:09    811s] [NR-eGR]                 Length (um)    Vias 
[11/09 21:22:09    811s] [NR-eGR] ------------------------------------
[11/09 21:22:09    811s] [NR-eGR]  METAL1  (1H)             0   45989 
[11/09 21:22:09    811s] [NR-eGR]  METAL2  (2V)        148207   60100 
[11/09 21:22:09    811s] [NR-eGR]  METAL3  (3H)        351474    9741 
[11/09 21:22:09    811s] [NR-eGR]  METAL4  (4V)        168211       0 
[11/09 21:22:09    811s] [NR-eGR]  METAL5  (5H)             0       0 
[11/09 21:22:09    811s] [NR-eGR]  METAL6  (6V)             0       0 
[11/09 21:22:09    811s] [NR-eGR] ------------------------------------
[11/09 21:22:09    811s] [NR-eGR]          Total       667892  115830 
[11/09 21:22:09    811s] [NR-eGR] --------------------------------------------------------------------------
[11/09 21:22:09    811s] [NR-eGR] Total half perimeter of net bounding box: 574061um
[11/09 21:22:09    811s] [NR-eGR] Total length: 667892um, number of vias: 115830
[11/09 21:22:09    811s] [NR-eGR] --------------------------------------------------------------------------
[11/09 21:22:09    811s] [NR-eGR] Total eGR-routed clock nets wire length: 15160um, number of vias: 4202
[11/09 21:22:09    811s] [NR-eGR] --------------------------------------------------------------------------
[11/09 21:22:09    811s] (I)      Finished Export ( CPU: 0.10 sec, Real: 0.07 sec, Curr Mem: 2731.62 MB )
[11/09 21:22:09    811s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.71 sec, Real: 0.54 sec, Curr Mem: 2728.62 MB )
[11/09 21:22:09    811s] (I)      ======================================== Runtime Summary ========================================
[11/09 21:22:09    811s] (I)       Step                                              %       Start      Finish      Real       CPU 
[11/09 21:22:09    811s] (I)      -------------------------------------------------------------------------------------------------
[11/09 21:22:09    811s] (I)       Early Global Route kernel                   100.00%  266.13 sec  266.68 sec  0.54 sec  0.71 sec 
[11/09 21:22:09    811s] (I)       +-Import and model                           22.11%  266.14 sec  266.26 sec  0.12 sec  0.12 sec 
[11/09 21:22:09    811s] (I)       | +-Create place DB                           7.96%  266.14 sec  266.18 sec  0.04 sec  0.04 sec 
[11/09 21:22:09    811s] (I)       | | +-Import place data                       7.95%  266.14 sec  266.18 sec  0.04 sec  0.04 sec 
[11/09 21:22:09    811s] (I)       | | | +-Read instances and placement          2.49%  266.14 sec  266.15 sec  0.01 sec  0.01 sec 
[11/09 21:22:09    811s] (I)       | | | +-Read nets                             5.42%  266.15 sec  266.18 sec  0.03 sec  0.03 sec 
[11/09 21:22:09    811s] (I)       | +-Create route DB                          11.20%  266.18 sec  266.24 sec  0.06 sec  0.06 sec 
[11/09 21:22:09    811s] (I)       | | +-Import route data (2T)                 11.14%  266.18 sec  266.24 sec  0.06 sec  0.06 sec 
[11/09 21:22:09    811s] (I)       | | | +-Read blockages ( Layer 2-4 )          1.14%  266.18 sec  266.19 sec  0.01 sec  0.01 sec 
[11/09 21:22:09    811s] (I)       | | | | +-Read routing blockages              0.00%  266.18 sec  266.18 sec  0.00 sec  0.00 sec 
[11/09 21:22:09    811s] (I)       | | | | +-Read instance blockages             0.79%  266.18 sec  266.19 sec  0.00 sec  0.00 sec 
[11/09 21:22:09    811s] (I)       | | | | +-Read PG blockages                   0.21%  266.19 sec  266.19 sec  0.00 sec  0.00 sec 
[11/09 21:22:09    811s] (I)       | | | | +-Read clock blockages                0.01%  266.19 sec  266.19 sec  0.00 sec  0.00 sec 
[11/09 21:22:09    811s] (I)       | | | | +-Read other blockages                0.00%  266.19 sec  266.19 sec  0.00 sec  0.00 sec 
[11/09 21:22:09    811s] (I)       | | | | +-Read halo blockages                 0.03%  266.19 sec  266.19 sec  0.00 sec  0.00 sec 
[11/09 21:22:09    811s] (I)       | | | | +-Read boundary cut boxes             0.00%  266.19 sec  266.19 sec  0.00 sec  0.00 sec 
[11/09 21:22:09    811s] (I)       | | | +-Read blackboxes                       0.00%  266.19 sec  266.19 sec  0.00 sec  0.00 sec 
[11/09 21:22:09    811s] (I)       | | | +-Read prerouted                        0.11%  266.19 sec  266.19 sec  0.00 sec  0.00 sec 
[11/09 21:22:09    811s] (I)       | | | +-Read unlegalized nets                 0.20%  266.19 sec  266.19 sec  0.00 sec  0.00 sec 
[11/09 21:22:09    811s] (I)       | | | +-Read nets                             1.10%  266.19 sec  266.20 sec  0.01 sec  0.01 sec 
[11/09 21:22:09    811s] (I)       | | | +-Set up via pillars                    0.02%  266.20 sec  266.20 sec  0.00 sec  0.00 sec 
[11/09 21:22:09    811s] (I)       | | | +-Initialize 3D grid graph              0.42%  266.20 sec  266.20 sec  0.00 sec  0.00 sec 
[11/09 21:22:09    811s] (I)       | | | +-Model blockage capacity               6.81%  266.20 sec  266.24 sec  0.04 sec  0.04 sec 
[11/09 21:22:09    811s] (I)       | | | | +-Initialize 3D capacity              6.45%  266.20 sec  266.24 sec  0.03 sec  0.03 sec 
[11/09 21:22:09    811s] (I)       | +-Read aux data                             0.00%  266.24 sec  266.24 sec  0.00 sec  0.00 sec 
[11/09 21:22:09    811s] (I)       | +-Others data preparation                   0.32%  266.24 sec  266.24 sec  0.00 sec  0.00 sec 
[11/09 21:22:09    811s] (I)       | +-Create route kernel                       2.07%  266.24 sec  266.25 sec  0.01 sec  0.01 sec 
[11/09 21:22:09    811s] (I)       +-Global Routing                             39.20%  266.26 sec  266.47 sec  0.21 sec  0.26 sec 
[11/09 21:22:09    811s] (I)       | +-Initialization                            0.80%  266.26 sec  266.26 sec  0.00 sec  0.00 sec 
[11/09 21:22:09    811s] (I)       | +-Net group 1                              36.38%  266.26 sec  266.46 sec  0.20 sec  0.24 sec 
[11/09 21:22:09    811s] (I)       | | +-Generate topology (2T)                  1.54%  266.26 sec  266.27 sec  0.01 sec  0.01 sec 
[11/09 21:22:09    811s] (I)       | | +-Phase 1a                                9.36%  266.29 sec  266.34 sec  0.05 sec  0.06 sec 
[11/09 21:22:09    811s] (I)       | | | +-Pattern routing (2T)                  6.46%  266.29 sec  266.32 sec  0.04 sec  0.05 sec 
[11/09 21:22:09    811s] (I)       | | | +-Pattern Routing Avoiding Blockages    1.71%  266.33 sec  266.33 sec  0.01 sec  0.01 sec 
[11/09 21:22:09    811s] (I)       | | | +-Add via demand to 2D                  1.06%  266.33 sec  266.34 sec  0.01 sec  0.01 sec 
[11/09 21:22:09    811s] (I)       | | +-Phase 1b                                3.91%  266.34 sec  266.36 sec  0.02 sec  0.03 sec 
[11/09 21:22:09    811s] (I)       | | | +-Monotonic routing (2T)                3.77%  266.34 sec  266.36 sec  0.02 sec  0.03 sec 
[11/09 21:22:09    811s] (I)       | | +-Phase 1c                                4.28%  266.36 sec  266.38 sec  0.02 sec  0.02 sec 
[11/09 21:22:09    811s] (I)       | | | +-Two level Routing                     4.26%  266.36 sec  266.38 sec  0.02 sec  0.02 sec 
[11/09 21:22:09    811s] (I)       | | | | +-Two Level Routing (Regular)         2.78%  266.36 sec  266.38 sec  0.02 sec  0.02 sec 
[11/09 21:22:09    811s] (I)       | | | | +-Two Level Routing (Strong)          1.21%  266.38 sec  266.38 sec  0.01 sec  0.01 sec 
[11/09 21:22:09    811s] (I)       | | +-Phase 1d                                1.57%  266.38 sec  266.39 sec  0.01 sec  0.01 sec 
[11/09 21:22:09    811s] (I)       | | | +-Detoured routing (2T)                 1.55%  266.38 sec  266.39 sec  0.01 sec  0.01 sec 
[11/09 21:22:09    811s] (I)       | | +-Phase 1e                                0.67%  266.39 sec  266.40 sec  0.00 sec  0.00 sec 
[11/09 21:22:09    811s] (I)       | | | +-Route legalization                    0.57%  266.39 sec  266.40 sec  0.00 sec  0.00 sec 
[11/09 21:22:09    811s] (I)       | | | | +-Legalize Blockage Violations        0.55%  266.39 sec  266.40 sec  0.00 sec  0.00 sec 
[11/09 21:22:09    811s] (I)       | | +-Phase 1l                               11.36%  266.40 sec  266.46 sec  0.06 sec  0.08 sec 
[11/09 21:22:09    811s] (I)       | | | +-Layer assignment (2T)                 9.91%  266.41 sec  266.46 sec  0.05 sec  0.08 sec 
[11/09 21:22:09    811s] (I)       | +-Clean cong LA                             0.00%  266.46 sec  266.46 sec  0.00 sec  0.00 sec 
[11/09 21:22:09    811s] (I)       +-Export 3D cong map                          3.31%  266.47 sec  266.49 sec  0.02 sec  0.02 sec 
[11/09 21:22:09    811s] (I)       | +-Export 2D cong map                        0.67%  266.48 sec  266.49 sec  0.00 sec  0.00 sec 
[11/09 21:22:09    811s] (I)       +-Extract Global 3D Wires                     0.80%  266.49 sec  266.49 sec  0.00 sec  0.00 sec 
[11/09 21:22:09    811s] (I)       +-Track Assignment (2T)                      18.20%  266.49 sec  266.59 sec  0.10 sec  0.19 sec 
[11/09 21:22:09    811s] (I)       | +-Initialization                            0.32%  266.49 sec  266.49 sec  0.00 sec  0.00 sec 
[11/09 21:22:09    811s] (I)       | +-Track Assignment Kernel                  17.30%  266.49 sec  266.59 sec  0.09 sec  0.18 sec 
[11/09 21:22:09    811s] (I)       | +-Free Memory                               0.01%  266.59 sec  266.59 sec  0.00 sec  0.00 sec 
[11/09 21:22:09    811s] (I)       +-Export                                     13.40%  266.59 sec  266.66 sec  0.07 sec  0.10 sec 
[11/09 21:22:09    811s] (I)       | +-Export DB wires                           5.61%  266.59 sec  266.62 sec  0.03 sec  0.06 sec 
[11/09 21:22:09    811s] (I)       | | +-Export all nets (2T)                    4.22%  266.59 sec  266.62 sec  0.02 sec  0.05 sec 
[11/09 21:22:09    811s] (I)       | | +-Set wire vias (2T)                      0.85%  266.62 sec  266.62 sec  0.00 sec  0.01 sec 
[11/09 21:22:09    811s] (I)       | +-Report wirelength                         3.47%  266.62 sec  266.64 sec  0.02 sec  0.02 sec 
[11/09 21:22:09    811s] (I)       | +-Update net boxes                          4.26%  266.64 sec  266.66 sec  0.02 sec  0.02 sec 
[11/09 21:22:09    811s] (I)       | +-Update timing                             0.00%  266.66 sec  266.66 sec  0.00 sec  0.00 sec 
[11/09 21:22:09    811s] (I)       +-Postprocess design                          0.91%  266.66 sec  266.67 sec  0.00 sec  0.00 sec 
[11/09 21:22:09    811s] (I)      ======================= Summary by functions ========================
[11/09 21:22:09    811s] (I)       Lv  Step                                      %      Real       CPU 
[11/09 21:22:09    811s] (I)      ---------------------------------------------------------------------
[11/09 21:22:09    811s] (I)        0  Early Global Route kernel           100.00%  0.54 sec  0.71 sec 
[11/09 21:22:09    811s] (I)        1  Global Routing                       39.20%  0.21 sec  0.26 sec 
[11/09 21:22:09    811s] (I)        1  Import and model                     22.11%  0.12 sec  0.12 sec 
[11/09 21:22:09    811s] (I)        1  Track Assignment (2T)                18.20%  0.10 sec  0.19 sec 
[11/09 21:22:09    811s] (I)        1  Export                               13.40%  0.07 sec  0.10 sec 
[11/09 21:22:09    811s] (I)        1  Export 3D cong map                    3.31%  0.02 sec  0.02 sec 
[11/09 21:22:09    811s] (I)        1  Postprocess design                    0.91%  0.00 sec  0.00 sec 
[11/09 21:22:09    811s] (I)        1  Extract Global 3D Wires               0.80%  0.00 sec  0.00 sec 
[11/09 21:22:09    811s] (I)        2  Net group 1                          36.38%  0.20 sec  0.24 sec 
[11/09 21:22:09    811s] (I)        2  Track Assignment Kernel              17.30%  0.09 sec  0.18 sec 
[11/09 21:22:09    811s] (I)        2  Create route DB                      11.20%  0.06 sec  0.06 sec 
[11/09 21:22:09    811s] (I)        2  Create place DB                       7.96%  0.04 sec  0.04 sec 
[11/09 21:22:09    811s] (I)        2  Export DB wires                       5.61%  0.03 sec  0.06 sec 
[11/09 21:22:09    811s] (I)        2  Update net boxes                      4.26%  0.02 sec  0.02 sec 
[11/09 21:22:09    811s] (I)        2  Report wirelength                     3.47%  0.02 sec  0.02 sec 
[11/09 21:22:09    811s] (I)        2  Create route kernel                   2.07%  0.01 sec  0.01 sec 
[11/09 21:22:09    811s] (I)        2  Initialization                        1.13%  0.01 sec  0.01 sec 
[11/09 21:22:09    811s] (I)        2  Export 2D cong map                    0.67%  0.00 sec  0.00 sec 
[11/09 21:22:09    811s] (I)        2  Others data preparation               0.32%  0.00 sec  0.00 sec 
[11/09 21:22:09    811s] (I)        2  Free Memory                           0.01%  0.00 sec  0.00 sec 
[11/09 21:22:09    811s] (I)        2  Update timing                         0.00%  0.00 sec  0.00 sec 
[11/09 21:22:09    811s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[11/09 21:22:09    811s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[11/09 21:22:09    811s] (I)        3  Phase 1l                             11.36%  0.06 sec  0.08 sec 
[11/09 21:22:09    811s] (I)        3  Import route data (2T)               11.14%  0.06 sec  0.06 sec 
[11/09 21:22:09    811s] (I)        3  Phase 1a                              9.36%  0.05 sec  0.06 sec 
[11/09 21:22:09    811s] (I)        3  Import place data                     7.95%  0.04 sec  0.04 sec 
[11/09 21:22:09    811s] (I)        3  Phase 1c                              4.28%  0.02 sec  0.02 sec 
[11/09 21:22:09    811s] (I)        3  Export all nets (2T)                  4.22%  0.02 sec  0.05 sec 
[11/09 21:22:09    811s] (I)        3  Phase 1b                              3.91%  0.02 sec  0.03 sec 
[11/09 21:22:09    811s] (I)        3  Phase 1d                              1.57%  0.01 sec  0.01 sec 
[11/09 21:22:09    811s] (I)        3  Generate topology (2T)                1.54%  0.01 sec  0.01 sec 
[11/09 21:22:09    811s] (I)        3  Set wire vias (2T)                    0.85%  0.00 sec  0.01 sec 
[11/09 21:22:09    811s] (I)        3  Phase 1e                              0.67%  0.00 sec  0.00 sec 
[11/09 21:22:09    811s] (I)        4  Layer assignment (2T)                 9.91%  0.05 sec  0.08 sec 
[11/09 21:22:09    811s] (I)        4  Model blockage capacity               6.81%  0.04 sec  0.04 sec 
[11/09 21:22:09    811s] (I)        4  Read nets                             6.52%  0.04 sec  0.04 sec 
[11/09 21:22:09    811s] (I)        4  Pattern routing (2T)                  6.46%  0.04 sec  0.05 sec 
[11/09 21:22:09    811s] (I)        4  Two level Routing                     4.26%  0.02 sec  0.02 sec 
[11/09 21:22:09    811s] (I)        4  Monotonic routing (2T)                3.77%  0.02 sec  0.03 sec 
[11/09 21:22:09    811s] (I)        4  Read instances and placement          2.49%  0.01 sec  0.01 sec 
[11/09 21:22:09    811s] (I)        4  Pattern Routing Avoiding Blockages    1.71%  0.01 sec  0.01 sec 
[11/09 21:22:09    811s] (I)        4  Detoured routing (2T)                 1.55%  0.01 sec  0.01 sec 
[11/09 21:22:09    811s] (I)        4  Read blockages ( Layer 2-4 )          1.14%  0.01 sec  0.01 sec 
[11/09 21:22:09    811s] (I)        4  Add via demand to 2D                  1.06%  0.01 sec  0.01 sec 
[11/09 21:22:09    811s] (I)        4  Route legalization                    0.57%  0.00 sec  0.00 sec 
[11/09 21:22:09    811s] (I)        4  Initialize 3D grid graph              0.42%  0.00 sec  0.00 sec 
[11/09 21:22:09    811s] (I)        4  Read unlegalized nets                 0.20%  0.00 sec  0.00 sec 
[11/09 21:22:09    811s] (I)        4  Read prerouted                        0.11%  0.00 sec  0.00 sec 
[11/09 21:22:09    811s] (I)        4  Set up via pillars                    0.02%  0.00 sec  0.00 sec 
[11/09 21:22:09    811s] (I)        4  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[11/09 21:22:09    811s] (I)        5  Initialize 3D capacity                6.45%  0.03 sec  0.03 sec 
[11/09 21:22:09    811s] (I)        5  Two Level Routing (Regular)           2.78%  0.02 sec  0.02 sec 
[11/09 21:22:09    811s] (I)        5  Two Level Routing (Strong)            1.21%  0.01 sec  0.01 sec 
[11/09 21:22:09    811s] (I)        5  Read instance blockages               0.79%  0.00 sec  0.00 sec 
[11/09 21:22:09    811s] (I)        5  Legalize Blockage Violations          0.55%  0.00 sec  0.00 sec 
[11/09 21:22:09    811s] (I)        5  Read PG blockages                     0.21%  0.00 sec  0.00 sec 
[11/09 21:22:09    811s] (I)        5  Read halo blockages                   0.03%  0.00 sec  0.00 sec 
[11/09 21:22:09    811s] (I)        5  Read clock blockages                  0.01%  0.00 sec  0.00 sec 
[11/09 21:22:09    811s] (I)        5  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[11/09 21:22:09    811s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[11/09 21:22:09    811s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[11/09 21:22:09    811s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.8 real=0:00:00.6)
[11/09 21:22:09    811s] Legalization setup...
[11/09 21:22:09    811s] Using cell based legalization.
[11/09 21:22:09    811s] Initializing placement interface...
[11/09 21:22:09    811s]   Use check_library -place or consult logv if problems occur.
[11/09 21:22:09    811s]   Leaving CCOpt scope - Initializing placement interface...
[11/09 21:22:09    811s] OPERPROF: Starting DPlace-Init at level 1, MEM:2715.6M, EPOCH TIME: 1731212529.254151
[11/09 21:22:09    811s] Processing tracks to init pin-track alignment.
[11/09 21:22:09    811s] z: 2, totalTracks: 1
[11/09 21:22:09    811s] z: 4, totalTracks: 1
[11/09 21:22:09    811s] z: 6, totalTracks: 1
[11/09 21:22:09    811s] #spOpts: N=180 hrOri=1 hrSnap=1 rpCkHalo=4 
[11/09 21:22:09    811s] All LLGs are deleted
[11/09 21:22:09    811s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:22:09    811s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:22:09    811s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2715.6M, EPOCH TIME: 1731212529.263266
[11/09 21:22:09    811s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2715.6M, EPOCH TIME: 1731212529.263355
[11/09 21:22:09    811s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2715.6M, EPOCH TIME: 1731212529.267564
[11/09 21:22:09    811s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:22:09    811s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:22:09    811s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2715.6M, EPOCH TIME: 1731212529.268386
[11/09 21:22:09    811s] Max number of tech site patterns supported in site array is 256.
[11/09 21:22:09    811s] Core basic site is core7T
[11/09 21:22:09    811s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2715.6M, EPOCH TIME: 1731212529.270183
[11/09 21:22:09    811s] After signature check, allow fast init is false, keep pre-filter is true.
[11/09 21:22:09    811s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[11/09 21:22:09    811s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.004, REAL:0.002, MEM:2731.6M, EPOCH TIME: 1731212529.272406
[11/09 21:22:09    811s] SiteArray: non-trimmed site array dimensions = 232 x 1911
[11/09 21:22:09    811s] SiteArray: use 2,375,680 bytes
[11/09 21:22:09    811s] SiteArray: current memory after site array memory allocation 2731.6M
[11/09 21:22:09    811s] SiteArray: FP blocked sites are writable
[11/09 21:22:09    811s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:22:09    811s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2715.6M, EPOCH TIME: 1731212529.277476
[11/09 21:22:09    811s] Process 6919 wires and vias for routing blockage analysis
[11/09 21:22:09    811s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.012, REAL:0.006, MEM:2731.6M, EPOCH TIME: 1731212529.283700
[11/09 21:22:09    811s] SiteArray: number of non floorplan blocked sites for llg default is 443352
[11/09 21:22:09    811s] Atter site array init, number of instance map data is 0.
[11/09 21:22:09    811s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.038, REAL:0.023, MEM:2731.6M, EPOCH TIME: 1731212529.291160
[11/09 21:22:09    811s] 
[11/09 21:22:09    811s]  Pre_CCE_Colorizing is not ON! (0:0:27:0)
[11/09 21:22:09    811s] OPERPROF:     Starting CMU at level 3, MEM:2731.6M, EPOCH TIME: 1731212529.296142
[11/09 21:22:09    811s] OPERPROF:     Finished CMU at level 3, CPU:0.002, REAL:0.002, MEM:2747.6M, EPOCH TIME: 1731212529.297872
[11/09 21:22:09    811s] 
[11/09 21:22:09    811s] Bad Lib Cell Checking (CMU) is done! (0)
[11/09 21:22:09    811s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.048, REAL:0.033, MEM:2715.6M, EPOCH TIME: 1731212529.300069
[11/09 21:22:09    811s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2715.6M, EPOCH TIME: 1731212529.300127
[11/09 21:22:09    811s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2715.6M, EPOCH TIME: 1731212529.300440
[11/09 21:22:09    811s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2715.6MB).
[11/09 21:22:09    811s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.054, MEM:2715.6M, EPOCH TIME: 1731212529.308486
[11/09 21:22:09    811s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/09 21:22:09    811s] Initializing placement interface done.
[11/09 21:22:09    811s] Leaving CCOpt scope - Cleaning up placement interface...
[11/09 21:22:09    811s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2715.6M, EPOCH TIME: 1731212529.308692
[11/09 21:22:09    811s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:163).
[11/09 21:22:09    811s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:22:09    811s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:22:09    811s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:22:09    811s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.028, REAL:0.026, MEM:2715.6M, EPOCH TIME: 1731212529.335129
[11/09 21:22:09    811s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 21:22:09    811s] Leaving CCOpt scope - Initializing placement interface...
[11/09 21:22:09    811s] OPERPROF: Starting DPlace-Init at level 1, MEM:2715.6M, EPOCH TIME: 1731212529.344451
[11/09 21:22:09    811s] Processing tracks to init pin-track alignment.
[11/09 21:22:09    811s] z: 2, totalTracks: 1
[11/09 21:22:09    811s] z: 4, totalTracks: 1
[11/09 21:22:09    811s] z: 6, totalTracks: 1
[11/09 21:22:09    811s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/09 21:22:09    811s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2715.6M, EPOCH TIME: 1731212529.353419
[11/09 21:22:09    811s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:22:09    811s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:22:09    811s] 
[11/09 21:22:09    811s]  Pre_CCE_Colorizing is not ON! (0:0:27:0)
[11/09 21:22:09    811s] OPERPROF:     Starting CMU at level 3, MEM:2715.6M, EPOCH TIME: 1731212529.361339
[11/09 21:22:09    811s] OPERPROF:     Finished CMU at level 3, CPU:0.002, REAL:0.002, MEM:2747.6M, EPOCH TIME: 1731212529.363031
[11/09 21:22:09    811s] 
[11/09 21:22:09    811s] Bad Lib Cell Checking (CMU) is done! (0)
[11/09 21:22:09    811s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.013, REAL:0.012, MEM:2715.6M, EPOCH TIME: 1731212529.365184
[11/09 21:22:09    811s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2715.6M, EPOCH TIME: 1731212529.365241
[11/09 21:22:09    811s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2715.6M, EPOCH TIME: 1731212529.365531
[11/09 21:22:09    811s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2715.6MB).
[11/09 21:22:09    811s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.024, REAL:0.023, MEM:2715.6M, EPOCH TIME: 1731212529.367594
[11/09 21:22:09    811s] Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 21:22:09    811s] (I)      Default pattern map key = soc_top_default.
[11/09 21:22:09    811s] (I)      Load db... (mem=2715.6M)
[11/09 21:22:09    811s] (I)      Read data from FE... (mem=2715.6M)
[11/09 21:22:09    811s] (I)      Number of ignored instance 0
[11/09 21:22:09    811s] (I)      Number of inbound cells 0
[11/09 21:22:09    811s] (I)      Number of opened ILM blockages 0
[11/09 21:22:09    811s] (I)      Number of instances temporarily fixed by detailed placement 12
[11/09 21:22:09    811s] (I)      numMoveCells=14970, numMacros=348  numPads=16  numMultiRowHeightInsts=0
[11/09 21:22:09    811s] (I)      cell height: 7840, count: 14970
[11/09 21:22:09    811s] (I)      Read rows... (mem=2717.7M)
[11/09 21:22:09    811s] (I)      rowRegion is not equal to core box, resetting core box
[11/09 21:22:09    811s] (I)      rowRegion : (626560, 626560) - (2766880, 2445440)
[11/09 21:22:09    811s] (I)      coreBox   : (626560, 626560) - (2766880, 2446560)
[11/09 21:22:09    811s] (I)      Done Read rows (cpu=0.000s, mem=2717.7M)
[11/09 21:22:09    811s] (I)      Done Read data from FE (cpu=0.016s, mem=2717.7M)
[11/09 21:22:09    811s] (I)      Done Load db (cpu=0.016s, mem=2717.7M)
[11/09 21:22:09    811s] (I)      Constructing placeable region... (mem=2717.7M)
[11/09 21:22:09    811s] (I)      Constructing bin map
[11/09 21:22:09    811s] (I)      Initialize bin information with width=78400 height=78400
[11/09 21:22:09    811s] (I)      Done constructing bin map
[11/09 21:22:09    811s] (I)      Compute region effective width... (mem=2717.7M)
[11/09 21:22:09    811s] (I)      Done Compute region effective width (cpu=0.000s, mem=2717.7M)
[11/09 21:22:09    811s] (I)      Done Constructing placeable region (cpu=0.004s, mem=2717.7M)
[11/09 21:22:09    811s] Legalization setup done. (took cpu=0:00:00.2 real=0:00:00.1)
[11/09 21:22:09    811s] Validating CTS configuration...
[11/09 21:22:09    811s] Checking module port directions...
[11/09 21:22:09    811s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 21:22:09    811s] Non-default CCOpt properties:
[11/09 21:22:09    811s]   Public non-default CCOpt properties:
[11/09 21:22:09    811s]     buffer_cells is set for at least one object
[11/09 21:22:09    811s]     inverter_cells is set for at least one object
[11/09 21:22:09    811s]     route_type is set for at least one object
[11/09 21:22:09    811s]   Private non-default CCOpt properties:
[11/09 21:22:09    811s]     route_type_override_preferred_routing_layer_effort: none (default: medium)
[11/09 21:22:09    811s] Route type trimming info:
[11/09 21:22:09    811s]   No route type modifications were made.
[11/09 21:22:09    811s] 
[11/09 21:22:09    811s] Trim Metal Layers:
[11/09 21:22:09    811s] LayerId::1 widthSet size::4
[11/09 21:22:09    811s] LayerId::2 widthSet size::4
[11/09 21:22:09    811s] LayerId::3 widthSet size::4
[11/09 21:22:09    811s] LayerId::4 widthSet size::4
[11/09 21:22:09    811s] LayerId::5 widthSet size::4
[11/09 21:22:09    811s] LayerId::6 widthSet size::3
[11/09 21:22:09    811s] Updating RC grid for preRoute extraction ...
[11/09 21:22:09    811s] eee: pegSigSF::1.070000
[11/09 21:22:09    811s] Initializing multi-corner capacitance tables ... 
[11/09 21:22:09    811s] Initializing multi-corner resistance tables ...
[11/09 21:22:09    811s] eee: l::1 avDens::0.134318 usedTrk::3794.659821 availTrk::28251.354714 sigTrk::3794.659821
[11/09 21:22:09    811s] eee: l::2 avDens::0.138378 usedTrk::3780.972454 availTrk::27323.491935 sigTrk::3780.972454
[11/09 21:22:09    811s] eee: l::3 avDens::0.314811 usedTrk::8968.087908 availTrk::28487.210141 sigTrk::8968.087908
[11/09 21:22:09    811s] eee: l::4 avDens::0.153376 usedTrk::4292.641335 availTrk::27987.646004 sigTrk::4292.641335
[11/09 21:22:09    811s] eee: l::5 avDens::0.024396 usedTrk::840.185459 availTrk::34440.000000 sigTrk::840.185459
[11/09 21:22:09    811s] eee: l::6 avDens::0.047566 usedTrk::802.443878 availTrk::16870.000000 sigTrk::802.443878
[11/09 21:22:09    811s] {RT wc 0 4 4 0}
[11/09 21:22:09    811s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.302877 uaWl=1.000000 uaWlH=0.251853 aWlH=0.000000 lMod=0 pMax=0.840000 pMod=82 wcR=0.555600 newSi=0.001600 wHLS=1.389000 siPrev=0 viaL=0.000000
[11/09 21:22:09    811s] End AAE Lib Interpolated Model. (MEM=2717.74 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:22:09    811s] Accumulated time to calculate placeable region: 0.00278
[11/09 21:22:09    811s] Accumulated time to calculate placeable region: 0.00308
[11/09 21:22:09    811s] Accumulated time to calculate placeable region: 0.00328
[11/09 21:22:09    811s] Accumulated time to calculate placeable region: 0.0035
[11/09 21:22:09    811s] Accumulated time to calculate placeable region: 0.00369
[11/09 21:22:09    811s] Accumulated time to calculate placeable region: 0.00388
[11/09 21:22:09    811s] Accumulated time to calculate placeable region: 0.00848
[11/09 21:22:09    811s] (I)      Initializing Steiner engine. 
[11/09 21:22:09    811s] (I)      ==================== Layers =====================
[11/09 21:22:09    811s] (I)      +-----+----+---------+---------+--------+-------+
[11/09 21:22:09    811s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/09 21:22:09    811s] (I)      +-----+----+---------+---------+--------+-------+
[11/09 21:22:09    811s] (I)      |  33 |  0 |    CONT |     cut |      1 |       |
[11/09 21:22:09    811s] (I)      |   1 |  1 |  METAL1 |    wire |      1 |       |
[11/09 21:22:09    811s] (I)      |  34 |  1 |   VIA12 |     cut |      1 |       |
[11/09 21:22:09    811s] (I)      |   2 |  2 |  METAL2 |    wire |      1 |       |
[11/09 21:22:09    811s] (I)      |  35 |  2 |   VIA23 |     cut |      1 |       |
[11/09 21:22:09    811s] (I)      |   3 |  3 |  METAL3 |    wire |      1 |       |
[11/09 21:22:09    811s] (I)      |  36 |  3 |   VIA34 |     cut |      1 |       |
[11/09 21:22:09    811s] (I)      |   4 |  4 |  METAL4 |    wire |      1 |       |
[11/09 21:22:09    811s] (I)      |  37 |  4 |   VIA45 |     cut |      1 |       |
[11/09 21:22:09    811s] (I)      |   5 |  5 |  METAL5 |    wire |      1 |       |
[11/09 21:22:09    811s] (I)      |  38 |  5 |   VIA56 |     cut |      1 |       |
[11/09 21:22:09    811s] (I)      |   6 |  6 |  METAL6 |    wire |      1 |       |
[11/09 21:22:09    811s] (I)      +-----+----+---------+---------+--------+-------+
[11/09 21:22:09    811s] (I)      |  64 | 64 |   POLY1 |   other |        |    MS |
[11/09 21:22:09    811s] (I)      |   0 |  0 |   POLY2 |   other |        |    MS |
[11/09 21:22:09    811s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[11/09 21:22:09    811s] (I)      +-----+----+---------+---------+--------+-------+
[11/09 21:22:09    811s] **WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree clk. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
[11/09 21:22:09    811s] Library trimming inverters in power domain auto-default and half-corner wc:setup.late removed 1 of 6 cells
[11/09 21:22:09    811s] Original list had 6 cells:
[11/09 21:22:09    811s] INVX32 INVX16 INVX8 INVX4 INVX2 INVX1 
[11/09 21:22:09    811s] New trimmed list has 5 cells:
[11/09 21:22:09    811s] INVX32 INVX16 INVX8 INVX4 INVX2 
[11/09 21:22:09    811s] Accumulated time to calculate placeable region: 0.00849
[11/09 21:22:10    812s] **WARN: (IMPCCOPT-4313):	Innovus cannot determine the drive strength of clk, which drives the root of clock_tree clk. To time this clock tree, Innovus will assume that it is driven by a driver cell with a fixed output slew of 0.000 and a maximum driven capacitance of 0.000. It is recommended that you set the source_driver property on this clock tree appropriately in order to correct this assumption.
[11/09 21:22:10    812s] Clock tree balancer configuration for clock_tree clk:
[11/09 21:22:10    812s] Non-default CCOpt properties:
[11/09 21:22:10    812s]   Public non-default CCOpt properties:
[11/09 21:22:10    812s]     route_type (leaf): clkroute (default: default)
[11/09 21:22:10    812s]     route_type (top): default_route_type_nonleaf (default: default)
[11/09 21:22:10    812s]     route_type (trunk): clkroute (default: default)
[11/09 21:22:10    812s]   No private non-default CCOpt properties
[11/09 21:22:10    812s] For power domain auto-default:
[11/09 21:22:10    812s]   Buffers:     BUFX1 
[11/09 21:22:10    812s]   Inverters:   {INVX32 INVX16 INVX8 INVX4 INVX2}
[11/09 21:22:10    812s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 545636.717um^2
[11/09 21:22:10    812s] Top Routing info:
[11/09 21:22:10    812s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: METAL4/METAL3; 
[11/09 21:22:10    812s]   Unshielded; Mask Constraint: 0; Source: route_type.
[11/09 21:22:10    812s] Trunk/Leaf Routing info:
[11/09 21:22:10    812s]   Route-type name: clkroute; Top/bottom preferred layer name: METAL4/METAL3; 
[11/09 21:22:10    812s]   Unshielded; Mask Constraint: 0; Source: route_type.
[11/09 21:22:10    812s] For timing_corner wc:setup, late and power domain auto-default:
[11/09 21:22:10    812s]   Slew time target (leaf):    0.886ns
[11/09 21:22:10    812s]   Slew time target (trunk):   0.886ns
[11/09 21:22:10    812s]   Slew time target (top):     0.886ns (Note: no nets are considered top nets in this clock tree)
[11/09 21:22:10    812s]   Buffer unit delay: 0.221ns
[11/09 21:22:10    812s]   Buffer max distance: 155.964um
[11/09 21:22:10    812s] Fastest wire driving cells and distances:
[11/09 21:22:10    812s]   Buffer    : {lib_cell:BUFX1, fastest_considered_half_corner=wc:setup.late, optimalDrivingDistance=155.964um, saturatedSlew=0.626ns, speed=329.455um per ns, cellArea=70.375um^2 per 1000um}
[11/09 21:22:10    812s]   Inverter  : {lib_cell:INVX32, fastest_considered_half_corner=wc:setup.late, optimalDrivingDistance=1000.000um, saturatedSlew=0.176ns, speed=6349.207um per ns, cellArea=48.294um^2 per 1000um}
[11/09 21:22:10    812s] 
[11/09 21:22:10    812s] 
[11/09 21:22:10    812s] Logic Sizing Table:
[11/09 21:22:10    812s] 
[11/09 21:22:10    812s] -----------------------------------------------------------------
[11/09 21:22:10    812s] Cell      Instance count    Source         Eligible library cells
[11/09 21:22:10    812s] -----------------------------------------------------------------
[11/09 21:22:10    812s] pad_in          1           library set    {pad_in}
[11/09 21:22:10    812s] -----------------------------------------------------------------
[11/09 21:22:10    812s] 
[11/09 21:22:10    812s] 
[11/09 21:22:10    812s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner wc.
[11/09 21:22:10    812s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
[11/09 21:22:10    812s] Clock tree timing engine global stage delay update for wc:setup.late...
[11/09 21:22:10    812s] Clock tree timing engine global stage delay update for wc:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 21:22:10    812s] Clock tree clk has 1 max_capacitance violation.
[11/09 21:22:10    812s] Clock tree balancer configuration for skew_group clk/constraint:
[11/09 21:22:10    812s]   Sources:                     pin clk
[11/09 21:22:10    812s]   Total number of sinks:       1206
[11/09 21:22:10    812s]   Delay constrained sinks:     1206
[11/09 21:22:10    812s]   Constrains:                  default
[11/09 21:22:10    812s]   Non-leaf sinks:              0
[11/09 21:22:10    812s]   Ignore pins:                 0
[11/09 21:22:10    812s]  Timing corner wc:setup.late:
[11/09 21:22:10    812s]   Skew target:                 0.221ns
[11/09 21:22:10    812s] 
[11/09 21:22:10    812s] Clock Tree Violations Report
[11/09 21:22:10    812s] ============================
[11/09 21:22:10    812s] 
[11/09 21:22:10    812s] The clock tree has violations that CCOpt may not be able to correct due to the design settings.
[11/09 21:22:10    812s] A common cause is that the violation occurs in a part of the design (e.g. an ILM) that CCOpt cannot change.
[11/09 21:22:10    812s] Consider reviewing your design and relaunching CCOpt.
[11/09 21:22:10    812s] 
[11/09 21:22:10    812s] 
[11/09 21:22:10    812s] Max Capacitance Violations
[11/09 21:22:10    812s] --------------------------
[11/09 21:22:10    812s] 
[11/09 21:22:10    812s] Did not meet the max_capacitance constraint of 0.000pF below the root driver for clock_tree clk at (42.000,884.295), in power domain auto-default, which drives a net clk which has internal don't touch reasons: {is_pad_net}. Achieved capacitance of 1.020pF.
[11/09 21:22:10    812s] 
[11/09 21:22:10    812s] 
[11/09 21:22:10    812s] Primary reporting skew groups are:
[11/09 21:22:10    812s] skew_group clk/constraint with 1206 clock sinks
[11/09 21:22:10    812s] 
[11/09 21:22:10    812s] Clock DAG stats initial state:
[11/09 21:22:10    812s]   cell counts      : b=0, i=1, icg=0, dcg=0, l=1, total=2
[11/09 21:22:10    812s]   sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
[11/09 21:22:10    812s]   misc counts      : r=1, pp=0
[11/09 21:22:10    812s]   cell areas       : b=0.000um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=20994.586um^2
[11/09 21:22:10    812s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1955.925um, total=1955.925um
[11/09 21:22:10    812s] Clock DAG library cell distribution initial state {count}:
[11/09 21:22:10    812s]    Invs: INVX2: 1 
[11/09 21:22:10    812s]  Logics: pad_in: 1 
[11/09 21:22:10    812s] Clock DAG hash initial state: 8842620750527720921 2786382145295479896
[11/09 21:22:10    812s] CTS services accumulated run-time stats initial state:
[11/09 21:22:10    812s]   delay calculator: calls=2744, total_wall_time=0.090s, mean_wall_time=0.033ms
[11/09 21:22:10    812s]   legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[11/09 21:22:10    812s]   steiner router: calls=2744, total_wall_time=0.022s, mean_wall_time=0.008ms
[11/09 21:22:10    812s] Route-type name: clkroute; Top/bottom preferred layer name: METAL4/METAL3; 
[11/09 21:22:10    812s] Unshielded; Mask Constraint: 0; Source: route_type.
[11/09 21:22:10    812s] 
[11/09 21:22:10    812s] Layer information for route type clkroute:
[11/09 21:22:10    812s] 
[11/09 21:22:10    812s] ---------------------------------------------------------------------
[11/09 21:22:10    812s] Layer     Preferred    Route    Res.          Cap.          RC
[11/09 21:22:10    812s]                        Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[11/09 21:22:10    812s] ---------------------------------------------------------------------
[11/09 21:22:10    812s] METAL1    N            H          0.339         0.244         0.083
[11/09 21:22:10    812s] METAL2    N            V          0.279         0.251         0.070
[11/09 21:22:10    812s] METAL3    Y            H          0.279         0.252         0.070
[11/09 21:22:10    812s] METAL4    Y            V          0.279         0.252         0.070
[11/09 21:22:10    812s] METAL5    N            H          0.279         0.246         0.069
[11/09 21:22:10    812s] METAL6    N            V          0.082         0.266         0.022
[11/09 21:22:10    812s] ---------------------------------------------------------------------
[11/09 21:22:10    812s] 
[11/09 21:22:10    812s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: METAL4/METAL3; 
[11/09 21:22:10    812s] Unshielded; Mask Constraint: 0; Source: route_type.
[11/09 21:22:10    812s] 
[11/09 21:22:10    812s] Layer information for route type default_route_type_nonleaf:
[11/09 21:22:10    812s] 
[11/09 21:22:10    812s] ---------------------------------------------------------------------
[11/09 21:22:10    812s] Layer     Preferred    Route    Res.          Cap.          RC
[11/09 21:22:10    812s]                        Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[11/09 21:22:10    812s] ---------------------------------------------------------------------
[11/09 21:22:10    812s] METAL1    N            H          0.339         0.244         0.083
[11/09 21:22:10    812s] METAL2    N            V          0.279         0.251         0.070
[11/09 21:22:10    812s] METAL3    Y            H          0.279         0.252         0.070
[11/09 21:22:10    812s] METAL4    Y            V          0.279         0.252         0.070
[11/09 21:22:10    812s] METAL5    N            H          0.279         0.246         0.069
[11/09 21:22:10    812s] METAL6    N            V          0.082         0.266         0.022
[11/09 21:22:10    812s] ---------------------------------------------------------------------
[11/09 21:22:10    812s] 
[11/09 21:22:10    812s] 
[11/09 21:22:10    812s] Via selection for estimated routes (rule default):
[11/09 21:22:10    812s] 
[11/09 21:22:10    812s] --------------------------------------------------------------------
[11/09 21:22:10    812s] Layer            Via Cell    Res.     Cap.     RC       Top of Stack
[11/09 21:22:10    812s] Range                        (Ohm)    (fF)     (fs)     Only
[11/09 21:22:10    812s] --------------------------------------------------------------------
[11/09 21:22:10    812s] METAL1-METAL2    VIA12_VV    6.400    0.033    0.214    false
[11/09 21:22:10    812s] METAL2-METAL3    VIA2        6.400    0.025    0.160    false
[11/09 21:22:10    812s] METAL3-METAL4    VIA3        6.400    0.025    0.160    false
[11/09 21:22:10    812s] METAL4-METAL5    VIA4        6.400    0.025    0.158    false
[11/09 21:22:10    812s] METAL5-METAL6    VIA5EAST    2.540    0.051    0.130    false
[11/09 21:22:10    812s] --------------------------------------------------------------------
[11/09 21:22:10    812s] 
[11/09 21:22:10    812s] Have 2 CPUs available for CTS. Selected algorithms will run multithreaded.
[11/09 21:22:10    812s] No ideal or dont_touch nets found in the clock tree
[11/09 21:22:10    812s] No dont_touch hnets found in the clock tree
[11/09 21:22:10    812s] No dont_touch hpins found in the clock network.
[11/09 21:22:10    812s] Checking for illegal sizes of clock logic instances...
[11/09 21:22:10    812s] Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 21:22:10    812s] 
[11/09 21:22:10    812s] Filtering reasons for cell type: inverter
[11/09 21:22:10    812s] =========================================
[11/09 21:22:10    812s] 
[11/09 21:22:10    812s] ----------------------------------------------------------------
[11/09 21:22:10    812s] Clock trees    Power domain    Reason              Library cells
[11/09 21:22:10    812s] ----------------------------------------------------------------
[11/09 21:22:10    812s] all            auto-default    Library trimming    { INVX1 }
[11/09 21:22:10    812s] ----------------------------------------------------------------
[11/09 21:22:10    812s] 
[11/09 21:22:10    812s] Filtering reasons for cell type: logic cell
[11/09 21:22:10    812s] ===========================================
[11/09 21:22:10    812s] 
[11/09 21:22:10    812s] -------------------------------------------------------------------
[11/09 21:22:10    812s] Clock trees    Power domain    Reason                 Library cells
[11/09 21:22:10    812s] -------------------------------------------------------------------
[11/09 21:22:10    812s] all            auto-default    Cannot be legalized    { pad_in }
[11/09 21:22:10    812s] -------------------------------------------------------------------
[11/09 21:22:10    812s] 
[11/09 21:22:10    812s] 
[11/09 21:22:10    812s] Validating CTS configuration done. (took cpu=0:00:00.9 real=0:00:00.9)
[11/09 21:22:10    812s] CCOpt configuration status: all checks passed.
[11/09 21:22:10    812s] Adding exclusion drivers to pins that are effective_sink_type exclude...
[11/09 21:22:10    812s]     Adding exclusion drivers (these will be instances of the smallest area library cells).
[11/09 21:22:10    812s]   No exclusion drivers are needed.
[11/09 21:22:10    812s] Adding exclusion drivers to pins that are effective_sink_type exclude done.
[11/09 21:22:10    812s] Antenna diode management...
[11/09 21:22:10    812s]   Found 0 antenna diodes in the clock trees.
[11/09 21:22:10    812s]   
[11/09 21:22:10    812s] Antenna diode management done.
[11/09 21:22:10    812s] Adding driver cells for primary IOs...
[11/09 21:22:10    812s]   
[11/09 21:22:10    812s]   ----------------------------------------------------------------------------------------------
[11/09 21:22:10    812s]   CCOpt reported the following when adding drivers below input ports and above output ports     
[11/09 21:22:10    812s]   ----------------------------------------------------------------------------------------------
[11/09 21:22:10    812s]     (empty table)
[11/09 21:22:10    812s]   ----------------------------------------------------------------------------------------------
[11/09 21:22:10    812s]   
[11/09 21:22:10    812s]   
[11/09 21:22:10    812s] Adding driver cells for primary IOs done.
[11/09 21:22:10    812s] Adding driver cell for primary IO roots...
[11/09 21:22:10    812s] Adding driver cell for primary IO roots done.
[11/09 21:22:10    812s] Maximizing clock DAG abstraction...
[11/09 21:22:10    812s]   Removing clock DAG drivers
[11/09 21:22:10    812s] Maximizing clock DAG abstraction done.
[11/09 21:22:10    812s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:01.8 real=0:00:01.7)
[11/09 21:22:10    812s] Synthesizing clock trees...
[11/09 21:22:10    812s]   Preparing To Balance...
[11/09 21:22:10    812s]   Leaving CCOpt scope - Cleaning up placement interface...
[11/09 21:22:10    812s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3825.3M, EPOCH TIME: 1731212530.351863
[11/09 21:22:10    812s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:163).
[11/09 21:22:10    812s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:22:10    812s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:22:10    812s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:22:10    812s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.031, REAL:0.028, MEM:3822.3M, EPOCH TIME: 1731212530.380300
[11/09 21:22:10    812s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 21:22:10    812s]   Leaving CCOpt scope - Initializing placement interface...
[11/09 21:22:10    812s] OPERPROF: Starting DPlace-Init at level 1, MEM:3793.8M, EPOCH TIME: 1731212530.380815
[11/09 21:22:10    812s] Processing tracks to init pin-track alignment.
[11/09 21:22:10    812s] z: 2, totalTracks: 1
[11/09 21:22:10    812s] z: 4, totalTracks: 1
[11/09 21:22:10    812s] z: 6, totalTracks: 1
[11/09 21:22:10    812s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/09 21:22:10    812s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3793.8M, EPOCH TIME: 1731212530.393166
[11/09 21:22:10    812s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:22:10    812s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:22:10    812s] 
[11/09 21:22:10    812s]  Pre_CCE_Colorizing is not ON! (0:0:27:0)
[11/09 21:22:10    812s] OPERPROF:     Starting CMU at level 3, MEM:3793.8M, EPOCH TIME: 1731212530.401720
[11/09 21:22:10    812s] OPERPROF:     Finished CMU at level 3, CPU:0.002, REAL:0.002, MEM:3825.8M, EPOCH TIME: 1731212530.403684
[11/09 21:22:10    812s] 
[11/09 21:22:10    812s] Bad Lib Cell Checking (CMU) is done! (0)
[11/09 21:22:10    812s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.014, REAL:0.013, MEM:3793.8M, EPOCH TIME: 1731212530.406446
[11/09 21:22:10    812s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3793.8M, EPOCH TIME: 1731212530.406519
[11/09 21:22:10    812s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.001, MEM:3793.8M, EPOCH TIME: 1731212530.407480
[11/09 21:22:10    812s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3793.8MB).
[11/09 21:22:10    812s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.029, MEM:3793.8M, EPOCH TIME: 1731212530.410022
[11/09 21:22:10    812s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 21:22:10    812s]   Merging duplicate siblings in DAG...
[11/09 21:22:10    812s]     Clock DAG stats before merging:
[11/09 21:22:10    812s]       cell counts      : b=0, i=1, icg=0, dcg=0, l=1, total=2
[11/09 21:22:10    812s]       sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
[11/09 21:22:10    812s]       misc counts      : r=1, pp=0
[11/09 21:22:10    812s]       cell areas       : b=0.000um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=20994.586um^2
[11/09 21:22:10    812s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1955.925um, total=1955.925um
[11/09 21:22:10    812s]     Clock DAG library cell distribution before merging {count}:
[11/09 21:22:10    812s]        Invs: INVX2: 1 
[11/09 21:22:10    812s]      Logics: pad_in: 1 
[11/09 21:22:10    812s]     Clock DAG hash before merging: 8842620750527720921 2786382145295479896
[11/09 21:22:10    812s]     CTS services accumulated run-time stats before merging:
[11/09 21:22:10    812s]       delay calculator: calls=2744, total_wall_time=0.090s, mean_wall_time=0.033ms
[11/09 21:22:10    812s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[11/09 21:22:10    812s]       steiner router: calls=2744, total_wall_time=0.022s, mean_wall_time=0.008ms
[11/09 21:22:10    812s]     Resynthesising clock tree into netlist...
[11/09 21:22:10    812s]       Reset timing graph...
[11/09 21:22:10    812s] Ignoring AAE DB Resetting ...
[11/09 21:22:10    812s]       Reset timing graph done.
[11/09 21:22:10    812s]     Resynthesising clock tree into netlist done.
[11/09 21:22:10    812s]     Merging duplicate clock dag driver clones in DAG...
[11/09 21:22:10    812s]     Merging duplicate clock dag driver clones in DAG done.
[11/09 21:22:10    812s]     
[11/09 21:22:10    812s]     Clock logic merging summary:
[11/09 21:22:10    812s]     
[11/09 21:22:10    812s]     -----------------------------------------------------------
[11/09 21:22:10    812s]     Description                           Number of occurrences
[11/09 21:22:10    812s]     -----------------------------------------------------------
[11/09 21:22:10    812s]     Total clock logics                              1
[11/09 21:22:10    812s]     Globally unique logic expressions               1
[11/09 21:22:10    812s]     Potentially mergeable clock logics              0
[11/09 21:22:10    812s]     Actually merged clock logics                    0
[11/09 21:22:10    812s]     -----------------------------------------------------------
[11/09 21:22:10    812s]     
[11/09 21:22:10    812s]     --------------------------------------------
[11/09 21:22:10    812s]     Cannot merge reason    Number of occurrences
[11/09 21:22:10    812s]     --------------------------------------------
[11/09 21:22:10    812s]     GloballyUnique                   1
[11/09 21:22:10    812s]     --------------------------------------------
[11/09 21:22:10    812s]     
[11/09 21:22:10    812s]     Disconnecting clock tree from netlist...
[11/09 21:22:10    812s]     Disconnecting clock tree from netlist done.
[11/09 21:22:10    812s]   Merging duplicate siblings in DAG done.
[11/09 21:22:10    812s]   Applying movement limits...
[11/09 21:22:10    812s]   Applying movement limits done.
[11/09 21:22:10    812s]   Preparing To Balance done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/09 21:22:10    812s]   CCOpt::Phase::Construction...
[11/09 21:22:10    812s]   Stage::Clustering...
[11/09 21:22:10    812s]   Clustering...
[11/09 21:22:10    812s]     Clock DAG hash before 'Clustering': 1452245302913486523 11985087949312510362
[11/09 21:22:10    812s]     CTS services accumulated run-time stats before 'Clustering':
[11/09 21:22:10    812s]       delay calculator: calls=2744, total_wall_time=0.090s, mean_wall_time=0.033ms
[11/09 21:22:10    812s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[11/09 21:22:10    812s]       steiner router: calls=2744, total_wall_time=0.022s, mean_wall_time=0.008ms
[11/09 21:22:10    812s]     Initialize for clustering...
[11/09 21:22:10    812s]     Clock DAG stats before clustering:
[11/09 21:22:10    812s]       cell counts      : b=0, i=1, icg=0, dcg=0, l=1, total=2
[11/09 21:22:10    812s]       sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
[11/09 21:22:10    812s]       misc counts      : r=1, pp=0
[11/09 21:22:10    812s]       cell areas       : b=0.000um^2, i=48.294um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=21036.294um^2
[11/09 21:22:10    812s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1955.925um, total=1955.925um
[11/09 21:22:10    812s]     Clock DAG library cell distribution before clustering {count}:
[11/09 21:22:10    812s]        Invs: INVX32: 1 
[11/09 21:22:10    812s]      Logics: pad_in: 1 
[11/09 21:22:10    812s]     Clock DAG hash before clustering: 1452245302913486523 11985087949312510362
[11/09 21:22:10    812s]     CTS services accumulated run-time stats before clustering:
[11/09 21:22:10    812s]       delay calculator: calls=2744, total_wall_time=0.090s, mean_wall_time=0.033ms
[11/09 21:22:10    812s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[11/09 21:22:10    812s]       steiner router: calls=2744, total_wall_time=0.022s, mean_wall_time=0.008ms
[11/09 21:22:10    812s]     Computing max distances from locked parents...
[11/09 21:22:10    812s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[11/09 21:22:10    812s]     Computing max distances from locked parents done.
[11/09 21:22:10    812s]     Computing optimal clock node locations...
[11/09 21:22:10    812s]     : ...20% ...40% ...60% ..End AAE Lib Interpolated Model. (MEM=3793.75 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:22:10    812s] .80% ...100% 
[11/09 21:22:10    812s]     Optimal path computation stats:
[11/09 21:22:10    812s]       Successful          : 7
[11/09 21:22:10    812s]       Unsuccessful        : 0
[11/09 21:22:10    812s]       Immovable           : 2
[11/09 21:22:10    812s]       lockedParentLocation: 0
[11/09 21:22:10    812s]       Region hash         : 5626188589f66728
[11/09 21:22:10    812s]     Unsuccessful details:
[11/09 21:22:10    812s]     
[11/09 21:22:10    812s]     Computing optimal clock node locations done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 21:22:10    812s]     Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 21:22:10    812s]     Bottom-up phase...
[11/09 21:22:10    812s]     Clustering bottom-up starting from leaves...
[11/09 21:22:11    814s]       Clustering clock_tree clk...
[11/09 21:22:11    814s]       Clustering clock_tree clk done.
[11/09 21:22:11    814s]     Clustering bottom-up starting from leaves done.
[11/09 21:22:11    814s]     Rebuilding the clock tree after clustering...
[11/09 21:22:12    814s]     Rebuilding the clock tree after clustering done.
[11/09 21:22:12    814s]     Clock DAG stats after bottom-up phase:
[11/09 21:22:12    814s]       cell counts      : b=282, i=1, icg=0, dcg=0, l=1, total=284
[11/09 21:22:12    814s]       sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
[11/09 21:22:12    814s]       misc counts      : r=1, pp=0
[11/09 21:22:12    814s]       cell areas       : b=3095.232um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24089.818um^2
[11/09 21:22:12    814s]       hp wire lengths  : top=0.000um, trunk=10493.520um, leaf=10894.525um, total=21388.045um
[11/09 21:22:12    814s]     Clock DAG library cell distribution after bottom-up phase {count}:
[11/09 21:22:12    814s]        Bufs: BUFX1: 282 
[11/09 21:22:12    814s]        Invs: INVX2: 1 
[11/09 21:22:12    814s]      Logics: pad_in: 1 
[11/09 21:22:12    814s]     Clock DAG hash after bottom-up phase: 2733793489716465837 16469962979310126377
[11/09 21:22:12    814s]     CTS services accumulated run-time stats after bottom-up phase:
[11/09 21:22:12    814s]       delay calculator: calls=5362, total_wall_time=0.198s, mean_wall_time=0.037ms
[11/09 21:22:12    814s]       legalizer: calls=5493, total_wall_time=0.063s, mean_wall_time=0.011ms
[11/09 21:22:12    814s]       steiner router: calls=4996, total_wall_time=0.266s, mean_wall_time=0.053ms
[11/09 21:22:12    814s]     Bottom-up phase done. (took cpu=0:00:02.2 real=0:00:01.6)
[11/09 21:22:12    814s]     Legalizing clock trees...
[11/09 21:22:12    814s]     Resynthesising clock tree into netlist...
[11/09 21:22:12    814s]       Reset timing graph...
[11/09 21:22:12    814s] Ignoring AAE DB Resetting ...
[11/09 21:22:12    814s]       Reset timing graph done.
[11/09 21:22:12    814s]     Resynthesising clock tree into netlist done.
[11/09 21:22:12    814s]     Commiting net attributes....
[11/09 21:22:12    814s]     Commiting net attributes. done.
[11/09 21:22:12    814s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'clk_pad'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '90.000um' and height = '233.200um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[11/09 21:22:12    814s]     Leaving CCOpt scope - ClockRefiner...
[11/09 21:22:12    814s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3860.3M, EPOCH TIME: 1731212532.058944
[11/09 21:22:12    814s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:163).
[11/09 21:22:12    814s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:22:12    814s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:22:12    814s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:22:12    814s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.041, REAL:0.038, MEM:3781.3M, EPOCH TIME: 1731212532.096890
[11/09 21:22:12    814s]     Assigned high priority to 1488 instances.
[11/09 21:22:12    814s]     Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
[11/09 21:22:12    814s]     Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Short checks only, Datapath : Short checks Only.
[11/09 21:22:12    814s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3781.3M, EPOCH TIME: 1731212532.104535
[11/09 21:22:12    814s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3781.3M, EPOCH TIME: 1731212532.104610
[11/09 21:22:12    814s] Processing tracks to init pin-track alignment.
[11/09 21:22:12    814s] z: 2, totalTracks: 1
[11/09 21:22:12    814s] z: 4, totalTracks: 1
[11/09 21:22:12    814s] z: 6, totalTracks: 1
[11/09 21:22:12    814s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/09 21:22:12    814s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3781.3M, EPOCH TIME: 1731212532.114520
[11/09 21:22:12    814s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:22:12    814s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:22:12    814s] 
[11/09 21:22:12    814s]  Pre_CCE_Colorizing is not ON! (0:0:27:0)
[11/09 21:22:12    814s] # Found 2 fixed insts to be non-legal.
[11/09 21:22:12    814s] OPERPROF:       Starting CMU at level 4, MEM:3781.3M, EPOCH TIME: 1731212532.123311
[11/09 21:22:12    814s] OPERPROF:       Finished CMU at level 4, CPU:0.002, REAL:0.002, MEM:3813.3M, EPOCH TIME: 1731212532.125201
[11/09 21:22:12    814s] 
[11/09 21:22:12    814s] Bad Lib Cell Checking (CMU) is done! (0)
[11/09 21:22:12    814s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.014, REAL:0.013, MEM:3781.3M, EPOCH TIME: 1731212532.127434
[11/09 21:22:12    814s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:3781.3M, EPOCH TIME: 1731212532.127489
[11/09 21:22:12    814s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:3781.3M, EPOCH TIME: 1731212532.127751
[11/09 21:22:12    814s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3781.3MB).
[11/09 21:22:12    814s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.027, REAL:0.025, MEM:3781.3M, EPOCH TIME: 1731212532.130048
[11/09 21:22:12    814s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.027, REAL:0.026, MEM:3781.3M, EPOCH TIME: 1731212532.130085
[11/09 21:22:12    814s] TDRefine: refinePlace mode is spiral
[11/09 21:22:12    814s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.4732.2
[11/09 21:22:12    814s] OPERPROF: Starting RefinePlace at level 1, MEM:3781.3M, EPOCH TIME: 1731212532.130156
[11/09 21:22:12    814s] *** Starting refinePlace (0:13:35 mem=3781.3M) ***
[11/09 21:22:12    814s] Total net bbox length = 5.937e+05 (3.201e+05 2.736e+05) (ext = 1.318e+04)
[11/09 21:22:12    814s] 
[11/09 21:22:12    814s]  Pre_CCE_Colorizing is not ON! (0:0:27:0)
[11/09 21:22:12    814s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/09 21:22:12    814s] OPERPROF:   Starting CellHaloInit at level 2, MEM:3781.3M, EPOCH TIME: 1731212532.149038
[11/09 21:22:12    814s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.001, REAL:0.001, MEM:3781.3M, EPOCH TIME: 1731212532.149675
[11/09 21:22:12    814s] (I)      Default pattern map key = soc_top_default.
[11/09 21:22:12    814s] (I)      Default pattern map key = soc_top_default.
[11/09 21:22:12    814s] OPERPROF:   Starting CellHaloInit at level 2, MEM:3781.3M, EPOCH TIME: 1731212532.153883
[11/09 21:22:12    814s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.001, REAL:0.001, MEM:3781.3M, EPOCH TIME: 1731212532.154519
[11/09 21:22:12    814s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3781.3M, EPOCH TIME: 1731212532.154567
[11/09 21:22:12    814s] Starting refinePlace ...
[11/09 21:22:12    814s] (I)      Default pattern map key = soc_top_default.
[11/09 21:22:12    814s] One DDP V2 for no tweak run.
[11/09 21:22:12    814s] (I)      Default pattern map key = soc_top_default.
[11/09 21:22:12    814s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:3785.4M, EPOCH TIME: 1731212532.196726
[11/09 21:22:12    814s] DDP initSite1 nrRow 232 nrJob 232
[11/09 21:22:12    814s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:3785.4M, EPOCH TIME: 1731212532.196815
[11/09 21:22:12    814s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.001, REAL:0.000, MEM:3785.4M, EPOCH TIME: 1731212532.197086
[11/09 21:22:12    814s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:3785.4M, EPOCH TIME: 1731212532.197120
[11/09 21:22:12    814s] DDP markSite nrRow 232 nrJob 232
[11/09 21:22:12    814s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.001, REAL:0.001, MEM:3785.4M, EPOCH TIME: 1731212532.197755
[11/09 21:22:12    814s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.002, REAL:0.001, MEM:3785.4M, EPOCH TIME: 1731212532.197789
[11/09 21:22:12    814s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:3787.5M, EPOCH TIME: 1731212532.202088
[11/09 21:22:12    814s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:3787.5M, EPOCH TIME: 1731212532.202150
[11/09 21:22:12    814s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.004, REAL:0.002, MEM:3787.5M, EPOCH TIME: 1731212532.204264
[11/09 21:22:12    814s] ** Cut row section cpu time 0:00:00.0.
[11/09 21:22:12    814s]  ** Cut row section real time 0:00:00.0.
[11/09 21:22:12    814s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.004, REAL:0.002, MEM:3787.5M, EPOCH TIME: 1731212532.204367
[11/09 21:22:12    814s]   Spread Effort: high, standalone mode, useDDP on.
[11/09 21:22:12    814s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=3792.5MB) @(0:13:35 - 0:13:35).
[11/09 21:22:12    814s] Move report: preRPlace moves 375 insts, mean move: 2.43 um, max move: 7.84 um 
[11/09 21:22:12    814s] 	Max move on inst (soc/CTS_ccl_a_buf_00266): (1052.48, 575.92) --> (1060.32, 575.92)
[11/09 21:22:12    814s] 	Length: 5 sites, height: 1 rows, site name: core7T, cell type: BUFX1
[11/09 21:22:12    814s] wireLenOptFixPriorityInst 1200 inst fixed
[11/09 21:22:12    814s] 
[11/09 21:22:12    814s] Running Spiral MT with 2 threads  fetchWidth=143 
[11/09 21:22:12    815s] Move report: legalization moves 4 insts, mean move: 3.08 um, max move: 5.60 um spiral
[11/09 21:22:12    815s] 	Max move on inst (soc/g125751): (570.88, 670.00) --> (569.20, 673.92)
[11/09 21:22:12    815s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[11/09 21:22:12    815s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[11/09 21:22:12    815s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=3799.6MB) @(0:13:35 - 0:13:35).
[11/09 21:22:12    815s] Move report: Detail placement moves 375 insts, mean move: 2.45 um, max move: 7.84 um 
[11/09 21:22:12    815s] 	Max move on inst (soc/CTS_ccl_a_buf_00266): (1052.48, 575.92) --> (1060.32, 575.92)
[11/09 21:22:12    815s] 	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 3799.6MB
[11/09 21:22:12    815s] Statistics of distance of Instance movement in refine placement:
[11/09 21:22:12    815s]   maximum (X+Y) =         7.84 um
[11/09 21:22:12    815s]   inst (soc/CTS_ccl_a_buf_00266) with max move: (1052.48, 575.92) -> (1060.32, 575.92)
[11/09 21:22:12    815s]   mean    (X+Y) =         2.45 um
[11/09 21:22:12    815s] Summary Report:
[11/09 21:22:12    815s] Instances move: 375 (out of 15252 movable)
[11/09 21:22:12    815s] Instances flipped: 0
[11/09 21:22:12    815s] Mean displacement: 2.45 um
[11/09 21:22:12    815s] Max displacement: 7.84 um (Instance: soc/CTS_ccl_a_buf_00266) (1052.48, 575.92) -> (1060.32, 575.92)
[11/09 21:22:12    815s] 	Length: 5 sites, height: 1 rows, site name: core7T, cell type: BUFX1
[11/09 21:22:12    815s] Total instances moved : 375
[11/09 21:22:12    815s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.509, REAL:0.353, MEM:3799.6M, EPOCH TIME: 1731212532.507634
[11/09 21:22:12    815s] Total net bbox length = 5.943e+05 (3.205e+05 2.738e+05) (ext = 1.317e+04)
[11/09 21:22:12    815s] Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 3799.6MB
[11/09 21:22:12    815s] [CPU] RefinePlace/total (cpu=0:00:00.5, real=0:00:00.0, mem=3799.6MB) @(0:13:35 - 0:13:35).
[11/09 21:22:12    815s] *** Finished refinePlace (0:13:35 mem=3799.6M) ***
[11/09 21:22:12    815s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.4732.2
[11/09 21:22:12    815s] OPERPROF: Finished RefinePlace at level 1, CPU:0.538, REAL:0.382, MEM:3799.6M, EPOCH TIME: 1731212532.512137
[11/09 21:22:12    815s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3799.6M, EPOCH TIME: 1731212532.512180
[11/09 21:22:12    815s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:15415).
[11/09 21:22:12    815s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:22:12    815s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:22:12    815s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:22:12    815s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.034, REAL:0.032, MEM:3788.6M, EPOCH TIME: 1731212532.543696
[11/09 21:22:12    815s]     ClockRefiner summary
[11/09 21:22:12    815s]     All clock instances: Moved 136, flipped 36 and cell swapped 0 (out of a total of 1488).
[11/09 21:22:12    815s]     The largest move was 7.84 um for soc/CTS_ccl_a_buf_00266.
[11/09 21:22:12    815s]     Non-sink clock instances: Moved 52, flipped 1 and cell swapped 0 (out of a total of 284).
[11/09 21:22:12    815s]     The largest move was 7.84 um for soc/CTS_ccl_a_buf_00266.
[11/09 21:22:12    815s]     Clock sinks: Moved 84, flipped 35 and cell swapped 0 (out of a total of 1204).
[11/09 21:22:12    815s]     The largest move was 6.16 um for soc/soc_cpu_genblk1.pcpi_mul_rs1_reg[30].
[11/09 21:22:12    815s]     Revert refine place priority changes on 0 instances.
[11/09 21:22:12    815s] OPERPROF: Starting DPlace-Init at level 1, MEM:3788.6M, EPOCH TIME: 1731212532.551497
[11/09 21:22:12    815s] Processing tracks to init pin-track alignment.
[11/09 21:22:12    815s] z: 2, totalTracks: 1
[11/09 21:22:12    815s] z: 4, totalTracks: 1
[11/09 21:22:12    815s] z: 6, totalTracks: 1
[11/09 21:22:12    815s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/09 21:22:12    815s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3788.6M, EPOCH TIME: 1731212532.561278
[11/09 21:22:12    815s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:22:12    815s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:22:12    815s] 
[11/09 21:22:12    815s]  Pre_CCE_Colorizing is not ON! (0:0:27:0)
[11/09 21:22:12    815s] OPERPROF:     Starting CMU at level 3, MEM:3788.6M, EPOCH TIME: 1731212532.569965
[11/09 21:22:12    815s] OPERPROF:     Finished CMU at level 3, CPU:0.002, REAL:0.002, MEM:3820.6M, EPOCH TIME: 1731212532.571879
[11/09 21:22:12    815s] 
[11/09 21:22:12    815s] Bad Lib Cell Checking (CMU) is done! (0)
[11/09 21:22:12    815s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.014, REAL:0.013, MEM:3788.6M, EPOCH TIME: 1731212532.574060
[11/09 21:22:12    815s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3788.6M, EPOCH TIME: 1731212532.574115
[11/09 21:22:12    815s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3788.6M, EPOCH TIME: 1731212532.574374
[11/09 21:22:12    815s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3788.6MB).
[11/09 21:22:12    815s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.026, REAL:0.025, MEM:3788.6M, EPOCH TIME: 1731212532.576721
[11/09 21:22:12    815s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.7 real=0:00:00.5)
[11/09 21:22:12    815s]     Disconnecting clock tree from netlist...
[11/09 21:22:12    815s]     Disconnecting clock tree from netlist done.
[11/09 21:22:12    815s]     Leaving CCOpt scope - Cleaning up placement interface...
[11/09 21:22:12    815s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3788.6M, EPOCH TIME: 1731212532.583037
[11/09 21:22:12    815s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:163).
[11/09 21:22:12    815s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:22:12    815s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:22:12    815s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:22:12    815s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.028, REAL:0.025, MEM:3788.6M, EPOCH TIME: 1731212532.608523
[11/09 21:22:12    815s]     Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 21:22:12    815s]     Leaving CCOpt scope - Initializing placement interface...
[11/09 21:22:12    815s] OPERPROF: Starting DPlace-Init at level 1, MEM:3788.6M, EPOCH TIME: 1731212532.608903
[11/09 21:22:12    815s] Processing tracks to init pin-track alignment.
[11/09 21:22:12    815s] z: 2, totalTracks: 1
[11/09 21:22:12    815s] z: 4, totalTracks: 1
[11/09 21:22:12    815s] z: 6, totalTracks: 1
[11/09 21:22:12    815s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/09 21:22:12    815s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3788.6M, EPOCH TIME: 1731212532.618673
[11/09 21:22:12    815s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:22:12    815s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:22:12    815s] 
[11/09 21:22:12    815s]  Pre_CCE_Colorizing is not ON! (0:0:27:0)
[11/09 21:22:12    815s] OPERPROF:     Starting CMU at level 3, MEM:3788.6M, EPOCH TIME: 1731212532.628660
[11/09 21:22:12    815s] OPERPROF:     Finished CMU at level 3, CPU:0.002, REAL:0.002, MEM:3820.6M, EPOCH TIME: 1731212532.630478
[11/09 21:22:12    815s] 
[11/09 21:22:12    815s] Bad Lib Cell Checking (CMU) is done! (0)
[11/09 21:22:12    815s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.015, REAL:0.014, MEM:3788.6M, EPOCH TIME: 1731212532.632658
[11/09 21:22:12    815s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3788.6M, EPOCH TIME: 1731212532.632713
[11/09 21:22:12    815s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3788.6M, EPOCH TIME: 1731212532.632931
[11/09 21:22:12    815s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3788.6MB).
[11/09 21:22:12    815s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.027, REAL:0.026, MEM:3788.6M, EPOCH TIME: 1731212532.634929
[11/09 21:22:12    815s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 21:22:12    815s]     Clock tree timing engine global stage delay update for wc:setup.late...
[11/09 21:22:12    815s] End AAE Lib Interpolated Model. (MEM=3788.57 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:22:12    815s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner wc.
[11/09 21:22:12    815s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
[11/09 21:22:12    815s]     Clock tree timing engine global stage delay update for wc:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/09 21:22:12    815s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'clk_pad'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '90.000um' and height = '233.200um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[11/09 21:22:12    815s]     
[11/09 21:22:12    815s]     Clock tree legalization - Histogram:
[11/09 21:22:12    815s]     ====================================
[11/09 21:22:12    815s]     
[11/09 21:22:12    815s]     --------------------------------
[11/09 21:22:12    815s]     Movement (um)    Number of cells
[11/09 21:22:12    815s]     --------------------------------
[11/09 21:22:12    815s]     [0.56,1.47)             3
[11/09 21:22:12    815s]     [1.47,2.38)             7
[11/09 21:22:12    815s]     [2.38,3.29)             2
[11/09 21:22:12    815s]     [3.29,4.2)             38
[11/09 21:22:12    815s]     [4.2,5.11)              1
[11/09 21:22:12    815s]     [5.11,6.02)             0
[11/09 21:22:12    815s]     [6.02,6.93)             0
[11/09 21:22:12    815s]     [6.93,7.84)             1
[11/09 21:22:12    815s]     --------------------------------
[11/09 21:22:12    815s]     
[11/09 21:22:12    815s]     
[11/09 21:22:12    815s]     Clock tree legalization - Top 10 Movements:
[11/09 21:22:12    815s]     ===========================================
[11/09 21:22:12    815s]     
[11/09 21:22:12    815s]     -------------------------------------------------------------------------------------------------------------------------------------------------------
[11/09 21:22:12    815s]     Movement (um)    Desired               Achieved              Node
[11/09 21:22:12    815s]                      location              location              
[11/09 21:22:12    815s]     -------------------------------------------------------------------------------------------------------------------------------------------------------
[11/09 21:22:12    815s]         7.84         (1052.480,575.920)    (1060.320,575.920)    CTS_ccl_a_buf_00266 (a lib_cell BUFX1) at (1060.320,575.920), in power domain auto-default
[11/09 21:22:12    815s]         5.04         (1135.920,583.760)    (1130.880,583.760)    CTS_ccl_a_buf_00204 (a lib_cell BUFX1) at (1130.880,583.760), in power domain auto-default
[11/09 21:22:12    815s]         3.92         (571.440,760.160)     (567.520,760.160)     CTS_ccl_a_buf_00253 (a lib_cell BUFX1) at (567.520,760.160), in power domain auto-default
[11/09 21:22:12    815s]         3.92         (603.920,673.920)     (600.000,673.920)     CTS_ccl_a_buf_00247 (a lib_cell BUFX1) at (600.000,673.920), in power domain auto-default
[11/09 21:22:12    815s]         3.92         (702.480,771.920)     (702.480,775.840)     CTS_ccl_a_buf_00228 (a lib_cell BUFX1) at (702.480,775.840), in power domain auto-default
[11/09 21:22:12    815s]         3.92         (791.520,713.120)     (787.600,713.120)     CTS_ccl_a_buf_00213 (a lib_cell BUFX1) at (787.600,713.120), in power domain auto-default
[11/09 21:22:12    815s]         3.92         (796.000,858.160)     (799.920,858.160)     CTS_ccl_buf_00276 (a lib_cell BUFX1) at (799.920,858.160), in power domain auto-default
[11/09 21:22:12    815s]         3.92         (870.480,783.680)     (874.400,783.680)     CTS_ccl_a_buf_00279 (a lib_cell BUFX1) at (874.400,783.680), in power domain auto-default
[11/09 21:22:12    815s]         3.92         (870.480,779.760)     (866.560,779.760)     CTS_ccl_a_buf_00278 (a lib_cell BUFX1) at (866.560,779.760), in power domain auto-default
[11/09 21:22:12    815s]         3.92         (603.920,728.800)     (600.000,728.800)     CTS_ccl_a_buf_00270 (a lib_cell BUFX1) at (600.000,728.800), in power domain auto-default
[11/09 21:22:12    815s]     -------------------------------------------------------------------------------------------------------------------------------------------------------
[11/09 21:22:12    815s]     
[11/09 21:22:12    815s]     Legalizing clock trees done. (took cpu=0:00:00.9 real=0:00:00.7)
[11/09 21:22:12    815s]     Clock DAG stats after 'Clustering':
[11/09 21:22:12    815s]       cell counts      : b=282, i=1, icg=0, dcg=0, l=1, total=284
[11/09 21:22:12    815s]       sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
[11/09 21:22:12    815s]       misc counts      : r=1, pp=0
[11/09 21:22:12    815s]       cell areas       : b=3095.232um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24089.818um^2
[11/09 21:22:12    815s]       cell capacitance : b=0.325pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.347pF
[11/09 21:22:12    815s]       sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
[11/09 21:22:12    815s]       wire capacitance : top=0.000pF, trunk=1.944pF, leaf=2.350pF, total=4.294pF
[11/09 21:22:12    815s]       wire lengths     : top=0.000um, trunk=11074.467um, leaf=13119.405um, total=24193.872um
[11/09 21:22:12    815s]       hp wire lengths  : top=0.000um, trunk=10613.360um, leaf=10971.805um, total=21585.165um
[11/09 21:22:12    815s]     Clock DAG net violations after 'Clustering':
[11/09 21:22:12    815s]       Remaining Transition : {count=9, worst=[8.179ns, 8.174ns, 2.179ns, 2.174ns, 1.395ns, 1.383ns, 0.006ns, 0.000ns, 0.000ns]} avg=2.610ns sd=3.274ns sum=23.491ns
[11/09 21:22:12    815s]       Capacitance          : {count=1, worst=[1.020pF]} avg=1.020pF sd=0.000pF sum=1.020pF
[11/09 21:22:12    815s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[11/09 21:22:12    815s]       Trunk : target=0.886ns count=87 avg=0.529ns sd=0.194ns min=0.000ns max=0.860ns {41 <= 0.532ns, 32 <= 0.709ns, 8 <= 0.797ns, 4 <= 0.842ns, 2 <= 0.886ns}
[11/09 21:22:12    815s]       Leaf  : target=0.886ns count=198 avg=0.838ns sd=0.887ns min=0.210ns max=9.065ns {14 <= 0.532ns, 68 <= 0.709ns, 64 <= 0.797ns, 21 <= 0.842ns, 22 <= 0.886ns} {3 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
[11/09 21:22:12    815s]     Clock DAG library cell distribution after 'Clustering' {count}:
[11/09 21:22:12    815s]        Bufs: BUFX1: 282 
[11/09 21:22:12    815s]        Invs: INVX2: 1 
[11/09 21:22:12    815s]      Logics: pad_in: 1 
[11/09 21:22:12    815s]     Clock DAG hash after 'Clustering': 3419448363003684660 11809514579021298368
[11/09 21:22:12    815s]     CTS services accumulated run-time stats after 'Clustering':
[11/09 21:22:12    815s]       delay calculator: calls=5647, total_wall_time=0.205s, mean_wall_time=0.036ms
[11/09 21:22:12    815s]       legalizer: calls=6342, total_wall_time=0.068s, mean_wall_time=0.011ms
[11/09 21:22:12    815s]       steiner router: calls=5281, total_wall_time=0.289s, mean_wall_time=0.055ms
[11/09 21:22:12    815s]     Primary reporting skew groups after 'Clustering':
[11/09 21:22:12    815s]       skew_group clk/constraint: insertion delay [min=3.211, max=4.674, avg=3.923, sd=0.250], skew [1.463 vs 0.221*], 35.2% {3.908, 4.129} (wid=0.911 ws=0.870) (gid=4.440 gs=1.271)
[11/09 21:22:12    815s]           min path sink: soc/soc_cpu_decoded_imm_j_reg[31]/CLK
[11/09 21:22:12    815s]           max path sink: soc/soc_memory_sram_1/CLK
[11/09 21:22:12    815s]     Skew group summary after 'Clustering':
[11/09 21:22:12    815s]       skew_group clk/constraint: insertion delay [min=3.211, max=4.674, avg=3.923, sd=0.250], skew [1.463 vs 0.221*], 35.2% {3.908, 4.129} (wid=0.911 ws=0.870) (gid=4.440 gs=1.271)
[11/09 21:22:12    815s]     Legalizer API calls during this step: 6342 succeeded with high effort: 6342 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/09 21:22:12    815s]   Clustering done. (took cpu=0:00:03.2 real=0:00:02.3)
[11/09 21:22:12    815s]   
[11/09 21:22:12    815s]   Post-Clustering Statistics Report
[11/09 21:22:12    815s]   =================================
[11/09 21:22:12    815s]   
[11/09 21:22:12    815s]   Fanout Statistics:
[11/09 21:22:12    815s]   
[11/09 21:22:12    815s]   ------------------------------------------------------------------------------------------------------------
[11/09 21:22:12    815s]   Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
[11/09 21:22:12    815s]                        Fanout    Fanout    Fanout    Fanout       Distribution
[11/09 21:22:12    815s]   ------------------------------------------------------------------------------------------------------------
[11/09 21:22:12    815s]   Trunk         88     3.239       1         6         1.605      {34 <= 2, 30 <= 4, 24 <= 6}
[11/09 21:22:12    815s]   Leaf         198     6.091       1         9         1.502      {7 <= 2, 13 <= 4, 97 <= 6, 79 <= 8, 2 <= 10}
[11/09 21:22:12    815s]   ------------------------------------------------------------------------------------------------------------
[11/09 21:22:12    815s]   
[11/09 21:22:12    815s]   Clustering Failure Statistics:
[11/09 21:22:12    815s]   
[11/09 21:22:12    815s]   -------------------------------------------------------------
[11/09 21:22:12    815s]   Net Type    Clusters    Clusters    Capacitance    Transition
[11/09 21:22:12    815s]               Tried       Failed      Failures       Failures
[11/09 21:22:12    815s]   -------------------------------------------------------------
[11/09 21:22:12    815s]   Trunk         1143        318           16            318
[11/09 21:22:12    815s]   Leaf          5578        581           29            581
[11/09 21:22:12    815s]   -------------------------------------------------------------
[11/09 21:22:12    815s]   
[11/09 21:22:12    815s]   Clustering Partition Statistics:
[11/09 21:22:12    815s]   
[11/09 21:22:12    815s]   -------------------------------------------------------------------------------------
[11/09 21:22:12    815s]   Net Type    Case B      Case C      Partition    Mean       Min     Max     Std. Dev.
[11/09 21:22:12    815s]               Fraction    Fraction    Count        Size       Size    Size    Size
[11/09 21:22:12    815s]   -------------------------------------------------------------------------------------
[11/09 21:22:12    815s]   Trunk        1.000       0.000         15         18.867     1       151      38.912
[11/09 21:22:12    815s]   Leaf         1.000       0.000          7        171.714     1      1196     451.668
[11/09 21:22:12    815s]   -------------------------------------------------------------------------------------
[11/09 21:22:12    815s]   
[11/09 21:22:12    815s]   
[11/09 21:22:12    815s]   Looking for fanout violations...
[11/09 21:22:12    815s]   Looking for fanout violations done.
[11/09 21:22:12    815s]   CongRepair After Initial Clustering...
[11/09 21:22:12    815s]   Reset timing graph...
[11/09 21:22:12    815s] Ignoring AAE DB Resetting ...
[11/09 21:22:12    815s]   Reset timing graph done.
[11/09 21:22:12    815s]   Leaving CCOpt scope - Early Global Route...
[11/09 21:22:12    815s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:3864.9M, EPOCH TIME: 1731212532.808201
[11/09 21:22:12    815s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1363).
[11/09 21:22:12    815s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:22:12    815s] All LLGs are deleted
[11/09 21:22:12    815s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:22:12    815s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:22:12    815s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3864.9M, EPOCH TIME: 1731212532.835193
[11/09 21:22:12    815s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3864.9M, EPOCH TIME: 1731212532.835355
[11/09 21:22:12    815s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.030, REAL:0.028, MEM:3788.9M, EPOCH TIME: 1731212532.836016
[11/09 21:22:12    815s]   Clock implementation routing...
[11/09 21:22:12    815s] Net route status summary:
[11/09 21:22:12    815s]   Clock:       285 (unrouted=285, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[11/09 21:22:12    815s]   Non-clock: 15269 (unrouted=163, trialRouted=15106, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=148, (crossesIlmBoundary AND tooFewTerms=0)])
[11/09 21:22:12    815s]     Routing using eGR only...
[11/09 21:22:12    815s]       Early Global Route - eGR only step...
[11/09 21:22:12    815s] (ccopt eGR): There are 285 nets to be routed. 0 nets have skip routing designation.
[11/09 21:22:12    815s] (ccopt eGR): There are 285 nets for routing of which 284 have one or more fixed wires.
[11/09 21:22:12    815s] (ccopt eGR): Start to route 285 all nets
[11/09 21:22:12    815s] [PSP]    Started Early Global Route kernel ( Curr Mem: 3788.88 MB )
[11/09 21:22:12    815s] (I)      ==================== Layers =====================
[11/09 21:22:12    815s] (I)      +-----+----+---------+---------+--------+-------+
[11/09 21:22:12    815s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/09 21:22:12    815s] (I)      +-----+----+---------+---------+--------+-------+
[11/09 21:22:12    815s] (I)      |  33 |  0 |    CONT |     cut |      1 |       |
[11/09 21:22:12    815s] (I)      |   1 |  1 |  METAL1 |    wire |      1 |       |
[11/09 21:22:12    815s] (I)      |  34 |  1 |   VIA12 |     cut |      1 |       |
[11/09 21:22:12    815s] (I)      |   2 |  2 |  METAL2 |    wire |      1 |       |
[11/09 21:22:12    815s] (I)      |  35 |  2 |   VIA23 |     cut |      1 |       |
[11/09 21:22:12    815s] (I)      |   3 |  3 |  METAL3 |    wire |      1 |       |
[11/09 21:22:12    815s] (I)      |  36 |  3 |   VIA34 |     cut |      1 |       |
[11/09 21:22:12    815s] (I)      |   4 |  4 |  METAL4 |    wire |      1 |       |
[11/09 21:22:12    815s] (I)      |  37 |  4 |   VIA45 |     cut |      1 |       |
[11/09 21:22:12    815s] (I)      |   5 |  5 |  METAL5 |    wire |      1 |       |
[11/09 21:22:12    815s] (I)      |  38 |  5 |   VIA56 |     cut |      1 |       |
[11/09 21:22:12    815s] (I)      |   6 |  6 |  METAL6 |    wire |      1 |       |
[11/09 21:22:12    815s] (I)      +-----+----+---------+---------+--------+-------+
[11/09 21:22:12    815s] (I)      |  64 | 64 |   POLY1 |   other |        |    MS |
[11/09 21:22:12    815s] (I)      |   0 |  0 |   POLY2 |   other |        |    MS |
[11/09 21:22:12    815s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[11/09 21:22:12    815s] (I)      +-----+----+---------+---------+--------+-------+
[11/09 21:22:12    815s] (I)      Started Import and model ( Curr Mem: 3788.88 MB )
[11/09 21:22:12    815s] (I)      Default pattern map key = soc_top_default.
[11/09 21:22:12    815s] (I)      == Non-default Options ==
[11/09 21:22:12    815s] (I)      Clean congestion better                            : true
[11/09 21:22:12    815s] (I)      Estimate vias on DPT layer                         : true
[11/09 21:22:12    815s] (I)      Clean congestion layer assignment rounds           : 3
[11/09 21:22:12    815s] (I)      Layer constraints as soft constraints              : true
[11/09 21:22:12    815s] (I)      Soft top layer                                     : true
[11/09 21:22:12    815s] (I)      Skip prospective layer relax nets                  : true
[11/09 21:22:12    815s] (I)      Better NDR handling                                : true
[11/09 21:22:12    815s] (I)      Improved NDR modeling in LA                        : true
[11/09 21:22:12    815s] (I)      Routing cost fix for NDR handling                  : true
[11/09 21:22:12    815s] (I)      Block tracks for preroutes                         : true
[11/09 21:22:12    815s] (I)      Assign IRoute by net group key                     : true
[11/09 21:22:12    815s] (I)      Block unroutable channels                          : true
[11/09 21:22:12    815s] (I)      Block unroutable channels 3D                       : true
[11/09 21:22:12    815s] (I)      Bound layer relaxed segment wl                     : true
[11/09 21:22:12    815s] (I)      Blocked pin reach length threshold                 : 2
[11/09 21:22:12    815s] (I)      Check blockage within NDR space in TA              : true
[11/09 21:22:12    815s] (I)      Skip must join for term with via pillar            : true
[11/09 21:22:12    815s] (I)      Model find APA for IO pin                          : true
[11/09 21:22:12    815s] (I)      On pin location for off pin term                   : true
[11/09 21:22:12    815s] (I)      Handle EOL spacing                                 : true
[11/09 21:22:12    815s] (I)      Merge PG vias by gap                               : true
[11/09 21:22:12    815s] (I)      Maximum routing layer                              : 4
[11/09 21:22:12    815s] (I)      Route selected nets only                           : true
[11/09 21:22:12    815s] (I)      Refine MST                                         : true
[11/09 21:22:12    815s] (I)      Honor PRL                                          : true
[11/09 21:22:12    815s] (I)      Strong congestion aware                            : true
[11/09 21:22:12    815s] (I)      Improved initial location for IRoutes              : true
[11/09 21:22:12    815s] (I)      Multi panel TA                                     : true
[11/09 21:22:12    815s] (I)      Penalize wire overlap                              : true
[11/09 21:22:12    815s] (I)      Expand small instance blockage                     : true
[11/09 21:22:12    815s] (I)      Reduce via in TA                                   : true
[11/09 21:22:12    815s] (I)      SS-aware routing                                   : true
[11/09 21:22:12    815s] (I)      Improve tree edge sharing                          : true
[11/09 21:22:12    815s] (I)      Improve 2D via estimation                          : true
[11/09 21:22:12    815s] (I)      Refine Steiner tree                                : true
[11/09 21:22:12    815s] (I)      Build spine tree                                   : true
[11/09 21:22:12    815s] (I)      Model pass through capacity                        : true
[11/09 21:22:12    815s] (I)      Extend blockages by a half GCell                   : true
[11/09 21:22:12    815s] (I)      Consider pin shapes                                : true
[11/09 21:22:12    815s] (I)      Consider pin shapes for all nodes                  : true
[11/09 21:22:12    815s] (I)      Consider NR APA                                    : true
[11/09 21:22:12    815s] (I)      Consider IO pin shape                              : true
[11/09 21:22:12    815s] (I)      Fix pin connection bug                             : true
[11/09 21:22:12    815s] (I)      Consider layer RC for local wires                  : true
[11/09 21:22:12    815s] (I)      Route to clock mesh pin                            : true
[11/09 21:22:12    815s] (I)      LA-aware pin escape length                         : 2
[11/09 21:22:12    815s] (I)      Connect multiple ports                             : true
[11/09 21:22:12    815s] (I)      Split for must join                                : true
[11/09 21:22:12    815s] (I)      Number of threads                                  : 2
[11/09 21:22:12    815s] (I)      Routing effort level                               : 10000
[11/09 21:22:12    815s] (I)      Prefer layer length threshold                      : 8
[11/09 21:22:12    815s] (I)      Overflow penalty cost                              : 10
[11/09 21:22:12    815s] (I)      A-star cost                                        : 0.300000
[11/09 21:22:12    815s] (I)      Misalignment cost                                  : 10.000000
[11/09 21:22:12    815s] (I)      Threshold for short IRoute                         : 6
[11/09 21:22:12    815s] (I)      Via cost during post routing                       : 1.000000
[11/09 21:22:12    815s] (I)      Layer congestion ratios                            : { { 1.0 } }
[11/09 21:22:12    815s] (I)      Source-to-sink ratio                               : 0.300000
[11/09 21:22:12    815s] (I)      Scenic ratio bound                                 : 3.000000
[11/09 21:22:12    815s] (I)      Segment layer relax scenic ratio                   : 1.250000
[11/09 21:22:12    815s] (I)      Source-sink aware LA ratio                         : 0.500000
[11/09 21:22:12    815s] (I)      PG-aware similar topology routing                  : true
[11/09 21:22:12    815s] (I)      Maze routing via cost fix                          : true
[11/09 21:22:12    815s] (I)      Apply PRL on PG terms                              : true
[11/09 21:22:12    815s] (I)      Apply PRL on obs objects                           : true
[11/09 21:22:12    815s] (I)      Handle range-type spacing rules                    : true
[11/09 21:22:12    815s] (I)      PG gap threshold multiplier                        : 10.000000
[11/09 21:22:12    815s] (I)      Parallel spacing query fix                         : true
[11/09 21:22:12    815s] (I)      Force source to root IR                            : true
[11/09 21:22:12    815s] (I)      Layer Weights                                      : L2:4 L3:2.5
[11/09 21:22:12    815s] (I)      Do not relax to DPT layer                          : true
[11/09 21:22:12    815s] (I)      No DPT in post routing                             : true
[11/09 21:22:12    815s] (I)      Modeling PG via merging fix                        : true
[11/09 21:22:12    815s] (I)      Shield aware TA                                    : true
[11/09 21:22:12    815s] (I)      Strong shield aware TA                             : true
[11/09 21:22:12    815s] (I)      Overflow calculation fix in LA                     : true
[11/09 21:22:12    815s] (I)      Post routing fix                                   : true
[11/09 21:22:12    815s] (I)      Strong post routing                                : true
[11/09 21:22:12    815s] (I)      Access via pillar from top                         : true
[11/09 21:22:12    815s] (I)      NDR via pillar fix                                 : true
[11/09 21:22:12    815s] (I)      Violation on path threshold                        : 1
[11/09 21:22:12    815s] (I)      Pass through capacity modeling                     : true
[11/09 21:22:12    815s] (I)      Select the non-relaxed segments in post routing stage : true
[11/09 21:22:12    815s] (I)      Select term pin box for io pin                     : true
[11/09 21:22:12    815s] (I)      Penalize NDR sharing                               : true
[11/09 21:22:12    815s] (I)      Enable special modeling                            : false
[11/09 21:22:12    815s] (I)      Keep fixed segments                                : true
[11/09 21:22:12    815s] (I)      Reorder net groups by key                          : true
[11/09 21:22:12    815s] (I)      Increase net scenic ratio                          : true
[11/09 21:22:12    815s] (I)      Method to set GCell size                           : row
[11/09 21:22:12    815s] (I)      Connect multiple ports and must join fix           : true
[11/09 21:22:12    815s] (I)      Avoid high resistance layers                       : true
[11/09 21:22:12    815s] (I)      Model find APA for IO pin fix                      : true
[11/09 21:22:12    815s] (I)      Avoid connecting non-metal layers                  : true
[11/09 21:22:12    815s] (I)      Use track pitch for NDR                            : true
[11/09 21:22:12    815s] (I)      Enable layer relax to lower layer                  : true
[11/09 21:22:12    815s] (I)      Enable layer relax to upper layer                  : true
[11/09 21:22:12    815s] (I)      Top layer relaxation fix                           : true
[11/09 21:22:12    815s] (I)      Handle non-default track width                     : false
[11/09 21:22:12    815s] (I)      Counted 9181 PG shapes. We will not process PG shapes layer by layer.
[11/09 21:22:12    815s] (I)      Use row-based GCell size
[11/09 21:22:12    815s] (I)      Use row-based GCell align
[11/09 21:22:12    815s] (I)      layer 0 area = 808000
[11/09 21:22:12    815s] (I)      layer 1 area = 808000
[11/09 21:22:12    815s] (I)      layer 2 area = 808000
[11/09 21:22:12    815s] (I)      layer 3 area = 808000
[11/09 21:22:12    815s] (I)      GCell unit size   : 7840
[11/09 21:22:12    815s] (I)      GCell multiplier  : 1
[11/09 21:22:12    815s] (I)      GCell row height  : 7840
[11/09 21:22:12    815s] (I)      Actual row height : 7840
[11/09 21:22:12    815s] (I)      GCell align ref   : 626560 626560
[11/09 21:22:12    815s] [NR-eGR] Track table information for default rule: 
[11/09 21:22:12    815s] [NR-eGR] METAL1 has single uniform track structure
[11/09 21:22:12    815s] [NR-eGR] METAL2 has single uniform track structure
[11/09 21:22:12    815s] [NR-eGR] METAL3 has single uniform track structure
[11/09 21:22:12    815s] [NR-eGR] METAL4 has single uniform track structure
[11/09 21:22:12    815s] [NR-eGR] METAL5 has single uniform track structure
[11/09 21:22:12    815s] [NR-eGR] METAL6 has single uniform track structure
[11/09 21:22:12    815s] (I)      ============== Default via ===============
[11/09 21:22:12    815s] (I)      +---+------------------+-----------------+
[11/09 21:22:12    815s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[11/09 21:22:12    815s] (I)      +---+------------------+-----------------+
[11/09 21:22:12    815s] (I)      | 1 |    4  VIA12_VV   |    4  VIA12_VV  |
[11/09 21:22:12    815s] (I)      | 2 |    5  VIA2       |    5  VIA2      |
[11/09 21:22:12    815s] (I)      | 3 |    8  VIA3       |    8  VIA3      |
[11/09 21:22:12    815s] (I)      | 4 |   11  VIA4       |   11  VIA4      |
[11/09 21:22:12    815s] (I)      | 5 |   14  VIA5       |   15  VIA5EAST  |
[11/09 21:22:12    815s] (I)      +---+------------------+-----------------+
[11/09 21:22:12    815s] [NR-eGR] Read 5 PG shapes
[11/09 21:22:12    815s] [NR-eGR] Read 0 clock shapes
[11/09 21:22:12    815s] [NR-eGR] Read 0 other shapes
[11/09 21:22:12    815s] [NR-eGR] #Routing Blockages  : 0
[11/09 21:22:12    815s] [NR-eGR] #Instance Blockages : 28804
[11/09 21:22:12    815s] [NR-eGR] #PG Blockages       : 5
[11/09 21:22:12    815s] [NR-eGR] #Halo Blockages     : 0
[11/09 21:22:12    815s] [NR-eGR] #Boundary Blockages : 0
[11/09 21:22:12    815s] [NR-eGR] #Clock Blockages    : 0
[11/09 21:22:12    815s] [NR-eGR] #Other Blockages    : 0
[11/09 21:22:12    815s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/09 21:22:12    815s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/09 21:22:12    815s] [NR-eGR] Read 15406 nets ( ignored 15121 )
[11/09 21:22:12    815s] [NR-eGR] Connected 0 must-join pins/ports
[11/09 21:22:12    815s] (I)      early_global_route_priority property id does not exist.
[11/09 21:22:13    815s] (I)      Read Num Blocks=30664  Num Prerouted Wires=0  Num CS=0
[11/09 21:22:13    815s] (I)      Layer 1 (V) : #blockages 20039 : #preroutes 0
[11/09 21:22:13    815s] (I)      Layer 2 (H) : #blockages 8049 : #preroutes 0
[11/09 21:22:13    815s] (I)      Layer 3 (V) : #blockages 2576 : #preroutes 0
[11/09 21:22:13    815s] (I)      Moved 7 terms for better access 
[11/09 21:22:13    815s] (I)      Number of ignored nets                =      0
[11/09 21:22:13    815s] (I)      Number of connected nets              =      0
[11/09 21:22:13    815s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/09 21:22:13    815s] (I)      Number of clock nets                  =    285.  Ignored: No
[11/09 21:22:13    815s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/09 21:22:13    815s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/09 21:22:13    815s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/09 21:22:13    815s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/09 21:22:13    815s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/09 21:22:13    815s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[11/09 21:22:13    815s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/09 21:22:13    815s] [NR-eGR] There are 284 clock nets ( 0 with NDR ).
[11/09 21:22:13    815s] (I)      Ndr track 0 does not exist
[11/09 21:22:13    815s] (I)      ---------------------Grid Graph Info--------------------
[11/09 21:22:13    815s] (I)      Routing area        : (0, 0) - (3393440, 3073120)
[11/09 21:22:13    815s] (I)      Core area           : (626560, 626560) - (2766880, 2446560)
[11/09 21:22:13    815s] (I)      Site width          :  1120  (dbu)
[11/09 21:22:13    815s] (I)      Row height          :  7840  (dbu)
[11/09 21:22:13    815s] (I)      GCell row height    :  7840  (dbu)
[11/09 21:22:13    815s] (I)      GCell width         :  7840  (dbu)
[11/09 21:22:13    815s] (I)      GCell height        :  7840  (dbu)
[11/09 21:22:13    815s] (I)      Grid                :   432   392     4
[11/09 21:22:13    815s] (I)      Layer numbers       :     1     2     3     4
[11/09 21:22:13    815s] (I)      Vertical capacity   :     0  7840     0  7840
[11/09 21:22:13    815s] (I)      Horizontal capacity :     0     0  7840     0
[11/09 21:22:13    815s] (I)      Default wire width  :   460   560   560   560
[11/09 21:22:13    815s] (I)      Default wire space  :   460   560   560   560
[11/09 21:22:13    815s] (I)      Default wire pitch  :   920  1120  1120  1120
[11/09 21:22:13    815s] (I)      Default pitch size  :   920  1120  1120  1120
[11/09 21:22:13    815s] (I)      First track coord   :  1040  1040  1040  1040
[11/09 21:22:13    815s] (I)      Num tracks per GCell:  8.52  7.00  7.00  7.00
[11/09 21:22:13    815s] (I)      Total num of tracks :  2743  3029  2743  3029
[11/09 21:22:13    815s] (I)      Num of masks        :     1     1     1     1
[11/09 21:22:13    815s] (I)      Num of trim masks   :     0     0     0     0
[11/09 21:22:13    815s] (I)      --------------------------------------------------------
[11/09 21:22:13    815s] 
[11/09 21:22:13    815s] [NR-eGR] ============ Routing rule table ============
[11/09 21:22:13    815s] [NR-eGR] Rule id: 0  Nets: 284
[11/09 21:22:13    815s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[11/09 21:22:13    815s] (I)                    Layer     2     3     4 
[11/09 21:22:13    815s] (I)                    Pitch  1120  1120  1120 
[11/09 21:22:13    815s] (I)             #Used tracks     1     1     1 
[11/09 21:22:13    815s] (I)       #Fully used tracks     1     1     1 
[11/09 21:22:13    815s] [NR-eGR] ========================================
[11/09 21:22:13    815s] [NR-eGR] 
[11/09 21:22:13    815s] (I)      =============== Blocked Tracks ===============
[11/09 21:22:13    815s] (I)      +-------+---------+----------+---------------+
[11/09 21:22:13    815s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/09 21:22:13    815s] (I)      +-------+---------+----------+---------------+
[11/09 21:22:13    815s] (I)      |     1 |       0 |        0 |         0.00% |
[11/09 21:22:13    815s] (I)      |     2 | 1187368 |   838614 |        70.63% |
[11/09 21:22:13    815s] (I)      |     3 | 1184976 |   668688 |        56.43% |
[11/09 21:22:13    815s] (I)      |     4 | 1187368 |   796717 |        67.10% |
[11/09 21:22:13    815s] (I)      +-------+---------+----------+---------------+
[11/09 21:22:13    815s] (I)      Finished Import and model ( CPU: 0.17 sec, Real: 0.16 sec, Curr Mem: 3807.41 MB )
[11/09 21:22:13    815s] (I)      Reset routing kernel
[11/09 21:22:13    815s] (I)      Started Global Routing ( Curr Mem: 3807.41 MB )
[11/09 21:22:13    815s] (I)      totalPins=1773  totalGlobalPin=1756 (99.04%)
[11/09 21:22:13    815s] (I)      total 2D Cap : 918247 = (521779 H, 396468 V)
[11/09 21:22:13    815s] [NR-eGR] Layer group 1: route 284 net(s) in layer range [3, 4]
[11/09 21:22:13    815s] (I)      
[11/09 21:22:13    815s] (I)      ============  Phase 1a Route ============
[11/09 21:22:13    815s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 20
[11/09 21:22:13    815s] (I)      Usage: 6129 = (3170 H, 2959 V) = (0.61% H, 0.75% V) = (1.243e+04um H, 1.160e+04um V)
[11/09 21:22:13    815s] (I)      
[11/09 21:22:13    815s] (I)      ============  Phase 1b Route ============
[11/09 21:22:13    815s] (I)      Usage: 6233 = (3295 H, 2938 V) = (0.63% H, 0.74% V) = (1.292e+04um H, 1.152e+04um V)
[11/09 21:22:13    815s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.443336e+04um
[11/09 21:22:13    815s] (I)      
[11/09 21:22:13    815s] (I)      ============  Phase 1c Route ============
[11/09 21:22:13    815s] (I)      Level2 Grid: 87 x 79
[11/09 21:22:13    815s] (I)      Usage: 6233 = (3295 H, 2938 V) = (0.63% H, 0.74% V) = (1.292e+04um H, 1.152e+04um V)
[11/09 21:22:13    815s] (I)      
[11/09 21:22:13    815s] (I)      ============  Phase 1d Route ============
[11/09 21:22:13    815s] (I)      Usage: 6235 = (3296 H, 2939 V) = (0.63% H, 0.74% V) = (1.292e+04um H, 1.152e+04um V)
[11/09 21:22:13    815s] (I)      
[11/09 21:22:13    815s] (I)      ============  Phase 1e Route ============
[11/09 21:22:13    815s] (I)      Usage: 6235 = (3296 H, 2939 V) = (0.63% H, 0.74% V) = (1.292e+04um H, 1.152e+04um V)
[11/09 21:22:13    815s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.444120e+04um
[11/09 21:22:13    815s] (I)      
[11/09 21:22:13    815s] (I)      ============  Phase 1f Route ============
[11/09 21:22:13    815s] (I)      Usage: 6131 = (3171 H, 2960 V) = (0.61% H, 0.75% V) = (1.243e+04um H, 1.160e+04um V)
[11/09 21:22:13    815s] (I)      
[11/09 21:22:13    815s] (I)      ============  Phase 1g Route ============
[11/09 21:22:13    815s] (I)      Usage: 5964 = (3083 H, 2881 V) = (0.59% H, 0.73% V) = (1.209e+04um H, 1.129e+04um V)
[11/09 21:22:13    815s] (I)      #Nets         : 284
[11/09 21:22:13    815s] (I)      #Relaxed nets : 18
[11/09 21:22:13    815s] (I)      Wire length   : 5690
[11/09 21:22:13    815s] [NR-eGR] Create a new net group with 18 nets and layer range [2, 4]
[11/09 21:22:13    815s] (I)      
[11/09 21:22:13    815s] (I)      ============  Phase 1h Route ============
[11/09 21:22:13    815s] (I)      Usage: 5966 = (3086 H, 2880 V) = (0.59% H, 0.73% V) = (1.210e+04um H, 1.129e+04um V)
[11/09 21:22:13    815s] (I)      total 2D Cap : 1282492 = (521779 H, 760713 V)
[11/09 21:22:13    815s] [NR-eGR] Layer group 2: route 18 net(s) in layer range [2, 4]
[11/09 21:22:13    815s] (I)      
[11/09 21:22:13    815s] (I)      ============  Phase 1a Route ============
[11/09 21:22:13    815s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 19
[11/09 21:22:13    815s] (I)      Usage: 6746 = (3500 H, 3246 V) = (0.67% H, 0.43% V) = (1.372e+04um H, 1.272e+04um V)
[11/09 21:22:13    815s] (I)      
[11/09 21:22:13    815s] (I)      ============  Phase 1b Route ============
[11/09 21:22:13    815s] (I)      Usage: 6746 = (3500 H, 3246 V) = (0.67% H, 0.43% V) = (1.372e+04um H, 1.272e+04um V)
[11/09 21:22:13    815s] (I)      Overflow of layer group 2: 0.00% H + 0.03% V. EstWL: 2.644432e+04um
[11/09 21:22:13    815s] (I)      Congestion metric : 0.00%H 0.03%V, 0.03%HV
[11/09 21:22:13    815s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/09 21:22:13    815s] (I)      
[11/09 21:22:13    815s] (I)      ============  Phase 1c Route ============
[11/09 21:22:13    815s] (I)      Level2 Grid: 87 x 79
[11/09 21:22:13    815s] (I)      Usage: 6746 = (3500 H, 3246 V) = (0.67% H, 0.43% V) = (1.372e+04um H, 1.272e+04um V)
[11/09 21:22:13    815s] (I)      
[11/09 21:22:13    815s] (I)      ============  Phase 1d Route ============
[11/09 21:22:13    815s] (I)      Usage: 6752 = (3507 H, 3245 V) = (0.67% H, 0.43% V) = (1.375e+04um H, 1.272e+04um V)
[11/09 21:22:13    815s] (I)      
[11/09 21:22:13    815s] (I)      ============  Phase 1e Route ============
[11/09 21:22:13    815s] (I)      Usage: 6752 = (3507 H, 3245 V) = (0.67% H, 0.43% V) = (1.375e+04um H, 1.272e+04um V)
[11/09 21:22:13    815s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.03% V. EstWL: 2.646784e+04um
[11/09 21:22:13    815s] (I)      
[11/09 21:22:13    815s] (I)      ============  Phase 1f Route ============
[11/09 21:22:13    815s] (I)      Usage: 6752 = (3507 H, 3245 V) = (0.67% H, 0.43% V) = (1.375e+04um H, 1.272e+04um V)
[11/09 21:22:13    815s] (I)      
[11/09 21:22:13    815s] (I)      ============  Phase 1g Route ============
[11/09 21:22:13    815s] (I)      Usage: 6707 = (3470 H, 3237 V) = (0.67% H, 0.43% V) = (1.360e+04um H, 1.269e+04um V)
[11/09 21:22:13    815s] (I)      
[11/09 21:22:13    815s] (I)      ============  Phase 1h Route ============
[11/09 21:22:13    815s] (I)      Usage: 6707 = (3470 H, 3237 V) = (0.67% H, 0.43% V) = (1.360e+04um H, 1.269e+04um V)
[11/09 21:22:13    815s] (I)      
[11/09 21:22:13    815s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/09 21:22:13    815s] [NR-eGR]                        OverCon            
[11/09 21:22:13    815s] [NR-eGR]                         #Gcell     %Gcell
[11/09 21:22:13    815s] [NR-eGR]        Layer             (1-2)    OverCon
[11/09 21:22:13    815s] [NR-eGR] ----------------------------------------------
[11/09 21:22:13    815s] [NR-eGR]  METAL1 ( 1)         0( 0.00%)   ( 0.00%) 
[11/09 21:22:13    815s] [NR-eGR]  METAL2 ( 2)         1( 0.00%)   ( 0.00%) 
[11/09 21:22:13    815s] [NR-eGR]  METAL3 ( 3)         0( 0.00%)   ( 0.00%) 
[11/09 21:22:13    815s] [NR-eGR]  METAL4 ( 4)         0( 0.00%)   ( 0.00%) 
[11/09 21:22:13    815s] [NR-eGR] ----------------------------------------------
[11/09 21:22:13    815s] [NR-eGR]        Total         1( 0.00%)   ( 0.00%) 
[11/09 21:22:13    815s] [NR-eGR] 
[11/09 21:22:13    815s] (I)      Finished Global Routing ( CPU: 0.18 sec, Real: 0.17 sec, Curr Mem: 3808.71 MB )
[11/09 21:22:13    815s] (I)      total 2D Cap : 1298928 = (531191 H, 767737 V)
[11/09 21:22:13    815s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[11/09 21:22:13    815s] (I)      ============= Track Assignment ============
[11/09 21:22:13    815s] (I)      Started Track Assignment (2T) ( Curr Mem: 3808.71 MB )
[11/09 21:22:13    815s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[11/09 21:22:13    815s] (I)      Run Multi-thread track assignment
[11/09 21:22:13    815s] (I)      Finished Track Assignment (2T) ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 3808.71 MB )
[11/09 21:22:13    815s] (I)      Started Export ( Curr Mem: 3808.71 MB )
[11/09 21:22:13    816s] [NR-eGR]                 Length (um)    Vias 
[11/09 21:22:13    816s] [NR-eGR] ------------------------------------
[11/09 21:22:13    816s] [NR-eGR]  METAL1  (1H)             0   46553 
[11/09 21:22:13    816s] [NR-eGR]  METAL2  (2V)        147140   60577 
[11/09 21:22:13    816s] [NR-eGR]  METAL3  (3H)        357173    9830 
[11/09 21:22:13    816s] [NR-eGR]  METAL4  (4V)        173151       0 
[11/09 21:22:13    816s] [NR-eGR]  METAL5  (5H)             0       0 
[11/09 21:22:13    816s] [NR-eGR]  METAL6  (6V)             0       0 
[11/09 21:22:13    816s] [NR-eGR] ------------------------------------
[11/09 21:22:13    816s] [NR-eGR]          Total       677463  116960 
[11/09 21:22:13    816s] [NR-eGR] --------------------------------------------------------------------------
[11/09 21:22:13    816s] [NR-eGR] Total half perimeter of net bounding box: 594261um
[11/09 21:22:13    816s] [NR-eGR] Total length: 677463um, number of vias: 116960
[11/09 21:22:13    816s] [NR-eGR] --------------------------------------------------------------------------
[11/09 21:22:13    816s] [NR-eGR] Total eGR-routed clock nets wire length: 24731um, number of vias: 5332
[11/09 21:22:13    816s] [NR-eGR] --------------------------------------------------------------------------
[11/09 21:22:13    816s] [NR-eGR] Report for selected net(s) only.
[11/09 21:22:13    816s] [NR-eGR]                 Length (um)  Vias 
[11/09 21:22:13    816s] [NR-eGR] ----------------------------------
[11/09 21:22:13    816s] [NR-eGR]  METAL1  (1H)             0  1766 
[11/09 21:22:13    816s] [NR-eGR]  METAL2  (2V)          3115  2557 
[11/09 21:22:13    816s] [NR-eGR]  METAL3  (3H)         12891  1009 
[11/09 21:22:13    816s] [NR-eGR]  METAL4  (4V)          8725     0 
[11/09 21:22:13    816s] [NR-eGR]  METAL5  (5H)             0     0 
[11/09 21:22:13    816s] [NR-eGR]  METAL6  (6V)             0     0 
[11/09 21:22:13    816s] [NR-eGR] ----------------------------------
[11/09 21:22:13    816s] [NR-eGR]          Total        24731  5332 
[11/09 21:22:13    816s] [NR-eGR] --------------------------------------------------------------------------
[11/09 21:22:13    816s] [NR-eGR] Total half perimeter of net bounding box: 21552um
[11/09 21:22:13    816s] [NR-eGR] Total length: 24731um, number of vias: 5332
[11/09 21:22:13    816s] [NR-eGR] --------------------------------------------------------------------------
[11/09 21:22:13    816s] [NR-eGR] Total routed clock nets wire length: 24731um, number of vias: 5332
[11/09 21:22:13    816s] [NR-eGR] --------------------------------------------------------------------------
[11/09 21:22:13    816s] (I)      Finished Export ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3808.71 MB )
[11/09 21:22:13    816s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.45 sec, Real: 0.42 sec, Curr Mem: 3799.71 MB )
[11/09 21:22:13    816s] (I)      ======================================== Runtime Summary ========================================
[11/09 21:22:13    816s] (I)       Step                                              %       Start      Finish      Real       CPU 
[11/09 21:22:13    816s] (I)      -------------------------------------------------------------------------------------------------
[11/09 21:22:13    816s] (I)       Early Global Route kernel                   100.00%  270.38 sec  270.80 sec  0.42 sec  0.45 sec 
[11/09 21:22:13    816s] (I)       +-Import and model                           38.96%  270.38 sec  270.55 sec  0.16 sec  0.17 sec 
[11/09 21:22:13    816s] (I)       | +-Create place DB                          10.29%  270.38 sec  270.42 sec  0.04 sec  0.04 sec 
[11/09 21:22:13    816s] (I)       | | +-Import place data                      10.27%  270.38 sec  270.42 sec  0.04 sec  0.04 sec 
[11/09 21:22:13    816s] (I)       | | | +-Read instances and placement          3.32%  270.38 sec  270.40 sec  0.01 sec  0.01 sec 
[11/09 21:22:13    816s] (I)       | | | +-Read nets                             6.90%  270.40 sec  270.42 sec  0.03 sec  0.03 sec 
[11/09 21:22:13    816s] (I)       | +-Create route DB                          25.42%  270.42 sec  270.53 sec  0.11 sec  0.11 sec 
[11/09 21:22:13    816s] (I)       | | +-Import route data (2T)                 25.08%  270.43 sec  270.53 sec  0.11 sec  0.11 sec 
[11/09 21:22:13    816s] (I)       | | | +-Read blockages ( Layer 2-4 )          2.00%  270.43 sec  270.44 sec  0.01 sec  0.01 sec 
[11/09 21:22:13    816s] (I)       | | | | +-Read routing blockages              0.00%  270.43 sec  270.43 sec  0.00 sec  0.00 sec 
[11/09 21:22:13    816s] (I)       | | | | +-Read instance blockages             1.29%  270.43 sec  270.44 sec  0.01 sec  0.01 sec 
[11/09 21:22:13    816s] (I)       | | | | +-Read PG blockages                   0.53%  270.44 sec  270.44 sec  0.00 sec  0.00 sec 
[11/09 21:22:13    816s] (I)       | | | | +-Read clock blockages                0.01%  270.44 sec  270.44 sec  0.00 sec  0.00 sec 
[11/09 21:22:13    816s] (I)       | | | | +-Read other blockages                0.01%  270.44 sec  270.44 sec  0.00 sec  0.00 sec 
[11/09 21:22:13    816s] (I)       | | | | +-Read halo blockages                 0.04%  270.44 sec  270.44 sec  0.00 sec  0.00 sec 
[11/09 21:22:13    816s] (I)       | | | | +-Read boundary cut boxes             0.00%  270.44 sec  270.44 sec  0.00 sec  0.00 sec 
[11/09 21:22:13    816s] (I)       | | | +-Read blackboxes                       0.00%  270.44 sec  270.44 sec  0.00 sec  0.00 sec 
[11/09 21:22:13    816s] (I)       | | | +-Read prerouted                        1.21%  270.44 sec  270.44 sec  0.01 sec  0.01 sec 
[11/09 21:22:13    816s] (I)       | | | +-Read unlegalized nets                 0.31%  270.44 sec  270.45 sec  0.00 sec  0.00 sec 
[11/09 21:22:13    816s] (I)       | | | +-Read nets                             0.06%  270.45 sec  270.45 sec  0.00 sec  0.00 sec 
[11/09 21:22:13    816s] (I)       | | | +-Set up via pillars                    0.00%  270.45 sec  270.45 sec  0.00 sec  0.00 sec 
[11/09 21:22:13    816s] (I)       | | | +-Initialize 3D grid graph              1.08%  270.45 sec  270.45 sec  0.00 sec  0.00 sec 
[11/09 21:22:13    816s] (I)       | | | +-Model blockage capacity              19.04%  270.45 sec  270.53 sec  0.08 sec  0.08 sec 
[11/09 21:22:13    816s] (I)       | | | | +-Initialize 3D capacity             18.31%  270.45 sec  270.53 sec  0.08 sec  0.08 sec 
[11/09 21:22:13    816s] (I)       | | | +-Move terms for access (2T)            0.18%  270.53 sec  270.53 sec  0.00 sec  0.00 sec 
[11/09 21:22:13    816s] (I)       | +-Read aux data                             0.00%  270.53 sec  270.53 sec  0.00 sec  0.00 sec 
[11/09 21:22:13    816s] (I)       | +-Others data preparation                   0.17%  270.53 sec  270.53 sec  0.00 sec  0.00 sec 
[11/09 21:22:13    816s] (I)       | +-Create route kernel                       2.44%  270.53 sec  270.54 sec  0.01 sec  0.01 sec 
[11/09 21:22:13    816s] (I)       +-Global Routing                             39.20%  270.55 sec  270.71 sec  0.17 sec  0.18 sec 
[11/09 21:22:13    816s] (I)       | +-Initialization                            0.25%  270.55 sec  270.55 sec  0.00 sec  0.00 sec 
[11/09 21:22:13    816s] (I)       | +-Net group 1                              25.17%  270.55 sec  270.65 sec  0.11 sec  0.11 sec 
[11/09 21:22:13    816s] (I)       | | +-Generate topology (2T)                  0.53%  270.55 sec  270.55 sec  0.00 sec  0.00 sec 
[11/09 21:22:13    816s] (I)       | | +-Phase 1a                                1.21%  270.56 sec  270.57 sec  0.01 sec  0.01 sec 
[11/09 21:22:13    816s] (I)       | | | +-Pattern routing (2T)                  0.37%  270.56 sec  270.57 sec  0.00 sec  0.00 sec 
[11/09 21:22:13    816s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.53%  270.57 sec  270.57 sec  0.00 sec  0.00 sec 
[11/09 21:22:13    816s] (I)       | | +-Phase 1b                                1.21%  270.57 sec  270.57 sec  0.01 sec  0.01 sec 
[11/09 21:22:13    816s] (I)       | | | +-Monotonic routing (2T)                0.87%  270.57 sec  270.57 sec  0.00 sec  0.00 sec 
[11/09 21:22:13    816s] (I)       | | +-Phase 1c                                0.76%  270.57 sec  270.58 sec  0.00 sec  0.00 sec 
[11/09 21:22:13    816s] (I)       | | | +-Two level Routing                     0.74%  270.57 sec  270.58 sec  0.00 sec  0.00 sec 
[11/09 21:22:13    816s] (I)       | | | | +-Two Level Routing (Regular)         0.21%  270.57 sec  270.58 sec  0.00 sec  0.00 sec 
[11/09 21:22:13    816s] (I)       | | | | +-Two Level Routing (Strong)          0.17%  270.58 sec  270.58 sec  0.00 sec  0.00 sec 
[11/09 21:22:13    816s] (I)       | | +-Phase 1d                                8.76%  270.58 sec  270.61 sec  0.04 sec  0.04 sec 
[11/09 21:22:13    816s] (I)       | | | +-Detoured routing (2T)                 8.73%  270.58 sec  270.61 sec  0.04 sec  0.04 sec 
[11/09 21:22:13    816s] (I)       | | +-Phase 1e                                0.17%  270.61 sec  270.61 sec  0.00 sec  0.00 sec 
[11/09 21:22:13    816s] (I)       | | | +-Route legalization                    0.04%  270.61 sec  270.61 sec  0.00 sec  0.00 sec 
[11/09 21:22:13    816s] (I)       | | | | +-Legalize Blockage Violations        0.03%  270.61 sec  270.61 sec  0.00 sec  0.00 sec 
[11/09 21:22:13    816s] (I)       | | +-Phase 1f                                2.91%  270.61 sec  270.63 sec  0.01 sec  0.01 sec 
[11/09 21:22:13    816s] (I)       | | | +-Congestion clean                      2.88%  270.61 sec  270.63 sec  0.01 sec  0.01 sec 
[11/09 21:22:13    816s] (I)       | | +-Phase 1g                                2.67%  270.63 sec  270.64 sec  0.01 sec  0.01 sec 
[11/09 21:22:13    816s] (I)       | | | +-Post Routing                          2.65%  270.63 sec  270.64 sec  0.01 sec  0.01 sec 
[11/09 21:22:13    816s] (I)       | | +-Phase 1h                                1.58%  270.64 sec  270.65 sec  0.01 sec  0.01 sec 
[11/09 21:22:13    816s] (I)       | | | +-Post Routing                          1.55%  270.64 sec  270.65 sec  0.01 sec  0.01 sec 
[11/09 21:22:13    816s] (I)       | | +-Layer assignment (2T)                   1.88%  270.65 sec  270.65 sec  0.01 sec  0.01 sec 
[11/09 21:22:13    816s] (I)       | +-Net group 2                              12.21%  270.65 sec  270.71 sec  0.05 sec  0.05 sec 
[11/09 21:22:13    816s] (I)       | | +-Generate topology (2T)                  0.04%  270.65 sec  270.65 sec  0.00 sec  0.00 sec 
[11/09 21:22:13    816s] (I)       | | +-Phase 1a                                1.21%  270.67 sec  270.68 sec  0.01 sec  0.01 sec 
[11/09 21:22:13    816s] (I)       | | | +-Pattern routing (2T)                  0.29%  270.67 sec  270.68 sec  0.00 sec  0.00 sec 
[11/09 21:22:13    816s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.45%  270.68 sec  270.68 sec  0.00 sec  0.00 sec 
[11/09 21:22:13    816s] (I)       | | | +-Add via demand to 2D                  0.40%  270.68 sec  270.68 sec  0.00 sec  0.00 sec 
[11/09 21:22:13    816s] (I)       | | +-Phase 1b                                0.40%  270.68 sec  270.68 sec  0.00 sec  0.00 sec 
[11/09 21:22:13    816s] (I)       | | | +-Monotonic routing (2T)                0.26%  270.68 sec  270.68 sec  0.00 sec  0.00 sec 
[11/09 21:22:13    816s] (I)       | | +-Phase 1c                                0.68%  270.68 sec  270.68 sec  0.00 sec  0.00 sec 
[11/09 21:22:13    816s] (I)       | | | +-Two level Routing                     0.66%  270.68 sec  270.68 sec  0.00 sec  0.00 sec 
[11/09 21:22:13    816s] (I)       | | | | +-Two Level Routing (Regular)         0.17%  270.68 sec  270.68 sec  0.00 sec  0.00 sec 
[11/09 21:22:13    816s] (I)       | | | | +-Two Level Routing (Strong)          0.17%  270.68 sec  270.68 sec  0.00 sec  0.00 sec 
[11/09 21:22:13    816s] (I)       | | +-Phase 1d                                0.65%  270.68 sec  270.69 sec  0.00 sec  0.00 sec 
[11/09 21:22:13    816s] (I)       | | | +-Detoured routing (2T)                 0.62%  270.68 sec  270.69 sec  0.00 sec  0.00 sec 
[11/09 21:22:13    816s] (I)       | | +-Phase 1e                                0.14%  270.69 sec  270.69 sec  0.00 sec  0.00 sec 
[11/09 21:22:13    816s] (I)       | | | +-Route legalization                    0.02%  270.69 sec  270.69 sec  0.00 sec  0.00 sec 
[11/09 21:22:13    816s] (I)       | | | | +-Legalize Blockage Violations        0.00%  270.69 sec  270.69 sec  0.00 sec  0.00 sec 
[11/09 21:22:13    816s] (I)       | | +-Phase 1f                                0.20%  270.69 sec  270.69 sec  0.00 sec  0.00 sec 
[11/09 21:22:13    816s] (I)       | | | +-Congestion clean                      0.17%  270.69 sec  270.69 sec  0.00 sec  0.00 sec 
[11/09 21:22:13    816s] (I)       | | +-Phase 1g                                0.43%  270.69 sec  270.69 sec  0.00 sec  0.00 sec 
[11/09 21:22:13    816s] (I)       | | | +-Post Routing                          0.41%  270.69 sec  270.69 sec  0.00 sec  0.00 sec 
[11/09 21:22:13    816s] (I)       | | +-Phase 1h                                0.39%  270.69 sec  270.69 sec  0.00 sec  0.00 sec 
[11/09 21:22:13    816s] (I)       | | | +-Post Routing                          0.37%  270.69 sec  270.69 sec  0.00 sec  0.00 sec 
[11/09 21:22:13    816s] (I)       | | +-Layer assignment (2T)                   1.40%  270.70 sec  270.71 sec  0.01 sec  0.01 sec 
[11/09 21:22:13    816s] (I)       +-Export 3D cong map                          4.25%  270.71 sec  270.73 sec  0.02 sec  0.02 sec 
[11/09 21:22:13    816s] (I)       | +-Export 2D cong map                        0.81%  270.73 sec  270.73 sec  0.00 sec  0.00 sec 
[11/09 21:22:13    816s] (I)       +-Extract Global 3D Wires                     0.04%  270.73 sec  270.73 sec  0.00 sec  0.00 sec 
[11/09 21:22:13    816s] (I)       +-Track Assignment (2T)                       4.09%  270.73 sec  270.75 sec  0.02 sec  0.03 sec 
[11/09 21:22:13    816s] (I)       | +-Initialization                            0.01%  270.73 sec  270.73 sec  0.00 sec  0.00 sec 
[11/09 21:22:13    816s] (I)       | +-Track Assignment Kernel                   4.01%  270.73 sec  270.75 sec  0.02 sec  0.03 sec 
[11/09 21:22:13    816s] (I)       | +-Free Memory                               0.00%  270.75 sec  270.75 sec  0.00 sec  0.00 sec 
[11/09 21:22:13    816s] (I)       +-Export                                     11.80%  270.75 sec  270.80 sec  0.05 sec  0.05 sec 
[11/09 21:22:13    816s] (I)       | +-Export DB wires                           0.50%  270.75 sec  270.75 sec  0.00 sec  0.00 sec 
[11/09 21:22:13    816s] (I)       | | +-Export all nets (2T)                    0.37%  270.75 sec  270.75 sec  0.00 sec  0.00 sec 
[11/09 21:22:13    816s] (I)       | | +-Set wire vias (2T)                      0.08%  270.75 sec  270.75 sec  0.00 sec  0.00 sec 
[11/09 21:22:13    816s] (I)       | +-Report wirelength                         5.38%  270.75 sec  270.77 sec  0.02 sec  0.02 sec 
[11/09 21:22:13    816s] (I)       | +-Update net boxes                          5.84%  270.77 sec  270.80 sec  0.02 sec  0.03 sec 
[11/09 21:22:13    816s] (I)       | +-Update timing                             0.00%  270.80 sec  270.80 sec  0.00 sec  0.00 sec 
[11/09 21:22:13    816s] (I)       +-Postprocess design                          0.51%  270.80 sec  270.80 sec  0.00 sec  0.00 sec 
[11/09 21:22:13    816s] (I)      ======================= Summary by functions ========================
[11/09 21:22:13    816s] (I)       Lv  Step                                      %      Real       CPU 
[11/09 21:22:13    816s] (I)      ---------------------------------------------------------------------
[11/09 21:22:13    816s] (I)        0  Early Global Route kernel           100.00%  0.42 sec  0.45 sec 
[11/09 21:22:13    816s] (I)        1  Global Routing                       39.20%  0.17 sec  0.18 sec 
[11/09 21:22:13    816s] (I)        1  Import and model                     38.96%  0.16 sec  0.17 sec 
[11/09 21:22:13    816s] (I)        1  Export                               11.80%  0.05 sec  0.05 sec 
[11/09 21:22:13    816s] (I)        1  Export 3D cong map                    4.25%  0.02 sec  0.02 sec 
[11/09 21:22:13    816s] (I)        1  Track Assignment (2T)                 4.09%  0.02 sec  0.03 sec 
[11/09 21:22:13    816s] (I)        1  Postprocess design                    0.51%  0.00 sec  0.00 sec 
[11/09 21:22:13    816s] (I)        1  Extract Global 3D Wires               0.04%  0.00 sec  0.00 sec 
[11/09 21:22:13    816s] (I)        2  Create route DB                      25.42%  0.11 sec  0.11 sec 
[11/09 21:22:13    816s] (I)        2  Net group 1                          25.17%  0.11 sec  0.11 sec 
[11/09 21:22:13    816s] (I)        2  Net group 2                          12.21%  0.05 sec  0.05 sec 
[11/09 21:22:13    816s] (I)        2  Create place DB                      10.29%  0.04 sec  0.04 sec 
[11/09 21:22:13    816s] (I)        2  Update net boxes                      5.84%  0.02 sec  0.03 sec 
[11/09 21:22:13    816s] (I)        2  Report wirelength                     5.38%  0.02 sec  0.02 sec 
[11/09 21:22:13    816s] (I)        2  Track Assignment Kernel               4.01%  0.02 sec  0.03 sec 
[11/09 21:22:13    816s] (I)        2  Create route kernel                   2.44%  0.01 sec  0.01 sec 
[11/09 21:22:13    816s] (I)        2  Export 2D cong map                    0.81%  0.00 sec  0.00 sec 
[11/09 21:22:13    816s] (I)        2  Export DB wires                       0.50%  0.00 sec  0.00 sec 
[11/09 21:22:13    816s] (I)        2  Initialization                        0.26%  0.00 sec  0.00 sec 
[11/09 21:22:13    816s] (I)        2  Others data preparation               0.17%  0.00 sec  0.00 sec 
[11/09 21:22:13    816s] (I)        2  Update timing                         0.00%  0.00 sec  0.00 sec 
[11/09 21:22:13    816s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[11/09 21:22:13    816s] (I)        2  Free Memory                           0.00%  0.00 sec  0.00 sec 
[11/09 21:22:13    816s] (I)        3  Import route data (2T)               25.08%  0.11 sec  0.11 sec 
[11/09 21:22:13    816s] (I)        3  Import place data                    10.27%  0.04 sec  0.04 sec 
[11/09 21:22:13    816s] (I)        3  Phase 1d                              9.41%  0.04 sec  0.04 sec 
[11/09 21:22:13    816s] (I)        3  Layer assignment (2T)                 3.28%  0.01 sec  0.02 sec 
[11/09 21:22:13    816s] (I)        3  Phase 1g                              3.10%  0.01 sec  0.01 sec 
[11/09 21:22:13    816s] (I)        3  Phase 1f                              3.10%  0.01 sec  0.01 sec 
[11/09 21:22:13    816s] (I)        3  Phase 1a                              2.42%  0.01 sec  0.01 sec 
[11/09 21:22:13    816s] (I)        3  Phase 1h                              1.97%  0.01 sec  0.01 sec 
[11/09 21:22:13    816s] (I)        3  Phase 1b                              1.61%  0.01 sec  0.01 sec 
[11/09 21:22:13    816s] (I)        3  Phase 1c                              1.45%  0.01 sec  0.01 sec 
[11/09 21:22:13    816s] (I)        3  Generate topology (2T)                0.57%  0.00 sec  0.00 sec 
[11/09 21:22:13    816s] (I)        3  Export all nets (2T)                  0.37%  0.00 sec  0.00 sec 
[11/09 21:22:13    816s] (I)        3  Phase 1e                              0.31%  0.00 sec  0.00 sec 
[11/09 21:22:13    816s] (I)        3  Set wire vias (2T)                    0.08%  0.00 sec  0.00 sec 
[11/09 21:22:13    816s] (I)        4  Model blockage capacity              19.04%  0.08 sec  0.08 sec 
[11/09 21:22:13    816s] (I)        4  Detoured routing (2T)                 9.35%  0.04 sec  0.04 sec 
[11/09 21:22:13    816s] (I)        4  Read nets                             6.96%  0.03 sec  0.03 sec 
[11/09 21:22:13    816s] (I)        4  Post Routing                          4.98%  0.02 sec  0.02 sec 
[11/09 21:22:13    816s] (I)        4  Read instances and placement          3.32%  0.01 sec  0.01 sec 
[11/09 21:22:13    816s] (I)        4  Congestion clean                      3.06%  0.01 sec  0.01 sec 
[11/09 21:22:13    816s] (I)        4  Read blockages ( Layer 2-4 )          2.00%  0.01 sec  0.01 sec 
[11/09 21:22:13    816s] (I)        4  Two level Routing                     1.40%  0.01 sec  0.01 sec 
[11/09 21:22:13    816s] (I)        4  Read prerouted                        1.21%  0.01 sec  0.01 sec 
[11/09 21:22:13    816s] (I)        4  Monotonic routing (2T)                1.13%  0.00 sec  0.00 sec 
[11/09 21:22:13    816s] (I)        4  Initialize 3D grid graph              1.08%  0.00 sec  0.00 sec 
[11/09 21:22:13    816s] (I)        4  Pattern Routing Avoiding Blockages    0.98%  0.00 sec  0.00 sec 
[11/09 21:22:13    816s] (I)        4  Pattern routing (2T)                  0.66%  0.00 sec  0.00 sec 
[11/09 21:22:13    816s] (I)        4  Add via demand to 2D                  0.40%  0.00 sec  0.00 sec 
[11/09 21:22:13    816s] (I)        4  Read unlegalized nets                 0.31%  0.00 sec  0.00 sec 
[11/09 21:22:13    816s] (I)        4  Move terms for access (2T)            0.18%  0.00 sec  0.00 sec 
[11/09 21:22:13    816s] (I)        4  Route legalization                    0.06%  0.00 sec  0.00 sec 
[11/09 21:22:13    816s] (I)        4  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[11/09 21:22:13    816s] (I)        4  Set up via pillars                    0.00%  0.00 sec  0.00 sec 
[11/09 21:22:13    816s] (I)        5  Initialize 3D capacity               18.31%  0.08 sec  0.08 sec 
[11/09 21:22:13    816s] (I)        5  Read instance blockages               1.29%  0.01 sec  0.01 sec 
[11/09 21:22:13    816s] (I)        5  Read PG blockages                     0.53%  0.00 sec  0.00 sec 
[11/09 21:22:13    816s] (I)        5  Two Level Routing (Regular)           0.38%  0.00 sec  0.00 sec 
[11/09 21:22:13    816s] (I)        5  Two Level Routing (Strong)            0.34%  0.00 sec  0.00 sec 
[11/09 21:22:13    816s] (I)        5  Read halo blockages                   0.04%  0.00 sec  0.00 sec 
[11/09 21:22:13    816s] (I)        5  Legalize Blockage Violations          0.03%  0.00 sec  0.00 sec 
[11/09 21:22:13    816s] (I)        5  Read clock blockages                  0.01%  0.00 sec  0.00 sec 
[11/09 21:22:13    816s] (I)        5  Read other blockages                  0.01%  0.00 sec  0.00 sec 
[11/09 21:22:13    816s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[11/09 21:22:13    816s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[11/09 21:22:13    816s]       Early Global Route - eGR only step done. (took cpu=0:00:00.5 real=0:00:00.5)
[11/09 21:22:13    816s]     Routing using eGR only done.
[11/09 21:22:13    816s] Net route status summary:
[11/09 21:22:13    816s]   Clock:       285 (unrouted=1, trialRouted=0, noStatus=0, routed=284, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[11/09 21:22:13    816s]   Non-clock: 15269 (unrouted=163, trialRouted=15106, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=148, (crossesIlmBoundary AND tooFewTerms=0)])
[11/09 21:22:13    816s] 
[11/09 21:22:13    816s] CCOPT: Done with clock implementation routing.
[11/09 21:22:13    816s] 
[11/09 21:22:13    816s]   Clock implementation routing done.
[11/09 21:22:13    816s]   Fixed 284 wires.
[11/09 21:22:13    816s]   CCOpt: Starting congestion repair using flow wrapper...
[11/09 21:22:13    816s]     Congestion Repair...
[11/09 21:22:13    816s] *** IncrReplace #1 [begin] (CTS #1 / ccopt_design #1) : totSession cpu/real = 0:13:36.1/2:03:05.3 (0.1), mem = 3799.7M
[11/09 21:22:13    816s] Info: Disable timing driven in postCTS congRepair.
[11/09 21:22:13    816s] 
[11/09 21:22:13    816s] Starting congRepair ...
[11/09 21:22:13    816s] User Input Parameters:
[11/09 21:22:13    816s] - Congestion Driven    : On
[11/09 21:22:13    816s] - Timing Driven        : Off
[11/09 21:22:13    816s] - Area-Violation Based : On
[11/09 21:22:13    816s] - Start Rollback Level : -5
[11/09 21:22:13    816s] - Legalized            : On
[11/09 21:22:13    816s] - Window Based         : Off
[11/09 21:22:13    816s] - eDen incr mode       : Off
[11/09 21:22:13    816s] - Small incr mode      : Off
[11/09 21:22:13    816s] 
[11/09 21:22:13    816s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:3799.7M, EPOCH TIME: 1731212533.414355
[11/09 21:22:13    816s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.008, REAL:0.008, MEM:3799.7M, EPOCH TIME: 1731212533.422444
[11/09 21:22:13    816s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3799.7M, EPOCH TIME: 1731212533.422510
[11/09 21:22:13    816s] Starting Early Global Route congestion estimation: mem = 3799.7M
[11/09 21:22:13    816s] (I)      ==================== Layers =====================
[11/09 21:22:13    816s] (I)      +-----+----+---------+---------+--------+-------+
[11/09 21:22:13    816s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/09 21:22:13    816s] (I)      +-----+----+---------+---------+--------+-------+
[11/09 21:22:13    816s] (I)      |  33 |  0 |    CONT |     cut |      1 |       |
[11/09 21:22:13    816s] (I)      |   1 |  1 |  METAL1 |    wire |      1 |       |
[11/09 21:22:13    816s] (I)      |  34 |  1 |   VIA12 |     cut |      1 |       |
[11/09 21:22:13    816s] (I)      |   2 |  2 |  METAL2 |    wire |      1 |       |
[11/09 21:22:13    816s] (I)      |  35 |  2 |   VIA23 |     cut |      1 |       |
[11/09 21:22:13    816s] (I)      |   3 |  3 |  METAL3 |    wire |      1 |       |
[11/09 21:22:13    816s] (I)      |  36 |  3 |   VIA34 |     cut |      1 |       |
[11/09 21:22:13    816s] (I)      |   4 |  4 |  METAL4 |    wire |      1 |       |
[11/09 21:22:13    816s] (I)      |  37 |  4 |   VIA45 |     cut |      1 |       |
[11/09 21:22:13    816s] (I)      |   5 |  5 |  METAL5 |    wire |      1 |       |
[11/09 21:22:13    816s] (I)      |  38 |  5 |   VIA56 |     cut |      1 |       |
[11/09 21:22:13    816s] (I)      |   6 |  6 |  METAL6 |    wire |      1 |       |
[11/09 21:22:13    816s] (I)      +-----+----+---------+---------+--------+-------+
[11/09 21:22:13    816s] (I)      |  64 | 64 |   POLY1 |   other |        |    MS |
[11/09 21:22:13    816s] (I)      |   0 |  0 |   POLY2 |   other |        |    MS |
[11/09 21:22:13    816s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[11/09 21:22:13    816s] (I)      +-----+----+---------+---------+--------+-------+
[11/09 21:22:13    816s] (I)      Started Import and model ( Curr Mem: 3799.71 MB )
[11/09 21:22:13    816s] (I)      Default pattern map key = soc_top_default.
[11/09 21:22:13    816s] (I)      == Non-default Options ==
[11/09 21:22:13    816s] (I)      Maximum routing layer                              : 4
[11/09 21:22:13    816s] (I)      Number of threads                                  : 2
[11/09 21:22:13    816s] (I)      Use non-blocking free Dbs wires                    : false
[11/09 21:22:13    816s] (I)      Method to set GCell size                           : row
[11/09 21:22:13    816s] (I)      Counted 9181 PG shapes. We will not process PG shapes layer by layer.
[11/09 21:22:13    816s] (I)      Use row-based GCell size
[11/09 21:22:13    816s] (I)      Use row-based GCell align
[11/09 21:22:13    816s] (I)      layer 0 area = 808000
[11/09 21:22:13    816s] (I)      layer 1 area = 808000
[11/09 21:22:13    816s] (I)      layer 2 area = 808000
[11/09 21:22:13    816s] (I)      layer 3 area = 808000
[11/09 21:22:13    816s] (I)      GCell unit size   : 7840
[11/09 21:22:13    816s] (I)      GCell multiplier  : 1
[11/09 21:22:13    816s] (I)      GCell row height  : 7840
[11/09 21:22:13    816s] (I)      Actual row height : 7840
[11/09 21:22:13    816s] (I)      GCell align ref   : 626560 626560
[11/09 21:22:13    816s] [NR-eGR] Track table information for default rule: 
[11/09 21:22:13    816s] [NR-eGR] METAL1 has single uniform track structure
[11/09 21:22:13    816s] [NR-eGR] METAL2 has single uniform track structure
[11/09 21:22:13    816s] [NR-eGR] METAL3 has single uniform track structure
[11/09 21:22:13    816s] [NR-eGR] METAL4 has single uniform track structure
[11/09 21:22:13    816s] [NR-eGR] METAL5 has single uniform track structure
[11/09 21:22:13    816s] [NR-eGR] METAL6 has single uniform track structure
[11/09 21:22:13    816s] (I)      ============== Default via ===============
[11/09 21:22:13    816s] (I)      +---+------------------+-----------------+
[11/09 21:22:13    816s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[11/09 21:22:13    816s] (I)      +---+------------------+-----------------+
[11/09 21:22:13    816s] (I)      | 1 |    4  VIA12_VV   |    4  VIA12_VV  |
[11/09 21:22:13    816s] (I)      | 2 |    5  VIA2       |    5  VIA2      |
[11/09 21:22:13    816s] (I)      | 3 |    8  VIA3       |    8  VIA3      |
[11/09 21:22:13    816s] (I)      | 4 |   11  VIA4       |   11  VIA4      |
[11/09 21:22:13    816s] (I)      | 5 |   14  VIA5       |   15  VIA5EAST  |
[11/09 21:22:13    816s] (I)      +---+------------------+-----------------+
[11/09 21:22:13    816s] [NR-eGR] Read 10047 PG shapes
[11/09 21:22:13    816s] [NR-eGR] Read 0 clock shapes
[11/09 21:22:13    816s] [NR-eGR] Read 0 other shapes
[11/09 21:22:13    816s] [NR-eGR] #Routing Blockages  : 0
[11/09 21:22:13    816s] [NR-eGR] #Instance Blockages : 28804
[11/09 21:22:13    816s] [NR-eGR] #PG Blockages       : 10047
[11/09 21:22:13    816s] [NR-eGR] #Halo Blockages     : 0
[11/09 21:22:13    816s] [NR-eGR] #Boundary Blockages : 0
[11/09 21:22:13    816s] [NR-eGR] #Clock Blockages    : 0
[11/09 21:22:13    816s] [NR-eGR] #Other Blockages    : 0
[11/09 21:22:13    816s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/09 21:22:13    816s] [NR-eGR] Num Prerouted Nets = 284  Num Prerouted Wires = 5811
[11/09 21:22:13    816s] [NR-eGR] Read 15406 nets ( ignored 284 )
[11/09 21:22:13    816s] (I)      early_global_route_priority property id does not exist.
[11/09 21:22:13    816s] (I)      Read Num Blocks=38851  Num Prerouted Wires=5811  Num CS=0
[11/09 21:22:13    816s] (I)      Layer 1 (V) : #blockages 23209 : #preroutes 3224
[11/09 21:22:13    816s] (I)      Layer 2 (H) : #blockages 9876 : #preroutes 2209
[11/09 21:22:13    816s] (I)      Layer 3 (V) : #blockages 5766 : #preroutes 378
[11/09 21:22:13    816s] (I)      Number of ignored nets                =    284
[11/09 21:22:13    816s] (I)      Number of connected nets              =      0
[11/09 21:22:13    816s] (I)      Number of fixed nets                  =    284.  Ignored: Yes
[11/09 21:22:13    816s] (I)      Number of clock nets                  =    285.  Ignored: No
[11/09 21:22:13    816s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/09 21:22:13    816s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/09 21:22:13    816s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/09 21:22:13    816s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/09 21:22:13    816s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/09 21:22:13    816s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[11/09 21:22:13    816s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/09 21:22:13    816s] (I)      Ndr track 0 does not exist
[11/09 21:22:13    816s] (I)      ---------------------Grid Graph Info--------------------
[11/09 21:22:13    816s] (I)      Routing area        : (0, 0) - (3393440, 3073120)
[11/09 21:22:13    816s] (I)      Core area           : (626560, 626560) - (2766880, 2446560)
[11/09 21:22:13    816s] (I)      Site width          :  1120  (dbu)
[11/09 21:22:13    816s] (I)      Row height          :  7840  (dbu)
[11/09 21:22:13    816s] (I)      GCell row height    :  7840  (dbu)
[11/09 21:22:13    816s] (I)      GCell width         :  7840  (dbu)
[11/09 21:22:13    816s] (I)      GCell height        :  7840  (dbu)
[11/09 21:22:13    816s] (I)      Grid                :   432   392     4
[11/09 21:22:13    816s] (I)      Layer numbers       :     1     2     3     4
[11/09 21:22:13    816s] (I)      Vertical capacity   :     0  7840     0  7840
[11/09 21:22:13    816s] (I)      Horizontal capacity :     0     0  7840     0
[11/09 21:22:13    816s] (I)      Default wire width  :   460   560   560   560
[11/09 21:22:13    816s] (I)      Default wire space  :   460   560   560   560
[11/09 21:22:13    816s] (I)      Default wire pitch  :   920  1120  1120  1120
[11/09 21:22:13    816s] (I)      Default pitch size  :   920  1120  1120  1120
[11/09 21:22:13    816s] (I)      First track coord   :  1040  1040  1040  1040
[11/09 21:22:13    816s] (I)      Num tracks per GCell:  8.52  7.00  7.00  7.00
[11/09 21:22:13    816s] (I)      Total num of tracks :  2743  3029  2743  3029
[11/09 21:22:13    816s] (I)      Num of masks        :     1     1     1     1
[11/09 21:22:13    816s] (I)      Num of trim masks   :     0     0     0     0
[11/09 21:22:13    816s] (I)      --------------------------------------------------------
[11/09 21:22:13    816s] 
[11/09 21:22:13    816s] [NR-eGR] ============ Routing rule table ============
[11/09 21:22:13    816s] [NR-eGR] Rule id: 0  Nets: 15106
[11/09 21:22:13    816s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[11/09 21:22:13    816s] (I)                    Layer     2     3     4 
[11/09 21:22:13    816s] (I)                    Pitch  1120  1120  1120 
[11/09 21:22:13    816s] (I)             #Used tracks     1     1     1 
[11/09 21:22:13    816s] (I)       #Fully used tracks     1     1     1 
[11/09 21:22:13    816s] [NR-eGR] ========================================
[11/09 21:22:13    816s] [NR-eGR] 
[11/09 21:22:13    816s] (I)      =============== Blocked Tracks ===============
[11/09 21:22:13    816s] (I)      +-------+---------+----------+---------------+
[11/09 21:22:13    816s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/09 21:22:13    816s] (I)      +-------+---------+----------+---------------+
[11/09 21:22:13    816s] (I)      |     1 |       0 |        0 |         0.00% |
[11/09 21:22:13    816s] (I)      |     2 | 1187368 |   858494 |        72.30% |
[11/09 21:22:13    816s] (I)      |     3 | 1184976 |   681451 |        57.51% |
[11/09 21:22:13    816s] (I)      |     4 | 1187368 |   799733 |        67.35% |
[11/09 21:22:13    816s] (I)      +-------+---------+----------+---------------+
[11/09 21:22:13    816s] (I)      Finished Import and model ( CPU: 0.12 sec, Real: 0.12 sec, Curr Mem: 3812.79 MB )
[11/09 21:22:13    816s] (I)      Reset routing kernel
[11/09 21:22:13    816s] (I)      Started Global Routing ( Curr Mem: 3812.79 MB )
[11/09 21:22:13    816s] (I)      totalPins=45112  totalGlobalPin=43839 (97.18%)
[11/09 21:22:13    816s] (I)      total 2D Cap : 1289228 = (511789 H, 777439 V)
[11/09 21:22:13    816s] [NR-eGR] Layer group 1: route 15106 net(s) in layer range [2, 4]
[11/09 21:22:13    816s] (I)      
[11/09 21:22:13    816s] (I)      ============  Phase 1a Route ============
[11/09 21:22:13    816s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 31
[11/09 21:22:13    816s] (I)      Usage: 159832 = (86208 H, 73624 V) = (16.84% H, 9.47% V) = (3.379e+05um H, 2.886e+05um V)
[11/09 21:22:13    816s] (I)      
[11/09 21:22:13    816s] (I)      ============  Phase 1b Route ============
[11/09 21:22:13    816s] (I)      Usage: 159817 = (86267 H, 73550 V) = (16.86% H, 9.46% V) = (3.382e+05um H, 2.883e+05um V)
[11/09 21:22:13    816s] (I)      Overflow of layer group 1: 0.55% H + 0.03% V. EstWL: 6.264826e+05um
[11/09 21:22:13    816s] (I)      Congestion metric : 0.55%H 0.03%V, 0.58%HV
[11/09 21:22:13    816s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/09 21:22:13    816s] (I)      
[11/09 21:22:13    816s] (I)      ============  Phase 1c Route ============
[11/09 21:22:13    816s] (I)      Level2 Grid: 87 x 79
[11/09 21:22:13    816s] (I)      Usage: 160141 = (86274 H, 73867 V) = (16.86% H, 9.50% V) = (3.382e+05um H, 2.896e+05um V)
[11/09 21:22:13    816s] (I)      
[11/09 21:22:13    816s] (I)      ============  Phase 1d Route ============
[11/09 21:22:13    816s] (I)      Usage: 160133 = (86274 H, 73859 V) = (16.86% H, 9.50% V) = (3.382e+05um H, 2.895e+05um V)
[11/09 21:22:13    816s] (I)      
[11/09 21:22:13    816s] (I)      ============  Phase 1e Route ============
[11/09 21:22:13    816s] (I)      Usage: 160133 = (86274 H, 73859 V) = (16.86% H, 9.50% V) = (3.382e+05um H, 2.895e+05um V)
[11/09 21:22:13    816s] [NR-eGR] Early Global Route overflow of layer group 1: 0.22% H + 0.00% V. EstWL: 6.277214e+05um
[11/09 21:22:13    816s] (I)      
[11/09 21:22:13    816s] (I)      ============  Phase 1l Route ============
[11/09 21:22:13    816s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[11/09 21:22:13    816s] (I)      Layer  2:     369845     56110        90      765744      416640    (64.76%) 
[11/09 21:22:13    816s] (I)      Layer  3:     516440     92871       247      621096      561568    (52.52%) 
[11/09 21:22:13    816s] (I)      Layer  4:     415462     43685        28      736134      446250    (62.26%) 
[11/09 21:22:13    816s] (I)      Total:       1301747    192666       365     2122974     1424458    (59.85%) 
[11/09 21:22:13    816s] (I)      
[11/09 21:22:13    816s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/09 21:22:13    816s] [NR-eGR]                        OverCon           OverCon            
[11/09 21:22:13    816s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[11/09 21:22:13    816s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[11/09 21:22:13    816s] [NR-eGR] ---------------------------------------------------------------
[11/09 21:22:13    816s] [NR-eGR]  METAL1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/09 21:22:13    816s] [NR-eGR]  METAL2 ( 2)        86( 0.14%)         0( 0.00%)   ( 0.14%) 
[11/09 21:22:13    816s] [NR-eGR]  METAL3 ( 3)       186( 0.23%)        11( 0.01%)   ( 0.25%) 
[11/09 21:22:13    816s] [NR-eGR]  METAL4 ( 4)        28( 0.04%)         0( 0.00%)   ( 0.04%) 
[11/09 21:22:13    816s] [NR-eGR] ---------------------------------------------------------------
[11/09 21:22:13    816s] [NR-eGR]        Total       300( 0.15%)        11( 0.01%)   ( 0.15%) 
[11/09 21:22:13    816s] [NR-eGR] 
[11/09 21:22:13    816s] (I)      Finished Global Routing ( CPU: 0.24 sec, Real: 0.20 sec, Curr Mem: 3815.79 MB )
[11/09 21:22:13    816s] (I)      total 2D Cap : 1305160 = (516608 H, 788552 V)
[11/09 21:22:13    816s] [NR-eGR] Overflow after Early Global Route 0.25% H + 0.00% V
[11/09 21:22:13    816s] Early Global Route congestion estimation runtime: 0.33 seconds, mem = 3815.8M
[11/09 21:22:13    816s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.376, REAL:0.331, MEM:3815.8M, EPOCH TIME: 1731212533.754002
[11/09 21:22:13    816s] OPERPROF: Starting HotSpotCal at level 1, MEM:3815.8M, EPOCH TIME: 1731212533.754042
[11/09 21:22:13    816s] [hotspot] +------------+---------------+---------------+
[11/09 21:22:13    816s] [hotspot] |            |   max hotspot | total hotspot |
[11/09 21:22:13    816s] [hotspot] +------------+---------------+---------------+
[11/09 21:22:13    816s] [hotspot] | normalized |          0.00 |          0.00 |
[11/09 21:22:13    816s] [hotspot] +------------+---------------+---------------+
[11/09 21:22:13    816s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/09 21:22:13    816s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[11/09 21:22:13    816s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.008, REAL:0.005, MEM:3815.8M, EPOCH TIME: 1731212533.759506
[11/09 21:22:13    816s] Skipped repairing congestion.
[11/09 21:22:13    816s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:3815.8M, EPOCH TIME: 1731212533.759593
[11/09 21:22:13    816s] Starting Early Global Route wiring: mem = 3815.8M
[11/09 21:22:13    816s] (I)      ============= Track Assignment ============
[11/09 21:22:13    816s] (I)      Started Track Assignment (2T) ( Curr Mem: 3815.79 MB )
[11/09 21:22:13    816s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[11/09 21:22:13    816s] (I)      Run Multi-thread track assignment
[11/09 21:22:13    816s] (I)      Finished Track Assignment (2T) ( CPU: 0.17 sec, Real: 0.09 sec, Curr Mem: 3815.79 MB )
[11/09 21:22:13    816s] (I)      Started Export ( Curr Mem: 3815.79 MB )
[11/09 21:22:13    816s] [NR-eGR]                 Length (um)    Vias 
[11/09 21:22:13    816s] [NR-eGR] ------------------------------------
[11/09 21:22:13    816s] [NR-eGR]  METAL1  (1H)             0   46553 
[11/09 21:22:13    816s] [NR-eGR]  METAL2  (2V)        148536   60594 
[11/09 21:22:13    816s] [NR-eGR]  METAL3  (3H)        357356    9831 
[11/09 21:22:13    816s] [NR-eGR]  METAL4  (4V)        171972       0 
[11/09 21:22:13    816s] [NR-eGR]  METAL5  (5H)             0       0 
[11/09 21:22:13    816s] [NR-eGR]  METAL6  (6V)             0       0 
[11/09 21:22:13    816s] [NR-eGR] ------------------------------------
[11/09 21:22:13    816s] [NR-eGR]          Total       677864  116978 
[11/09 21:22:13    816s] [NR-eGR] --------------------------------------------------------------------------
[11/09 21:22:13    816s] [NR-eGR] Total half perimeter of net bounding box: 594261um
[11/09 21:22:13    816s] [NR-eGR] Total length: 677864um, number of vias: 116978
[11/09 21:22:13    816s] [NR-eGR] --------------------------------------------------------------------------
[11/09 21:22:13    816s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[11/09 21:22:13    816s] [NR-eGR] --------------------------------------------------------------------------
[11/09 21:22:13    816s] (I)      Finished Export ( CPU: 0.11 sec, Real: 0.08 sec, Curr Mem: 3815.79 MB )
[11/09 21:22:13    816s] Early Global Route wiring runtime: 0.19 seconds, mem = 3808.8M
[11/09 21:22:13    816s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.300, REAL:0.193, MEM:3808.8M, EPOCH TIME: 1731212533.952122
[11/09 21:22:13    816s] Tdgp not successfully inited but do clear! skip clearing
[11/09 21:22:13    816s] End of congRepair (cpu=0:00:00.7, real=0:00:00.0)
[11/09 21:22:13    816s] *** IncrReplace #1 [finish] (CTS #1 / ccopt_design #1) : cpu/real = 0:00:00.7/0:00:00.6 (1.3), totSession cpu/real = 0:13:36.8/2:03:05.9 (0.1), mem = 3808.8M
[11/09 21:22:13    816s] 
[11/09 21:22:13    816s] =============================================================================================
[11/09 21:22:13    816s]  Step TAT Report : IncrReplace #1 / CTS #1 / ccopt_design #1                    21.15-s110_1
[11/09 21:22:13    816s] =============================================================================================
[11/09 21:22:13    816s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/09 21:22:13    816s] ---------------------------------------------------------------------------------------------
[11/09 21:22:13    816s] [ MISC                   ]          0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.7    1.3
[11/09 21:22:13    816s] ---------------------------------------------------------------------------------------------
[11/09 21:22:13    816s]  IncrReplace #1 TOTAL               0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.7    1.3
[11/09 21:22:13    816s] ---------------------------------------------------------------------------------------------
[11/09 21:22:13    816s] 
[11/09 21:22:13    816s]     Congestion Repair done. (took cpu=0:00:00.7 real=0:00:00.6)
[11/09 21:22:13    816s]   CCOpt: Starting congestion repair using flow wrapper done.
[11/09 21:22:13    816s] OPERPROF: Starting DPlace-Init at level 1, MEM:3808.8M, EPOCH TIME: 1731212533.973877
[11/09 21:22:13    816s] Processing tracks to init pin-track alignment.
[11/09 21:22:13    816s] z: 2, totalTracks: 1
[11/09 21:22:13    816s] z: 4, totalTracks: 1
[11/09 21:22:13    816s] z: 6, totalTracks: 1
[11/09 21:22:13    816s] #spOpts: N=180 hrOri=1 hrSnap=1 rpCkHalo=4 
[11/09 21:22:13    816s] All LLGs are deleted
[11/09 21:22:13    816s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:22:13    816s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:22:13    816s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3808.8M, EPOCH TIME: 1731212533.979721
[11/09 21:22:13    816s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3808.8M, EPOCH TIME: 1731212533.979796
[11/09 21:22:13    816s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3808.8M, EPOCH TIME: 1731212533.983967
[11/09 21:22:13    816s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:22:13    816s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:22:13    816s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3808.8M, EPOCH TIME: 1731212533.984794
[11/09 21:22:13    816s] Max number of tech site patterns supported in site array is 256.
[11/09 21:22:13    816s] Core basic site is core7T
[11/09 21:22:13    816s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3808.8M, EPOCH TIME: 1731212533.986362
[11/09 21:22:13    816s] After signature check, allow fast init is true, keep pre-filter is true.
[11/09 21:22:13    816s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/09 21:22:13    816s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.003, REAL:0.002, MEM:3824.8M, EPOCH TIME: 1731212533.988331
[11/09 21:22:13    816s] Fast DP-INIT is on for default
[11/09 21:22:13    816s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:22:13    816s] Atter site array init, number of instance map data is 0.
[11/09 21:22:13    816s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.011, REAL:0.008, MEM:3824.8M, EPOCH TIME: 1731212533.992686
[11/09 21:22:13    816s] 
[11/09 21:22:13    816s]  Pre_CCE_Colorizing is not ON! (0:0:27:0)
[11/09 21:22:13    816s] OPERPROF:     Starting CMU at level 3, MEM:3824.8M, EPOCH TIME: 1731212533.999363
[11/09 21:22:14    816s] OPERPROF:     Finished CMU at level 3, CPU:0.002, REAL:0.002, MEM:3840.8M, EPOCH TIME: 1731212534.001156
[11/09 21:22:14    816s] 
[11/09 21:22:14    816s] Bad Lib Cell Checking (CMU) is done! (0)
[11/09 21:22:14    816s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.023, REAL:0.019, MEM:3808.8M, EPOCH TIME: 1731212534.003375
[11/09 21:22:14    816s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3808.8M, EPOCH TIME: 1731212534.003428
[11/09 21:22:14    816s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3808.8M, EPOCH TIME: 1731212534.003708
[11/09 21:22:14    816s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:01.0, mem=3808.8MB).
[11/09 21:22:14    816s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.036, REAL:0.032, MEM:3808.8M, EPOCH TIME: 1731212534.006007
[11/09 21:22:14    816s]   Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:01.4 real=0:00:01.2)
[11/09 21:22:14    816s]   Leaving CCOpt scope - extractRC...
[11/09 21:22:14    816s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[11/09 21:22:14    816s] Extraction called for design 'soc_top' of instances=15600 and nets=15554 using extraction engine 'preRoute' .
[11/09 21:22:14    816s] PreRoute RC Extraction called for design soc_top.
[11/09 21:22:14    816s] RC Extraction called in multi-corner(2) mode.
[11/09 21:22:14    816s] RCMode: PreRoute
[11/09 21:22:14    816s]       RC Corner Indexes            0       1   
[11/09 21:22:14    816s] Capacitance Scaling Factor   : 1.00000 1.00000 
[11/09 21:22:14    816s] Resistance Scaling Factor    : 1.00000 1.00000 
[11/09 21:22:14    816s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[11/09 21:22:14    816s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[11/09 21:22:14    816s] Shrink Factor                : 1.00000
[11/09 21:22:14    816s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/09 21:22:14    816s] Using capacitance table file ...
[11/09 21:22:14    816s] 
[11/09 21:22:14    816s] Trim Metal Layers:
[11/09 21:22:14    816s] LayerId::1 widthSet size::4
[11/09 21:22:14    816s] LayerId::2 widthSet size::4
[11/09 21:22:14    816s] LayerId::3 widthSet size::4
[11/09 21:22:14    816s] LayerId::4 widthSet size::4
[11/09 21:22:14    816s] LayerId::5 widthSet size::4
[11/09 21:22:14    816s] LayerId::6 widthSet size::3
[11/09 21:22:14    816s] Updating RC grid for preRoute extraction ...
[11/09 21:22:14    816s] eee: pegSigSF::1.070000
[11/09 21:22:14    816s] Initializing multi-corner capacitance tables ... 
[11/09 21:22:14    816s] Initializing multi-corner resistance tables ...
[11/09 21:22:14    816s] eee: l::1 avDens::0.134318 usedTrk::3794.659821 availTrk::28251.354714 sigTrk::3794.659821
[11/09 21:22:14    816s] eee: l::2 avDens::0.138685 usedTrk::3789.368882 availTrk::27323.491935 sigTrk::3789.368882
[11/09 21:22:14    816s] eee: l::3 avDens::0.320801 usedTrk::9118.141314 availTrk::28423.085434 sigTrk::9118.141314
[11/09 21:22:14    816s] eee: l::4 avDens::0.157990 usedTrk::4388.587375 availTrk::27777.646004 sigTrk::4388.587375
[11/09 21:22:14    816s] eee: l::5 avDens::0.024396 usedTrk::840.185459 availTrk::34440.000000 sigTrk::840.185459
[11/09 21:22:14    816s] eee: l::6 avDens::0.047566 usedTrk::802.443878 availTrk::16870.000000 sigTrk::802.443878
[11/09 21:22:14    816s] {RT wc 0 4 4 0}
[11/09 21:22:14    816s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.304110 uaWl=1.000000 uaWlH=0.249945 aWlH=0.000000 lMod=0 pMax=0.839600 pMod=82 wcR=0.555600 newSi=0.001600 wHLS=1.389000 siPrev=0 viaL=0.000000
[11/09 21:22:14    817s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 3808.785M)
[11/09 21:22:14    817s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[11/09 21:22:14    817s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.2 real=0:00:00.2)
[11/09 21:22:14    817s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner wc.
[11/09 21:22:14    817s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
[11/09 21:22:14    817s]   Clock tree timing engine global stage delay update for wc:setup.late...
[11/09 21:22:14    817s] End AAE Lib Interpolated Model. (MEM=3808.79 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:22:14    817s]   Clock tree timing engine global stage delay update for wc:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/09 21:22:14    817s]   Clock DAG stats after clustering cong repair call:
[11/09 21:22:14    817s]     cell counts      : b=282, i=1, icg=0, dcg=0, l=1, total=284
[11/09 21:22:14    817s]     sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
[11/09 21:22:14    817s]     misc counts      : r=1, pp=0
[11/09 21:22:14    817s]     cell areas       : b=3095.232um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24089.818um^2
[11/09 21:22:14    817s]     cell capacitance : b=0.325pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.347pF
[11/09 21:22:14    817s]     sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
[11/09 21:22:14    817s]     wire capacitance : top=0.000pF, trunk=1.964pF, leaf=2.365pF, total=4.329pF
[11/09 21:22:14    817s]     wire lengths     : top=0.000um, trunk=11074.467um, leaf=13119.405um, total=24193.872um
[11/09 21:22:14    817s]     hp wire lengths  : top=0.000um, trunk=10613.360um, leaf=10971.805um, total=21585.165um
[11/09 21:22:14    817s]   Clock DAG net violations after clustering cong repair call:
[11/09 21:22:14    817s]     Remaining Transition : {count=9, worst=[8.184ns, 8.181ns, 2.179ns, 2.175ns, 1.395ns, 1.383ns, 0.010ns, 0.004ns, 0.003ns]} avg=2.613ns sd=3.275ns sum=23.515ns
[11/09 21:22:14    817s]     Capacitance          : {count=1, worst=[1.020pF]} avg=1.020pF sd=0.000pF sum=1.020pF
[11/09 21:22:14    817s]   Clock DAG primary half-corner transition distribution after clustering cong repair call:
[11/09 21:22:14    817s]     Trunk : target=0.886ns count=87 avg=0.533ns sd=0.196ns min=0.000ns max=0.873ns {41 <= 0.532ns, 30 <= 0.709ns, 9 <= 0.797ns, 5 <= 0.842ns, 2 <= 0.886ns}
[11/09 21:22:14    817s]     Leaf  : target=0.886ns count=198 avg=0.840ns sd=0.887ns min=0.210ns max=9.070ns {14 <= 0.532ns, 66 <= 0.709ns, 65 <= 0.797ns, 22 <= 0.842ns, 22 <= 0.886ns} {3 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
[11/09 21:22:14    817s]   Clock DAG library cell distribution after clustering cong repair call {count}:
[11/09 21:22:14    817s]      Bufs: BUFX1: 282 
[11/09 21:22:14    817s]      Invs: INVX2: 1 
[11/09 21:22:14    817s]    Logics: pad_in: 1 
[11/09 21:22:14    817s]   Clock DAG hash after clustering cong repair call: 3419448363003684660 11809514579021298368
[11/09 21:22:14    817s]   CTS services accumulated run-time stats after clustering cong repair call:
[11/09 21:22:14    817s]     delay calculator: calls=5932, total_wall_time=0.212s, mean_wall_time=0.036ms
[11/09 21:22:14    817s]     legalizer: calls=6342, total_wall_time=0.068s, mean_wall_time=0.011ms
[11/09 21:22:14    817s]     steiner router: calls=5851, total_wall_time=0.329s, mean_wall_time=0.056ms
[11/09 21:22:14    817s]   Primary reporting skew groups after clustering cong repair call:
[11/09 21:22:14    817s]     skew_group clk/constraint: insertion delay [min=3.228, max=4.674, avg=3.943, sd=0.253], skew [1.446 vs 0.221*], 35% {3.933, 4.154} (wid=0.911 ws=0.870) (gid=4.472 gs=1.286)
[11/09 21:22:14    817s]         min path sink: soc/soc_cpu_decoded_imm_j_reg[31]/CLK
[11/09 21:22:14    817s]         max path sink: soc/soc_memory_sram_1/CLK
[11/09 21:22:14    817s]   Skew group summary after clustering cong repair call:
[11/09 21:22:14    817s]     skew_group clk/constraint: insertion delay [min=3.228, max=4.674, avg=3.943, sd=0.253], skew [1.446 vs 0.221*], 35% {3.933, 4.154} (wid=0.911 ws=0.870) (gid=4.472 gs=1.286)
[11/09 21:22:14    817s]   CongRepair After Initial Clustering done. (took cpu=0:00:01.8 real=0:00:01.5)
[11/09 21:22:14    817s]   Stage::Clustering done. (took cpu=0:00:05.0 real=0:00:03.9)
[11/09 21:22:14    817s]   Stage::DRV Fixing...
[11/09 21:22:14    817s]   Fixing clock tree slew time and max cap violations...
[11/09 21:22:14    817s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations': 3419448363003684660 11809514579021298368
[11/09 21:22:14    817s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations':
[11/09 21:22:14    817s]       delay calculator: calls=5932, total_wall_time=0.212s, mean_wall_time=0.036ms
[11/09 21:22:14    817s]       legalizer: calls=6342, total_wall_time=0.068s, mean_wall_time=0.011ms
[11/09 21:22:14    817s]       steiner router: calls=5851, total_wall_time=0.329s, mean_wall_time=0.056ms
[11/09 21:22:14    817s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[11/09 21:22:15    817s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[11/09 21:22:15    817s]       cell counts      : b=287, i=1, icg=0, dcg=0, l=1, total=289
[11/09 21:22:15    817s]       sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
[11/09 21:22:15    817s]       misc counts      : r=1, pp=0
[11/09 21:22:15    817s]       cell areas       : b=3150.112um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24144.698um^2
[11/09 21:22:15    817s]       cell capacitance : b=0.331pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.353pF
[11/09 21:22:15    817s]       sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
[11/09 21:22:15    817s]       wire capacitance : top=0.000pF, trunk=2.071pF, leaf=2.361pF, total=4.431pF
[11/09 21:22:15    817s]       wire lengths     : top=0.000um, trunk=11725.232um, leaf=13102.809um, total=24828.041um
[11/09 21:22:15    817s]       hp wire lengths  : top=0.000um, trunk=11288.160um, leaf=10963.205um, total=22251.365um
[11/09 21:22:15    817s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations':
[11/09 21:22:15    817s]       Remaining Transition : {count=6, worst=[8.089ns, 8.072ns, 2.027ns, 2.026ns, 1.395ns, 1.383ns]} avg=3.832ns sd=3.303ns sum=22.992ns
[11/09 21:22:15    817s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[11/09 21:22:15    817s]       Trunk : target=0.886ns count=92 avg=0.541ns sd=0.197ns min=0.000ns max=0.874ns {42 <= 0.532ns, 31 <= 0.709ns, 11 <= 0.797ns, 4 <= 0.842ns, 4 <= 0.886ns}
[11/09 21:22:15    817s]       Leaf  : target=0.886ns count=198 avg=0.837ns sd=0.874ns min=0.210ns max=8.975ns {14 <= 0.532ns, 66 <= 0.709ns, 65 <= 0.797ns, 22 <= 0.842ns, 25 <= 0.886ns} {0 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
[11/09 21:22:15    817s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
[11/09 21:22:15    817s]        Bufs: BUFX1: 287 
[11/09 21:22:15    817s]        Invs: INVX2: 1 
[11/09 21:22:15    817s]      Logics: pad_in: 1 
[11/09 21:22:15    817s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations': 7614672848567266869 6624599903937137553
[11/09 21:22:15    817s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations':
[11/09 21:22:15    817s]       delay calculator: calls=8926, total_wall_time=0.325s, mean_wall_time=0.036ms
[11/09 21:22:15    817s]       legalizer: calls=7188, total_wall_time=0.087s, mean_wall_time=0.012ms
[11/09 21:22:15    817s]       steiner router: calls=7495, total_wall_time=0.458s, mean_wall_time=0.061ms
[11/09 21:22:15    817s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
[11/09 21:22:15    817s]       skew_group clk/constraint: insertion delay [min=3.826, max=5.117], skew [1.291 vs 0.221*]
[11/09 21:22:15    817s]           min path sink: soc/soc_cpu_decoded_imm_j_reg[31]/CLK
[11/09 21:22:15    817s]           max path sink: soc/soc_simpleuart_send_divcnt_reg[26]/CLK
[11/09 21:22:15    818s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[11/09 21:22:15    818s]       skew_group clk/constraint: insertion delay [min=3.826, max=5.117], skew [1.291 vs 0.221*]
[11/09 21:22:15    818s]     Legalizer API calls during this step: 846 succeeded with high effort: 846 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/09 21:22:15    818s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.8 real=0:00:00.8)
[11/09 21:22:15    818s]   Fixing clock tree slew time and max cap violations - detailed pass...
[11/09 21:22:15    818s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations - detailed pass': 7614672848567266869 6624599903937137553
[11/09 21:22:15    818s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations - detailed pass':
[11/09 21:22:15    818s]       delay calculator: calls=8926, total_wall_time=0.325s, mean_wall_time=0.036ms
[11/09 21:22:15    818s]       legalizer: calls=7188, total_wall_time=0.087s, mean_wall_time=0.012ms
[11/09 21:22:15    818s]       steiner router: calls=7495, total_wall_time=0.458s, mean_wall_time=0.061ms
[11/09 21:22:15    818s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[11/09 21:22:15    818s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[11/09 21:22:15    818s]       cell counts      : b=287, i=1, icg=0, dcg=0, l=1, total=289
[11/09 21:22:15    818s]       sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
[11/09 21:22:15    818s]       misc counts      : r=1, pp=0
[11/09 21:22:15    818s]       cell areas       : b=3150.112um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24144.698um^2
[11/09 21:22:15    818s]       cell capacitance : b=0.331pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.353pF
[11/09 21:22:15    818s]       sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
[11/09 21:22:15    818s]       wire capacitance : top=0.000pF, trunk=2.071pF, leaf=2.361pF, total=4.431pF
[11/09 21:22:15    818s]       wire lengths     : top=0.000um, trunk=11725.232um, leaf=13102.809um, total=24828.041um
[11/09 21:22:15    818s]       hp wire lengths  : top=0.000um, trunk=11288.160um, leaf=10963.205um, total=22251.365um
[11/09 21:22:15    818s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass':
[11/09 21:22:15    818s]       Remaining Transition : {count=6, worst=[8.089ns, 8.072ns, 2.027ns, 2.026ns, 1.395ns, 1.383ns]} avg=3.832ns sd=3.303ns sum=22.992ns
[11/09 21:22:15    818s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[11/09 21:22:15    818s]       Trunk : target=0.886ns count=92 avg=0.541ns sd=0.197ns min=0.000ns max=0.874ns {42 <= 0.532ns, 31 <= 0.709ns, 11 <= 0.797ns, 4 <= 0.842ns, 4 <= 0.886ns}
[11/09 21:22:15    818s]       Leaf  : target=0.886ns count=198 avg=0.837ns sd=0.874ns min=0.210ns max=8.975ns {14 <= 0.532ns, 66 <= 0.709ns, 65 <= 0.797ns, 22 <= 0.842ns, 25 <= 0.886ns} {0 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
[11/09 21:22:15    818s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
[11/09 21:22:15    818s]        Bufs: BUFX1: 287 
[11/09 21:22:15    818s]        Invs: INVX2: 1 
[11/09 21:22:15    818s]      Logics: pad_in: 1 
[11/09 21:22:15    818s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations - detailed pass': 7614672848567266869 6624599903937137553
[11/09 21:22:15    818s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[11/09 21:22:15    818s]       delay calculator: calls=9041, total_wall_time=0.329s, mean_wall_time=0.036ms
[11/09 21:22:15    818s]       legalizer: calls=7272, total_wall_time=0.089s, mean_wall_time=0.012ms
[11/09 21:22:15    818s]       steiner router: calls=7628, total_wall_time=0.461s, mean_wall_time=0.060ms
[11/09 21:22:15    818s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
[11/09 21:22:15    818s]       skew_group clk/constraint: insertion delay [min=3.826, max=5.117, avg=4.542, sd=0.252], skew [1.291 vs 0.221*], 34.3% {4.519, 4.740} (wid=0.900 ws=0.869) (gid=5.080 gs=1.286)
[11/09 21:22:15    818s]           min path sink: soc/soc_cpu_decoded_imm_j_reg[31]/CLK
[11/09 21:22:15    818s]           max path sink: soc/soc_simpleuart_send_divcnt_reg[26]/CLK
[11/09 21:22:15    818s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[11/09 21:22:15    818s]       skew_group clk/constraint: insertion delay [min=3.826, max=5.117, avg=4.542, sd=0.252], skew [1.291 vs 0.221*], 34.3% {4.519, 4.740} (wid=0.900 ws=0.869) (gid=5.080 gs=1.286)
[11/09 21:22:15    818s]     Legalizer API calls during this step: 84 succeeded with high effort: 84 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/09 21:22:15    818s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/09 21:22:15    818s]   Stage::DRV Fixing done. (took cpu=0:00:00.9 real=0:00:00.9)
[11/09 21:22:15    818s]   Stage::Insertion Delay Reduction...
[11/09 21:22:15    818s]   Removing unnecessary root buffering...
[11/09 21:22:15    818s]     Clock DAG hash before 'Removing unnecessary root buffering': 7614672848567266869 6624599903937137553
[11/09 21:22:15    818s]     CTS services accumulated run-time stats before 'Removing unnecessary root buffering':
[11/09 21:22:15    818s]       delay calculator: calls=9041, total_wall_time=0.329s, mean_wall_time=0.036ms
[11/09 21:22:15    818s]       legalizer: calls=7272, total_wall_time=0.089s, mean_wall_time=0.012ms
[11/09 21:22:15    818s]       steiner router: calls=7628, total_wall_time=0.461s, mean_wall_time=0.060ms
[11/09 21:22:15    818s]     Clock DAG stats after 'Removing unnecessary root buffering':
[11/09 21:22:15    818s]       cell counts      : b=287, i=1, icg=0, dcg=0, l=1, total=289
[11/09 21:22:15    818s]       sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
[11/09 21:22:15    818s]       misc counts      : r=1, pp=0
[11/09 21:22:15    818s]       cell areas       : b=3150.112um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24144.698um^2
[11/09 21:22:15    818s]       cell capacitance : b=0.331pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.353pF
[11/09 21:22:15    818s]       sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
[11/09 21:22:15    818s]       wire capacitance : top=0.000pF, trunk=2.071pF, leaf=2.361pF, total=4.431pF
[11/09 21:22:15    818s]       wire lengths     : top=0.000um, trunk=11725.232um, leaf=13102.809um, total=24828.041um
[11/09 21:22:15    818s]       hp wire lengths  : top=0.000um, trunk=11288.160um, leaf=10963.205um, total=22251.365um
[11/09 21:22:15    818s]     Clock DAG net violations after 'Removing unnecessary root buffering':
[11/09 21:22:15    818s]       Remaining Transition : {count=6, worst=[8.089ns, 8.072ns, 2.027ns, 2.026ns, 1.395ns, 1.383ns]} avg=3.832ns sd=3.303ns sum=22.992ns
[11/09 21:22:15    818s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[11/09 21:22:15    818s]       Trunk : target=0.886ns count=92 avg=0.541ns sd=0.197ns min=0.000ns max=0.874ns {42 <= 0.532ns, 31 <= 0.709ns, 11 <= 0.797ns, 4 <= 0.842ns, 4 <= 0.886ns}
[11/09 21:22:15    818s]       Leaf  : target=0.886ns count=198 avg=0.837ns sd=0.874ns min=0.210ns max=8.975ns {14 <= 0.532ns, 66 <= 0.709ns, 65 <= 0.797ns, 22 <= 0.842ns, 25 <= 0.886ns} {0 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
[11/09 21:22:15    818s]     Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
[11/09 21:22:15    818s]        Bufs: BUFX1: 287 
[11/09 21:22:15    818s]        Invs: INVX2: 1 
[11/09 21:22:15    818s]      Logics: pad_in: 1 
[11/09 21:22:15    818s]     Clock DAG hash after 'Removing unnecessary root buffering': 7614672848567266869 6624599903937137553
[11/09 21:22:15    818s]     CTS services accumulated run-time stats after 'Removing unnecessary root buffering':
[11/09 21:22:15    818s]       delay calculator: calls=9041, total_wall_time=0.329s, mean_wall_time=0.036ms
[11/09 21:22:15    818s]       legalizer: calls=7272, total_wall_time=0.089s, mean_wall_time=0.012ms
[11/09 21:22:15    818s]       steiner router: calls=7628, total_wall_time=0.461s, mean_wall_time=0.060ms
[11/09 21:22:15    818s]     Primary reporting skew groups after 'Removing unnecessary root buffering':
[11/09 21:22:15    818s]       skew_group clk/constraint: insertion delay [min=3.826, max=5.117], skew [1.291 vs 0.221*]
[11/09 21:22:15    818s]           min path sink: soc/soc_cpu_decoded_imm_j_reg[31]/CLK
[11/09 21:22:15    818s]           max path sink: soc/soc_simpleuart_send_divcnt_reg[26]/CLK
[11/09 21:22:15    818s]     Skew group summary after 'Removing unnecessary root buffering':
[11/09 21:22:15    818s]       skew_group clk/constraint: insertion delay [min=3.826, max=5.117], skew [1.291 vs 0.221*]
[11/09 21:22:15    818s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/09 21:22:15    818s]   Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 21:22:15    818s]   Removing unconstrained drivers...
[11/09 21:22:15    818s]     Clock DAG hash before 'Removing unconstrained drivers': 7614672848567266869 6624599903937137553
[11/09 21:22:15    818s]     CTS services accumulated run-time stats before 'Removing unconstrained drivers':
[11/09 21:22:15    818s]       delay calculator: calls=9041, total_wall_time=0.329s, mean_wall_time=0.036ms
[11/09 21:22:15    818s]       legalizer: calls=7272, total_wall_time=0.089s, mean_wall_time=0.012ms
[11/09 21:22:15    818s]       steiner router: calls=7628, total_wall_time=0.461s, mean_wall_time=0.060ms
[11/09 21:22:15    818s]     Clock DAG stats after 'Removing unconstrained drivers':
[11/09 21:22:15    818s]       cell counts      : b=287, i=1, icg=0, dcg=0, l=1, total=289
[11/09 21:22:15    818s]       sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
[11/09 21:22:15    818s]       misc counts      : r=1, pp=0
[11/09 21:22:15    818s]       cell areas       : b=3150.112um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24144.698um^2
[11/09 21:22:15    818s]       cell capacitance : b=0.331pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.353pF
[11/09 21:22:15    818s]       sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
[11/09 21:22:15    818s]       wire capacitance : top=0.000pF, trunk=2.071pF, leaf=2.361pF, total=4.431pF
[11/09 21:22:15    818s]       wire lengths     : top=0.000um, trunk=11725.232um, leaf=13102.809um, total=24828.041um
[11/09 21:22:15    818s]       hp wire lengths  : top=0.000um, trunk=11288.160um, leaf=10963.205um, total=22251.365um
[11/09 21:22:15    818s]     Clock DAG net violations after 'Removing unconstrained drivers':
[11/09 21:22:15    818s]       Remaining Transition : {count=6, worst=[8.089ns, 8.072ns, 2.027ns, 2.026ns, 1.395ns, 1.383ns]} avg=3.832ns sd=3.303ns sum=22.992ns
[11/09 21:22:15    818s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[11/09 21:22:15    818s]       Trunk : target=0.886ns count=92 avg=0.541ns sd=0.197ns min=0.000ns max=0.874ns {42 <= 0.532ns, 31 <= 0.709ns, 11 <= 0.797ns, 4 <= 0.842ns, 4 <= 0.886ns}
[11/09 21:22:15    818s]       Leaf  : target=0.886ns count=198 avg=0.837ns sd=0.874ns min=0.210ns max=8.975ns {14 <= 0.532ns, 66 <= 0.709ns, 65 <= 0.797ns, 22 <= 0.842ns, 25 <= 0.886ns} {0 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
[11/09 21:22:15    818s]     Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
[11/09 21:22:15    818s]        Bufs: BUFX1: 287 
[11/09 21:22:15    818s]        Invs: INVX2: 1 
[11/09 21:22:15    818s]      Logics: pad_in: 1 
[11/09 21:22:15    818s]     Clock DAG hash after 'Removing unconstrained drivers': 7614672848567266869 6624599903937137553
[11/09 21:22:15    818s]     CTS services accumulated run-time stats after 'Removing unconstrained drivers':
[11/09 21:22:15    818s]       delay calculator: calls=9041, total_wall_time=0.329s, mean_wall_time=0.036ms
[11/09 21:22:15    818s]       legalizer: calls=7272, total_wall_time=0.089s, mean_wall_time=0.012ms
[11/09 21:22:15    818s]       steiner router: calls=7628, total_wall_time=0.461s, mean_wall_time=0.060ms
[11/09 21:22:15    818s]     Primary reporting skew groups after 'Removing unconstrained drivers':
[11/09 21:22:15    818s]       skew_group clk/constraint: insertion delay [min=3.826, max=5.117], skew [1.291 vs 0.221*]
[11/09 21:22:15    818s]           min path sink: soc/soc_cpu_decoded_imm_j_reg[31]/CLK
[11/09 21:22:15    818s]           max path sink: soc/soc_simpleuart_send_divcnt_reg[26]/CLK
[11/09 21:22:15    818s]     Skew group summary after 'Removing unconstrained drivers':
[11/09 21:22:15    818s]       skew_group clk/constraint: insertion delay [min=3.826, max=5.117], skew [1.291 vs 0.221*]
[11/09 21:22:15    818s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/09 21:22:15    818s]   Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 21:22:15    818s]   Reducing insertion delay 1...
[11/09 21:22:15    818s]     Clock DAG hash before 'Reducing insertion delay 1': 7614672848567266869 6624599903937137553
[11/09 21:22:15    818s]     CTS services accumulated run-time stats before 'Reducing insertion delay 1':
[11/09 21:22:15    818s]       delay calculator: calls=9041, total_wall_time=0.329s, mean_wall_time=0.036ms
[11/09 21:22:15    818s]       legalizer: calls=7272, total_wall_time=0.089s, mean_wall_time=0.012ms
[11/09 21:22:15    818s]       steiner router: calls=7628, total_wall_time=0.461s, mean_wall_time=0.060ms
[11/09 21:22:15    818s]     Clock DAG stats after 'Reducing insertion delay 1':
[11/09 21:22:15    818s]       cell counts      : b=287, i=1, icg=0, dcg=0, l=1, total=289
[11/09 21:22:15    818s]       sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
[11/09 21:22:15    818s]       misc counts      : r=1, pp=0
[11/09 21:22:15    818s]       cell areas       : b=3150.112um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24144.698um^2
[11/09 21:22:15    818s]       cell capacitance : b=0.331pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.353pF
[11/09 21:22:15    818s]       sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
[11/09 21:22:15    818s]       wire capacitance : top=0.000pF, trunk=2.071pF, leaf=2.361pF, total=4.431pF
[11/09 21:22:15    818s]       wire lengths     : top=0.000um, trunk=11725.232um, leaf=13102.809um, total=24828.041um
[11/09 21:22:15    818s]       hp wire lengths  : top=0.000um, trunk=11288.160um, leaf=10963.205um, total=22251.365um
[11/09 21:22:15    818s]     Clock DAG net violations after 'Reducing insertion delay 1':
[11/09 21:22:15    818s]       Remaining Transition : {count=6, worst=[8.089ns, 8.072ns, 2.027ns, 2.026ns, 1.395ns, 1.383ns]} avg=3.832ns sd=3.303ns sum=22.992ns
[11/09 21:22:15    818s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[11/09 21:22:15    818s]       Trunk : target=0.886ns count=92 avg=0.541ns sd=0.197ns min=0.000ns max=0.874ns {42 <= 0.532ns, 31 <= 0.709ns, 11 <= 0.797ns, 4 <= 0.842ns, 4 <= 0.886ns}
[11/09 21:22:15    818s]       Leaf  : target=0.886ns count=198 avg=0.837ns sd=0.874ns min=0.210ns max=8.975ns {14 <= 0.532ns, 66 <= 0.709ns, 65 <= 0.797ns, 22 <= 0.842ns, 25 <= 0.886ns} {0 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
[11/09 21:22:15    818s]     Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
[11/09 21:22:15    818s]        Bufs: BUFX1: 287 
[11/09 21:22:15    818s]        Invs: INVX2: 1 
[11/09 21:22:15    818s]      Logics: pad_in: 1 
[11/09 21:22:15    818s]     Clock DAG hash after 'Reducing insertion delay 1': 7614672848567266869 6624599903937137553
[11/09 21:22:15    818s]     CTS services accumulated run-time stats after 'Reducing insertion delay 1':
[11/09 21:22:15    818s]       delay calculator: calls=9056, total_wall_time=0.330s, mean_wall_time=0.036ms
[11/09 21:22:15    818s]       legalizer: calls=7273, total_wall_time=0.089s, mean_wall_time=0.012ms
[11/09 21:22:15    818s]       steiner router: calls=7631, total_wall_time=0.462s, mean_wall_time=0.060ms
[11/09 21:22:15    818s]     Primary reporting skew groups after 'Reducing insertion delay 1':
[11/09 21:22:15    818s]       skew_group clk/constraint: insertion delay [min=3.826, max=5.117], skew [1.291 vs 0.221*]
[11/09 21:22:15    818s]           min path sink: soc/soc_cpu_decoded_imm_j_reg[31]/CLK
[11/09 21:22:15    818s]           max path sink: soc/soc_simpleuart_send_divcnt_reg[26]/CLK
[11/09 21:22:15    818s]     Skew group summary after 'Reducing insertion delay 1':
[11/09 21:22:15    818s]       skew_group clk/constraint: insertion delay [min=3.826, max=5.117], skew [1.291 vs 0.221*]
[11/09 21:22:15    818s]     Legalizer API calls during this step: 1 succeeded with high effort: 1 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/09 21:22:15    818s]   Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 21:22:15    818s]   Removing longest path buffering...
[11/09 21:22:15    818s]     Clock DAG hash before 'Removing longest path buffering': 7614672848567266869 6624599903937137553
[11/09 21:22:15    818s]     CTS services accumulated run-time stats before 'Removing longest path buffering':
[11/09 21:22:15    818s]       delay calculator: calls=9056, total_wall_time=0.330s, mean_wall_time=0.036ms
[11/09 21:22:15    818s]       legalizer: calls=7273, total_wall_time=0.089s, mean_wall_time=0.012ms
[11/09 21:22:15    818s]       steiner router: calls=7631, total_wall_time=0.462s, mean_wall_time=0.060ms
[11/09 21:22:15    818s]     Clock DAG stats after 'Removing longest path buffering':
[11/09 21:22:15    818s]       cell counts      : b=286, i=1, icg=0, dcg=0, l=1, total=288
[11/09 21:22:15    818s]       sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
[11/09 21:22:15    818s]       misc counts      : r=1, pp=0
[11/09 21:22:15    818s]       cell areas       : b=3139.136um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24133.722um^2
[11/09 21:22:15    818s]       cell capacitance : b=0.330pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.352pF
[11/09 21:22:15    818s]       sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
[11/09 21:22:15    818s]       wire capacitance : top=0.000pF, trunk=2.068pF, leaf=2.361pF, total=4.429pF
[11/09 21:22:15    818s]       wire lengths     : top=0.000um, trunk=11711.485um, leaf=13102.809um, total=24814.294um
[11/09 21:22:15    818s]       hp wire lengths  : top=0.000um, trunk=11276.400um, leaf=10963.205um, total=22239.605um
[11/09 21:22:15    818s]     Clock DAG net violations after 'Removing longest path buffering':
[11/09 21:22:15    818s]       Remaining Transition : {count=6, worst=[8.089ns, 8.072ns, 2.027ns, 2.026ns, 1.395ns, 1.383ns]} avg=3.832ns sd=3.303ns sum=22.992ns
[11/09 21:22:15    818s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[11/09 21:22:15    818s]       Trunk : target=0.886ns count=91 avg=0.546ns sd=0.193ns min=0.000ns max=0.874ns {41 <= 0.532ns, 31 <= 0.709ns, 11 <= 0.797ns, 4 <= 0.842ns, 4 <= 0.886ns}
[11/09 21:22:15    818s]       Leaf  : target=0.886ns count=198 avg=0.837ns sd=0.874ns min=0.210ns max=8.975ns {14 <= 0.532ns, 66 <= 0.709ns, 65 <= 0.797ns, 22 <= 0.842ns, 25 <= 0.886ns} {0 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
[11/09 21:22:15    818s]     Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
[11/09 21:22:15    818s]        Bufs: BUFX1: 286 
[11/09 21:22:15    818s]        Invs: INVX2: 1 
[11/09 21:22:15    818s]      Logics: pad_in: 1 
[11/09 21:22:15    818s]     Clock DAG hash after 'Removing longest path buffering': 1941991433167450250 8720506289862677935
[11/09 21:22:15    818s]     CTS services accumulated run-time stats after 'Removing longest path buffering':
[11/09 21:22:15    818s]       delay calculator: calls=9521, total_wall_time=0.342s, mean_wall_time=0.036ms
[11/09 21:22:15    818s]       legalizer: calls=7341, total_wall_time=0.091s, mean_wall_time=0.012ms
[11/09 21:22:15    818s]       steiner router: calls=7803, total_wall_time=0.479s, mean_wall_time=0.061ms
[11/09 21:22:15    818s]     Primary reporting skew groups after 'Removing longest path buffering':
[11/09 21:22:15    818s]       skew_group clk/constraint: insertion delay [min=3.826, max=5.114], skew [1.288 vs 0.221*]
[11/09 21:22:15    818s]           min path sink: soc/soc_cpu_decoded_imm_j_reg[31]/CLK
[11/09 21:22:15    818s]           max path sink: soc/soc_memory_sram_2/CLK
[11/09 21:22:15    818s]     Skew group summary after 'Removing longest path buffering':
[11/09 21:22:15    818s]       skew_group clk/constraint: insertion delay [min=3.826, max=5.114], skew [1.288 vs 0.221*]
[11/09 21:22:15    818s]     Legalizer API calls during this step: 68 succeeded with high effort: 68 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/09 21:22:15    818s]   Removing longest path buffering done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/09 21:22:15    818s]   Reducing insertion delay 2...
[11/09 21:22:15    818s]     Clock DAG hash before 'Reducing insertion delay 2': 1941991433167450250 8720506289862677935
[11/09 21:22:15    818s]     CTS services accumulated run-time stats before 'Reducing insertion delay 2':
[11/09 21:22:15    818s]       delay calculator: calls=9521, total_wall_time=0.342s, mean_wall_time=0.036ms
[11/09 21:22:15    818s]       legalizer: calls=7341, total_wall_time=0.091s, mean_wall_time=0.012ms
[11/09 21:22:15    818s]       steiner router: calls=7803, total_wall_time=0.479s, mean_wall_time=0.061ms
[11/09 21:22:15    818s]     Path optimization required 490 stage delay updates 
[11/09 21:22:15    818s]     Clock DAG stats after 'Reducing insertion delay 2':
[11/09 21:22:15    818s]       cell counts      : b=286, i=1, icg=0, dcg=0, l=1, total=288
[11/09 21:22:15    818s]       sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
[11/09 21:22:15    818s]       misc counts      : r=1, pp=0
[11/09 21:22:15    818s]       cell areas       : b=3139.136um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24133.722um^2
[11/09 21:22:15    818s]       cell capacitance : b=0.330pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.352pF
[11/09 21:22:15    818s]       sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
[11/09 21:22:15    818s]       wire capacitance : top=0.000pF, trunk=2.070pF, leaf=2.361pF, total=4.431pF
[11/09 21:22:15    818s]       wire lengths     : top=0.000um, trunk=11758.245um, leaf=13102.809um, total=24861.054um
[11/09 21:22:15    818s]       hp wire lengths  : top=0.000um, trunk=11180.080um, leaf=10963.205um, total=22143.285um
[11/09 21:22:15    818s]     Clock DAG net violations after 'Reducing insertion delay 2':
[11/09 21:22:15    818s]       Remaining Transition : {count=6, worst=[8.065ns, 8.062ns, 2.033ns, 2.026ns, 1.395ns, 1.383ns]} avg=3.827ns sd=3.294ns sum=22.965ns
[11/09 21:22:15    818s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
[11/09 21:22:15    818s]       Trunk : target=0.886ns count=91 avg=0.542ns sd=0.190ns min=0.000ns max=0.873ns {43 <= 0.532ns, 30 <= 0.709ns, 11 <= 0.797ns, 4 <= 0.842ns, 3 <= 0.886ns}
[11/09 21:22:15    818s]       Leaf  : target=0.886ns count=198 avg=0.837ns sd=0.872ns min=0.210ns max=8.951ns {14 <= 0.532ns, 66 <= 0.709ns, 65 <= 0.797ns, 22 <= 0.842ns, 25 <= 0.886ns} {0 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
[11/09 21:22:15    818s]     Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
[11/09 21:22:15    818s]        Bufs: BUFX1: 286 
[11/09 21:22:15    818s]        Invs: INVX2: 1 
[11/09 21:22:15    818s]      Logics: pad_in: 1 
[11/09 21:22:15    818s]     Clock DAG hash after 'Reducing insertion delay 2': 5153907256178193522 4487091682656062135
[11/09 21:22:15    818s]     CTS services accumulated run-time stats after 'Reducing insertion delay 2':
[11/09 21:22:15    818s]       delay calculator: calls=10293, total_wall_time=0.376s, mean_wall_time=0.036ms
[11/09 21:22:15    818s]       legalizer: calls=7577, total_wall_time=0.097s, mean_wall_time=0.013ms
[11/09 21:22:15    818s]       steiner router: calls=8293, total_wall_time=0.521s, mean_wall_time=0.063ms
[11/09 21:22:15    818s]     Primary reporting skew groups after 'Reducing insertion delay 2':
[11/09 21:22:15    818s]       skew_group clk/constraint: insertion delay [min=3.831, max=5.073, avg=4.537, sd=0.240], skew [1.242 vs 0.221*], 38.5% {4.552, 4.773} (wid=0.902 ws=0.869) (gid=4.973 gs=1.176)
[11/09 21:22:15    818s]           min path sink: soc/soc_cpu_decoded_imm_j_reg[31]/CLK
[11/09 21:22:15    818s]           max path sink: soc/soc_memory_sram_1/CLK
[11/09 21:22:15    818s]     Skew group summary after 'Reducing insertion delay 2':
[11/09 21:22:15    818s]       skew_group clk/constraint: insertion delay [min=3.831, max=5.073, avg=4.537, sd=0.240], skew [1.242 vs 0.221*], 38.5% {4.552, 4.773} (wid=0.902 ws=0.869) (gid=4.973 gs=1.176)
[11/09 21:22:15    818s]     Legalizer API calls during this step: 236 succeeded with high effort: 236 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/09 21:22:15    818s]   Reducing insertion delay 2 done. (took cpu=0:00:00.3 real=0:00:00.3)
[11/09 21:22:15    818s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:00.5 real=0:00:00.5)
[11/09 21:22:15    818s]   CCOpt::Phase::Construction done. (took cpu=0:00:06.3 real=0:00:05.3)
[11/09 21:22:15    818s]   CCOpt::Phase::Implementation...
[11/09 21:22:15    818s]   Stage::Reducing Power...
[11/09 21:22:15    818s]   Improving clock tree routing...
[11/09 21:22:15    818s]     Clock DAG hash before 'Improving clock tree routing': 5153907256178193522 4487091682656062135
[11/09 21:22:15    818s]     CTS services accumulated run-time stats before 'Improving clock tree routing':
[11/09 21:22:15    818s]       delay calculator: calls=10293, total_wall_time=0.376s, mean_wall_time=0.036ms
[11/09 21:22:15    818s]       legalizer: calls=7577, total_wall_time=0.097s, mean_wall_time=0.013ms
[11/09 21:22:15    818s]       steiner router: calls=8293, total_wall_time=0.521s, mean_wall_time=0.063ms
[11/09 21:22:15    818s]     Iteration 1...
[11/09 21:22:15    818s]     Iteration 1 done.
[11/09 21:22:15    818s]     Clock DAG stats after 'Improving clock tree routing':
[11/09 21:22:15    818s]       cell counts      : b=286, i=1, icg=0, dcg=0, l=1, total=288
[11/09 21:22:15    818s]       sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
[11/09 21:22:15    818s]       misc counts      : r=1, pp=0
[11/09 21:22:15    818s]       cell areas       : b=3139.136um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24133.722um^2
[11/09 21:22:15    818s]       cell capacitance : b=0.330pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.352pF
[11/09 21:22:15    818s]       sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
[11/09 21:22:15    818s]       wire capacitance : top=0.000pF, trunk=2.048pF, leaf=2.361pF, total=4.409pF
[11/09 21:22:15    818s]       wire lengths     : top=0.000um, trunk=11660.298um, leaf=13102.809um, total=24763.107um
[11/09 21:22:15    818s]       hp wire lengths  : top=0.000um, trunk=11098.320um, leaf=10963.205um, total=22061.525um
[11/09 21:22:15    818s]     Clock DAG net violations after 'Improving clock tree routing':
[11/09 21:22:15    818s]       Remaining Transition : {count=6, worst=[8.065ns, 8.062ns, 2.033ns, 2.026ns, 1.395ns, 1.383ns]} avg=3.827ns sd=3.294ns sum=22.965ns
[11/09 21:22:15    818s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
[11/09 21:22:15    818s]       Trunk : target=0.886ns count=91 avg=0.537ns sd=0.193ns min=0.000ns max=0.873ns {46 <= 0.532ns, 27 <= 0.709ns, 11 <= 0.797ns, 4 <= 0.842ns, 3 <= 0.886ns}
[11/09 21:22:15    818s]       Leaf  : target=0.886ns count=198 avg=0.837ns sd=0.872ns min=0.210ns max=8.951ns {14 <= 0.532ns, 66 <= 0.709ns, 65 <= 0.797ns, 22 <= 0.842ns, 25 <= 0.886ns} {0 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
[11/09 21:22:15    818s]     Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
[11/09 21:22:15    818s]        Bufs: BUFX1: 286 
[11/09 21:22:15    818s]        Invs: INVX2: 1 
[11/09 21:22:15    818s]      Logics: pad_in: 1 
[11/09 21:22:15    818s]     Clock DAG hash after 'Improving clock tree routing': 5153140010454443686 13850679372485093083
[11/09 21:22:15    818s]     CTS services accumulated run-time stats after 'Improving clock tree routing':
[11/09 21:22:15    818s]       delay calculator: calls=10613, total_wall_time=0.381s, mean_wall_time=0.036ms
[11/09 21:22:15    818s]       legalizer: calls=7885, total_wall_time=0.102s, mean_wall_time=0.013ms
[11/09 21:22:15    818s]       steiner router: calls=8447, total_wall_time=0.530s, mean_wall_time=0.063ms
[11/09 21:22:15    818s]     Primary reporting skew groups after 'Improving clock tree routing':
[11/09 21:22:15    818s]       skew_group clk/constraint: insertion delay [min=3.831, max=5.073], skew [1.242 vs 0.221*]
[11/09 21:22:15    818s]           min path sink: soc/soc_cpu_decoded_imm_j_reg[31]/CLK
[11/09 21:22:15    818s]           max path sink: soc/soc_memory_sram_1/CLK
[11/09 21:22:15    818s]     Skew group summary after 'Improving clock tree routing':
[11/09 21:22:15    818s]       skew_group clk/constraint: insertion delay [min=3.831, max=5.073], skew [1.242 vs 0.221*]
[11/09 21:22:15    818s]     Legalizer API calls during this step: 308 succeeded with high effort: 308 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/09 21:22:15    818s]   Improving clock tree routing done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/09 21:22:15    818s]   Reducing clock tree power 1...
[11/09 21:22:15    818s]     Clock DAG hash before 'Reducing clock tree power 1': 5153140010454443686 13850679372485093083
[11/09 21:22:15    818s]     CTS services accumulated run-time stats before 'Reducing clock tree power 1':
[11/09 21:22:15    818s]       delay calculator: calls=10613, total_wall_time=0.381s, mean_wall_time=0.036ms
[11/09 21:22:15    818s]       legalizer: calls=7885, total_wall_time=0.102s, mean_wall_time=0.013ms
[11/09 21:22:15    818s]       steiner router: calls=8447, total_wall_time=0.530s, mean_wall_time=0.063ms
[11/09 21:22:15    818s]     Resizing gates: 
[11/09 21:22:15    818s]     Legalizer releasing space for clock trees
[11/09 21:22:15    818s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[11/09 21:22:15    818s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'clk_pad'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '90.000um' and height = '233.200um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[11/09 21:22:15    818s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 21:22:15    818s]     100% 
[11/09 21:22:15    818s]     Clock DAG stats after 'Reducing clock tree power 1':
[11/09 21:22:15    818s]       cell counts      : b=286, i=1, icg=0, dcg=0, l=1, total=288
[11/09 21:22:15    818s]       sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
[11/09 21:22:15    818s]       misc counts      : r=1, pp=0
[11/09 21:22:15    818s]       cell areas       : b=3139.136um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24133.722um^2
[11/09 21:22:15    818s]       cell capacitance : b=0.330pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.352pF
[11/09 21:22:15    818s]       sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
[11/09 21:22:15    818s]       wire capacitance : top=0.000pF, trunk=2.048pF, leaf=2.361pF, total=4.409pF
[11/09 21:22:15    818s]       wire lengths     : top=0.000um, trunk=11660.298um, leaf=13102.809um, total=24763.107um
[11/09 21:22:15    818s]       hp wire lengths  : top=0.000um, trunk=11098.320um, leaf=10963.205um, total=22061.525um
[11/09 21:22:15    818s]     Clock DAG net violations after 'Reducing clock tree power 1':
[11/09 21:22:15    818s]       Remaining Transition : {count=6, worst=[8.065ns, 8.062ns, 2.033ns, 2.026ns, 1.395ns, 1.383ns]} avg=3.827ns sd=3.294ns sum=22.965ns
[11/09 21:22:15    818s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[11/09 21:22:15    818s]       Trunk : target=0.886ns count=91 avg=0.537ns sd=0.193ns min=0.000ns max=0.873ns {46 <= 0.532ns, 27 <= 0.709ns, 11 <= 0.797ns, 4 <= 0.842ns, 3 <= 0.886ns}
[11/09 21:22:15    818s]       Leaf  : target=0.886ns count=198 avg=0.837ns sd=0.872ns min=0.210ns max=8.951ns {14 <= 0.532ns, 66 <= 0.709ns, 65 <= 0.797ns, 22 <= 0.842ns, 25 <= 0.886ns} {0 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
[11/09 21:22:15    818s]     Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
[11/09 21:22:15    818s]        Bufs: BUFX1: 286 
[11/09 21:22:15    818s]        Invs: INVX2: 1 
[11/09 21:22:15    818s]      Logics: pad_in: 1 
[11/09 21:22:15    818s]     Clock DAG hash after 'Reducing clock tree power 1': 5153140010454443686 13850679372485093083
[11/09 21:22:15    818s]     CTS services accumulated run-time stats after 'Reducing clock tree power 1':
[11/09 21:22:15    818s]       delay calculator: calls=10900, total_wall_time=0.387s, mean_wall_time=0.036ms
[11/09 21:22:15    818s]       legalizer: calls=8459, total_wall_time=0.107s, mean_wall_time=0.013ms
[11/09 21:22:15    818s]       steiner router: calls=8447, total_wall_time=0.530s, mean_wall_time=0.063ms
[11/09 21:22:15    818s]     Primary reporting skew groups after 'Reducing clock tree power 1':
[11/09 21:22:15    818s]       skew_group clk/constraint: insertion delay [min=3.831, max=5.073], skew [1.242 vs 0.221*]
[11/09 21:22:15    818s]           min path sink: soc/soc_cpu_decoded_imm_j_reg[31]/CLK
[11/09 21:22:15    818s]           max path sink: soc/soc_memory_sram_1/CLK
[11/09 21:22:15    818s]     Skew group summary after 'Reducing clock tree power 1':
[11/09 21:22:15    818s]       skew_group clk/constraint: insertion delay [min=3.831, max=5.073], skew [1.242 vs 0.221*]
[11/09 21:22:15    818s]     Legalizer API calls during this step: 574 succeeded with high effort: 574 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/09 21:22:15    818s]   Reducing clock tree power 1 done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/09 21:22:15    818s]   Reducing clock tree power 2...
[11/09 21:22:15    818s]     Clock DAG hash before 'Reducing clock tree power 2': 5153140010454443686 13850679372485093083
[11/09 21:22:15    818s]     CTS services accumulated run-time stats before 'Reducing clock tree power 2':
[11/09 21:22:15    818s]       delay calculator: calls=10900, total_wall_time=0.387s, mean_wall_time=0.036ms
[11/09 21:22:15    818s]       legalizer: calls=8459, total_wall_time=0.107s, mean_wall_time=0.013ms
[11/09 21:22:15    818s]       steiner router: calls=8447, total_wall_time=0.530s, mean_wall_time=0.063ms
[11/09 21:22:17    820s]     Path optimization required 2814 stage delay updates 
[11/09 21:22:17    820s]     Clock DAG stats after 'Reducing clock tree power 2':
[11/09 21:22:17    820s]       cell counts      : b=286, i=1, icg=0, dcg=0, l=1, total=288
[11/09 21:22:17    820s]       sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
[11/09 21:22:17    820s]       misc counts      : r=1, pp=0
[11/09 21:22:17    820s]       cell areas       : b=3139.136um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24133.722um^2
[11/09 21:22:17    820s]       cell capacitance : b=0.330pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.352pF
[11/09 21:22:17    820s]       sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
[11/09 21:22:17    820s]       wire capacitance : top=0.000pF, trunk=2.189pF, leaf=2.374pF, total=4.562pF
[11/09 21:22:17    820s]       wire lengths     : top=0.000um, trunk=12461.034um, leaf=13166.320um, total=25627.354um
[11/09 21:22:17    820s]       hp wire lengths  : top=0.000um, trunk=11859.360um, leaf=11025.085um, total=22884.445um
[11/09 21:22:17    820s]     Clock DAG net violations after 'Reducing clock tree power 2':
[11/09 21:22:17    820s]       Remaining Transition : {count=6, worst=[8.065ns, 8.062ns, 2.033ns, 2.026ns, 1.395ns, 1.380ns]} avg=3.827ns sd=3.294ns sum=22.962ns
[11/09 21:22:17    820s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[11/09 21:22:17    820s]       Trunk : target=0.886ns count=91 avg=0.570ns sd=0.200ns min=0.000ns max=0.885ns {41 <= 0.532ns, 23 <= 0.709ns, 14 <= 0.797ns, 4 <= 0.842ns, 9 <= 0.886ns}
[11/09 21:22:17    820s]       Leaf  : target=0.886ns count=198 avg=0.838ns sd=0.872ns min=0.210ns max=8.951ns {13 <= 0.532ns, 67 <= 0.709ns, 65 <= 0.797ns, 22 <= 0.842ns, 25 <= 0.886ns} {0 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
[11/09 21:22:17    820s]     Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
[11/09 21:22:17    820s]        Bufs: BUFX1: 286 
[11/09 21:22:17    820s]        Invs: INVX2: 1 
[11/09 21:22:17    820s]      Logics: pad_in: 1 
[11/09 21:22:17    820s]     Clock DAG hash after 'Reducing clock tree power 2': 6923043806722554262 663786896701423523
[11/09 21:22:17    820s]     CTS services accumulated run-time stats after 'Reducing clock tree power 2':
[11/09 21:22:17    820s]       delay calculator: calls=19648, total_wall_time=0.522s, mean_wall_time=0.027ms
[11/09 21:22:17    820s]       legalizer: calls=9691, total_wall_time=0.136s, mean_wall_time=0.014ms
[11/09 21:22:17    820s]       steiner router: calls=11261, total_wall_time=0.700s, mean_wall_time=0.062ms
[11/09 21:22:17    820s]     Primary reporting skew groups after 'Reducing clock tree power 2':
[11/09 21:22:17    820s]       skew_group clk/constraint: insertion delay [min=4.602, max=5.072, avg=4.825, sd=0.117], skew [0.470 vs 0.221*], 64.8% {4.689, 4.910} (wid=0.902 ws=0.865) (gid=5.033 gs=0.863)
[11/09 21:22:17    820s]           min path sink: soc/soc_cpu_decoded_imm_j_reg[31]/CLK
[11/09 21:22:17    820s]           max path sink: soc/soc_memory_sram_1/CLK
[11/09 21:22:17    820s]     Skew group summary after 'Reducing clock tree power 2':
[11/09 21:22:17    820s]       skew_group clk/constraint: insertion delay [min=4.602, max=5.072, avg=4.825, sd=0.117], skew [0.470 vs 0.221*], 64.8% {4.689, 4.910} (wid=0.902 ws=0.865) (gid=5.033 gs=0.863)
[11/09 21:22:17    820s]     Legalizer API calls during this step: 1232 succeeded with high effort: 1232 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/09 21:22:17    820s]   Reducing clock tree power 2 done. (took cpu=0:00:01.7 real=0:00:01.7)
[11/09 21:22:17    820s]   Stage::Reducing Power done. (took cpu=0:00:02.0 real=0:00:01.9)
[11/09 21:22:17    820s]   Stage::Balancing...
[11/09 21:22:17    820s]   Approximately balancing fragments step...
[11/09 21:22:17    820s]     Clock DAG hash before 'Approximately balancing fragments step': 6923043806722554262 663786896701423523
[11/09 21:22:17    820s]     CTS services accumulated run-time stats before 'Approximately balancing fragments step':
[11/09 21:22:17    820s]       delay calculator: calls=19648, total_wall_time=0.522s, mean_wall_time=0.027ms
[11/09 21:22:17    820s]       legalizer: calls=9691, total_wall_time=0.136s, mean_wall_time=0.014ms
[11/09 21:22:17    820s]       steiner router: calls=11261, total_wall_time=0.700s, mean_wall_time=0.062ms
[11/09 21:22:17    820s]     Resolve constraints - Approximately balancing fragments...
[11/09 21:22:17    820s]     Resolving skew group constraints...
[11/09 21:22:17    820s]       Solving LP: 1 skew groups; 2 fragments, 14 fraglets and 16 vertices; 95 variables and 300 constraints; tolerance 1
[11/09 21:22:17    820s]     Resolving skew group constraints done.
[11/09 21:22:17    820s]     Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/09 21:22:17    820s]     Estimate delay to be added in balancing - Approximately balancing fragments...
[11/09 21:22:17    820s]     Trial balancer estimated the amount of delay to be added in balancing: 1.591ns
[11/09 21:22:17    820s]     Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 21:22:17    820s]     Approximately balancing fragments...
[11/09 21:22:17    820s]       Moving gates to improve sub-tree skew...
[11/09 21:22:17    820s]         Clock DAG hash before 'Moving gates to improve sub-tree skew': 6923043806722554262 663786896701423523
[11/09 21:22:17    820s]         CTS services accumulated run-time stats before 'Moving gates to improve sub-tree skew':
[11/09 21:22:17    820s]           delay calculator: calls=19676, total_wall_time=0.523s, mean_wall_time=0.027ms
[11/09 21:22:17    820s]           legalizer: calls=9691, total_wall_time=0.136s, mean_wall_time=0.014ms
[11/09 21:22:17    820s]           steiner router: calls=11289, total_wall_time=0.701s, mean_wall_time=0.062ms
[11/09 21:22:17    820s]         Tried: 290 Succeeded: 0
[11/09 21:22:17    820s]         Topology Tried: 0 Succeeded: 0
[11/09 21:22:17    820s]         0 Succeeded with SS ratio
[11/09 21:22:17    820s]         0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
[11/09 21:22:17    820s]         Total reducing skew: 0 Average reducing skew for 0 nets : 0
[11/09 21:22:17    820s]         Clock DAG stats after 'Moving gates to improve sub-tree skew':
[11/09 21:22:17    820s]           cell counts      : b=286, i=1, icg=0, dcg=0, l=1, total=288
[11/09 21:22:17    820s]           sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
[11/09 21:22:17    820s]           misc counts      : r=1, pp=0
[11/09 21:22:17    820s]           cell areas       : b=3139.136um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24133.722um^2
[11/09 21:22:17    820s]           cell capacitance : b=0.330pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.352pF
[11/09 21:22:17    820s]           sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
[11/09 21:22:17    820s]           wire capacitance : top=0.000pF, trunk=2.189pF, leaf=2.374pF, total=4.562pF
[11/09 21:22:17    820s]           wire lengths     : top=0.000um, trunk=12461.034um, leaf=13166.320um, total=25627.354um
[11/09 21:22:17    820s]           hp wire lengths  : top=0.000um, trunk=11859.360um, leaf=11025.085um, total=22884.445um
[11/09 21:22:17    820s]         Clock DAG net violations after 'Moving gates to improve sub-tree skew':
[11/09 21:22:17    820s]           Remaining Transition : {count=6, worst=[8.065ns, 8.062ns, 2.033ns, 2.026ns, 1.395ns, 1.380ns]} avg=3.827ns sd=3.294ns sum=22.962ns
[11/09 21:22:17    820s]         Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
[11/09 21:22:17    820s]           Trunk : target=0.886ns count=91 avg=0.570ns sd=0.200ns min=0.000ns max=0.885ns {41 <= 0.532ns, 23 <= 0.709ns, 14 <= 0.797ns, 4 <= 0.842ns, 9 <= 0.886ns}
[11/09 21:22:17    820s]           Leaf  : target=0.886ns count=198 avg=0.838ns sd=0.872ns min=0.210ns max=8.951ns {13 <= 0.532ns, 67 <= 0.709ns, 65 <= 0.797ns, 22 <= 0.842ns, 25 <= 0.886ns} {0 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
[11/09 21:22:17    820s]         Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
[11/09 21:22:17    820s]            Bufs: BUFX1: 286 
[11/09 21:22:17    820s]            Invs: INVX2: 1 
[11/09 21:22:17    820s]          Logics: pad_in: 1 
[11/09 21:22:17    820s]         Clock DAG hash after 'Moving gates to improve sub-tree skew': 6923043806722554262 663786896701423523
[11/09 21:22:17    820s]         CTS services accumulated run-time stats after 'Moving gates to improve sub-tree skew':
[11/09 21:22:17    820s]           delay calculator: calls=19676, total_wall_time=0.523s, mean_wall_time=0.027ms
[11/09 21:22:17    820s]           legalizer: calls=9691, total_wall_time=0.136s, mean_wall_time=0.014ms
[11/09 21:22:17    820s]           steiner router: calls=11289, total_wall_time=0.701s, mean_wall_time=0.062ms
[11/09 21:22:17    820s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/09 21:22:17    820s]       Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 21:22:17    820s]       Approximately balancing fragments bottom up...
[11/09 21:22:17    820s]         Clock DAG hash before 'Approximately balancing fragments bottom up': 6923043806722554262 663786896701423523
[11/09 21:22:17    820s]         CTS services accumulated run-time stats before 'Approximately balancing fragments bottom up':
[11/09 21:22:17    820s]           delay calculator: calls=19676, total_wall_time=0.523s, mean_wall_time=0.027ms
[11/09 21:22:17    820s]           legalizer: calls=9691, total_wall_time=0.136s, mean_wall_time=0.014ms
[11/09 21:22:17    820s]           steiner router: calls=11289, total_wall_time=0.701s, mean_wall_time=0.062ms
[11/09 21:22:17    820s]         bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
[11/09 21:22:17    820s]         Clock DAG stats after 'Approximately balancing fragments bottom up':
[11/09 21:22:17    820s]           cell counts      : b=296, i=1, icg=0, dcg=0, l=1, total=298
[11/09 21:22:17    820s]           sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
[11/09 21:22:17    820s]           misc counts      : r=1, pp=0
[11/09 21:22:17    820s]           cell areas       : b=3248.896um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24243.482um^2
[11/09 21:22:17    820s]           cell capacitance : b=0.341pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.363pF
[11/09 21:22:17    820s]           sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
[11/09 21:22:17    820s]           wire capacitance : top=0.000pF, trunk=2.223pF, leaf=2.374pF, total=4.597pF
[11/09 21:22:17    820s]           wire lengths     : top=0.000um, trunk=12650.829um, leaf=13166.320um, total=25817.149um
[11/09 21:22:17    820s]           hp wire lengths  : top=0.000um, trunk=12066.000um, leaf=11025.085um, total=23091.085um
[11/09 21:22:17    820s]         Clock DAG net violations after 'Approximately balancing fragments bottom up':
[11/09 21:22:17    820s]           Remaining Transition : {count=6, worst=[8.065ns, 8.062ns, 2.033ns, 2.026ns, 1.395ns, 1.380ns]} avg=3.827ns sd=3.294ns sum=22.962ns
[11/09 21:22:17    820s]         Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[11/09 21:22:17    820s]           Trunk : target=0.886ns count=101 avg=0.526ns sd=0.219ns min=0.000ns max=0.885ns {51 <= 0.532ns, 25 <= 0.709ns, 14 <= 0.797ns, 4 <= 0.842ns, 7 <= 0.886ns}
[11/09 21:22:17    820s]           Leaf  : target=0.886ns count=198 avg=0.838ns sd=0.872ns min=0.210ns max=8.951ns {13 <= 0.532ns, 67 <= 0.709ns, 65 <= 0.797ns, 22 <= 0.842ns, 25 <= 0.886ns} {0 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
[11/09 21:22:17    820s]         Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
[11/09 21:22:17    820s]            Bufs: BUFX1: 296 
[11/09 21:22:17    820s]            Invs: INVX2: 1 
[11/09 21:22:17    820s]          Logics: pad_in: 1 
[11/09 21:22:17    820s]         Clock DAG hash after 'Approximately balancing fragments bottom up': 1051869963834229266 14318708082696158912
[11/09 21:22:17    820s]         CTS services accumulated run-time stats after 'Approximately balancing fragments bottom up':
[11/09 21:22:17    820s]           delay calculator: calls=20438, total_wall_time=0.535s, mean_wall_time=0.026ms
[11/09 21:22:17    820s]           legalizer: calls=9713, total_wall_time=0.137s, mean_wall_time=0.014ms
[11/09 21:22:17    820s]           steiner router: calls=11431, total_wall_time=0.707s, mean_wall_time=0.062ms
[11/09 21:22:17    820s]         Legalizer API calls during this step: 22 succeeded with high effort: 22 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/09 21:22:17    820s]       Approximately balancing fragments bottom up done. (took cpu=0:00:00.2 real=0:00:00.2)
[11/09 21:22:17    820s]       Approximately balancing fragments, wire and cell delays...
[11/09 21:22:17    820s]       Approximately balancing fragments, wire and cell delays, iteration 1...
[11/09 21:22:18    821s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[11/09 21:22:18    821s]           cell counts      : b=309, i=1, icg=0, dcg=0, l=1, total=311
[11/09 21:22:18    821s]           sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
[11/09 21:22:18    821s]           misc counts      : r=1, pp=0
[11/09 21:22:18    821s]           cell areas       : b=3391.584um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24386.170um^2
[11/09 21:22:18    821s]           cell capacitance : b=0.356pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.378pF
[11/09 21:22:18    821s]           sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
[11/09 21:22:18    821s]           wire capacitance : top=0.000pF, trunk=2.280pF, leaf=2.374pF, total=4.654pF
[11/09 21:22:18    821s]           wire lengths     : top=0.000um, trunk=13003.662um, leaf=13166.320um, total=26169.982um
[11/09 21:22:18    821s]           hp wire lengths  : top=0.000um, trunk=12436.160um, leaf=11025.085um, total=23461.245um
[11/09 21:22:18    821s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1:
[11/09 21:22:18    821s]           Remaining Transition : {count=6, worst=[8.065ns, 8.062ns, 2.033ns, 2.026ns, 1.395ns, 1.380ns]} avg=3.827ns sd=3.294ns sum=22.962ns
[11/09 21:22:18    821s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[11/09 21:22:18    821s]           Trunk : target=0.886ns count=114 avg=0.483ns sd=0.235ns min=0.000ns max=0.880ns {64 <= 0.532ns, 26 <= 0.709ns, 14 <= 0.797ns, 5 <= 0.842ns, 5 <= 0.886ns}
[11/09 21:22:18    821s]           Leaf  : target=0.886ns count=198 avg=0.838ns sd=0.872ns min=0.210ns max=8.951ns {13 <= 0.532ns, 67 <= 0.709ns, 65 <= 0.797ns, 22 <= 0.842ns, 25 <= 0.886ns} {0 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
[11/09 21:22:18    821s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
[11/09 21:22:18    821s]            Bufs: BUFX1: 309 
[11/09 21:22:18    821s]            Invs: INVX2: 1 
[11/09 21:22:18    821s]          Logics: pad_in: 1 
[11/09 21:22:18    821s]         Clock DAG hash after Approximately balancing fragments, wire and cell delays, iteration 1: 18216559284075965689 15444423873806031518
[11/09 21:22:18    821s]         CTS services accumulated run-time stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[11/09 21:22:18    821s]           delay calculator: calls=22270, total_wall_time=0.562s, mean_wall_time=0.025ms
[11/09 21:22:18    821s]           legalizer: calls=10044, total_wall_time=0.145s, mean_wall_time=0.014ms
[11/09 21:22:18    821s]           steiner router: calls=12151, total_wall_time=0.737s, mean_wall_time=0.061ms
[11/09 21:22:18    821s]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[11/09 21:22:18    821s]       Approximately balancing fragments, wire and cell delays, iteration 2...
[11/09 21:22:18    821s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 2:
[11/09 21:22:18    821s]           cell counts      : b=309, i=1, icg=0, dcg=0, l=1, total=311
[11/09 21:22:18    821s]           sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
[11/09 21:22:18    821s]           misc counts      : r=1, pp=0
[11/09 21:22:18    821s]           cell areas       : b=3391.584um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24386.170um^2
[11/09 21:22:18    821s]           cell capacitance : b=0.356pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.378pF
[11/09 21:22:18    821s]           sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
[11/09 21:22:18    821s]           wire capacitance : top=0.000pF, trunk=2.280pF, leaf=2.374pF, total=4.654pF
[11/09 21:22:18    821s]           wire lengths     : top=0.000um, trunk=13003.662um, leaf=13166.320um, total=26169.982um
[11/09 21:22:18    821s]           hp wire lengths  : top=0.000um, trunk=12436.160um, leaf=11025.085um, total=23461.245um
[11/09 21:22:18    821s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 2:
[11/09 21:22:18    821s]           Remaining Transition : {count=6, worst=[8.065ns, 8.062ns, 2.033ns, 2.026ns, 1.395ns, 1.380ns]} avg=3.827ns sd=3.294ns sum=22.962ns
[11/09 21:22:18    821s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 2:
[11/09 21:22:18    821s]           Trunk : target=0.886ns count=114 avg=0.483ns sd=0.235ns min=0.000ns max=0.880ns {64 <= 0.532ns, 26 <= 0.709ns, 14 <= 0.797ns, 5 <= 0.842ns, 5 <= 0.886ns}
[11/09 21:22:18    821s]           Leaf  : target=0.886ns count=198 avg=0.838ns sd=0.872ns min=0.210ns max=8.951ns {13 <= 0.532ns, 67 <= 0.709ns, 65 <= 0.797ns, 22 <= 0.842ns, 25 <= 0.886ns} {0 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
[11/09 21:22:18    821s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 2 {count}:
[11/09 21:22:18    821s]            Bufs: BUFX1: 309 
[11/09 21:22:18    821s]            Invs: INVX2: 1 
[11/09 21:22:18    821s]          Logics: pad_in: 1 
[11/09 21:22:18    821s]         Clock DAG hash after Approximately balancing fragments, wire and cell delays, iteration 2: 18216559284075965689 15444423873806031518
[11/09 21:22:18    821s]         CTS services accumulated run-time stats after Approximately balancing fragments, wire and cell delays, iteration 2:
[11/09 21:22:18    821s]           delay calculator: calls=22270, total_wall_time=0.562s, mean_wall_time=0.025ms
[11/09 21:22:18    821s]           legalizer: calls=10044, total_wall_time=0.145s, mean_wall_time=0.014ms
[11/09 21:22:18    821s]           steiner router: calls=12151, total_wall_time=0.737s, mean_wall_time=0.061ms
[11/09 21:22:18    821s]       Approximately balancing fragments, wire and cell delays, iteration 2 done.
[11/09 21:22:18    821s]       Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.4 real=0:00:00.4)
[11/09 21:22:18    821s]     Approximately balancing fragments done.
[11/09 21:22:18    821s]     Clock DAG stats after 'Approximately balancing fragments step':
[11/09 21:22:18    821s]       cell counts      : b=309, i=1, icg=0, dcg=0, l=1, total=311
[11/09 21:22:18    821s]       sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
[11/09 21:22:18    821s]       misc counts      : r=1, pp=0
[11/09 21:22:18    821s]       cell areas       : b=3391.584um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24386.170um^2
[11/09 21:22:18    821s]       cell capacitance : b=0.356pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.378pF
[11/09 21:22:18    821s]       sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
[11/09 21:22:18    821s]       wire capacitance : top=0.000pF, trunk=2.280pF, leaf=2.374pF, total=4.654pF
[11/09 21:22:18    821s]       wire lengths     : top=0.000um, trunk=13003.662um, leaf=13166.320um, total=26169.982um
[11/09 21:22:18    821s]       hp wire lengths  : top=0.000um, trunk=12436.160um, leaf=11025.085um, total=23461.245um
[11/09 21:22:18    821s]     Clock DAG net violations after 'Approximately balancing fragments step':
[11/09 21:22:18    821s]       Remaining Transition : {count=6, worst=[8.065ns, 8.062ns, 2.033ns, 2.026ns, 1.395ns, 1.380ns]} avg=3.827ns sd=3.294ns sum=22.962ns
[11/09 21:22:18    821s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[11/09 21:22:18    821s]       Trunk : target=0.886ns count=114 avg=0.483ns sd=0.235ns min=0.000ns max=0.880ns {64 <= 0.532ns, 26 <= 0.709ns, 14 <= 0.797ns, 5 <= 0.842ns, 5 <= 0.886ns}
[11/09 21:22:18    821s]       Leaf  : target=0.886ns count=198 avg=0.838ns sd=0.872ns min=0.210ns max=8.951ns {13 <= 0.532ns, 67 <= 0.709ns, 65 <= 0.797ns, 22 <= 0.842ns, 25 <= 0.886ns} {0 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
[11/09 21:22:18    821s]     Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
[11/09 21:22:18    821s]        Bufs: BUFX1: 309 
[11/09 21:22:18    821s]        Invs: INVX2: 1 
[11/09 21:22:18    821s]      Logics: pad_in: 1 
[11/09 21:22:18    821s]     Clock DAG hash after 'Approximately balancing fragments step': 18216559284075965689 15444423873806031518
[11/09 21:22:18    821s]     CTS services accumulated run-time stats after 'Approximately balancing fragments step':
[11/09 21:22:18    821s]       delay calculator: calls=22270, total_wall_time=0.562s, mean_wall_time=0.025ms
[11/09 21:22:18    821s]       legalizer: calls=10044, total_wall_time=0.145s, mean_wall_time=0.014ms
[11/09 21:22:18    821s]       steiner router: calls=12151, total_wall_time=0.737s, mean_wall_time=0.061ms
[11/09 21:22:18    821s]     Legalizer API calls during this step: 353 succeeded with high effort: 353 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/09 21:22:18    821s]   Approximately balancing fragments step done. (took cpu=0:00:00.8 real=0:00:00.8)
[11/09 21:22:18    821s]   Clock DAG stats after Approximately balancing fragments:
[11/09 21:22:18    821s]     cell counts      : b=309, i=1, icg=0, dcg=0, l=1, total=311
[11/09 21:22:18    821s]     sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
[11/09 21:22:18    821s]     misc counts      : r=1, pp=0
[11/09 21:22:18    821s]     cell areas       : b=3391.584um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24386.170um^2
[11/09 21:22:18    821s]     cell capacitance : b=0.356pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.378pF
[11/09 21:22:18    821s]     sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
[11/09 21:22:18    821s]     wire capacitance : top=0.000pF, trunk=2.280pF, leaf=2.374pF, total=4.654pF
[11/09 21:22:18    821s]     wire lengths     : top=0.000um, trunk=13003.662um, leaf=13166.320um, total=26169.982um
[11/09 21:22:18    821s]     hp wire lengths  : top=0.000um, trunk=12436.160um, leaf=11025.085um, total=23461.245um
[11/09 21:22:18    821s]   Clock DAG net violations after Approximately balancing fragments:
[11/09 21:22:18    821s]     Remaining Transition : {count=6, worst=[8.065ns, 8.062ns, 2.033ns, 2.026ns, 1.395ns, 1.380ns]} avg=3.827ns sd=3.294ns sum=22.962ns
[11/09 21:22:18    821s]   Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[11/09 21:22:18    821s]     Trunk : target=0.886ns count=114 avg=0.483ns sd=0.235ns min=0.000ns max=0.880ns {64 <= 0.532ns, 26 <= 0.709ns, 14 <= 0.797ns, 5 <= 0.842ns, 5 <= 0.886ns}
[11/09 21:22:18    821s]     Leaf  : target=0.886ns count=198 avg=0.838ns sd=0.872ns min=0.210ns max=8.951ns {13 <= 0.532ns, 67 <= 0.709ns, 65 <= 0.797ns, 22 <= 0.842ns, 25 <= 0.886ns} {0 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
[11/09 21:22:18    821s]   Clock DAG library cell distribution after Approximately balancing fragments {count}:
[11/09 21:22:18    821s]      Bufs: BUFX1: 309 
[11/09 21:22:18    821s]      Invs: INVX2: 1 
[11/09 21:22:18    821s]    Logics: pad_in: 1 
[11/09 21:22:18    821s]   Clock DAG hash after Approximately balancing fragments: 18216559284075965689 15444423873806031518
[11/09 21:22:18    821s]   CTS services accumulated run-time stats after Approximately balancing fragments:
[11/09 21:22:18    821s]     delay calculator: calls=22270, total_wall_time=0.562s, mean_wall_time=0.025ms
[11/09 21:22:18    821s]     legalizer: calls=10044, total_wall_time=0.145s, mean_wall_time=0.014ms
[11/09 21:22:18    821s]     steiner router: calls=12151, total_wall_time=0.737s, mean_wall_time=0.061ms
[11/09 21:22:18    821s]   Primary reporting skew groups after Approximately balancing fragments:
[11/09 21:22:18    821s]     skew_group clk/constraint: insertion delay [min=4.853, max=5.073], skew [0.221 vs 0.221]
[11/09 21:22:18    821s]         min path sink: soc/soc_cpu_cpu_state_reg[6]/CLK
[11/09 21:22:18    821s]         max path sink: soc/soc_simpleuart_send_divcnt_reg[26]/CLK
[11/09 21:22:18    821s]   Skew group summary after Approximately balancing fragments:
[11/09 21:22:18    821s]     skew_group clk/constraint: insertion delay [min=4.853, max=5.073], skew [0.221 vs 0.221]
[11/09 21:22:18    821s]   Improving fragments clock skew...
[11/09 21:22:18    821s]     Clock DAG hash before 'Improving fragments clock skew': 18216559284075965689 15444423873806031518
[11/09 21:22:18    821s]     CTS services accumulated run-time stats before 'Improving fragments clock skew':
[11/09 21:22:18    821s]       delay calculator: calls=22270, total_wall_time=0.562s, mean_wall_time=0.025ms
[11/09 21:22:18    821s]       legalizer: calls=10044, total_wall_time=0.145s, mean_wall_time=0.014ms
[11/09 21:22:18    821s]       steiner router: calls=12151, total_wall_time=0.737s, mean_wall_time=0.061ms
[11/09 21:22:18    821s]     Clock DAG stats after 'Improving fragments clock skew':
[11/09 21:22:18    821s]       cell counts      : b=309, i=1, icg=0, dcg=0, l=1, total=311
[11/09 21:22:18    821s]       sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
[11/09 21:22:18    821s]       misc counts      : r=1, pp=0
[11/09 21:22:18    821s]       cell areas       : b=3391.584um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24386.170um^2
[11/09 21:22:18    821s]       cell capacitance : b=0.356pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.378pF
[11/09 21:22:18    821s]       sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
[11/09 21:22:18    821s]       wire capacitance : top=0.000pF, trunk=2.280pF, leaf=2.374pF, total=4.654pF
[11/09 21:22:18    821s]       wire lengths     : top=0.000um, trunk=13003.662um, leaf=13166.320um, total=26169.982um
[11/09 21:22:18    821s]       hp wire lengths  : top=0.000um, trunk=12436.160um, leaf=11025.085um, total=23461.245um
[11/09 21:22:18    821s]     Clock DAG net violations after 'Improving fragments clock skew':
[11/09 21:22:18    821s]       Remaining Transition : {count=6, worst=[8.065ns, 8.062ns, 2.033ns, 2.026ns, 1.395ns, 1.380ns]} avg=3.827ns sd=3.294ns sum=22.962ns
[11/09 21:22:18    821s]     Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[11/09 21:22:18    821s]       Trunk : target=0.886ns count=114 avg=0.483ns sd=0.235ns min=0.000ns max=0.880ns {64 <= 0.532ns, 26 <= 0.709ns, 14 <= 0.797ns, 5 <= 0.842ns, 5 <= 0.886ns}
[11/09 21:22:18    821s]       Leaf  : target=0.886ns count=198 avg=0.838ns sd=0.872ns min=0.210ns max=8.951ns {13 <= 0.532ns, 67 <= 0.709ns, 65 <= 0.797ns, 22 <= 0.842ns, 25 <= 0.886ns} {0 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
[11/09 21:22:18    821s]     Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
[11/09 21:22:18    821s]        Bufs: BUFX1: 309 
[11/09 21:22:18    821s]        Invs: INVX2: 1 
[11/09 21:22:18    821s]      Logics: pad_in: 1 
[11/09 21:22:18    821s]     Clock DAG hash after 'Improving fragments clock skew': 18216559284075965689 15444423873806031518
[11/09 21:22:18    821s]     CTS services accumulated run-time stats after 'Improving fragments clock skew':
[11/09 21:22:18    821s]       delay calculator: calls=22270, total_wall_time=0.562s, mean_wall_time=0.025ms
[11/09 21:22:18    821s]       legalizer: calls=10044, total_wall_time=0.145s, mean_wall_time=0.014ms
[11/09 21:22:18    821s]       steiner router: calls=12151, total_wall_time=0.737s, mean_wall_time=0.061ms
[11/09 21:22:18    821s]     Primary reporting skew groups after 'Improving fragments clock skew':
[11/09 21:22:18    821s]       skew_group clk/constraint: insertion delay [min=4.853, max=5.073], skew [0.221 vs 0.221]
[11/09 21:22:18    821s]           min path sink: soc/soc_cpu_cpu_state_reg[6]/CLK
[11/09 21:22:18    821s]           max path sink: soc/soc_simpleuart_send_divcnt_reg[26]/CLK
[11/09 21:22:18    821s]     Skew group summary after 'Improving fragments clock skew':
[11/09 21:22:18    821s]       skew_group clk/constraint: insertion delay [min=4.853, max=5.073], skew [0.221 vs 0.221]
[11/09 21:22:18    821s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/09 21:22:18    821s]   Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 21:22:18    821s]   Approximately balancing step...
[11/09 21:22:18    821s]     Clock DAG hash before 'Approximately balancing step': 18216559284075965689 15444423873806031518
[11/09 21:22:18    821s]     CTS services accumulated run-time stats before 'Approximately balancing step':
[11/09 21:22:18    821s]       delay calculator: calls=22270, total_wall_time=0.562s, mean_wall_time=0.025ms
[11/09 21:22:18    821s]       legalizer: calls=10044, total_wall_time=0.145s, mean_wall_time=0.014ms
[11/09 21:22:18    821s]       steiner router: calls=12151, total_wall_time=0.737s, mean_wall_time=0.061ms
[11/09 21:22:18    821s]     Resolve constraints - Approximately balancing...
[11/09 21:22:18    821s]     Resolving skew group constraints...
[11/09 21:22:18    821s]       Solving LP: 1 skew groups; 2 fragments, 14 fraglets and 16 vertices; 95 variables and 300 constraints; tolerance 1
[11/09 21:22:18    821s]     Resolving skew group constraints done.
[11/09 21:22:18    821s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/09 21:22:18    821s]     Approximately balancing...
[11/09 21:22:18    821s]       Approximately balancing, wire and cell delays...
[11/09 21:22:18    821s]       Approximately balancing, wire and cell delays, iteration 1...
[11/09 21:22:18    821s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[11/09 21:22:18    821s]           cell counts      : b=309, i=1, icg=0, dcg=0, l=1, total=311
[11/09 21:22:18    821s]           sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
[11/09 21:22:18    821s]           misc counts      : r=1, pp=0
[11/09 21:22:18    821s]           cell areas       : b=3391.584um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24386.170um^2
[11/09 21:22:18    821s]           cell capacitance : b=0.356pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.378pF
[11/09 21:22:18    821s]           sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
[11/09 21:22:18    821s]           wire capacitance : top=0.000pF, trunk=2.280pF, leaf=2.374pF, total=4.654pF
[11/09 21:22:18    821s]           wire lengths     : top=0.000um, trunk=13003.662um, leaf=13166.320um, total=26169.982um
[11/09 21:22:18    821s]           hp wire lengths  : top=0.000um, trunk=12436.160um, leaf=11025.085um, total=23461.245um
[11/09 21:22:18    821s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1:
[11/09 21:22:18    821s]           Remaining Transition : {count=6, worst=[8.065ns, 8.062ns, 2.033ns, 2.026ns, 1.395ns, 1.380ns]} avg=3.827ns sd=3.294ns sum=22.962ns
[11/09 21:22:18    821s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[11/09 21:22:18    821s]           Trunk : target=0.886ns count=114 avg=0.483ns sd=0.235ns min=0.000ns max=0.880ns {64 <= 0.532ns, 26 <= 0.709ns, 14 <= 0.797ns, 5 <= 0.842ns, 5 <= 0.886ns}
[11/09 21:22:18    821s]           Leaf  : target=0.886ns count=198 avg=0.838ns sd=0.872ns min=0.210ns max=8.951ns {13 <= 0.532ns, 67 <= 0.709ns, 65 <= 0.797ns, 22 <= 0.842ns, 25 <= 0.886ns} {0 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
[11/09 21:22:18    821s]         Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
[11/09 21:22:18    821s]            Bufs: BUFX1: 309 
[11/09 21:22:18    821s]            Invs: INVX2: 1 
[11/09 21:22:18    821s]          Logics: pad_in: 1 
[11/09 21:22:18    821s]         Clock DAG hash after Approximately balancing, wire and cell delays, iteration 1: 18216559284075965689 15444423873806031518
[11/09 21:22:18    821s]         CTS services accumulated run-time stats after Approximately balancing, wire and cell delays, iteration 1:
[11/09 21:22:18    821s]           delay calculator: calls=22270, total_wall_time=0.562s, mean_wall_time=0.025ms
[11/09 21:22:18    821s]           legalizer: calls=10044, total_wall_time=0.145s, mean_wall_time=0.014ms
[11/09 21:22:18    821s]           steiner router: calls=12151, total_wall_time=0.737s, mean_wall_time=0.061ms
[11/09 21:22:18    821s]       Approximately balancing, wire and cell delays, iteration 1 done.
[11/09 21:22:18    821s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 21:22:18    821s]     Approximately balancing done.
[11/09 21:22:18    821s]     Clock DAG stats after 'Approximately balancing step':
[11/09 21:22:18    821s]       cell counts      : b=309, i=1, icg=0, dcg=0, l=1, total=311
[11/09 21:22:18    821s]       sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
[11/09 21:22:18    821s]       misc counts      : r=1, pp=0
[11/09 21:22:18    821s]       cell areas       : b=3391.584um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24386.170um^2
[11/09 21:22:18    821s]       cell capacitance : b=0.356pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.378pF
[11/09 21:22:18    821s]       sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
[11/09 21:22:18    821s]       wire capacitance : top=0.000pF, trunk=2.280pF, leaf=2.374pF, total=4.654pF
[11/09 21:22:18    821s]       wire lengths     : top=0.000um, trunk=13003.662um, leaf=13166.320um, total=26169.982um
[11/09 21:22:18    821s]       hp wire lengths  : top=0.000um, trunk=12436.160um, leaf=11025.085um, total=23461.245um
[11/09 21:22:18    821s]     Clock DAG net violations after 'Approximately balancing step':
[11/09 21:22:18    821s]       Remaining Transition : {count=6, worst=[8.065ns, 8.062ns, 2.033ns, 2.026ns, 1.395ns, 1.380ns]} avg=3.827ns sd=3.294ns sum=22.962ns
[11/09 21:22:18    821s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[11/09 21:22:18    821s]       Trunk : target=0.886ns count=114 avg=0.483ns sd=0.235ns min=0.000ns max=0.880ns {64 <= 0.532ns, 26 <= 0.709ns, 14 <= 0.797ns, 5 <= 0.842ns, 5 <= 0.886ns}
[11/09 21:22:18    821s]       Leaf  : target=0.886ns count=198 avg=0.838ns sd=0.872ns min=0.210ns max=8.951ns {13 <= 0.532ns, 67 <= 0.709ns, 65 <= 0.797ns, 22 <= 0.842ns, 25 <= 0.886ns} {0 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
[11/09 21:22:18    821s]     Clock DAG library cell distribution after 'Approximately balancing step' {count}:
[11/09 21:22:18    821s]        Bufs: BUFX1: 309 
[11/09 21:22:18    821s]        Invs: INVX2: 1 
[11/09 21:22:18    821s]      Logics: pad_in: 1 
[11/09 21:22:18    821s]     Clock DAG hash after 'Approximately balancing step': 18216559284075965689 15444423873806031518
[11/09 21:22:18    821s]     CTS services accumulated run-time stats after 'Approximately balancing step':
[11/09 21:22:18    821s]       delay calculator: calls=22270, total_wall_time=0.562s, mean_wall_time=0.025ms
[11/09 21:22:18    821s]       legalizer: calls=10044, total_wall_time=0.145s, mean_wall_time=0.014ms
[11/09 21:22:18    821s]       steiner router: calls=12151, total_wall_time=0.737s, mean_wall_time=0.061ms
[11/09 21:22:18    821s]     Primary reporting skew groups after 'Approximately balancing step':
[11/09 21:22:18    821s]       skew_group clk/constraint: insertion delay [min=4.853, max=5.073], skew [0.221 vs 0.221]
[11/09 21:22:18    821s]           min path sink: soc/soc_cpu_cpu_state_reg[6]/CLK
[11/09 21:22:18    821s]           max path sink: soc/soc_simpleuart_send_divcnt_reg[26]/CLK
[11/09 21:22:18    821s]     Skew group summary after 'Approximately balancing step':
[11/09 21:22:18    821s]       skew_group clk/constraint: insertion delay [min=4.853, max=5.073], skew [0.221 vs 0.221]
[11/09 21:22:18    821s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/09 21:22:18    821s]   Approximately balancing step done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/09 21:22:18    821s]   Fixing clock tree overload...
[11/09 21:22:18    821s]     Clock DAG hash before 'Fixing clock tree overload': 18216559284075965689 15444423873806031518
[11/09 21:22:18    821s]     CTS services accumulated run-time stats before 'Fixing clock tree overload':
[11/09 21:22:18    821s]       delay calculator: calls=22270, total_wall_time=0.562s, mean_wall_time=0.025ms
[11/09 21:22:18    821s]       legalizer: calls=10044, total_wall_time=0.145s, mean_wall_time=0.014ms
[11/09 21:22:18    821s]       steiner router: calls=12151, total_wall_time=0.737s, mean_wall_time=0.061ms
[11/09 21:22:18    821s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[11/09 21:22:18    821s]     Clock DAG stats after 'Fixing clock tree overload':
[11/09 21:22:18    821s]       cell counts      : b=309, i=1, icg=0, dcg=0, l=1, total=311
[11/09 21:22:18    821s]       sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
[11/09 21:22:18    821s]       misc counts      : r=1, pp=0
[11/09 21:22:18    821s]       cell areas       : b=3391.584um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24386.170um^2
[11/09 21:22:18    821s]       cell capacitance : b=0.356pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.378pF
[11/09 21:22:18    821s]       sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
[11/09 21:22:18    821s]       wire capacitance : top=0.000pF, trunk=2.280pF, leaf=2.374pF, total=4.654pF
[11/09 21:22:18    821s]       wire lengths     : top=0.000um, trunk=13003.662um, leaf=13166.320um, total=26169.982um
[11/09 21:22:18    821s]       hp wire lengths  : top=0.000um, trunk=12436.160um, leaf=11025.085um, total=23461.245um
[11/09 21:22:18    821s]     Clock DAG net violations after 'Fixing clock tree overload':
[11/09 21:22:18    821s]       Remaining Transition : {count=6, worst=[8.065ns, 8.062ns, 2.033ns, 2.026ns, 1.395ns, 1.380ns]} avg=3.827ns sd=3.294ns sum=22.962ns
[11/09 21:22:18    821s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
[11/09 21:22:18    821s]       Trunk : target=0.886ns count=114 avg=0.483ns sd=0.235ns min=0.000ns max=0.880ns {64 <= 0.532ns, 26 <= 0.709ns, 14 <= 0.797ns, 5 <= 0.842ns, 5 <= 0.886ns}
[11/09 21:22:18    821s]       Leaf  : target=0.886ns count=198 avg=0.838ns sd=0.872ns min=0.210ns max=8.951ns {13 <= 0.532ns, 67 <= 0.709ns, 65 <= 0.797ns, 22 <= 0.842ns, 25 <= 0.886ns} {0 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
[11/09 21:22:18    821s]     Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
[11/09 21:22:18    821s]        Bufs: BUFX1: 309 
[11/09 21:22:18    821s]        Invs: INVX2: 1 
[11/09 21:22:18    821s]      Logics: pad_in: 1 
[11/09 21:22:18    821s]     Clock DAG hash after 'Fixing clock tree overload': 18216559284075965689 15444423873806031518
[11/09 21:22:18    821s]     CTS services accumulated run-time stats after 'Fixing clock tree overload':
[11/09 21:22:18    821s]       delay calculator: calls=22270, total_wall_time=0.562s, mean_wall_time=0.025ms
[11/09 21:22:18    821s]       legalizer: calls=10044, total_wall_time=0.145s, mean_wall_time=0.014ms
[11/09 21:22:18    821s]       steiner router: calls=12151, total_wall_time=0.737s, mean_wall_time=0.061ms
[11/09 21:22:18    821s]     Primary reporting skew groups after 'Fixing clock tree overload':
[11/09 21:22:18    821s]       skew_group clk/constraint: insertion delay [min=4.853, max=5.073], skew [0.221 vs 0.221]
[11/09 21:22:18    821s]           min path sink: soc/soc_cpu_cpu_state_reg[6]/CLK
[11/09 21:22:18    821s]           max path sink: soc/soc_simpleuart_send_divcnt_reg[26]/CLK
[11/09 21:22:18    821s]     Skew group summary after 'Fixing clock tree overload':
[11/09 21:22:18    821s]       skew_group clk/constraint: insertion delay [min=4.853, max=5.073], skew [0.221 vs 0.221]
[11/09 21:22:18    821s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/09 21:22:18    821s]   Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 21:22:18    821s]   Approximately balancing paths...
[11/09 21:22:18    821s]     Clock DAG hash before 'Approximately balancing paths': 18216559284075965689 15444423873806031518
[11/09 21:22:18    821s]     CTS services accumulated run-time stats before 'Approximately balancing paths':
[11/09 21:22:18    821s]       delay calculator: calls=22270, total_wall_time=0.562s, mean_wall_time=0.025ms
[11/09 21:22:18    821s]       legalizer: calls=10044, total_wall_time=0.145s, mean_wall_time=0.014ms
[11/09 21:22:18    821s]       steiner router: calls=12151, total_wall_time=0.737s, mean_wall_time=0.061ms
[11/09 21:22:18    821s]     Added 0 buffers.
[11/09 21:22:18    821s]     Clock DAG stats after 'Approximately balancing paths':
[11/09 21:22:18    821s]       cell counts      : b=309, i=1, icg=0, dcg=0, l=1, total=311
[11/09 21:22:18    821s]       sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
[11/09 21:22:18    821s]       misc counts      : r=1, pp=0
[11/09 21:22:18    821s]       cell areas       : b=3391.584um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24386.170um^2
[11/09 21:22:18    821s]       cell capacitance : b=0.356pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.378pF
[11/09 21:22:18    821s]       sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
[11/09 21:22:18    821s]       wire capacitance : top=0.000pF, trunk=2.280pF, leaf=2.374pF, total=4.654pF
[11/09 21:22:18    821s]       wire lengths     : top=0.000um, trunk=13003.662um, leaf=13166.320um, total=26169.982um
[11/09 21:22:18    821s]       hp wire lengths  : top=0.000um, trunk=12436.160um, leaf=11025.085um, total=23461.245um
[11/09 21:22:18    821s]     Clock DAG net violations after 'Approximately balancing paths':
[11/09 21:22:18    821s]       Remaining Transition : {count=6, worst=[8.065ns, 8.062ns, 2.033ns, 2.026ns, 1.395ns, 1.380ns]} avg=3.827ns sd=3.294ns sum=22.962ns
[11/09 21:22:18    821s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[11/09 21:22:18    821s]       Trunk : target=0.886ns count=114 avg=0.483ns sd=0.235ns min=0.000ns max=0.880ns {64 <= 0.532ns, 26 <= 0.709ns, 14 <= 0.797ns, 5 <= 0.842ns, 5 <= 0.886ns}
[11/09 21:22:18    821s]       Leaf  : target=0.886ns count=198 avg=0.838ns sd=0.872ns min=0.210ns max=8.951ns {13 <= 0.532ns, 67 <= 0.709ns, 65 <= 0.797ns, 22 <= 0.842ns, 25 <= 0.886ns} {0 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
[11/09 21:22:18    821s]     Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
[11/09 21:22:18    821s]        Bufs: BUFX1: 309 
[11/09 21:22:18    821s]        Invs: INVX2: 1 
[11/09 21:22:18    821s]      Logics: pad_in: 1 
[11/09 21:22:18    821s]     Clock DAG hash after 'Approximately balancing paths': 18216559284075965689 15444423873806031518
[11/09 21:22:18    821s]     CTS services accumulated run-time stats after 'Approximately balancing paths':
[11/09 21:22:18    821s]       delay calculator: calls=22270, total_wall_time=0.562s, mean_wall_time=0.025ms
[11/09 21:22:18    821s]       legalizer: calls=10044, total_wall_time=0.145s, mean_wall_time=0.014ms
[11/09 21:22:18    821s]       steiner router: calls=12151, total_wall_time=0.737s, mean_wall_time=0.061ms
[11/09 21:22:18    821s]     Primary reporting skew groups after 'Approximately balancing paths':
[11/09 21:22:18    821s]       skew_group clk/constraint: insertion delay [min=4.853, max=5.073, avg=4.975, sd=0.056], skew [0.221 vs 0.221], 100% {4.853, 5.073} (wid=0.902 ws=0.865) (gid=5.033 gs=0.863)
[11/09 21:22:18    821s]           min path sink: soc/soc_cpu_cpu_state_reg[6]/CLK
[11/09 21:22:18    821s]           max path sink: soc/soc_simpleuart_send_divcnt_reg[26]/CLK
[11/09 21:22:18    821s]     Skew group summary after 'Approximately balancing paths':
[11/09 21:22:18    821s]       skew_group clk/constraint: insertion delay [min=4.853, max=5.073, avg=4.975, sd=0.056], skew [0.221 vs 0.221], 100% {4.853, 5.073} (wid=0.902 ws=0.865) (gid=5.033 gs=0.863)
[11/09 21:22:18    821s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/09 21:22:18    821s]   Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 21:22:18    821s]   Stage::Balancing done. (took cpu=0:00:01.0 real=0:00:01.0)
[11/09 21:22:18    821s]   Stage::Polishing...
[11/09 21:22:18    821s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner wc.
[11/09 21:22:18    821s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
[11/09 21:22:18    821s]   Clock tree timing engine global stage delay update for wc:setup.late...
[11/09 21:22:18    821s]   Clock tree timing engine global stage delay update for wc:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/09 21:22:18    821s]   Clock DAG stats before polishing:
[11/09 21:22:18    821s]     cell counts      : b=309, i=1, icg=0, dcg=0, l=1, total=311
[11/09 21:22:18    821s]     sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
[11/09 21:22:18    821s]     misc counts      : r=1, pp=0
[11/09 21:22:18    821s]     cell areas       : b=3391.584um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24386.170um^2
[11/09 21:22:18    821s]     cell capacitance : b=0.356pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.378pF
[11/09 21:22:18    821s]     sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
[11/09 21:22:18    821s]     wire capacitance : top=0.000pF, trunk=2.280pF, leaf=2.374pF, total=4.654pF
[11/09 21:22:18    821s]     wire lengths     : top=0.000um, trunk=13003.662um, leaf=13166.320um, total=26169.982um
[11/09 21:22:18    821s]     hp wire lengths  : top=0.000um, trunk=12436.160um, leaf=11025.085um, total=23461.245um
[11/09 21:22:18    821s]   Clock DAG net violations before polishing:
[11/09 21:22:18    821s]     Remaining Transition : {count=6, worst=[8.065ns, 8.062ns, 2.033ns, 2.026ns, 1.395ns, 1.380ns]} avg=3.827ns sd=3.294ns sum=22.962ns
[11/09 21:22:18    821s]   Clock DAG primary half-corner transition distribution before polishing:
[11/09 21:22:18    821s]     Trunk : target=0.886ns count=114 avg=0.483ns sd=0.235ns min=0.000ns max=0.880ns {64 <= 0.532ns, 26 <= 0.709ns, 14 <= 0.797ns, 5 <= 0.842ns, 5 <= 0.886ns}
[11/09 21:22:18    821s]     Leaf  : target=0.886ns count=198 avg=0.838ns sd=0.872ns min=0.210ns max=8.951ns {13 <= 0.532ns, 67 <= 0.709ns, 65 <= 0.797ns, 22 <= 0.842ns, 25 <= 0.886ns} {0 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
[11/09 21:22:18    821s]   Clock DAG library cell distribution before polishing {count}:
[11/09 21:22:18    821s]      Bufs: BUFX1: 309 
[11/09 21:22:18    821s]      Invs: INVX2: 1 
[11/09 21:22:18    821s]    Logics: pad_in: 1 
[11/09 21:22:18    821s]   Clock DAG hash before polishing: 18216559284075965689 15444423873806031518
[11/09 21:22:18    821s]   CTS services accumulated run-time stats before polishing:
[11/09 21:22:18    821s]     delay calculator: calls=22582, total_wall_time=0.569s, mean_wall_time=0.025ms
[11/09 21:22:18    821s]     legalizer: calls=10044, total_wall_time=0.145s, mean_wall_time=0.014ms
[11/09 21:22:18    821s]     steiner router: calls=12463, total_wall_time=0.763s, mean_wall_time=0.061ms
[11/09 21:22:18    821s]   Primary reporting skew groups before polishing:
[11/09 21:22:18    821s]     skew_group clk/constraint: insertion delay [min=4.853, max=5.074], skew [0.222 vs 0.221*]
[11/09 21:22:18    821s]         min path sink: soc/soc_cpu_cpu_state_reg[6]/CLK
[11/09 21:22:18    821s]         max path sink: soc/soc_simpleuart_send_divcnt_reg[26]/CLK
[11/09 21:22:18    821s]   Skew group summary before polishing:
[11/09 21:22:18    821s]     skew_group clk/constraint: insertion delay [min=4.853, max=5.074], skew [0.222 vs 0.221*]
[11/09 21:22:18    821s]   Merging balancing drivers for power...
[11/09 21:22:18    821s]     Clock DAG hash before 'Merging balancing drivers for power': 18216559284075965689 15444423873806031518
[11/09 21:22:18    821s]     CTS services accumulated run-time stats before 'Merging balancing drivers for power':
[11/09 21:22:18    821s]       delay calculator: calls=22582, total_wall_time=0.569s, mean_wall_time=0.025ms
[11/09 21:22:18    821s]       legalizer: calls=10044, total_wall_time=0.145s, mean_wall_time=0.014ms
[11/09 21:22:18    821s]       steiner router: calls=12463, total_wall_time=0.763s, mean_wall_time=0.061ms
[11/09 21:22:18    821s]     Tried: 313 Succeeded: 0
[11/09 21:22:18    821s]     Clock DAG stats after 'Merging balancing drivers for power':
[11/09 21:22:18    821s]       cell counts      : b=309, i=1, icg=0, dcg=0, l=1, total=311
[11/09 21:22:18    821s]       sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
[11/09 21:22:18    821s]       misc counts      : r=1, pp=0
[11/09 21:22:18    821s]       cell areas       : b=3391.584um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24386.170um^2
[11/09 21:22:18    821s]       cell capacitance : b=0.356pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.378pF
[11/09 21:22:18    821s]       sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
[11/09 21:22:18    821s]       wire capacitance : top=0.000pF, trunk=2.280pF, leaf=2.374pF, total=4.654pF
[11/09 21:22:18    821s]       wire lengths     : top=0.000um, trunk=13003.662um, leaf=13166.320um, total=26169.982um
[11/09 21:22:18    821s]       hp wire lengths  : top=0.000um, trunk=12436.160um, leaf=11025.085um, total=23461.245um
[11/09 21:22:18    821s]     Clock DAG net violations after 'Merging balancing drivers for power':
[11/09 21:22:18    821s]       Remaining Transition : {count=6, worst=[8.065ns, 8.062ns, 2.033ns, 2.026ns, 1.395ns, 1.380ns]} avg=3.827ns sd=3.294ns sum=22.962ns
[11/09 21:22:18    821s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
[11/09 21:22:18    821s]       Trunk : target=0.886ns count=114 avg=0.483ns sd=0.235ns min=0.000ns max=0.880ns {64 <= 0.532ns, 26 <= 0.709ns, 14 <= 0.797ns, 5 <= 0.842ns, 5 <= 0.886ns}
[11/09 21:22:18    821s]       Leaf  : target=0.886ns count=198 avg=0.838ns sd=0.872ns min=0.210ns max=8.951ns {13 <= 0.532ns, 67 <= 0.709ns, 65 <= 0.797ns, 22 <= 0.842ns, 25 <= 0.886ns} {0 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
[11/09 21:22:18    821s]     Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
[11/09 21:22:18    821s]        Bufs: BUFX1: 309 
[11/09 21:22:18    821s]        Invs: INVX2: 1 
[11/09 21:22:18    821s]      Logics: pad_in: 1 
[11/09 21:22:18    821s]     Clock DAG hash after 'Merging balancing drivers for power': 18216559284075965689 15444423873806031518
[11/09 21:22:18    821s]     CTS services accumulated run-time stats after 'Merging balancing drivers for power':
[11/09 21:22:18    821s]       delay calculator: calls=22700, total_wall_time=0.571s, mean_wall_time=0.025ms
[11/09 21:22:18    821s]       legalizer: calls=10048, total_wall_time=0.146s, mean_wall_time=0.015ms
[11/09 21:22:18    821s]       steiner router: calls=12483, total_wall_time=0.764s, mean_wall_time=0.061ms
[11/09 21:22:18    821s]     Primary reporting skew groups after 'Merging balancing drivers for power':
[11/09 21:22:18    821s]       skew_group clk/constraint: insertion delay [min=4.853, max=5.074], skew [0.222 vs 0.221*]
[11/09 21:22:18    821s]           min path sink: soc/soc_cpu_cpu_state_reg[6]/CLK
[11/09 21:22:18    821s]           max path sink: soc/soc_simpleuart_send_divcnt_reg[26]/CLK
[11/09 21:22:18    821s]     Skew group summary after 'Merging balancing drivers for power':
[11/09 21:22:18    821s]       skew_group clk/constraint: insertion delay [min=4.853, max=5.074], skew [0.222 vs 0.221*]
[11/09 21:22:18    821s]     Legalizer API calls during this step: 4 succeeded with high effort: 4 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/09 21:22:18    821s]   Merging balancing drivers for power done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/09 21:22:18    821s]   Improving clock skew...
[11/09 21:22:18    821s]     Clock DAG hash before 'Improving clock skew': 18216559284075965689 15444423873806031518
[11/09 21:22:18    821s]     CTS services accumulated run-time stats before 'Improving clock skew':
[11/09 21:22:18    821s]       delay calculator: calls=22700, total_wall_time=0.571s, mean_wall_time=0.025ms
[11/09 21:22:18    821s]       legalizer: calls=10048, total_wall_time=0.146s, mean_wall_time=0.015ms
[11/09 21:22:18    821s]       steiner router: calls=12483, total_wall_time=0.764s, mean_wall_time=0.061ms
[11/09 21:22:18    821s]     Iteration 1...
[11/09 21:22:18    821s]       Path optimization required 178 stage delay updates 
[11/09 21:22:18    821s]       Path optimization required 0 stage delay updates 
[11/09 21:22:18    821s]     Iteration 1 done.
[11/09 21:22:18    821s]     Clock DAG stats after 'Improving clock skew':
[11/09 21:22:18    821s]       cell counts      : b=309, i=1, icg=0, dcg=0, l=1, total=311
[11/09 21:22:18    821s]       sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
[11/09 21:22:18    821s]       misc counts      : r=1, pp=0
[11/09 21:22:18    821s]       cell areas       : b=3391.584um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24386.170um^2
[11/09 21:22:18    821s]       cell capacitance : b=0.356pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.378pF
[11/09 21:22:18    821s]       sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
[11/09 21:22:18    821s]       wire capacitance : top=0.000pF, trunk=2.280pF, leaf=2.374pF, total=4.654pF
[11/09 21:22:18    821s]       wire lengths     : top=0.000um, trunk=13003.662um, leaf=13166.320um, total=26169.982um
[11/09 21:22:18    821s]       hp wire lengths  : top=0.000um, trunk=12436.160um, leaf=11025.085um, total=23461.245um
[11/09 21:22:18    821s]     Clock DAG net violations after 'Improving clock skew':
[11/09 21:22:18    821s]       Remaining Transition : {count=6, worst=[8.065ns, 8.062ns, 2.033ns, 2.026ns, 1.395ns, 1.380ns]} avg=3.827ns sd=3.294ns sum=22.962ns
[11/09 21:22:18    821s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[11/09 21:22:18    821s]       Trunk : target=0.886ns count=114 avg=0.483ns sd=0.235ns min=0.000ns max=0.880ns {64 <= 0.532ns, 27 <= 0.709ns, 13 <= 0.797ns, 5 <= 0.842ns, 5 <= 0.886ns}
[11/09 21:22:18    821s]       Leaf  : target=0.886ns count=198 avg=0.838ns sd=0.872ns min=0.210ns max=8.951ns {13 <= 0.532ns, 67 <= 0.709ns, 65 <= 0.797ns, 22 <= 0.842ns, 25 <= 0.886ns} {0 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
[11/09 21:22:18    821s]     Clock DAG library cell distribution after 'Improving clock skew' {count}:
[11/09 21:22:18    821s]        Bufs: BUFX1: 309 
[11/09 21:22:18    821s]        Invs: INVX2: 1 
[11/09 21:22:18    821s]      Logics: pad_in: 1 
[11/09 21:22:18    821s]     Clock DAG hash after 'Improving clock skew': 1607182790761298716 6131566585147791395
[11/09 21:22:18    821s]     CTS services accumulated run-time stats after 'Improving clock skew':
[11/09 21:22:18    821s]       delay calculator: calls=23072, total_wall_time=0.576s, mean_wall_time=0.025ms
[11/09 21:22:18    821s]       legalizer: calls=10124, total_wall_time=0.147s, mean_wall_time=0.015ms
[11/09 21:22:18    821s]       steiner router: calls=12661, total_wall_time=0.771s, mean_wall_time=0.061ms
[11/09 21:22:18    821s]     Primary reporting skew groups after 'Improving clock skew':
[11/09 21:22:18    821s]       skew_group clk/constraint: insertion delay [min=4.854, max=5.074, avg=4.976, sd=0.056], skew [0.220 vs 0.221], 100% {4.854, 5.074} (wid=0.902 ws=0.865) (gid=5.034 gs=0.863)
[11/09 21:22:18    821s]           min path sink: soc/soc_cpu_cpu_state_reg[6]/CLK
[11/09 21:22:18    821s]           max path sink: soc/soc_simpleuart_send_divcnt_reg[26]/CLK
[11/09 21:22:18    821s]     Skew group summary after 'Improving clock skew':
[11/09 21:22:18    821s]       skew_group clk/constraint: insertion delay [min=4.854, max=5.074, avg=4.976, sd=0.056], skew [0.220 vs 0.221], 100% {4.854, 5.074} (wid=0.902 ws=0.865) (gid=5.034 gs=0.863)
[11/09 21:22:18    821s]     Legalizer API calls during this step: 76 succeeded with high effort: 76 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/09 21:22:18    821s]   Improving clock skew done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/09 21:22:18    821s]   Moving gates to reduce wire capacitance...
[11/09 21:22:18    821s]     Clock DAG hash before 'Moving gates to reduce wire capacitance': 1607182790761298716 6131566585147791395
[11/09 21:22:18    821s]     CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance':
[11/09 21:22:18    821s]       delay calculator: calls=23072, total_wall_time=0.576s, mean_wall_time=0.025ms
[11/09 21:22:18    821s]       legalizer: calls=10124, total_wall_time=0.147s, mean_wall_time=0.015ms
[11/09 21:22:18    821s]       steiner router: calls=12661, total_wall_time=0.771s, mean_wall_time=0.061ms
[11/09 21:22:18    821s]     Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
[11/09 21:22:18    821s]     Iteration 1...
[11/09 21:22:18    821s]       Artificially removing short and long paths...
[11/09 21:22:18    821s]         Clock DAG hash before 'Artificially removing short and long paths': 1607182790761298716 6131566585147791395
[11/09 21:22:18    821s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[11/09 21:22:18    821s]           delay calculator: calls=23072, total_wall_time=0.576s, mean_wall_time=0.025ms
[11/09 21:22:18    821s]           legalizer: calls=10124, total_wall_time=0.147s, mean_wall_time=0.015ms
[11/09 21:22:18    821s]           steiner router: calls=12661, total_wall_time=0.771s, mean_wall_time=0.061ms
[11/09 21:22:18    821s]         For skew_group clk/constraint target band (4.854, 5.074)
[11/09 21:22:18    821s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/09 21:22:18    821s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 21:22:18    821s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
[11/09 21:22:18    821s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction': 1607182790761298716 6131566585147791395
[11/09 21:22:18    821s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction':
[11/09 21:22:18    821s]           delay calculator: calls=23072, total_wall_time=0.576s, mean_wall_time=0.025ms
[11/09 21:22:18    821s]           legalizer: calls=10124, total_wall_time=0.147s, mean_wall_time=0.015ms
[11/09 21:22:18    821s]           steiner router: calls=12661, total_wall_time=0.771s, mean_wall_time=0.061ms
[11/09 21:22:18    821s]         Legalizer releasing space for clock trees
[11/09 21:22:19    822s]         Legalizing clock trees...
[11/09 21:22:19    822s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'clk_pad'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '90.000um' and height = '233.200um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[11/09 21:22:19    822s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 21:22:19    822s]         Legalizer API calls during this step: 1933 succeeded with high effort: 1933 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/09 21:22:19    822s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.6 real=0:00:00.3)
[11/09 21:22:19    822s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates...
[11/09 21:22:19    822s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates': 14711604041026854075 7666145851578905244
[11/09 21:22:19    822s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates':
[11/09 21:22:19    822s]           delay calculator: calls=24770, total_wall_time=0.606s, mean_wall_time=0.024ms
[11/09 21:22:19    822s]           legalizer: calls=12057, total_wall_time=0.170s, mean_wall_time=0.014ms
[11/09 21:22:19    822s]           steiner router: calls=13566, total_wall_time=0.831s, mean_wall_time=0.061ms
[11/09 21:22:19    822s]         Moving gates: 
[11/09 21:22:19    822s]         Legalizer releasing space for clock trees
[11/09 21:22:19    822s]         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[11/09 21:22:20    824s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'clk_pad'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '90.000um' and height = '233.200um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[11/09 21:22:20    825s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 21:22:20    825s]         100% 
[11/09 21:22:20    825s]         Legalizer API calls during this step: 4340 succeeded with high effort: 4340 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/09 21:22:20    825s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:02.5 real=0:00:01.3)
[11/09 21:22:20    825s]     Iteration 1 done.
[11/09 21:22:20    825s]     Iteration 2...
[11/09 21:22:20    825s]       Artificially removing short and long paths...
[11/09 21:22:20    825s]         Clock DAG hash before 'Artificially removing short and long paths': 12223045930632205849 11642392183517425942
[11/09 21:22:20    825s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[11/09 21:22:20    825s]           delay calculator: calls=31661, total_wall_time=0.728s, mean_wall_time=0.023ms
[11/09 21:22:20    825s]           legalizer: calls=16397, total_wall_time=0.239s, mean_wall_time=0.015ms
[11/09 21:22:20    825s]           steiner router: calls=18024, total_wall_time=1.141s, mean_wall_time=0.063ms
[11/09 21:22:20    825s]         For skew_group clk/constraint target band (4.846, 5.067)
[11/09 21:22:20    825s]         For skew group clk/constraint, artificially shortened or lengthened 3 paths.
[11/09 21:22:20    825s]         	The smallest offset applied was 0.003ns.
[11/09 21:22:20    825s]         	The largest offset applied was 0.006ns.
[11/09 21:22:20    825s]         
[11/09 21:22:20    825s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/09 21:22:20    825s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 21:22:20    825s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
[11/09 21:22:20    825s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 2: WireCapReduction': 12223045930632205849 11642392183517425942
[11/09 21:22:20    825s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 2: WireCapReduction':
[11/09 21:22:20    825s]           delay calculator: calls=31776, total_wall_time=0.730s, mean_wall_time=0.023ms
[11/09 21:22:20    825s]           legalizer: calls=16397, total_wall_time=0.239s, mean_wall_time=0.015ms
[11/09 21:22:20    825s]           steiner router: calls=18063, total_wall_time=1.143s, mean_wall_time=0.063ms
[11/09 21:22:20    825s]         Legalizer releasing space for clock trees
[11/09 21:22:20    825s]         Legalizing clock trees...
[11/09 21:22:20    825s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'clk_pad'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '90.000um' and height = '233.200um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[11/09 21:22:20    825s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 21:22:20    825s]         Legalizer API calls during this step: 1762 succeeded with high effort: 1762 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/09 21:22:20    825s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:00.7 real=0:00:00.4)
[11/09 21:22:20    825s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates...
[11/09 21:22:20    825s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 2: MoveGates': 1875299930273643080 10318473559231132943
[11/09 21:22:20    825s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 2: MoveGates':
[11/09 21:22:20    825s]           delay calculator: calls=33473, total_wall_time=0.760s, mean_wall_time=0.023ms
[11/09 21:22:20    825s]           legalizer: calls=18159, total_wall_time=0.261s, mean_wall_time=0.014ms
[11/09 21:22:20    825s]           steiner router: calls=19343, total_wall_time=1.231s, mean_wall_time=0.064ms
[11/09 21:22:20    825s]         Moving gates: 
[11/09 21:22:20    825s]         Legalizer releasing space for clock trees
[11/09 21:22:21    825s]         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[11/09 21:22:22    827s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'clk_pad'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '90.000um' and height = '233.200um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[11/09 21:22:22    827s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 21:22:22    827s]         100% 
[11/09 21:22:22    827s]         Legalizer API calls during this step: 4340 succeeded with high effort: 4340 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/09 21:22:22    827s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:02.2 real=0:00:01.1)
[11/09 21:22:22    827s]       Reverting Artificially removing short and long paths...
[11/09 21:22:22    827s]         Clock DAG hash before 'Reverting Artificially removing short and long paths': 18131921387976409995 16365157377724313524
[11/09 21:22:22    827s]         CTS services accumulated run-time stats before 'Reverting Artificially removing short and long paths':
[11/09 21:22:22    827s]           delay calculator: calls=38965, total_wall_time=0.858s, mean_wall_time=0.022ms
[11/09 21:22:22    827s]           legalizer: calls=22499, total_wall_time=0.330s, mean_wall_time=0.015ms
[11/09 21:22:22    827s]           steiner router: calls=23702, total_wall_time=1.524s, mean_wall_time=0.064ms
[11/09 21:22:22    827s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/09 21:22:22    827s]       Reverting Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 21:22:22    827s]     Iteration 2 done.
[11/09 21:22:22    827s]     Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
[11/09 21:22:22    827s]     Clock DAG stats after 'Moving gates to reduce wire capacitance':
[11/09 21:22:22    827s]       cell counts      : b=309, i=1, icg=0, dcg=0, l=1, total=311
[11/09 21:22:22    827s]       sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
[11/09 21:22:22    827s]       misc counts      : r=1, pp=0
[11/09 21:22:22    827s]       cell areas       : b=3391.584um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24386.170um^2
[11/09 21:22:22    827s]       cell capacitance : b=0.356pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.378pF
[11/09 21:22:22    827s]       sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
[11/09 21:22:22    827s]       wire capacitance : top=0.000pF, trunk=2.128pF, leaf=2.344pF, total=4.472pF
[11/09 21:22:22    827s]       wire lengths     : top=0.000um, trunk=12114.335um, leaf=13025.439um, total=25139.774um
[11/09 21:22:22    827s]       hp wire lengths  : top=0.000um, trunk=11843.680um, leaf=11220.805um, total=23064.485um
[11/09 21:22:22    827s]     Clock DAG net violations after 'Moving gates to reduce wire capacitance':
[11/09 21:22:22    827s]       Remaining Transition : {count=7, worst=[8.065ns, 8.062ns, 2.033ns, 1.975ns, 1.395ns, 1.380ns, 0.011ns]} avg=3.275ns sd=3.339ns sum=22.922ns
[11/09 21:22:22    827s]     Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
[11/09 21:22:22    827s]       Trunk : target=0.886ns count=114 avg=0.454ns sd=0.232ns min=0.000ns max=0.897ns {66 <= 0.532ns, 33 <= 0.709ns, 8 <= 0.797ns, 3 <= 0.842ns, 3 <= 0.886ns} {1 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 0 > 1.329ns}
[11/09 21:22:22    827s]       Leaf  : target=0.886ns count=198 avg=0.835ns sd=0.871ns min=0.209ns max=8.951ns {13 <= 0.532ns, 71 <= 0.709ns, 63 <= 0.797ns, 22 <= 0.842ns, 23 <= 0.886ns} {0 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
[11/09 21:22:22    827s]     Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
[11/09 21:22:22    827s]        Bufs: BUFX1: 309 
[11/09 21:22:22    827s]        Invs: INVX2: 1 
[11/09 21:22:22    827s]      Logics: pad_in: 1 
[11/09 21:22:22    827s]     Clock DAG hash after 'Moving gates to reduce wire capacitance': 18131921387976409995 16365157377724313524
[11/09 21:22:22    827s]     CTS services accumulated run-time stats after 'Moving gates to reduce wire capacitance':
[11/09 21:22:22    827s]       delay calculator: calls=39054, total_wall_time=0.860s, mean_wall_time=0.022ms
[11/09 21:22:22    827s]       legalizer: calls=22499, total_wall_time=0.330s, mean_wall_time=0.015ms
[11/09 21:22:22    827s]       steiner router: calls=23738, total_wall_time=1.526s, mean_wall_time=0.064ms
[11/09 21:22:22    827s]     Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
[11/09 21:22:22    827s]       skew_group clk/constraint: insertion delay [min=4.834, max=5.073, avg=4.921, sd=0.055], skew [0.239 vs 0.221*], 98.9% {4.834, 5.055} (wid=0.902 ws=0.865) (gid=5.029 gs=0.859)
[11/09 21:22:22    827s]           min path sink: soc/soc_spimemio_xfer_io2_90_reg/CLK
[11/09 21:22:22    827s]           max path sink: soc/soc_memory_sram_1/CLK
[11/09 21:22:22    827s]     Skew group summary after 'Moving gates to reduce wire capacitance':
[11/09 21:22:22    827s]       skew_group clk/constraint: insertion delay [min=4.834, max=5.073, avg=4.921, sd=0.055], skew [0.239 vs 0.221*], 98.9% {4.834, 5.055} (wid=0.902 ws=0.865) (gid=5.029 gs=0.859)
[11/09 21:22:22    827s]     Legalizer API calls during this step: 12375 succeeded with high effort: 12375 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/09 21:22:22    827s]   Moving gates to reduce wire capacitance done. (took cpu=0:00:06.1 real=0:00:03.3)
[11/09 21:22:22    827s]   Reducing clock tree power 3...
[11/09 21:22:22    827s]     Clock DAG hash before 'Reducing clock tree power 3': 18131921387976409995 16365157377724313524
[11/09 21:22:22    827s]     CTS services accumulated run-time stats before 'Reducing clock tree power 3':
[11/09 21:22:22    827s]       delay calculator: calls=39054, total_wall_time=0.860s, mean_wall_time=0.022ms
[11/09 21:22:22    827s]       legalizer: calls=22499, total_wall_time=0.330s, mean_wall_time=0.015ms
[11/09 21:22:22    827s]       steiner router: calls=23738, total_wall_time=1.526s, mean_wall_time=0.064ms
[11/09 21:22:22    827s]     Artificially removing short and long paths...
[11/09 21:22:22    827s]       Clock DAG hash before 'Artificially removing short and long paths': 18131921387976409995 16365157377724313524
[11/09 21:22:22    827s]       CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[11/09 21:22:22    827s]         delay calculator: calls=39054, total_wall_time=0.860s, mean_wall_time=0.022ms
[11/09 21:22:22    827s]         legalizer: calls=22499, total_wall_time=0.330s, mean_wall_time=0.015ms
[11/09 21:22:22    827s]         steiner router: calls=23738, total_wall_time=1.526s, mean_wall_time=0.064ms
[11/09 21:22:22    827s]       For skew_group clk/constraint target band (4.834, 5.055)
[11/09 21:22:22    827s]       For skew group clk/constraint, artificially shortened or lengthened 13 paths.
[11/09 21:22:22    827s]       	The smallest offset applied was 0.001ns.
[11/09 21:22:22    827s]       	The largest offset applied was 0.018ns.
[11/09 21:22:22    827s]       
[11/09 21:22:22    827s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/09 21:22:22    827s]     Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 21:22:22    827s]     Initial gate capacitance is (rise=6.149pF fall=5.993pF).
[11/09 21:22:22    828s]     Resizing gates: 
[11/09 21:22:22    828s]     Legalizer releasing space for clock trees
[11/09 21:22:22    828s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[11/09 21:22:22    828s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'clk_pad'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '90.000um' and height = '233.200um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[11/09 21:22:22    828s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 21:22:22    828s]     100% 
[11/09 21:22:22    828s]     Reverting Artificially removing short and long paths...
[11/09 21:22:22    828s]       Clock DAG hash before 'Reverting Artificially removing short and long paths': 18131921387976409995 16365157377724313524
[11/09 21:22:22    828s]       CTS services accumulated run-time stats before 'Reverting Artificially removing short and long paths':
[11/09 21:22:22    828s]         delay calculator: calls=39364, total_wall_time=0.866s, mean_wall_time=0.022ms
[11/09 21:22:22    828s]         legalizer: calls=23119, total_wall_time=0.334s, mean_wall_time=0.014ms
[11/09 21:22:22    828s]         steiner router: calls=23738, total_wall_time=1.526s, mean_wall_time=0.064ms
[11/09 21:22:22    828s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/09 21:22:22    828s]     Reverting Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 21:22:22    828s]     Clock DAG stats after 'Reducing clock tree power 3':
[11/09 21:22:22    828s]       cell counts      : b=309, i=1, icg=0, dcg=0, l=1, total=311
[11/09 21:22:22    828s]       sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
[11/09 21:22:22    828s]       misc counts      : r=1, pp=0
[11/09 21:22:22    828s]       cell areas       : b=3391.584um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24386.170um^2
[11/09 21:22:22    828s]       cell capacitance : b=0.356pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.378pF
[11/09 21:22:22    828s]       sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
[11/09 21:22:22    828s]       wire capacitance : top=0.000pF, trunk=2.128pF, leaf=2.344pF, total=4.472pF
[11/09 21:22:22    828s]       wire lengths     : top=0.000um, trunk=12114.335um, leaf=13025.439um, total=25139.774um
[11/09 21:22:22    828s]       hp wire lengths  : top=0.000um, trunk=11843.680um, leaf=11220.805um, total=23064.485um
[11/09 21:22:22    828s]     Clock DAG net violations after 'Reducing clock tree power 3':
[11/09 21:22:22    828s]       Remaining Transition : {count=7, worst=[8.065ns, 8.062ns, 2.033ns, 1.975ns, 1.395ns, 1.380ns, 0.011ns]} avg=3.275ns sd=3.339ns sum=22.922ns
[11/09 21:22:22    828s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[11/09 21:22:22    828s]       Trunk : target=0.886ns count=114 avg=0.454ns sd=0.232ns min=0.000ns max=0.897ns {66 <= 0.532ns, 33 <= 0.709ns, 8 <= 0.797ns, 3 <= 0.842ns, 3 <= 0.886ns} {1 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 0 > 1.329ns}
[11/09 21:22:22    828s]       Leaf  : target=0.886ns count=198 avg=0.835ns sd=0.871ns min=0.209ns max=8.951ns {13 <= 0.532ns, 71 <= 0.709ns, 63 <= 0.797ns, 22 <= 0.842ns, 23 <= 0.886ns} {0 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
[11/09 21:22:22    828s]     Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
[11/09 21:22:22    828s]        Bufs: BUFX1: 309 
[11/09 21:22:22    828s]        Invs: INVX2: 1 
[11/09 21:22:22    828s]      Logics: pad_in: 1 
[11/09 21:22:22    828s]     Clock DAG hash after 'Reducing clock tree power 3': 18131921387976409995 16365157377724313524
[11/09 21:22:22    828s]     CTS services accumulated run-time stats after 'Reducing clock tree power 3':
[11/09 21:22:22    828s]       delay calculator: calls=39364, total_wall_time=0.866s, mean_wall_time=0.022ms
[11/09 21:22:22    828s]       legalizer: calls=23119, total_wall_time=0.334s, mean_wall_time=0.014ms
[11/09 21:22:22    828s]       steiner router: calls=23738, total_wall_time=1.526s, mean_wall_time=0.064ms
[11/09 21:22:22    828s]     Primary reporting skew groups after 'Reducing clock tree power 3':
[11/09 21:22:22    828s]       skew_group clk/constraint: insertion delay [min=4.834, max=5.073, avg=4.921, sd=0.055], skew [0.239 vs 0.221*], 98.9% {4.834, 5.055} (wid=0.902 ws=0.865) (gid=5.029 gs=0.859)
[11/09 21:22:22    828s]           min path sink: soc/soc_spimemio_xfer_io2_90_reg/CLK
[11/09 21:22:22    828s]           max path sink: soc/soc_memory_sram_1/CLK
[11/09 21:22:22    828s]     Skew group summary after 'Reducing clock tree power 3':
[11/09 21:22:22    828s]       skew_group clk/constraint: insertion delay [min=4.834, max=5.073, avg=4.921, sd=0.055], skew [0.239 vs 0.221*], 98.9% {4.834, 5.055} (wid=0.902 ws=0.865) (gid=5.029 gs=0.859)
[11/09 21:22:22    828s]     Legalizer API calls during this step: 620 succeeded with high effort: 620 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/09 21:22:22    828s]   Reducing clock tree power 3 done. (took cpu=0:00:00.2 real=0:00:00.1)
[11/09 21:22:22    828s]   Improving insertion delay...
[11/09 21:22:22    828s]     Clock DAG hash before 'Improving insertion delay': 18131921387976409995 16365157377724313524
[11/09 21:22:22    828s]     CTS services accumulated run-time stats before 'Improving insertion delay':
[11/09 21:22:22    828s]       delay calculator: calls=39364, total_wall_time=0.866s, mean_wall_time=0.022ms
[11/09 21:22:22    828s]       legalizer: calls=23119, total_wall_time=0.334s, mean_wall_time=0.014ms
[11/09 21:22:22    828s]       steiner router: calls=23738, total_wall_time=1.526s, mean_wall_time=0.064ms
[11/09 21:22:22    828s]     Clock DAG stats after 'Improving insertion delay':
[11/09 21:22:22    828s]       cell counts      : b=309, i=1, icg=0, dcg=0, l=1, total=311
[11/09 21:22:22    828s]       sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
[11/09 21:22:22    828s]       misc counts      : r=1, pp=0
[11/09 21:22:22    828s]       cell areas       : b=3391.584um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24386.170um^2
[11/09 21:22:22    828s]       cell capacitance : b=0.356pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.378pF
[11/09 21:22:22    828s]       sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
[11/09 21:22:22    828s]       wire capacitance : top=0.000pF, trunk=2.128pF, leaf=2.344pF, total=4.472pF
[11/09 21:22:22    828s]       wire lengths     : top=0.000um, trunk=12114.335um, leaf=13025.439um, total=25139.774um
[11/09 21:22:22    828s]       hp wire lengths  : top=0.000um, trunk=11843.680um, leaf=11220.805um, total=23064.485um
[11/09 21:22:22    828s]     Clock DAG net violations after 'Improving insertion delay':
[11/09 21:22:22    828s]       Remaining Transition : {count=7, worst=[8.065ns, 8.062ns, 2.033ns, 1.975ns, 1.395ns, 1.380ns, 0.011ns]} avg=3.275ns sd=3.339ns sum=22.922ns
[11/09 21:22:22    828s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[11/09 21:22:22    828s]       Trunk : target=0.886ns count=114 avg=0.454ns sd=0.232ns min=0.000ns max=0.897ns {66 <= 0.532ns, 33 <= 0.709ns, 8 <= 0.797ns, 3 <= 0.842ns, 3 <= 0.886ns} {1 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 0 > 1.329ns}
[11/09 21:22:22    828s]       Leaf  : target=0.886ns count=198 avg=0.835ns sd=0.871ns min=0.209ns max=8.951ns {13 <= 0.532ns, 71 <= 0.709ns, 63 <= 0.797ns, 22 <= 0.842ns, 23 <= 0.886ns} {0 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
[11/09 21:22:22    828s]     Clock DAG library cell distribution after 'Improving insertion delay' {count}:
[11/09 21:22:22    828s]        Bufs: BUFX1: 309 
[11/09 21:22:22    828s]        Invs: INVX2: 1 
[11/09 21:22:22    828s]      Logics: pad_in: 1 
[11/09 21:22:22    828s]     Clock DAG hash after 'Improving insertion delay': 18131921387976409995 16365157377724313524
[11/09 21:22:22    828s]     CTS services accumulated run-time stats after 'Improving insertion delay':
[11/09 21:22:22    828s]       delay calculator: calls=39364, total_wall_time=0.866s, mean_wall_time=0.022ms
[11/09 21:22:22    828s]       legalizer: calls=23119, total_wall_time=0.334s, mean_wall_time=0.014ms
[11/09 21:22:22    828s]       steiner router: calls=23738, total_wall_time=1.526s, mean_wall_time=0.064ms
[11/09 21:22:22    828s]     Primary reporting skew groups after 'Improving insertion delay':
[11/09 21:22:22    828s]       skew_group clk/constraint: insertion delay [min=4.834, max=5.073, avg=4.921, sd=0.055], skew [0.239 vs 0.221*], 98.9% {4.834, 5.055} (wid=0.902 ws=0.865) (gid=5.029 gs=0.859)
[11/09 21:22:22    828s]           min path sink: soc/soc_spimemio_xfer_io2_90_reg/CLK
[11/09 21:22:22    828s]           max path sink: soc/soc_memory_sram_1/CLK
[11/09 21:22:22    828s]     Skew group summary after 'Improving insertion delay':
[11/09 21:22:22    828s]       skew_group clk/constraint: insertion delay [min=4.834, max=5.073, avg=4.921, sd=0.055], skew [0.239 vs 0.221*], 98.9% {4.834, 5.055} (wid=0.902 ws=0.865) (gid=5.029 gs=0.859)
[11/09 21:22:22    828s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/09 21:22:22    828s]   Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 21:22:22    828s]   Wire Opt OverFix...
[11/09 21:22:22    828s]     Clock DAG hash before 'Wire Opt OverFix': 18131921387976409995 16365157377724313524
[11/09 21:22:22    828s]     CTS services accumulated run-time stats before 'Wire Opt OverFix':
[11/09 21:22:22    828s]       delay calculator: calls=39364, total_wall_time=0.866s, mean_wall_time=0.022ms
[11/09 21:22:22    828s]       legalizer: calls=23119, total_wall_time=0.334s, mean_wall_time=0.014ms
[11/09 21:22:22    828s]       steiner router: calls=23738, total_wall_time=1.526s, mean_wall_time=0.064ms
[11/09 21:22:22    828s]     Wire Reduction extra effort...
[11/09 21:22:22    828s]       Clock DAG hash before 'Wire Reduction extra effort': 18131921387976409995 16365157377724313524
[11/09 21:22:22    828s]       CTS services accumulated run-time stats before 'Wire Reduction extra effort':
[11/09 21:22:22    828s]         delay calculator: calls=39364, total_wall_time=0.866s, mean_wall_time=0.022ms
[11/09 21:22:22    828s]         legalizer: calls=23119, total_wall_time=0.334s, mean_wall_time=0.014ms
[11/09 21:22:22    828s]         steiner router: calls=23738, total_wall_time=1.526s, mean_wall_time=0.064ms
[11/09 21:22:22    828s]       Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
[11/09 21:22:22    828s]       Artificially removing short and long paths...
[11/09 21:22:22    828s]         Clock DAG hash before 'Artificially removing short and long paths': 18131921387976409995 16365157377724313524
[11/09 21:22:22    828s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[11/09 21:22:22    828s]           delay calculator: calls=39364, total_wall_time=0.866s, mean_wall_time=0.022ms
[11/09 21:22:22    828s]           legalizer: calls=23119, total_wall_time=0.334s, mean_wall_time=0.014ms
[11/09 21:22:22    828s]           steiner router: calls=23738, total_wall_time=1.526s, mean_wall_time=0.064ms
[11/09 21:22:22    828s]         For skew_group clk/constraint target band (4.834, 5.055)
[11/09 21:22:22    828s]         For skew group clk/constraint, artificially shortened or lengthened 13 paths.
[11/09 21:22:22    828s]         	The smallest offset applied was 0.001ns.
[11/09 21:22:22    828s]         	The largest offset applied was 0.018ns.
[11/09 21:22:22    828s]         
[11/09 21:22:22    828s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/09 21:22:22    828s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 21:22:22    828s]       Global shorten wires A0...
[11/09 21:22:22    828s]         Clock DAG hash before 'Global shorten wires A0': 18131921387976409995 16365157377724313524
[11/09 21:22:22    828s]         CTS services accumulated run-time stats before 'Global shorten wires A0':
[11/09 21:22:22    828s]           delay calculator: calls=39364, total_wall_time=0.866s, mean_wall_time=0.022ms
[11/09 21:22:22    828s]           legalizer: calls=23119, total_wall_time=0.334s, mean_wall_time=0.014ms
[11/09 21:22:22    828s]           steiner router: calls=23738, total_wall_time=1.526s, mean_wall_time=0.064ms
[11/09 21:22:22    828s]         Legalizer API calls during this step: 383 succeeded with high effort: 383 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/09 21:22:22    828s]       Global shorten wires A0 done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/09 21:22:22    828s]       Move For Wirelength - core...
[11/09 21:22:22    828s]         Clock DAG hash before 'Move For Wirelength - core': 18131921387976409995 16365157377724313524
[11/09 21:22:22    828s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[11/09 21:22:22    828s]           delay calculator: calls=39524, total_wall_time=0.869s, mean_wall_time=0.022ms
[11/09 21:22:22    828s]           legalizer: calls=23502, total_wall_time=0.339s, mean_wall_time=0.014ms
[11/09 21:22:22    828s]           steiner router: calls=23778, total_wall_time=1.528s, mean_wall_time=0.064ms
[11/09 21:22:23    828s]         Move for wirelength. considered=312, filtered=312, permitted=310, cannotCompute=42, computed=268, moveTooSmall=640, resolved=0, predictFail=84, currentlyIllegal=0, legalizationFail=11, legalizedMoveTooSmall=63, ignoredLeafDriver=0, worse=704, accepted=24
[11/09 21:22:23    828s]         Max accepted move=33.600um, total accepted move=257.040um, average move=10.710um
[11/09 21:22:23    829s]         Move for wirelength. considered=312, filtered=312, permitted=310, cannotCompute=42, computed=268, moveTooSmall=660, resolved=0, predictFail=99, currentlyIllegal=0, legalizationFail=8, legalizedMoveTooSmall=59, ignoredLeafDriver=0, worse=714, accepted=8
[11/09 21:22:23    829s]         Max accepted move=14.000um, total accepted move=84.560um, average move=10.570um
[11/09 21:22:24    830s]         Move for wirelength. considered=312, filtered=312, permitted=310, cannotCompute=43, computed=267, moveTooSmall=666, resolved=0, predictFail=100, currentlyIllegal=0, legalizationFail=8, legalizedMoveTooSmall=61, ignoredLeafDriver=0, worse=722, accepted=1
[11/09 21:22:24    830s]         Max accepted move=9.520um, total accepted move=9.520um, average move=9.520um
[11/09 21:22:24    830s]         Legalizer API calls during this step: 2666 succeeded with high effort: 2666 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/09 21:22:24    830s]       Move For Wirelength - core done. (took cpu=0:00:01.9 real=0:00:01.9)
[11/09 21:22:24    830s]       Global shorten wires A1...
[11/09 21:22:24    830s]         Clock DAG hash before 'Global shorten wires A1': 7207410819208047153 6421766192714282486
[11/09 21:22:24    830s]         CTS services accumulated run-time stats before 'Global shorten wires A1':
[11/09 21:22:24    830s]           delay calculator: calls=45083, total_wall_time=0.961s, mean_wall_time=0.021ms
[11/09 21:22:24    830s]           legalizer: calls=26168, total_wall_time=0.391s, mean_wall_time=0.015ms
[11/09 21:22:24    830s]           steiner router: calls=29610, total_wall_time=1.857s, mean_wall_time=0.063ms
[11/09 21:22:24    830s]         Legalizer API calls during this step: 392 succeeded with high effort: 392 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/09 21:22:24    830s]       Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 21:22:24    830s]       Move For Wirelength - core...
[11/09 21:22:24    830s]         Clock DAG hash before 'Move For Wirelength - core': 7207410819208047153 6421766192714282486
[11/09 21:22:24    830s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[11/09 21:22:24    830s]           delay calculator: calls=45245, total_wall_time=0.964s, mean_wall_time=0.021ms
[11/09 21:22:24    830s]           legalizer: calls=26560, total_wall_time=0.396s, mean_wall_time=0.015ms
[11/09 21:22:24    830s]           steiner router: calls=29650, total_wall_time=1.860s, mean_wall_time=0.063ms
[11/09 21:22:24    830s]         Move for wirelength. considered=312, filtered=312, permitted=310, cannotCompute=287, computed=23, moveTooSmall=499, resolved=0, predictFail=1, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=8, ignoredLeafDriver=0, worse=28, accepted=2
[11/09 21:22:24    830s]         Max accepted move=14.560um, total accepted move=22.960um, average move=11.480um
[11/09 21:22:24    830s]         Move for wirelength. considered=312, filtered=312, permitted=310, cannotCompute=288, computed=22, moveTooSmall=497, resolved=0, predictFail=1, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=8, ignoredLeafDriver=0, worse=28, accepted=0
[11/09 21:22:24    830s]         Max accepted move=0.000um, total accepted move=0.000um
[11/09 21:22:24    830s]         Legalizer API calls during this step: 76 succeeded with high effort: 76 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/09 21:22:24    830s]       Move For Wirelength - core done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/09 21:22:24    830s]       Global shorten wires B...
[11/09 21:22:24    830s]         Clock DAG hash before 'Global shorten wires B': 13856400548190918884 17150543305952016131
[11/09 21:22:24    830s]         CTS services accumulated run-time stats before 'Global shorten wires B':
[11/09 21:22:24    830s]           delay calculator: calls=45689, total_wall_time=0.970s, mean_wall_time=0.021ms
[11/09 21:22:24    830s]           legalizer: calls=26636, total_wall_time=0.398s, mean_wall_time=0.015ms
[11/09 21:22:24    830s]           steiner router: calls=29826, total_wall_time=1.869s, mean_wall_time=0.063ms
[11/09 21:22:24    830s]         Legalizer API calls during this step: 1353 succeeded with high effort: 1353 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/09 21:22:24    830s]       Global shorten wires B done. (took cpu=0:00:00.2 real=0:00:00.2)
[11/09 21:22:24    830s]       Move For Wirelength - branch...
[11/09 21:22:24    830s]         Clock DAG hash before 'Move For Wirelength - branch': 13074317202221197686 4269794298351230113
[11/09 21:22:24    830s]         CTS services accumulated run-time stats before 'Move For Wirelength - branch':
[11/09 21:22:24    830s]           delay calculator: calls=46167, total_wall_time=0.978s, mean_wall_time=0.021ms
[11/09 21:22:24    830s]           legalizer: calls=27989, total_wall_time=0.414s, mean_wall_time=0.015ms
[11/09 21:22:24    830s]           steiner router: calls=30240, total_wall_time=1.894s, mean_wall_time=0.063ms
[11/09 21:22:24    830s]         Move for wirelength. considered=312, filtered=312, permitted=310, cannotCompute=0, computed=310, moveTooSmall=0, resolved=0, predictFail=5, currentlyIllegal=0, legalizationFail=3, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=333, accepted=4
[11/09 21:22:24    830s]         Max accepted move=2.240um, total accepted move=6.160um, average move=1.540um
[11/09 21:22:24    830s]         Move for wirelength. considered=312, filtered=312, permitted=310, cannotCompute=305, computed=5, moveTooSmall=0, resolved=0, predictFail=538, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=4, accepted=0
[11/09 21:22:24    830s]         Max accepted move=0.000um, total accepted move=0.000um
[11/09 21:22:24    830s]         Legalizer API calls during this step: 350 succeeded with high effort: 350 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/09 21:22:24    830s]       Move For Wirelength - branch done. (took cpu=0:00:00.2 real=0:00:00.2)
[11/09 21:22:24    830s]       Reverting Artificially removing short and long paths...
[11/09 21:22:24    830s]         Clock DAG hash before 'Reverting Artificially removing short and long paths': 10504090790307536417 6851668695971185014
[11/09 21:22:24    830s]         CTS services accumulated run-time stats before 'Reverting Artificially removing short and long paths':
[11/09 21:22:24    830s]           delay calculator: calls=46499, total_wall_time=0.983s, mean_wall_time=0.021ms
[11/09 21:22:24    830s]           legalizer: calls=28339, total_wall_time=0.419s, mean_wall_time=0.015ms
[11/09 21:22:24    830s]           steiner router: calls=30408, total_wall_time=1.903s, mean_wall_time=0.063ms
[11/09 21:22:24    830s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/09 21:22:24    830s]       Reverting Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 21:22:24    830s]       Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
[11/09 21:22:24    830s]       Clock DAG stats after 'Wire Reduction extra effort':
[11/09 21:22:24    830s]         cell counts      : b=309, i=1, icg=0, dcg=0, l=1, total=311
[11/09 21:22:24    830s]         sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
[11/09 21:22:24    830s]         misc counts      : r=1, pp=0
[11/09 21:22:24    830s]         cell areas       : b=3391.584um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24386.170um^2
[11/09 21:22:24    830s]         cell capacitance : b=0.356pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.378pF
[11/09 21:22:24    830s]         sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
[11/09 21:22:24    830s]         wire capacitance : top=0.000pF, trunk=2.107pF, leaf=2.348pF, total=4.454pF
[11/09 21:22:24    830s]         wire lengths     : top=0.000um, trunk=11979.231um, leaf=13045.668um, total=25024.898um
[11/09 21:22:24    830s]         hp wire lengths  : top=0.000um, trunk=11772.560um, leaf=11263.085um, total=23035.645um
[11/09 21:22:24    830s]       Clock DAG net violations after 'Wire Reduction extra effort':
[11/09 21:22:24    830s]         Remaining Transition : {count=7, worst=[8.065ns, 8.062ns, 2.033ns, 1.975ns, 1.395ns, 1.380ns, 0.011ns]} avg=3.275ns sd=3.338ns sum=22.922ns
[11/09 21:22:24    830s]       Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
[11/09 21:22:24    830s]         Trunk : target=0.886ns count=114 avg=0.450ns sd=0.228ns min=0.000ns max=0.897ns {67 <= 0.532ns, 33 <= 0.709ns, 7 <= 0.797ns, 4 <= 0.842ns, 2 <= 0.886ns} {1 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 0 > 1.329ns}
[11/09 21:22:24    830s]         Leaf  : target=0.886ns count=198 avg=0.835ns sd=0.871ns min=0.201ns max=8.951ns {13 <= 0.532ns, 72 <= 0.709ns, 61 <= 0.797ns, 22 <= 0.842ns, 24 <= 0.886ns} {0 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
[11/09 21:22:24    830s]       Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
[11/09 21:22:24    830s]          Bufs: BUFX1: 309 
[11/09 21:22:24    830s]          Invs: INVX2: 1 
[11/09 21:22:24    830s]        Logics: pad_in: 1 
[11/09 21:22:24    830s]       Clock DAG hash after 'Wire Reduction extra effort': 10504090790307536417 6851668695971185014
[11/09 21:22:24    830s]       CTS services accumulated run-time stats after 'Wire Reduction extra effort':
[11/09 21:22:24    830s]         delay calculator: calls=46499, total_wall_time=0.983s, mean_wall_time=0.021ms
[11/09 21:22:24    830s]         legalizer: calls=28339, total_wall_time=0.419s, mean_wall_time=0.015ms
[11/09 21:22:24    830s]         steiner router: calls=30408, total_wall_time=1.903s, mean_wall_time=0.063ms
[11/09 21:22:24    830s]       Primary reporting skew groups after 'Wire Reduction extra effort':
[11/09 21:22:24    830s]         skew_group clk/constraint: insertion delay [min=4.835, max=5.073, avg=4.911, sd=0.053], skew [0.238 vs 0.221*], 99.8% {4.835, 5.056} (wid=0.902 ws=0.865) (gid=5.012 gs=0.841)
[11/09 21:22:24    830s]             min path sink: soc/soc_spimemio_xfer_obuffer_reg[5]/CLK
[11/09 21:22:24    830s]             max path sink: soc/soc_memory_sram_1/CLK
[11/09 21:22:24    830s]       Skew group summary after 'Wire Reduction extra effort':
[11/09 21:22:24    830s]         skew_group clk/constraint: insertion delay [min=4.835, max=5.073, avg=4.911, sd=0.053], skew [0.238 vs 0.221*], 99.8% {4.835, 5.056} (wid=0.902 ws=0.865) (gid=5.012 gs=0.841)
[11/09 21:22:24    830s]       Legalizer API calls during this step: 5220 succeeded with high effort: 5220 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/09 21:22:24    830s]     Wire Reduction extra effort done. (took cpu=0:00:02.5 real=0:00:02.5)
[11/09 21:22:24    830s]     Optimizing orientation...
[11/09 21:22:24    830s]     FlipOpt...
[11/09 21:22:24    830s]     Disconnecting clock tree from netlist...
[11/09 21:22:24    830s]     Disconnecting clock tree from netlist done.
[11/09 21:22:24    830s]     Performing Single Threaded FlipOpt
[11/09 21:22:24    830s]     Optimizing orientation on clock cells...
[11/09 21:22:24    830s]       Orientation Wirelength Optimization: Attempted = 313 , Succeeded = 61 , Constraints Broken = 249 , CannotMove = 3 , Illegal = 0 , Other = 0
[11/09 21:22:24    830s]     Optimizing orientation on clock cells done.
[11/09 21:22:24    830s]     Resynthesising clock tree into netlist...
[11/09 21:22:25    830s]       Reset timing graph...
[11/09 21:22:25    830s] Ignoring AAE DB Resetting ...
[11/09 21:22:25    830s]       Reset timing graph done.
[11/09 21:22:25    830s]     Resynthesising clock tree into netlist done.
[11/09 21:22:25    830s]     FlipOpt done. (took cpu=0:00:00.2 real=0:00:00.2)
[11/09 21:22:25    830s]     Optimizing orientation done. (took cpu=0:00:00.2 real=0:00:00.2)
[11/09 21:22:25    830s] End AAE Lib Interpolated Model. (MEM=3885.1 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:22:25    831s]     Clock DAG stats after 'Wire Opt OverFix':
[11/09 21:22:25    831s]       cell counts      : b=309, i=1, icg=0, dcg=0, l=1, total=311
[11/09 21:22:25    831s]       sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
[11/09 21:22:25    831s]       misc counts      : r=1, pp=0
[11/09 21:22:25    831s]       cell areas       : b=3391.584um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24386.170um^2
[11/09 21:22:25    831s]       cell capacitance : b=0.356pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.378pF
[11/09 21:22:25    831s]       sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
[11/09 21:22:25    831s]       wire capacitance : top=0.000pF, trunk=2.080pF, leaf=2.340pF, total=4.420pF
[11/09 21:22:25    831s]       wire lengths     : top=0.000um, trunk=11853.347um, leaf=13005.509um, total=24858.856um
[11/09 21:22:25    831s]       hp wire lengths  : top=0.000um, trunk=11772.560um, leaf=11263.085um, total=23035.645um
[11/09 21:22:25    831s]     Clock DAG net violations after 'Wire Opt OverFix':
[11/09 21:22:25    831s]       Remaining Transition : {count=6, worst=[8.065ns, 8.062ns, 2.033ns, 1.975ns, 1.395ns, 1.381ns]} avg=3.819ns sd=3.300ns sum=22.911ns
[11/09 21:22:25    831s]     Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
[11/09 21:22:25    831s]       Trunk : target=0.886ns count=114 avg=0.445ns sd=0.227ns min=0.000ns max=0.871ns {67 <= 0.532ns, 34 <= 0.709ns, 6 <= 0.797ns, 4 <= 0.842ns, 3 <= 0.886ns}
[11/09 21:22:25    831s]       Leaf  : target=0.886ns count=198 avg=0.834ns sd=0.871ns min=0.201ns max=8.951ns {14 <= 0.532ns, 71 <= 0.709ns, 61 <= 0.797ns, 23 <= 0.842ns, 23 <= 0.886ns} {0 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
[11/09 21:22:25    831s]     Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
[11/09 21:22:25    831s]        Bufs: BUFX1: 309 
[11/09 21:22:25    831s]        Invs: INVX2: 1 
[11/09 21:22:25    831s]      Logics: pad_in: 1 
[11/09 21:22:25    831s]     Clock DAG hash after 'Wire Opt OverFix': 15329650084473878731 10564711850858928948
[11/09 21:22:25    831s]     CTS services accumulated run-time stats after 'Wire Opt OverFix':
[11/09 21:22:25    831s]       delay calculator: calls=46810, total_wall_time=0.990s, mean_wall_time=0.021ms
[11/09 21:22:25    831s]       legalizer: calls=28339, total_wall_time=0.419s, mean_wall_time=0.015ms
[11/09 21:22:25    831s]       steiner router: calls=31583, total_wall_time=1.969s, mean_wall_time=0.062ms
[11/09 21:22:25    831s]     Primary reporting skew groups after 'Wire Opt OverFix':
[11/09 21:22:25    831s]       skew_group clk/constraint: insertion delay [min=4.760, max=5.073, avg=4.875, sd=0.056], skew [0.312 vs 0.221*], 96.8% {4.779, 5.000} (wid=0.902 ws=0.865) (gid=4.990 gs=0.820)
[11/09 21:22:25    831s]           min path sink: soc/soc_cpu_genblk1.pcpi_mul_rs2_reg[12]/CLK
[11/09 21:22:25    831s]           max path sink: soc/soc_memory_sram_1/CLK
[11/09 21:22:25    831s]     Skew group summary after 'Wire Opt OverFix':
[11/09 21:22:25    831s]       skew_group clk/constraint: insertion delay [min=4.760, max=5.073, avg=4.875, sd=0.056], skew [0.312 vs 0.221*], 96.8% {4.779, 5.000} (wid=0.902 ws=0.865) (gid=4.990 gs=0.820)
[11/09 21:22:25    831s]     Legalizer API calls during this step: 5220 succeeded with high effort: 5220 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/09 21:22:25    831s]   Wire Opt OverFix done. (took cpu=0:00:02.8 real=0:00:02.8)
[11/09 21:22:25    831s]   Total capacitance is (rise=10.569pF fall=10.413pF), of which (rise=4.420pF fall=4.420pF) is wire, and (rise=6.149pF fall=5.993pF) is gate.
[11/09 21:22:25    831s]   Stage::Polishing done. (took cpu=0:00:09.5 real=0:00:06.5)
[11/09 21:22:25    831s]   Stage::Updating netlist...
[11/09 21:22:25    831s]   Reset timing graph...
[11/09 21:22:25    831s] Ignoring AAE DB Resetting ...
[11/09 21:22:25    831s]   Reset timing graph done.
[11/09 21:22:25    831s]   Setting non-default rules before calling refine place.
[11/09 21:22:25    831s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'clk_pad'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '90.000um' and height = '233.200um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[11/09 21:22:25    831s]   Leaving CCOpt scope - Cleaning up placement interface...
[11/09 21:22:25    831s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3885.1M, EPOCH TIME: 1731212545.145721
[11/09 21:22:25    831s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1363).
[11/09 21:22:25    831s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:22:25    831s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:22:25    831s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:22:25    831s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.036, REAL:0.033, MEM:3794.1M, EPOCH TIME: 1731212545.178801
[11/09 21:22:25    831s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 21:22:25    831s]   Leaving CCOpt scope - ClockRefiner...
[11/09 21:22:25    831s]   Assigned high priority to 310 instances.
[11/09 21:22:25    831s]   Soft fixed 311 clock instances.
[11/09 21:22:25    831s]   Performing Clock Only Refine Place.
[11/09 21:22:25    831s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Skipped, Datapath : Skipped.
[11/09 21:22:25    831s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3794.1M, EPOCH TIME: 1731212545.186681
[11/09 21:22:25    831s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3794.1M, EPOCH TIME: 1731212545.186752
[11/09 21:22:25    831s] Processing tracks to init pin-track alignment.
[11/09 21:22:25    831s] z: 2, totalTracks: 1
[11/09 21:22:25    831s] z: 4, totalTracks: 1
[11/09 21:22:25    831s] z: 6, totalTracks: 1
[11/09 21:22:25    831s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/09 21:22:25    831s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3794.1M, EPOCH TIME: 1731212545.197238
[11/09 21:22:25    831s] Info: 310 insts are soft-fixed.
[11/09 21:22:25    831s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:22:25    831s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:22:25    831s] 
[11/09 21:22:25    831s]  Pre_CCE_Colorizing is not ON! (0:0:27:0)
[11/09 21:22:25    831s] # Found 2 fixed insts to be non-legal.
[11/09 21:22:25    831s] OPERPROF:       Starting CMU at level 4, MEM:3794.1M, EPOCH TIME: 1731212545.205799
[11/09 21:22:25    831s] OPERPROF:       Finished CMU at level 4, CPU:0.002, REAL:0.002, MEM:3826.1M, EPOCH TIME: 1731212545.207865
[11/09 21:22:25    831s] 
[11/09 21:22:25    831s] Bad Lib Cell Checking (CMU) is done! (0)
[11/09 21:22:25    831s] Info: 310 insts are soft-fixed.
[11/09 21:22:25    831s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.014, REAL:0.013, MEM:3794.1M, EPOCH TIME: 1731212545.210535
[11/09 21:22:25    831s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:3794.1M, EPOCH TIME: 1731212545.210585
[11/09 21:22:25    831s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:3794.1M, EPOCH TIME: 1731212545.210816
[11/09 21:22:25    831s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3794.1MB).
[11/09 21:22:25    831s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.027, REAL:0.026, MEM:3794.1M, EPOCH TIME: 1731212545.212936
[11/09 21:22:25    831s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.027, REAL:0.026, MEM:3794.1M, EPOCH TIME: 1731212545.212966
[11/09 21:22:25    831s] TDRefine: refinePlace mode is spiral
[11/09 21:22:25    831s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.4732.3
[11/09 21:22:25    831s] OPERPROF: Starting RefinePlace at level 1, MEM:3794.1M, EPOCH TIME: 1731212545.213027
[11/09 21:22:25    831s] *** Starting refinePlace (0:13:51 mem=3794.1M) ***
[11/09 21:22:25    831s] Total net bbox length = 5.953e+05 (3.209e+05 2.744e+05) (ext = 1.296e+04)
[11/09 21:22:25    831s] 
[11/09 21:22:25    831s]  Pre_CCE_Colorizing is not ON! (0:0:27:0)
[11/09 21:22:25    831s] Info: 310 insts are soft-fixed.
[11/09 21:22:25    831s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/09 21:22:25    831s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/09 21:22:25    831s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/09 21:22:25    831s] OPERPROF:   Starting CellHaloInit at level 2, MEM:3794.1M, EPOCH TIME: 1731212545.235498
[11/09 21:22:25    831s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.001, REAL:0.001, MEM:3794.1M, EPOCH TIME: 1731212545.236123
[11/09 21:22:25    831s] (I)      Default pattern map key = soc_top_default.
[11/09 21:22:25    831s] (I)      Default pattern map key = soc_top_default.
[11/09 21:22:25    831s] OPERPROF:   Starting CellHaloInit at level 2, MEM:3794.1M, EPOCH TIME: 1731212545.240790
[11/09 21:22:25    831s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.001, REAL:0.001, MEM:3794.1M, EPOCH TIME: 1731212545.241433
[11/09 21:22:25    831s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3794.1M, EPOCH TIME: 1731212545.241481
[11/09 21:22:25    831s] Starting refinePlace ...
[11/09 21:22:25    831s] (I)      Default pattern map key = soc_top_default.
[11/09 21:22:25    831s] One DDP V2 for no tweak run.
[11/09 21:22:25    831s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/09 21:22:25    831s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3794.1MB
[11/09 21:22:25    831s] Statistics of distance of Instance movement in refine placement:
[11/09 21:22:25    831s]   maximum (X+Y) =         0.00 um
[11/09 21:22:25    831s]   mean    (X+Y) =         0.00 um
[11/09 21:22:25    831s] Summary Report:
[11/09 21:22:25    831s] Instances move: 0 (out of 15279 movable)
[11/09 21:22:25    831s] Instances flipped: 0
[11/09 21:22:25    831s] Mean displacement: 0.00 um
[11/09 21:22:25    831s] Max displacement: 0.00 um 
[11/09 21:22:25    831s] Total instances moved : 0
[11/09 21:22:25    831s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.008, REAL:0.008, MEM:3794.1M, EPOCH TIME: 1731212545.249686
[11/09 21:22:25    831s] Total net bbox length = 5.953e+05 (3.209e+05 2.744e+05) (ext = 1.296e+04)
[11/09 21:22:25    831s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3794.1MB
[11/09 21:22:25    831s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=3794.1MB) @(0:13:51 - 0:13:51).
[11/09 21:22:25    831s] *** Finished refinePlace (0:13:51 mem=3794.1M) ***
[11/09 21:22:25    831s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.4732.3
[11/09 21:22:25    831s] OPERPROF: Finished RefinePlace at level 1, CPU:0.042, REAL:0.042, MEM:3794.1M, EPOCH TIME: 1731212545.255136
[11/09 21:22:25    831s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3794.1M, EPOCH TIME: 1731212545.255177
[11/09 21:22:25    831s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:473).
[11/09 21:22:25    831s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:22:25    831s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:22:25    831s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:22:25    831s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.026, REAL:0.024, MEM:3794.1M, EPOCH TIME: 1731212545.278746
[11/09 21:22:25    831s]   ClockRefiner summary
[11/09 21:22:25    831s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 1515).
[11/09 21:22:25    831s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 311).
[11/09 21:22:25    831s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 1204).
[11/09 21:22:25    831s]   Restoring pStatusCts on 311 clock instances.
[11/09 21:22:25    831s]   Revert refine place priority changes on 0 instances.
[11/09 21:22:25    831s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/09 21:22:25    831s]   Stage::Updating netlist done. (took cpu=0:00:00.2 real=0:00:00.1)
[11/09 21:22:25    831s]   CCOpt::Phase::Implementation done. (took cpu=0:00:12.6 real=0:00:09.6)
[11/09 21:22:25    831s]   CCOpt::Phase::eGRPC...
[11/09 21:22:25    831s]   eGR Post Conditioning loop iteration 0...
[11/09 21:22:25    831s]     Clock implementation routing...
[11/09 21:22:25    831s]       Leaving CCOpt scope - Routing Tools...
[11/09 21:22:25    831s] Net route status summary:
[11/09 21:22:25    831s]   Clock:       312 (unrouted=312, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[11/09 21:22:25    831s]   Non-clock: 15269 (unrouted=163, trialRouted=15106, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=148, (crossesIlmBoundary AND tooFewTerms=0)])
[11/09 21:22:25    831s]       Routing using eGR only...
[11/09 21:22:25    831s]         Early Global Route - eGR only step...
[11/09 21:22:25    831s] (ccopt eGR): There are 312 nets to be routed. 0 nets have skip routing designation.
[11/09 21:22:25    831s] (ccopt eGR): There are 312 nets for routing of which 311 have one or more fixed wires.
[11/09 21:22:25    831s] (ccopt eGR): Start to route 312 all nets
[11/09 21:22:25    831s] [PSP]    Started Early Global Route kernel ( Curr Mem: 3794.10 MB )
[11/09 21:22:25    831s] (I)      ==================== Layers =====================
[11/09 21:22:25    831s] (I)      +-----+----+---------+---------+--------+-------+
[11/09 21:22:25    831s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/09 21:22:25    831s] (I)      +-----+----+---------+---------+--------+-------+
[11/09 21:22:25    831s] (I)      |  33 |  0 |    CONT |     cut |      1 |       |
[11/09 21:22:25    831s] (I)      |   1 |  1 |  METAL1 |    wire |      1 |       |
[11/09 21:22:25    831s] (I)      |  34 |  1 |   VIA12 |     cut |      1 |       |
[11/09 21:22:25    831s] (I)      |   2 |  2 |  METAL2 |    wire |      1 |       |
[11/09 21:22:25    831s] (I)      |  35 |  2 |   VIA23 |     cut |      1 |       |
[11/09 21:22:25    831s] (I)      |   3 |  3 |  METAL3 |    wire |      1 |       |
[11/09 21:22:25    831s] (I)      |  36 |  3 |   VIA34 |     cut |      1 |       |
[11/09 21:22:25    831s] (I)      |   4 |  4 |  METAL4 |    wire |      1 |       |
[11/09 21:22:25    831s] (I)      |  37 |  4 |   VIA45 |     cut |      1 |       |
[11/09 21:22:25    831s] (I)      |   5 |  5 |  METAL5 |    wire |      1 |       |
[11/09 21:22:25    831s] (I)      |  38 |  5 |   VIA56 |     cut |      1 |       |
[11/09 21:22:25    831s] (I)      |   6 |  6 |  METAL6 |    wire |      1 |       |
[11/09 21:22:25    831s] (I)      +-----+----+---------+---------+--------+-------+
[11/09 21:22:25    831s] (I)      |  64 | 64 |   POLY1 |   other |        |    MS |
[11/09 21:22:25    831s] (I)      |   0 |  0 |   POLY2 |   other |        |    MS |
[11/09 21:22:25    831s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[11/09 21:22:25    831s] (I)      +-----+----+---------+---------+--------+-------+
[11/09 21:22:25    831s] (I)      Started Import and model ( Curr Mem: 3794.10 MB )
[11/09 21:22:25    831s] (I)      Default pattern map key = soc_top_default.
[11/09 21:22:25    831s] (I)      == Non-default Options ==
[11/09 21:22:25    831s] (I)      Clean congestion better                            : true
[11/09 21:22:25    831s] (I)      Estimate vias on DPT layer                         : true
[11/09 21:22:25    831s] (I)      Clean congestion layer assignment rounds           : 3
[11/09 21:22:25    831s] (I)      Layer constraints as soft constraints              : true
[11/09 21:22:25    831s] (I)      Soft top layer                                     : true
[11/09 21:22:25    831s] (I)      Skip prospective layer relax nets                  : true
[11/09 21:22:25    831s] (I)      Better NDR handling                                : true
[11/09 21:22:25    831s] (I)      Improved NDR modeling in LA                        : true
[11/09 21:22:25    831s] (I)      Routing cost fix for NDR handling                  : true
[11/09 21:22:25    831s] (I)      Block tracks for preroutes                         : true
[11/09 21:22:25    831s] (I)      Assign IRoute by net group key                     : true
[11/09 21:22:25    831s] (I)      Block unroutable channels                          : true
[11/09 21:22:25    831s] (I)      Block unroutable channels 3D                       : true
[11/09 21:22:25    831s] (I)      Bound layer relaxed segment wl                     : true
[11/09 21:22:25    831s] (I)      Blocked pin reach length threshold                 : 2
[11/09 21:22:25    831s] (I)      Check blockage within NDR space in TA              : true
[11/09 21:22:25    831s] (I)      Skip must join for term with via pillar            : true
[11/09 21:22:25    831s] (I)      Model find APA for IO pin                          : true
[11/09 21:22:25    831s] (I)      On pin location for off pin term                   : true
[11/09 21:22:25    831s] (I)      Handle EOL spacing                                 : true
[11/09 21:22:25    831s] (I)      Merge PG vias by gap                               : true
[11/09 21:22:25    831s] (I)      Maximum routing layer                              : 4
[11/09 21:22:25    831s] (I)      Route selected nets only                           : true
[11/09 21:22:25    831s] (I)      Refine MST                                         : true
[11/09 21:22:25    831s] (I)      Honor PRL                                          : true
[11/09 21:22:25    831s] (I)      Strong congestion aware                            : true
[11/09 21:22:25    831s] (I)      Improved initial location for IRoutes              : true
[11/09 21:22:25    831s] (I)      Multi panel TA                                     : true
[11/09 21:22:25    831s] (I)      Penalize wire overlap                              : true
[11/09 21:22:25    831s] (I)      Expand small instance blockage                     : true
[11/09 21:22:25    831s] (I)      Reduce via in TA                                   : true
[11/09 21:22:25    831s] (I)      SS-aware routing                                   : true
[11/09 21:22:25    831s] (I)      Improve tree edge sharing                          : true
[11/09 21:22:25    831s] (I)      Improve 2D via estimation                          : true
[11/09 21:22:25    831s] (I)      Refine Steiner tree                                : true
[11/09 21:22:25    831s] (I)      Build spine tree                                   : true
[11/09 21:22:25    831s] (I)      Model pass through capacity                        : true
[11/09 21:22:25    831s] (I)      Extend blockages by a half GCell                   : true
[11/09 21:22:25    831s] (I)      Consider pin shapes                                : true
[11/09 21:22:25    831s] (I)      Consider pin shapes for all nodes                  : true
[11/09 21:22:25    831s] (I)      Consider NR APA                                    : true
[11/09 21:22:25    831s] (I)      Consider IO pin shape                              : true
[11/09 21:22:25    831s] (I)      Fix pin connection bug                             : true
[11/09 21:22:25    831s] (I)      Consider layer RC for local wires                  : true
[11/09 21:22:25    831s] (I)      Route to clock mesh pin                            : true
[11/09 21:22:25    831s] (I)      LA-aware pin escape length                         : 2
[11/09 21:22:25    831s] (I)      Connect multiple ports                             : true
[11/09 21:22:25    831s] (I)      Split for must join                                : true
[11/09 21:22:25    831s] (I)      Number of threads                                  : 2
[11/09 21:22:25    831s] (I)      Routing effort level                               : 10000
[11/09 21:22:25    831s] (I)      Prefer layer length threshold                      : 8
[11/09 21:22:25    831s] (I)      Overflow penalty cost                              : 10
[11/09 21:22:25    831s] (I)      A-star cost                                        : 0.300000
[11/09 21:22:25    831s] (I)      Misalignment cost                                  : 10.000000
[11/09 21:22:25    831s] (I)      Threshold for short IRoute                         : 6
[11/09 21:22:25    831s] (I)      Via cost during post routing                       : 1.000000
[11/09 21:22:25    831s] (I)      Layer congestion ratios                            : { { 1.0 } }
[11/09 21:22:25    831s] (I)      Source-to-sink ratio                               : 0.300000
[11/09 21:22:25    831s] (I)      Scenic ratio bound                                 : 3.000000
[11/09 21:22:25    831s] (I)      Segment layer relax scenic ratio                   : 1.250000
[11/09 21:22:25    831s] (I)      Source-sink aware LA ratio                         : 0.500000
[11/09 21:22:25    831s] (I)      PG-aware similar topology routing                  : true
[11/09 21:22:25    831s] (I)      Maze routing via cost fix                          : true
[11/09 21:22:25    831s] (I)      Apply PRL on PG terms                              : true
[11/09 21:22:25    831s] (I)      Apply PRL on obs objects                           : true
[11/09 21:22:25    831s] (I)      Handle range-type spacing rules                    : true
[11/09 21:22:25    831s] (I)      PG gap threshold multiplier                        : 10.000000
[11/09 21:22:25    831s] (I)      Parallel spacing query fix                         : true
[11/09 21:22:25    831s] (I)      Force source to root IR                            : true
[11/09 21:22:25    831s] (I)      Layer Weights                                      : L2:4 L3:2.5
[11/09 21:22:25    831s] (I)      Do not relax to DPT layer                          : true
[11/09 21:22:25    831s] (I)      No DPT in post routing                             : true
[11/09 21:22:25    831s] (I)      Modeling PG via merging fix                        : true
[11/09 21:22:25    831s] (I)      Shield aware TA                                    : true
[11/09 21:22:25    831s] (I)      Strong shield aware TA                             : true
[11/09 21:22:25    831s] (I)      Overflow calculation fix in LA                     : true
[11/09 21:22:25    831s] (I)      Post routing fix                                   : true
[11/09 21:22:25    831s] (I)      Strong post routing                                : true
[11/09 21:22:25    831s] (I)      Access via pillar from top                         : true
[11/09 21:22:25    831s] (I)      NDR via pillar fix                                 : true
[11/09 21:22:25    831s] (I)      Violation on path threshold                        : 1
[11/09 21:22:25    831s] (I)      Pass through capacity modeling                     : true
[11/09 21:22:25    831s] (I)      Select the non-relaxed segments in post routing stage : true
[11/09 21:22:25    831s] (I)      Select term pin box for io pin                     : true
[11/09 21:22:25    831s] (I)      Penalize NDR sharing                               : true
[11/09 21:22:25    831s] (I)      Enable special modeling                            : false
[11/09 21:22:25    831s] (I)      Keep fixed segments                                : true
[11/09 21:22:25    831s] (I)      Reorder net groups by key                          : true
[11/09 21:22:25    831s] (I)      Increase net scenic ratio                          : true
[11/09 21:22:25    831s] (I)      Method to set GCell size                           : row
[11/09 21:22:25    831s] (I)      Connect multiple ports and must join fix           : true
[11/09 21:22:25    831s] (I)      Avoid high resistance layers                       : true
[11/09 21:22:25    831s] (I)      Model find APA for IO pin fix                      : true
[11/09 21:22:25    831s] (I)      Avoid connecting non-metal layers                  : true
[11/09 21:22:25    831s] (I)      Use track pitch for NDR                            : true
[11/09 21:22:25    831s] (I)      Enable layer relax to lower layer                  : true
[11/09 21:22:25    831s] (I)      Enable layer relax to upper layer                  : true
[11/09 21:22:25    831s] (I)      Top layer relaxation fix                           : true
[11/09 21:22:25    831s] (I)      Handle non-default track width                     : false
[11/09 21:22:25    831s] (I)      Counted 9181 PG shapes. We will not process PG shapes layer by layer.
[11/09 21:22:25    831s] (I)      Use row-based GCell size
[11/09 21:22:25    831s] (I)      Use row-based GCell align
[11/09 21:22:25    831s] (I)      layer 0 area = 808000
[11/09 21:22:25    831s] (I)      layer 1 area = 808000
[11/09 21:22:25    831s] (I)      layer 2 area = 808000
[11/09 21:22:25    831s] (I)      layer 3 area = 808000
[11/09 21:22:25    831s] (I)      GCell unit size   : 7840
[11/09 21:22:25    831s] (I)      GCell multiplier  : 1
[11/09 21:22:25    831s] (I)      GCell row height  : 7840
[11/09 21:22:25    831s] (I)      Actual row height : 7840
[11/09 21:22:25    831s] (I)      GCell align ref   : 626560 626560
[11/09 21:22:25    831s] [NR-eGR] Track table information for default rule: 
[11/09 21:22:25    831s] [NR-eGR] METAL1 has single uniform track structure
[11/09 21:22:25    831s] [NR-eGR] METAL2 has single uniform track structure
[11/09 21:22:25    831s] [NR-eGR] METAL3 has single uniform track structure
[11/09 21:22:25    831s] [NR-eGR] METAL4 has single uniform track structure
[11/09 21:22:25    831s] [NR-eGR] METAL5 has single uniform track structure
[11/09 21:22:25    831s] [NR-eGR] METAL6 has single uniform track structure
[11/09 21:22:25    831s] (I)      ============== Default via ===============
[11/09 21:22:25    831s] (I)      +---+------------------+-----------------+
[11/09 21:22:25    831s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[11/09 21:22:25    831s] (I)      +---+------------------+-----------------+
[11/09 21:22:25    831s] (I)      | 1 |    4  VIA12_VV   |    4  VIA12_VV  |
[11/09 21:22:25    831s] (I)      | 2 |    5  VIA2       |    5  VIA2      |
[11/09 21:22:25    831s] (I)      | 3 |    8  VIA3       |    8  VIA3      |
[11/09 21:22:25    831s] (I)      | 4 |   11  VIA4       |   11  VIA4      |
[11/09 21:22:25    831s] (I)      | 5 |   14  VIA5       |   15  VIA5EAST  |
[11/09 21:22:25    831s] (I)      +---+------------------+-----------------+
[11/09 21:22:25    831s] [NR-eGR] Read 5 PG shapes
[11/09 21:22:25    831s] [NR-eGR] Read 0 clock shapes
[11/09 21:22:25    831s] [NR-eGR] Read 0 other shapes
[11/09 21:22:25    831s] [NR-eGR] #Routing Blockages  : 0
[11/09 21:22:25    831s] [NR-eGR] #Instance Blockages : 28804
[11/09 21:22:25    831s] [NR-eGR] #PG Blockages       : 5
[11/09 21:22:25    831s] [NR-eGR] #Halo Blockages     : 0
[11/09 21:22:25    831s] [NR-eGR] #Boundary Blockages : 0
[11/09 21:22:25    831s] [NR-eGR] #Clock Blockages    : 0
[11/09 21:22:25    831s] [NR-eGR] #Other Blockages    : 0
[11/09 21:22:25    831s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/09 21:22:25    831s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/09 21:22:25    831s] [NR-eGR] Read 15433 nets ( ignored 15121 )
[11/09 21:22:25    831s] [NR-eGR] Connected 0 must-join pins/ports
[11/09 21:22:25    831s] (I)      early_global_route_priority property id does not exist.
[11/09 21:22:25    831s] (I)      Read Num Blocks=30664  Num Prerouted Wires=0  Num CS=0
[11/09 21:22:25    831s] (I)      Layer 1 (V) : #blockages 20039 : #preroutes 0
[11/09 21:22:25    831s] (I)      Layer 2 (H) : #blockages 8049 : #preroutes 0
[11/09 21:22:25    831s] (I)      Layer 3 (V) : #blockages 2576 : #preroutes 0
[11/09 21:22:25    831s] (I)      Moved 7 terms for better access 
[11/09 21:22:25    831s] (I)      Number of ignored nets                =      0
[11/09 21:22:25    831s] (I)      Number of connected nets              =      0
[11/09 21:22:25    831s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/09 21:22:25    831s] (I)      Number of clock nets                  =    312.  Ignored: No
[11/09 21:22:25    831s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/09 21:22:25    831s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/09 21:22:25    831s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/09 21:22:25    831s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/09 21:22:25    831s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/09 21:22:25    831s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[11/09 21:22:25    831s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/09 21:22:25    831s] [NR-eGR] There are 311 clock nets ( 0 with NDR ).
[11/09 21:22:25    831s] (I)      Ndr track 0 does not exist
[11/09 21:22:25    831s] (I)      ---------------------Grid Graph Info--------------------
[11/09 21:22:25    831s] (I)      Routing area        : (0, 0) - (3393440, 3073120)
[11/09 21:22:25    831s] (I)      Core area           : (626560, 626560) - (2766880, 2446560)
[11/09 21:22:25    831s] (I)      Site width          :  1120  (dbu)
[11/09 21:22:25    831s] (I)      Row height          :  7840  (dbu)
[11/09 21:22:25    831s] (I)      GCell row height    :  7840  (dbu)
[11/09 21:22:25    831s] (I)      GCell width         :  7840  (dbu)
[11/09 21:22:25    831s] (I)      GCell height        :  7840  (dbu)
[11/09 21:22:25    831s] (I)      Grid                :   432   392     4
[11/09 21:22:25    831s] (I)      Layer numbers       :     1     2     3     4
[11/09 21:22:25    831s] (I)      Vertical capacity   :     0  7840     0  7840
[11/09 21:22:25    831s] (I)      Horizontal capacity :     0     0  7840     0
[11/09 21:22:25    831s] (I)      Default wire width  :   460   560   560   560
[11/09 21:22:25    831s] (I)      Default wire space  :   460   560   560   560
[11/09 21:22:25    831s] (I)      Default wire pitch  :   920  1120  1120  1120
[11/09 21:22:25    831s] (I)      Default pitch size  :   920  1120  1120  1120
[11/09 21:22:25    831s] (I)      First track coord   :  1040  1040  1040  1040
[11/09 21:22:25    831s] (I)      Num tracks per GCell:  8.52  7.00  7.00  7.00
[11/09 21:22:25    831s] (I)      Total num of tracks :  2743  3029  2743  3029
[11/09 21:22:25    831s] (I)      Num of masks        :     1     1     1     1
[11/09 21:22:25    831s] (I)      Num of trim masks   :     0     0     0     0
[11/09 21:22:25    831s] (I)      --------------------------------------------------------
[11/09 21:22:25    831s] 
[11/09 21:22:25    831s] [NR-eGR] ============ Routing rule table ============
[11/09 21:22:25    831s] [NR-eGR] Rule id: 0  Nets: 311
[11/09 21:22:25    831s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[11/09 21:22:25    831s] (I)                    Layer     2     3     4 
[11/09 21:22:25    831s] (I)                    Pitch  1120  1120  1120 
[11/09 21:22:25    831s] (I)             #Used tracks     1     1     1 
[11/09 21:22:25    831s] (I)       #Fully used tracks     1     1     1 
[11/09 21:22:25    831s] [NR-eGR] ========================================
[11/09 21:22:25    831s] [NR-eGR] 
[11/09 21:22:25    831s] (I)      =============== Blocked Tracks ===============
[11/09 21:22:25    831s] (I)      +-------+---------+----------+---------------+
[11/09 21:22:25    831s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/09 21:22:25    831s] (I)      +-------+---------+----------+---------------+
[11/09 21:22:25    831s] (I)      |     1 |       0 |        0 |         0.00% |
[11/09 21:22:25    831s] (I)      |     2 | 1187368 |   838614 |        70.63% |
[11/09 21:22:25    831s] (I)      |     3 | 1184976 |   668688 |        56.43% |
[11/09 21:22:25    831s] (I)      |     4 | 1187368 |   796717 |        67.10% |
[11/09 21:22:25    831s] (I)      +-------+---------+----------+---------------+
[11/09 21:22:25    831s] (I)      Finished Import and model ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 3812.63 MB )
[11/09 21:22:25    831s] (I)      Reset routing kernel
[11/09 21:22:25    831s] (I)      Started Global Routing ( Curr Mem: 3812.63 MB )
[11/09 21:22:25    831s] (I)      totalPins=1827  totalGlobalPin=1797 (98.36%)
[11/09 21:22:25    831s] (I)      total 2D Cap : 918247 = (521779 H, 396468 V)
[11/09 21:22:25    831s] [NR-eGR] Layer group 1: route 311 net(s) in layer range [3, 4]
[11/09 21:22:25    831s] (I)      
[11/09 21:22:25    831s] (I)      ============  Phase 1a Route ============
[11/09 21:22:25    831s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 17
[11/09 21:22:25    831s] (I)      Usage: 6372 = (3293 H, 3079 V) = (0.63% H, 0.78% V) = (1.291e+04um H, 1.207e+04um V)
[11/09 21:22:25    831s] (I)      
[11/09 21:22:25    831s] (I)      ============  Phase 1b Route ============
[11/09 21:22:25    831s] (I)      Usage: 6398 = (3331 H, 3067 V) = (0.64% H, 0.77% V) = (1.306e+04um H, 1.202e+04um V)
[11/09 21:22:25    831s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.508016e+04um
[11/09 21:22:25    831s] (I)      
[11/09 21:22:25    831s] (I)      ============  Phase 1c Route ============
[11/09 21:22:25    831s] (I)      Level2 Grid: 87 x 79
[11/09 21:22:25    831s] (I)      Usage: 6398 = (3331 H, 3067 V) = (0.64% H, 0.77% V) = (1.306e+04um H, 1.202e+04um V)
[11/09 21:22:25    831s] (I)      
[11/09 21:22:25    831s] (I)      ============  Phase 1d Route ============
[11/09 21:22:25    831s] (I)      Usage: 6401 = (3333 H, 3068 V) = (0.64% H, 0.77% V) = (1.307e+04um H, 1.203e+04um V)
[11/09 21:22:25    831s] (I)      
[11/09 21:22:25    831s] (I)      ============  Phase 1e Route ============
[11/09 21:22:25    831s] (I)      Usage: 6401 = (3333 H, 3068 V) = (0.64% H, 0.77% V) = (1.307e+04um H, 1.203e+04um V)
[11/09 21:22:25    831s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.509192e+04um
[11/09 21:22:25    831s] (I)      
[11/09 21:22:25    831s] (I)      ============  Phase 1f Route ============
[11/09 21:22:25    831s] (I)      Usage: 6402 = (3334 H, 3068 V) = (0.64% H, 0.77% V) = (1.307e+04um H, 1.203e+04um V)
[11/09 21:22:25    831s] (I)      
[11/09 21:22:25    831s] (I)      ============  Phase 1g Route ============
[11/09 21:22:25    831s] (I)      Usage: 6246 = (3235 H, 3011 V) = (0.62% H, 0.76% V) = (1.268e+04um H, 1.180e+04um V)
[11/09 21:22:25    831s] (I)      #Nets         : 311
[11/09 21:22:25    831s] (I)      #Relaxed nets : 16
[11/09 21:22:25    831s] (I)      Wire length   : 5701
[11/09 21:22:25    831s] [NR-eGR] Create a new net group with 16 nets and layer range [2, 4]
[11/09 21:22:25    831s] (I)      
[11/09 21:22:25    831s] (I)      ============  Phase 1h Route ============
[11/09 21:22:25    831s] (I)      Usage: 6247 = (3239 H, 3008 V) = (0.62% H, 0.76% V) = (1.270e+04um H, 1.179e+04um V)
[11/09 21:22:25    831s] (I)      total 2D Cap : 1282492 = (521779 H, 760713 V)
[11/09 21:22:25    831s] [NR-eGR] Layer group 2: route 16 net(s) in layer range [2, 4]
[11/09 21:22:25    831s] (I)      
[11/09 21:22:25    831s] (I)      ============  Phase 1a Route ============
[11/09 21:22:25    831s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 18
[11/09 21:22:25    831s] (I)      Usage: 7528 = (3951 H, 3577 V) = (0.76% H, 0.47% V) = (1.549e+04um H, 1.402e+04um V)
[11/09 21:22:25    831s] (I)      
[11/09 21:22:25    831s] (I)      ============  Phase 1b Route ============
[11/09 21:22:25    831s] (I)      Usage: 7528 = (3951 H, 3577 V) = (0.76% H, 0.47% V) = (1.549e+04um H, 1.402e+04um V)
[11/09 21:22:25    831s] (I)      Overflow of layer group 2: 0.00% H + 0.03% V. EstWL: 2.950976e+04um
[11/09 21:22:25    831s] (I)      Congestion metric : 0.00%H 0.03%V, 0.03%HV
[11/09 21:22:25    831s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/09 21:22:25    831s] (I)      
[11/09 21:22:25    831s] (I)      ============  Phase 1c Route ============
[11/09 21:22:25    831s] (I)      Level2 Grid: 87 x 79
[11/09 21:22:25    831s] (I)      Usage: 7528 = (3951 H, 3577 V) = (0.76% H, 0.47% V) = (1.549e+04um H, 1.402e+04um V)
[11/09 21:22:25    831s] (I)      
[11/09 21:22:25    831s] (I)      ============  Phase 1d Route ============
[11/09 21:22:25    831s] (I)      Usage: 7536 = (3959 H, 3577 V) = (0.76% H, 0.47% V) = (1.552e+04um H, 1.402e+04um V)
[11/09 21:22:25    831s] (I)      
[11/09 21:22:25    831s] (I)      ============  Phase 1e Route ============
[11/09 21:22:25    831s] (I)      Usage: 7536 = (3959 H, 3577 V) = (0.76% H, 0.47% V) = (1.552e+04um H, 1.402e+04um V)
[11/09 21:22:25    831s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.03% V. EstWL: 2.954112e+04um
[11/09 21:22:25    831s] (I)      
[11/09 21:22:25    831s] (I)      ============  Phase 1f Route ============
[11/09 21:22:25    831s] (I)      Usage: 7536 = (3959 H, 3577 V) = (0.76% H, 0.47% V) = (1.552e+04um H, 1.402e+04um V)
[11/09 21:22:25    831s] (I)      
[11/09 21:22:25    831s] (I)      ============  Phase 1g Route ============
[11/09 21:22:25    831s] (I)      Usage: 7512 = (3950 H, 3562 V) = (0.76% H, 0.47% V) = (1.548e+04um H, 1.396e+04um V)
[11/09 21:22:25    831s] (I)      
[11/09 21:22:25    831s] (I)      ============  Phase 1h Route ============
[11/09 21:22:25    831s] (I)      Usage: 7512 = (3950 H, 3562 V) = (0.76% H, 0.47% V) = (1.548e+04um H, 1.396e+04um V)
[11/09 21:22:25    831s] (I)      
[11/09 21:22:25    831s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/09 21:22:25    831s] [NR-eGR]                        OverCon            
[11/09 21:22:25    831s] [NR-eGR]                         #Gcell     %Gcell
[11/09 21:22:25    831s] [NR-eGR]        Layer             (1-2)    OverCon
[11/09 21:22:25    831s] [NR-eGR] ----------------------------------------------
[11/09 21:22:25    831s] [NR-eGR]  METAL1 ( 1)         0( 0.00%)   ( 0.00%) 
[11/09 21:22:25    831s] [NR-eGR]  METAL2 ( 2)         3( 0.01%)   ( 0.01%) 
[11/09 21:22:25    831s] [NR-eGR]  METAL3 ( 3)         0( 0.00%)   ( 0.00%) 
[11/09 21:22:25    831s] [NR-eGR]  METAL4 ( 4)         0( 0.00%)   ( 0.00%) 
[11/09 21:22:25    831s] [NR-eGR] ----------------------------------------------
[11/09 21:22:25    831s] [NR-eGR]        Total         3( 0.00%)   ( 0.00%) 
[11/09 21:22:25    831s] [NR-eGR] 
[11/09 21:22:25    831s] (I)      Finished Global Routing ( CPU: 0.14 sec, Real: 0.13 sec, Curr Mem: 3813.93 MB )
[11/09 21:22:25    831s] (I)      total 2D Cap : 1298928 = (531191 H, 767737 V)
[11/09 21:22:25    831s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[11/09 21:22:25    831s] (I)      ============= Track Assignment ============
[11/09 21:22:25    831s] (I)      Started Track Assignment (2T) ( Curr Mem: 3813.93 MB )
[11/09 21:22:25    831s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[11/09 21:22:25    831s] (I)      Run Multi-thread track assignment
[11/09 21:22:25    831s] (I)      Finished Track Assignment (2T) ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 3817.81 MB )
[11/09 21:22:25    831s] (I)      Started Export ( Curr Mem: 3817.81 MB )
[11/09 21:22:25    831s] [NR-eGR]                 Length (um)    Vias 
[11/09 21:22:25    831s] [NR-eGR] ------------------------------------
[11/09 21:22:25    831s] [NR-eGR]  METAL1  (1H)             0   46607 
[11/09 21:22:25    831s] [NR-eGR]  METAL2  (2V)        148623   60607 
[11/09 21:22:25    831s] [NR-eGR]  METAL3  (3H)        357973    9824 
[11/09 21:22:25    831s] [NR-eGR]  METAL4  (4V)        172295       0 
[11/09 21:22:25    831s] [NR-eGR]  METAL5  (5H)             0       0 
[11/09 21:22:25    831s] [NR-eGR]  METAL6  (6V)             0       0 
[11/09 21:22:25    831s] [NR-eGR] ------------------------------------
[11/09 21:22:25    831s] [NR-eGR]          Total       678891  117038 
[11/09 21:22:25    831s] [NR-eGR] --------------------------------------------------------------------------
[11/09 21:22:25    831s] [NR-eGR] Total half perimeter of net bounding box: 595317um
[11/09 21:22:25    831s] [NR-eGR] Total length: 678891um, number of vias: 117038
[11/09 21:22:25    831s] [NR-eGR] --------------------------------------------------------------------------
[11/09 21:22:25    831s] [NR-eGR] Total eGR-routed clock nets wire length: 25758um, number of vias: 5392
[11/09 21:22:25    831s] [NR-eGR] --------------------------------------------------------------------------
[11/09 21:22:25    831s] [NR-eGR] Report for selected net(s) only.
[11/09 21:22:25    831s] [NR-eGR]                 Length (um)  Vias 
[11/09 21:22:25    831s] [NR-eGR] ----------------------------------
[11/09 21:22:25    831s] [NR-eGR]  METAL1  (1H)             0  1820 
[11/09 21:22:25    831s] [NR-eGR]  METAL2  (2V)          3202  2570 
[11/09 21:22:25    831s] [NR-eGR]  METAL3  (3H)         13508  1002 
[11/09 21:22:25    831s] [NR-eGR]  METAL4  (4V)          9048     0 
[11/09 21:22:25    831s] [NR-eGR]  METAL5  (5H)             0     0 
[11/09 21:22:25    831s] [NR-eGR]  METAL6  (6V)             0     0 
[11/09 21:22:25    831s] [NR-eGR] ----------------------------------
[11/09 21:22:25    831s] [NR-eGR]          Total        25758  5392 
[11/09 21:22:25    831s] [NR-eGR] --------------------------------------------------------------------------
[11/09 21:22:25    831s] [NR-eGR] Total half perimeter of net bounding box: 22608um
[11/09 21:22:25    831s] [NR-eGR] Total length: 25758um, number of vias: 5392
[11/09 21:22:25    831s] [NR-eGR] --------------------------------------------------------------------------
[11/09 21:22:25    831s] [NR-eGR] Total routed clock nets wire length: 25758um, number of vias: 5392
[11/09 21:22:25    831s] [NR-eGR] --------------------------------------------------------------------------
[11/09 21:22:25    831s] (I)      Finished Export ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3817.81 MB )
[11/09 21:22:25    831s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.41 sec, Real: 0.38 sec, Curr Mem: 3806.81 MB )
[11/09 21:22:25    831s] (I)      ======================================== Runtime Summary ========================================
[11/09 21:22:25    831s] (I)       Step                                              %       Start      Finish      Real       CPU 
[11/09 21:22:25    831s] (I)      -------------------------------------------------------------------------------------------------
[11/09 21:22:25    831s] (I)       Early Global Route kernel                   100.00%  282.81 sec  283.19 sec  0.38 sec  0.41 sec 
[11/09 21:22:25    831s] (I)       +-Import and model                           41.80%  282.81 sec  282.97 sec  0.16 sec  0.16 sec 
[11/09 21:22:25    831s] (I)       | +-Create place DB                          10.59%  282.81 sec  282.85 sec  0.04 sec  0.04 sec 
[11/09 21:22:25    831s] (I)       | | +-Import place data                      10.57%  282.81 sec  282.85 sec  0.04 sec  0.04 sec 
[11/09 21:22:25    831s] (I)       | | | +-Read instances and placement          3.80%  282.81 sec  282.83 sec  0.01 sec  0.01 sec 
[11/09 21:22:25    831s] (I)       | | | +-Read nets                             6.72%  282.83 sec  282.85 sec  0.03 sec  0.03 sec 
[11/09 21:22:25    831s] (I)       | +-Create route DB                          27.87%  282.85 sec  282.96 sec  0.11 sec  0.11 sec 
[11/09 21:22:25    831s] (I)       | | +-Import route data (2T)                 27.51%  282.85 sec  282.96 sec  0.10 sec  0.11 sec 
[11/09 21:22:25    831s] (I)       | | | +-Read blockages ( Layer 2-4 )          2.15%  282.86 sec  282.87 sec  0.01 sec  0.01 sec 
[11/09 21:22:25    831s] (I)       | | | | +-Read routing blockages              0.00%  282.86 sec  282.86 sec  0.00 sec  0.00 sec 
[11/09 21:22:25    831s] (I)       | | | | +-Read instance blockages             1.36%  282.86 sec  282.86 sec  0.01 sec  0.01 sec 
[11/09 21:22:25    831s] (I)       | | | | +-Read PG blockages                   0.57%  282.86 sec  282.87 sec  0.00 sec  0.00 sec 
[11/09 21:22:25    831s] (I)       | | | | +-Read clock blockages                0.01%  282.87 sec  282.87 sec  0.00 sec  0.00 sec 
[11/09 21:22:25    831s] (I)       | | | | +-Read other blockages                0.01%  282.87 sec  282.87 sec  0.00 sec  0.00 sec 
[11/09 21:22:25    831s] (I)       | | | | +-Read halo blockages                 0.05%  282.87 sec  282.87 sec  0.00 sec  0.00 sec 
[11/09 21:22:25    831s] (I)       | | | | +-Read boundary cut boxes             0.00%  282.87 sec  282.87 sec  0.00 sec  0.00 sec 
[11/09 21:22:25    831s] (I)       | | | +-Read blackboxes                       0.01%  282.87 sec  282.87 sec  0.00 sec  0.00 sec 
[11/09 21:22:25    831s] (I)       | | | +-Read prerouted                        0.99%  282.87 sec  282.87 sec  0.00 sec  0.00 sec 
[11/09 21:22:25    831s] (I)       | | | +-Read unlegalized nets                 0.54%  282.87 sec  282.87 sec  0.00 sec  0.00 sec 
[11/09 21:22:25    831s] (I)       | | | +-Read nets                             0.07%  282.87 sec  282.87 sec  0.00 sec  0.00 sec 
[11/09 21:22:25    831s] (I)       | | | +-Set up via pillars                    0.00%  282.87 sec  282.87 sec  0.00 sec  0.00 sec 
[11/09 21:22:25    831s] (I)       | | | +-Initialize 3D grid graph              1.18%  282.87 sec  282.88 sec  0.00 sec  0.00 sec 
[11/09 21:22:25    831s] (I)       | | | +-Model blockage capacity              21.12%  282.88 sec  282.96 sec  0.08 sec  0.08 sec 
[11/09 21:22:25    831s] (I)       | | | | +-Initialize 3D capacity             20.31%  282.88 sec  282.96 sec  0.08 sec  0.08 sec 
[11/09 21:22:25    831s] (I)       | | | +-Move terms for access (2T)            0.20%  282.96 sec  282.96 sec  0.00 sec  0.00 sec 
[11/09 21:22:25    831s] (I)       | +-Read aux data                             0.00%  282.96 sec  282.96 sec  0.00 sec  0.00 sec 
[11/09 21:22:25    831s] (I)       | +-Others data preparation                   0.11%  282.96 sec  282.96 sec  0.00 sec  0.00 sec 
[11/09 21:22:25    831s] (I)       | +-Create route kernel                       2.60%  282.96 sec  282.97 sec  0.01 sec  0.01 sec 
[11/09 21:22:25    831s] (I)       +-Global Routing                             34.88%  282.97 sec  283.10 sec  0.13 sec  0.14 sec 
[11/09 21:22:25    831s] (I)       | +-Initialization                            0.25%  282.97 sec  282.97 sec  0.00 sec  0.00 sec 
[11/09 21:22:25    831s] (I)       | +-Net group 1                              19.14%  282.97 sec  283.05 sec  0.07 sec  0.08 sec 
[11/09 21:22:25    831s] (I)       | | +-Generate topology (2T)                  0.61%  282.97 sec  282.98 sec  0.00 sec  0.00 sec 
[11/09 21:22:25    831s] (I)       | | +-Phase 1a                                1.36%  282.99 sec  282.99 sec  0.01 sec  0.01 sec 
[11/09 21:22:25    831s] (I)       | | | +-Pattern routing (2T)                  0.41%  282.99 sec  282.99 sec  0.00 sec  0.00 sec 
[11/09 21:22:25    831s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.65%  282.99 sec  282.99 sec  0.00 sec  0.00 sec 
[11/09 21:22:25    831s] (I)       | | +-Phase 1b                                1.17%  282.99 sec  283.00 sec  0.00 sec  0.00 sec 
[11/09 21:22:25    831s] (I)       | | | +-Monotonic routing (2T)                0.83%  282.99 sec  283.00 sec  0.00 sec  0.00 sec 
[11/09 21:22:25    831s] (I)       | | +-Phase 1c                                0.80%  283.00 sec  283.00 sec  0.00 sec  0.00 sec 
[11/09 21:22:25    831s] (I)       | | | +-Two level Routing                     0.78%  283.00 sec  283.00 sec  0.00 sec  0.00 sec 
[11/09 21:22:25    831s] (I)       | | | | +-Two Level Routing (Regular)         0.22%  283.00 sec  283.00 sec  0.00 sec  0.00 sec 
[11/09 21:22:25    831s] (I)       | | | | +-Two Level Routing (Strong)          0.19%  283.00 sec  283.00 sec  0.00 sec  0.00 sec 
[11/09 21:22:25    831s] (I)       | | +-Phase 1d                                3.42%  283.00 sec  283.01 sec  0.01 sec  0.01 sec 
[11/09 21:22:25    831s] (I)       | | | +-Detoured routing (2T)                 3.39%  283.00 sec  283.01 sec  0.01 sec  0.01 sec 
[11/09 21:22:25    831s] (I)       | | +-Phase 1e                                0.18%  283.01 sec  283.02 sec  0.00 sec  0.00 sec 
[11/09 21:22:25    831s] (I)       | | | +-Route legalization                    0.05%  283.01 sec  283.02 sec  0.00 sec  0.00 sec 
[11/09 21:22:25    831s] (I)       | | | | +-Legalize Blockage Violations        0.03%  283.02 sec  283.02 sec  0.00 sec  0.00 sec 
[11/09 21:22:25    831s] (I)       | | +-Phase 1f                                1.20%  283.02 sec  283.02 sec  0.00 sec  0.00 sec 
[11/09 21:22:25    831s] (I)       | | | +-Congestion clean                      1.18%  283.02 sec  283.02 sec  0.00 sec  0.00 sec 
[11/09 21:22:25    831s] (I)       | | +-Phase 1g                                3.22%  283.02 sec  283.03 sec  0.01 sec  0.01 sec 
[11/09 21:22:25    831s] (I)       | | | +-Post Routing                          3.19%  283.02 sec  283.03 sec  0.01 sec  0.01 sec 
[11/09 21:22:25    831s] (I)       | | +-Phase 1h                                1.52%  283.03 sec  283.04 sec  0.01 sec  0.01 sec 
[11/09 21:22:25    831s] (I)       | | | +-Post Routing                          1.49%  283.03 sec  283.04 sec  0.01 sec  0.01 sec 
[11/09 21:22:25    831s] (I)       | | +-Layer assignment (2T)                   1.90%  283.04 sec  283.05 sec  0.01 sec  0.01 sec 
[11/09 21:22:25    831s] (I)       | +-Net group 2                              13.76%  283.05 sec  283.10 sec  0.05 sec  0.05 sec 
[11/09 21:22:25    831s] (I)       | | +-Generate topology (2T)                  0.03%  283.05 sec  283.05 sec  0.00 sec  0.00 sec 
[11/09 21:22:25    831s] (I)       | | +-Phase 1a                                1.29%  283.07 sec  283.07 sec  0.00 sec  0.00 sec 
[11/09 21:22:25    831s] (I)       | | | +-Pattern routing (2T)                  0.29%  283.07 sec  283.07 sec  0.00 sec  0.00 sec 
[11/09 21:22:25    831s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.49%  283.07 sec  283.07 sec  0.00 sec  0.00 sec 
[11/09 21:22:25    831s] (I)       | | | +-Add via demand to 2D                  0.45%  283.07 sec  283.07 sec  0.00 sec  0.00 sec 
[11/09 21:22:25    831s] (I)       | | +-Phase 1b                                0.46%  283.07 sec  283.07 sec  0.00 sec  0.00 sec 
[11/09 21:22:25    831s] (I)       | | | +-Monotonic routing (2T)                0.29%  283.07 sec  283.07 sec  0.00 sec  0.00 sec 
[11/09 21:22:25    831s] (I)       | | +-Phase 1c                                0.75%  283.07 sec  283.08 sec  0.00 sec  0.00 sec 
[11/09 21:22:25    831s] (I)       | | | +-Two level Routing                     0.73%  283.07 sec  283.08 sec  0.00 sec  0.00 sec 
[11/09 21:22:25    831s] (I)       | | | | +-Two Level Routing (Regular)         0.18%  283.07 sec  283.08 sec  0.00 sec  0.00 sec 
[11/09 21:22:25    831s] (I)       | | | | +-Two Level Routing (Strong)          0.19%  283.08 sec  283.08 sec  0.00 sec  0.00 sec 
[11/09 21:22:25    831s] (I)       | | +-Phase 1d                                0.67%  283.08 sec  283.08 sec  0.00 sec  0.00 sec 
[11/09 21:22:25    831s] (I)       | | | +-Detoured routing (2T)                 0.65%  283.08 sec  283.08 sec  0.00 sec  0.00 sec 
[11/09 21:22:25    831s] (I)       | | +-Phase 1e                                0.15%  283.08 sec  283.08 sec  0.00 sec  0.00 sec 
[11/09 21:22:25    831s] (I)       | | | +-Route legalization                    0.02%  283.08 sec  283.08 sec  0.00 sec  0.00 sec 
[11/09 21:22:25    831s] (I)       | | | | +-Legalize Blockage Violations        0.00%  283.08 sec  283.08 sec  0.00 sec  0.00 sec 
[11/09 21:22:25    831s] (I)       | | +-Phase 1f                                0.20%  283.08 sec  283.08 sec  0.00 sec  0.00 sec 
[11/09 21:22:25    831s] (I)       | | | +-Congestion clean                      0.18%  283.08 sec  283.08 sec  0.00 sec  0.00 sec 
[11/09 21:22:25    831s] (I)       | | +-Phase 1g                                0.52%  283.08 sec  283.08 sec  0.00 sec  0.00 sec 
[11/09 21:22:25    831s] (I)       | | | +-Post Routing                          0.49%  283.08 sec  283.08 sec  0.00 sec  0.00 sec 
[11/09 21:22:25    831s] (I)       | | +-Phase 1h                                0.45%  283.08 sec  283.08 sec  0.00 sec  0.00 sec 
[11/09 21:22:25    831s] (I)       | | | +-Post Routing                          0.43%  283.08 sec  283.08 sec  0.00 sec  0.00 sec 
[11/09 21:22:25    831s] (I)       | | +-Layer assignment (2T)                   1.51%  283.09 sec  283.10 sec  0.01 sec  0.01 sec 
[11/09 21:22:25    831s] (I)       +-Export 3D cong map                          4.42%  283.11 sec  283.12 sec  0.02 sec  0.02 sec 
[11/09 21:22:25    831s] (I)       | +-Export 2D cong map                        0.82%  283.12 sec  283.12 sec  0.00 sec  0.00 sec 
[11/09 21:22:25    831s] (I)       +-Extract Global 3D Wires                     0.04%  283.12 sec  283.12 sec  0.00 sec  0.00 sec 
[11/09 21:22:25    831s] (I)       +-Track Assignment (2T)                       4.93%  283.12 sec  283.14 sec  0.02 sec  0.03 sec 
[11/09 21:22:25    831s] (I)       | +-Initialization                            0.02%  283.12 sec  283.12 sec  0.00 sec  0.00 sec 
[11/09 21:22:25    831s] (I)       | +-Track Assignment Kernel                   4.82%  283.12 sec  283.14 sec  0.02 sec  0.03 sec 
[11/09 21:22:25    831s] (I)       | +-Free Memory                               0.00%  283.14 sec  283.14 sec  0.00 sec  0.00 sec 
[11/09 21:22:25    831s] (I)       +-Export                                     12.02%  283.14 sec  283.19 sec  0.05 sec  0.05 sec 
[11/09 21:22:25    831s] (I)       | +-Export DB wires                           0.67%  283.14 sec  283.14 sec  0.00 sec  0.00 sec 
[11/09 21:22:25    831s] (I)       | | +-Export all nets (2T)                    0.50%  283.14 sec  283.14 sec  0.00 sec  0.00 sec 
[11/09 21:22:25    831s] (I)       | | +-Set wire vias (2T)                      0.10%  283.14 sec  283.14 sec  0.00 sec  0.00 sec 
[11/09 21:22:25    831s] (I)       | +-Report wirelength                         5.42%  283.14 sec  283.16 sec  0.02 sec  0.02 sec 
[11/09 21:22:25    831s] (I)       | +-Update net boxes                          5.87%  283.16 sec  283.19 sec  0.02 sec  0.02 sec 
[11/09 21:22:25    831s] (I)       | +-Update timing                             0.00%  283.19 sec  283.19 sec  0.00 sec  0.00 sec 
[11/09 21:22:25    831s] (I)       +-Postprocess design                          0.73%  283.19 sec  283.19 sec  0.00 sec  0.00 sec 
[11/09 21:22:25    831s] (I)      ======================= Summary by functions ========================
[11/09 21:22:25    831s] (I)       Lv  Step                                      %      Real       CPU 
[11/09 21:22:25    831s] (I)      ---------------------------------------------------------------------
[11/09 21:22:25    831s] (I)        0  Early Global Route kernel           100.00%  0.38 sec  0.41 sec 
[11/09 21:22:25    831s] (I)        1  Import and model                     41.80%  0.16 sec  0.16 sec 
[11/09 21:22:25    831s] (I)        1  Global Routing                       34.88%  0.13 sec  0.14 sec 
[11/09 21:22:25    831s] (I)        1  Export                               12.02%  0.05 sec  0.05 sec 
[11/09 21:22:25    831s] (I)        1  Track Assignment (2T)                 4.93%  0.02 sec  0.03 sec 
[11/09 21:22:25    831s] (I)        1  Export 3D cong map                    4.42%  0.02 sec  0.02 sec 
[11/09 21:22:25    831s] (I)        1  Postprocess design                    0.73%  0.00 sec  0.00 sec 
[11/09 21:22:25    831s] (I)        1  Extract Global 3D Wires               0.04%  0.00 sec  0.00 sec 
[11/09 21:22:25    831s] (I)        2  Create route DB                      27.87%  0.11 sec  0.11 sec 
[11/09 21:22:25    831s] (I)        2  Net group 1                          19.14%  0.07 sec  0.08 sec 
[11/09 21:22:25    831s] (I)        2  Net group 2                          13.76%  0.05 sec  0.05 sec 
[11/09 21:22:25    831s] (I)        2  Create place DB                      10.59%  0.04 sec  0.04 sec 
[11/09 21:22:25    831s] (I)        2  Update net boxes                      5.87%  0.02 sec  0.02 sec 
[11/09 21:22:25    831s] (I)        2  Report wirelength                     5.42%  0.02 sec  0.02 sec 
[11/09 21:22:25    831s] (I)        2  Track Assignment Kernel               4.82%  0.02 sec  0.03 sec 
[11/09 21:22:25    831s] (I)        2  Create route kernel                   2.60%  0.01 sec  0.01 sec 
[11/09 21:22:25    831s] (I)        2  Export 2D cong map                    0.82%  0.00 sec  0.00 sec 
[11/09 21:22:25    831s] (I)        2  Export DB wires                       0.67%  0.00 sec  0.00 sec 
[11/09 21:22:25    831s] (I)        2  Initialization                        0.27%  0.00 sec  0.00 sec 
[11/09 21:22:25    831s] (I)        2  Others data preparation               0.11%  0.00 sec  0.00 sec 
[11/09 21:22:25    831s] (I)        2  Update timing                         0.00%  0.00 sec  0.00 sec 
[11/09 21:22:25    831s] (I)        2  Free Memory                           0.00%  0.00 sec  0.00 sec 
[11/09 21:22:25    831s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[11/09 21:22:25    831s] (I)        3  Import route data (2T)               27.51%  0.10 sec  0.11 sec 
[11/09 21:22:25    831s] (I)        3  Import place data                    10.57%  0.04 sec  0.04 sec 
[11/09 21:22:25    831s] (I)        3  Phase 1d                              4.10%  0.02 sec  0.02 sec 
[11/09 21:22:25    831s] (I)        3  Phase 1g                              3.74%  0.01 sec  0.01 sec 
[11/09 21:22:25    831s] (I)        3  Layer assignment (2T)                 3.41%  0.01 sec  0.02 sec 
[11/09 21:22:25    831s] (I)        3  Phase 1a                              2.65%  0.01 sec  0.01 sec 
[11/09 21:22:25    831s] (I)        3  Phase 1h                              1.97%  0.01 sec  0.01 sec 
[11/09 21:22:25    831s] (I)        3  Phase 1b                              1.63%  0.01 sec  0.01 sec 
[11/09 21:22:25    831s] (I)        3  Phase 1c                              1.55%  0.01 sec  0.01 sec 
[11/09 21:22:25    831s] (I)        3  Phase 1f                              1.40%  0.01 sec  0.01 sec 
[11/09 21:22:25    831s] (I)        3  Generate topology (2T)                0.64%  0.00 sec  0.00 sec 
[11/09 21:22:25    831s] (I)        3  Export all nets (2T)                  0.50%  0.00 sec  0.00 sec 
[11/09 21:22:25    831s] (I)        3  Phase 1e                              0.33%  0.00 sec  0.00 sec 
[11/09 21:22:25    831s] (I)        3  Set wire vias (2T)                    0.10%  0.00 sec  0.00 sec 
[11/09 21:22:25    831s] (I)        4  Model blockage capacity              21.12%  0.08 sec  0.08 sec 
[11/09 21:22:25    831s] (I)        4  Read nets                             6.79%  0.03 sec  0.03 sec 
[11/09 21:22:25    831s] (I)        4  Post Routing                          5.60%  0.02 sec  0.02 sec 
[11/09 21:22:25    831s] (I)        4  Detoured routing (2T)                 4.04%  0.02 sec  0.02 sec 
[11/09 21:22:25    831s] (I)        4  Read instances and placement          3.80%  0.01 sec  0.01 sec 
[11/09 21:22:25    831s] (I)        4  Read blockages ( Layer 2-4 )          2.15%  0.01 sec  0.01 sec 
[11/09 21:22:25    831s] (I)        4  Two level Routing                     1.50%  0.01 sec  0.01 sec 
[11/09 21:22:25    831s] (I)        4  Congestion clean                      1.36%  0.01 sec  0.01 sec 
[11/09 21:22:25    831s] (I)        4  Initialize 3D grid graph              1.18%  0.00 sec  0.00 sec 
[11/09 21:22:25    831s] (I)        4  Pattern Routing Avoiding Blockages    1.14%  0.00 sec  0.00 sec 
[11/09 21:22:25    831s] (I)        4  Monotonic routing (2T)                1.12%  0.00 sec  0.00 sec 
[11/09 21:22:25    831s] (I)        4  Read prerouted                        0.99%  0.00 sec  0.00 sec 
[11/09 21:22:25    831s] (I)        4  Pattern routing (2T)                  0.70%  0.00 sec  0.00 sec 
[11/09 21:22:25    831s] (I)        4  Read unlegalized nets                 0.54%  0.00 sec  0.00 sec 
[11/09 21:22:25    831s] (I)        4  Add via demand to 2D                  0.45%  0.00 sec  0.00 sec 
[11/09 21:22:25    831s] (I)        4  Move terms for access (2T)            0.20%  0.00 sec  0.00 sec 
[11/09 21:22:25    831s] (I)        4  Route legalization                    0.07%  0.00 sec  0.00 sec 
[11/09 21:22:25    831s] (I)        4  Read blackboxes                       0.01%  0.00 sec  0.00 sec 
[11/09 21:22:25    831s] (I)        4  Set up via pillars                    0.00%  0.00 sec  0.00 sec 
[11/09 21:22:25    831s] (I)        5  Initialize 3D capacity               20.31%  0.08 sec  0.08 sec 
[11/09 21:22:25    831s] (I)        5  Read instance blockages               1.36%  0.01 sec  0.01 sec 
[11/09 21:22:25    831s] (I)        5  Read PG blockages                     0.57%  0.00 sec  0.00 sec 
[11/09 21:22:25    831s] (I)        5  Two Level Routing (Regular)           0.40%  0.00 sec  0.00 sec 
[11/09 21:22:25    831s] (I)        5  Two Level Routing (Strong)            0.37%  0.00 sec  0.00 sec 
[11/09 21:22:25    831s] (I)        5  Read halo blockages                   0.05%  0.00 sec  0.00 sec 
[11/09 21:22:25    831s] (I)        5  Legalize Blockage Violations          0.03%  0.00 sec  0.00 sec 
[11/09 21:22:25    831s] (I)        5  Read clock blockages                  0.01%  0.00 sec  0.00 sec 
[11/09 21:22:25    831s] (I)        5  Read other blockages                  0.01%  0.00 sec  0.00 sec 
[11/09 21:22:25    831s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[11/09 21:22:25    831s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[11/09 21:22:25    831s]         Early Global Route - eGR only step done. (took cpu=0:00:00.5 real=0:00:00.4)
[11/09 21:22:25    831s]       Routing using eGR only done.
[11/09 21:22:25    831s] Net route status summary:
[11/09 21:22:25    831s]   Clock:       312 (unrouted=1, trialRouted=0, noStatus=0, routed=311, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[11/09 21:22:25    831s]   Non-clock: 15269 (unrouted=163, trialRouted=15106, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=148, (crossesIlmBoundary AND tooFewTerms=0)])
[11/09 21:22:25    831s] 
[11/09 21:22:25    831s] CCOPT: Done with clock implementation routing.
[11/09 21:22:25    831s] 
[11/09 21:22:25    831s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.5 real=0:00:00.5)
[11/09 21:22:25    831s]     Clock implementation routing done.
[11/09 21:22:25    831s]     Leaving CCOpt scope - extractRC...
[11/09 21:22:25    831s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[11/09 21:22:25    831s] Extraction called for design 'soc_top' of instances=15627 and nets=15581 using extraction engine 'preRoute' .
[11/09 21:22:25    831s] PreRoute RC Extraction called for design soc_top.
[11/09 21:22:25    831s] RC Extraction called in multi-corner(2) mode.
[11/09 21:22:25    831s] RCMode: PreRoute
[11/09 21:22:25    831s]       RC Corner Indexes            0       1   
[11/09 21:22:25    831s] Capacitance Scaling Factor   : 1.00000 1.00000 
[11/09 21:22:25    831s] Resistance Scaling Factor    : 1.00000 1.00000 
[11/09 21:22:25    831s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[11/09 21:22:25    831s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[11/09 21:22:25    831s] Shrink Factor                : 1.00000
[11/09 21:22:25    831s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/09 21:22:25    831s] Using capacitance table file ...
[11/09 21:22:25    831s] 
[11/09 21:22:25    831s] Trim Metal Layers:
[11/09 21:22:25    831s] LayerId::1 widthSet size::4
[11/09 21:22:25    831s] LayerId::2 widthSet size::4
[11/09 21:22:25    831s] LayerId::3 widthSet size::4
[11/09 21:22:25    831s] LayerId::4 widthSet size::4
[11/09 21:22:25    831s] LayerId::5 widthSet size::4
[11/09 21:22:25    831s] LayerId::6 widthSet size::3
[11/09 21:22:25    831s] Updating RC grid for preRoute extraction ...
[11/09 21:22:25    831s] eee: pegSigSF::1.070000
[11/09 21:22:25    831s] Initializing multi-corner capacitance tables ... 
[11/09 21:22:25    831s] Initializing multi-corner resistance tables ...
[11/09 21:22:25    831s] eee: l::1 avDens::0.130419 usedTrk::3794.659821 availTrk::29095.804833 sigTrk::3794.659821
[11/09 21:22:25    831s] eee: l::2 avDens::0.134719 usedTrk::3791.578193 availTrk::28144.435177 sigTrk::3791.578193
[11/09 21:22:25    831s] eee: l::3 avDens::0.312163 usedTrk::9133.871948 availTrk::29259.961936 sigTrk::9133.871948
[11/09 21:22:25    831s] eee: l::4 avDens::0.152367 usedTrk::4396.837369 availTrk::28856.900804 sigTrk::4396.837369
[11/09 21:22:25    831s] eee: l::5 avDens::0.024396 usedTrk::840.185459 availTrk::34440.000000 sigTrk::840.185459
[11/09 21:22:25    831s] eee: l::6 avDens::0.047566 usedTrk::802.443878 availTrk::16870.000000 sigTrk::802.443878
[11/09 21:22:25    831s] {RT wc 0 4 4 0}
[11/09 21:22:25    831s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.303081 uaWl=1.000000 uaWlH=0.249945 aWlH=0.000000 lMod=0 pMax=0.839600 pMod=82 wcR=0.555600 newSi=0.001600 wHLS=1.389000 siPrev=0 viaL=0.000000
[11/09 21:22:25    831s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 3806.809M)
[11/09 21:22:25    831s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[11/09 21:22:25    831s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.2 real=0:00:00.2)
[11/09 21:22:25    831s]     Leaving CCOpt scope - Initializing placement interface...
[11/09 21:22:25    831s] OPERPROF: Starting DPlace-Init at level 1, MEM:3806.8M, EPOCH TIME: 1731212545.977620
[11/09 21:22:25    831s] Processing tracks to init pin-track alignment.
[11/09 21:22:25    831s] z: 2, totalTracks: 1
[11/09 21:22:25    831s] z: 4, totalTracks: 1
[11/09 21:22:25    831s] z: 6, totalTracks: 1
[11/09 21:22:25    831s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/09 21:22:25    831s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3806.8M, EPOCH TIME: 1731212545.986946
[11/09 21:22:25    831s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:22:25    831s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:22:25    831s] 
[11/09 21:22:25    831s]  Pre_CCE_Colorizing is not ON! (0:0:27:0)
[11/09 21:22:25    831s] OPERPROF:     Starting CMU at level 3, MEM:3806.8M, EPOCH TIME: 1731212545.995126
[11/09 21:22:25    831s] OPERPROF:     Finished CMU at level 3, CPU:0.002, REAL:0.002, MEM:3838.8M, EPOCH TIME: 1731212545.996756
[11/09 21:22:25    831s] 
[11/09 21:22:25    831s] Bad Lib Cell Checking (CMU) is done! (0)
[11/09 21:22:25    831s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.013, REAL:0.012, MEM:3806.8M, EPOCH TIME: 1731212545.998923
[11/09 21:22:25    831s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3806.8M, EPOCH TIME: 1731212545.998975
[11/09 21:22:25    831s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3806.8M, EPOCH TIME: 1731212545.999216
[11/09 21:22:26    831s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:01.0, mem=3806.8MB).
[11/09 21:22:26    831s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.025, REAL:0.024, MEM:3806.8M, EPOCH TIME: 1731212546.001288
[11/09 21:22:26    831s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 21:22:26    831s]     Legalizer reserving space for clock trees
[11/09 21:22:26    831s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'clk_pad'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '90.000um' and height = '233.200um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[11/09 21:22:26    831s]     Calling post conditioning for eGRPC...
[11/09 21:22:26    831s]       eGRPC...
[11/09 21:22:26    831s]         eGRPC active optimizations:
[11/09 21:22:26    831s]          - Move Down
[11/09 21:22:26    831s]          - Downsizing before DRV sizing
[11/09 21:22:26    831s]          - DRV fixing with sizing
[11/09 21:22:26    831s]          - Move to fanout
[11/09 21:22:26    831s]          - Cloning
[11/09 21:22:26    831s]         
[11/09 21:22:26    831s]         Currently running CTS, using active skew data
[11/09 21:22:26    831s]         Reset bufferability constraints...
[11/09 21:22:26    831s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[11/09 21:22:26    831s]         Clock tree timing engine global stage delay update for wc:setup.late...
[11/09 21:22:26    831s] End AAE Lib Interpolated Model. (MEM=3806.81 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:22:26    831s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner wc.
[11/09 21:22:26    831s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
[11/09 21:22:26    832s]         Clock tree timing engine global stage delay update for wc:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/09 21:22:26    832s]         Reset bufferability constraints done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/09 21:22:26    832s]         Clock DAG stats eGRPC initial state:
[11/09 21:22:26    832s]           cell counts      : b=309, i=1, icg=0, dcg=0, l=1, total=311
[11/09 21:22:26    832s]           sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
[11/09 21:22:26    832s]           misc counts      : r=1, pp=0
[11/09 21:22:26    832s]           cell areas       : b=3391.584um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24386.170um^2
[11/09 21:22:26    832s]           cell capacitance : b=0.356pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.378pF
[11/09 21:22:26    832s]           sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
[11/09 21:22:26    832s]           wire capacitance : top=0.000pF, trunk=2.146pF, leaf=2.433pF, total=4.579pF
[11/09 21:22:26    832s]           wire lengths     : top=0.000um, trunk=12148.895um, leaf=13609.075um, total=25757.970um
[11/09 21:22:26    832s]           hp wire lengths  : top=0.000um, trunk=11772.560um, leaf=11263.085um, total=23035.645um
[11/09 21:22:26    832s]         Clock DAG net violations eGRPC initial state:
[11/09 21:22:26    832s]           Remaining Transition : {count=12, worst=[8.226ns, 8.205ns, 2.021ns, 1.957ns, 1.397ns, 1.383ns, 0.026ns, 0.024ns, 0.016ns, 0.010ns, ...]} avg=1.939ns sd=3.040ns sum=23.273ns
[11/09 21:22:26    832s]           Capacitance          : {count=1, worst=[1.020pF]} avg=1.020pF sd=0.000pF sum=1.020pF
[11/09 21:22:26    832s]         Clock DAG primary half-corner transition distribution eGRPC initial state:
[11/09 21:22:26    832s]           Trunk : target=0.886ns count=114 avg=0.451ns sd=0.230ns min=0.000ns max=0.902ns {67 <= 0.532ns, 32 <= 0.709ns, 7 <= 0.797ns, 5 <= 0.842ns, 2 <= 0.886ns} {1 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 0 > 1.329ns}
[11/09 21:22:26    832s]           Leaf  : target=0.886ns count=198 avg=0.845ns sd=0.884ns min=0.210ns max=9.112ns {15 <= 0.532ns, 62 <= 0.709ns, 67 <= 0.797ns, 18 <= 0.842ns, 25 <= 0.886ns} {5 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
[11/09 21:22:26    832s]         Clock DAG library cell distribution eGRPC initial state {count}:
[11/09 21:22:26    832s]            Bufs: BUFX1: 309 
[11/09 21:22:26    832s]            Invs: INVX2: 1 
[11/09 21:22:26    832s]          Logics: pad_in: 1 
[11/09 21:22:26    832s]         Clock DAG hash eGRPC initial state: 15329650084473878731 10564711850858928948
[11/09 21:22:26    832s]         CTS services accumulated run-time stats eGRPC initial state:
[11/09 21:22:26    832s]           delay calculator: calls=47122, total_wall_time=0.996s, mean_wall_time=0.021ms
[11/09 21:22:26    832s]           legalizer: calls=28649, total_wall_time=0.421s, mean_wall_time=0.015ms
[11/09 21:22:26    832s]           steiner router: calls=31896, total_wall_time=1.985s, mean_wall_time=0.062ms
[11/09 21:22:26    832s]         Primary reporting skew groups eGRPC initial state:
[11/09 21:22:26    832s]           skew_group clk/constraint: insertion delay [min=4.774, max=5.088, avg=4.917, sd=0.062], skew [0.313 vs 0.221*], 92.7% {4.814, 5.035} (wid=0.899 ws=0.867) (gid=5.053 gs=0.889)
[11/09 21:22:26    832s]               min path sink: soc/soc_cpu_genblk1.pcpi_mul_rs2_reg[12]/CLK
[11/09 21:22:26    832s]               max path sink: soc/soc_cpu_count_cycle_reg[33]/CLK
[11/09 21:22:26    832s]         Skew group summary eGRPC initial state:
[11/09 21:22:26    832s]           skew_group clk/constraint: insertion delay [min=4.774, max=5.088, avg=4.917, sd=0.062], skew [0.313 vs 0.221*], 92.7% {4.814, 5.035} (wid=0.899 ws=0.867) (gid=5.053 gs=0.889)
[11/09 21:22:26    832s]         eGRPC Moving buffers...
[11/09 21:22:26    832s]           Clock DAG hash before 'eGRPC Moving buffers': 15329650084473878731 10564711850858928948
[11/09 21:22:26    832s]           CTS services accumulated run-time stats before 'eGRPC Moving buffers':
[11/09 21:22:26    832s]             delay calculator: calls=47122, total_wall_time=0.996s, mean_wall_time=0.021ms
[11/09 21:22:26    832s]             legalizer: calls=28649, total_wall_time=0.421s, mean_wall_time=0.015ms
[11/09 21:22:26    832s]             steiner router: calls=31896, total_wall_time=1.985s, mean_wall_time=0.062ms
[11/09 21:22:26    832s]           Violation analysis...
[11/09 21:22:26    832s]           Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 21:22:26    832s]           Moving buffers down: ...20% ...40% ...60% ...80% ...100% 
[11/09 21:22:26    832s]           
[11/09 21:22:26    832s]             Nodes to move:         12
[11/09 21:22:26    832s]             Processed:             12
[11/09 21:22:26    832s]             Moved (slew improved): 0
[11/09 21:22:26    832s]             Moved (slew fixed):    0
[11/09 21:22:26    832s]             Not moved:             12
[11/09 21:22:26    832s]           Clock DAG stats after 'eGRPC Moving buffers':
[11/09 21:22:26    832s]             cell counts      : b=309, i=1, icg=0, dcg=0, l=1, total=311
[11/09 21:22:26    832s]             sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
[11/09 21:22:26    832s]             misc counts      : r=1, pp=0
[11/09 21:22:26    832s]             cell areas       : b=3391.584um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24386.170um^2
[11/09 21:22:26    832s]             cell capacitance : b=0.356pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.378pF
[11/09 21:22:26    832s]             sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
[11/09 21:22:26    832s]             wire capacitance : top=0.000pF, trunk=2.146pF, leaf=2.433pF, total=4.579pF
[11/09 21:22:26    832s]             wire lengths     : top=0.000um, trunk=12148.895um, leaf=13609.075um, total=25757.970um
[11/09 21:22:26    832s]             hp wire lengths  : top=0.000um, trunk=11772.560um, leaf=11263.085um, total=23035.645um
[11/09 21:22:26    832s]           Clock DAG net violations after 'eGRPC Moving buffers':
[11/09 21:22:26    832s]             Remaining Transition : {count=12, worst=[8.226ns, 8.205ns, 2.021ns, 1.957ns, 1.397ns, 1.383ns, 0.026ns, 0.024ns, 0.016ns, 0.010ns, ...]} avg=1.939ns sd=3.040ns sum=23.273ns
[11/09 21:22:26    832s]             Capacitance          : {count=1, worst=[1.020pF]} avg=1.020pF sd=0.000pF sum=1.020pF
[11/09 21:22:26    832s]           Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
[11/09 21:22:26    832s]             Trunk : target=0.886ns count=114 avg=0.451ns sd=0.230ns min=0.000ns max=0.902ns {67 <= 0.532ns, 32 <= 0.709ns, 7 <= 0.797ns, 5 <= 0.842ns, 2 <= 0.886ns} {1 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 0 > 1.329ns}
[11/09 21:22:26    832s]             Leaf  : target=0.886ns count=198 avg=0.845ns sd=0.884ns min=0.210ns max=9.112ns {15 <= 0.532ns, 62 <= 0.709ns, 67 <= 0.797ns, 18 <= 0.842ns, 25 <= 0.886ns} {5 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
[11/09 21:22:26    832s]           Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
[11/09 21:22:26    832s]              Bufs: BUFX1: 309 
[11/09 21:22:26    832s]              Invs: INVX2: 1 
[11/09 21:22:26    832s]            Logics: pad_in: 1 
[11/09 21:22:26    832s]           Clock DAG hash after 'eGRPC Moving buffers': 15329650084473878731 10564711850858928948
[11/09 21:22:26    832s]           CTS services accumulated run-time stats after 'eGRPC Moving buffers':
[11/09 21:22:26    832s]             delay calculator: calls=47176, total_wall_time=0.998s, mean_wall_time=0.021ms
[11/09 21:22:26    832s]             legalizer: calls=28685, total_wall_time=0.427s, mean_wall_time=0.015ms
[11/09 21:22:26    832s]             steiner router: calls=31896, total_wall_time=1.985s, mean_wall_time=0.062ms
[11/09 21:22:26    832s]           Primary reporting skew groups after 'eGRPC Moving buffers':
[11/09 21:22:26    832s]             skew_group clk/constraint: insertion delay [min=4.774, max=5.088], skew [0.313 vs 0.221*]
[11/09 21:22:26    832s]                 min path sink: soc/soc_cpu_genblk1.pcpi_mul_rs2_reg[12]/CLK
[11/09 21:22:26    832s]                 max path sink: soc/soc_cpu_count_cycle_reg[33]/CLK
[11/09 21:22:26    832s]           Skew group summary after 'eGRPC Moving buffers':
[11/09 21:22:26    832s]             skew_group clk/constraint: insertion delay [min=4.774, max=5.088], skew [0.313 vs 0.221*]
[11/09 21:22:26    832s]           Legalizer API calls during this step: 36 succeeded with high effort: 36 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/09 21:22:26    832s]         eGRPC Moving buffers done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/09 21:22:26    832s]         eGRPC Initial Pass of Downsizing Clock Tree cells...
[11/09 21:22:26    832s]           Clock DAG hash before 'eGRPC Initial Pass of Downsizing Clock Tree cells': 15329650084473878731 10564711850858928948
[11/09 21:22:26    832s]           CTS services accumulated run-time stats before 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[11/09 21:22:26    832s]             delay calculator: calls=47176, total_wall_time=0.998s, mean_wall_time=0.021ms
[11/09 21:22:26    832s]             legalizer: calls=28685, total_wall_time=0.427s, mean_wall_time=0.015ms
[11/09 21:22:26    832s]             steiner router: calls=31896, total_wall_time=1.985s, mean_wall_time=0.062ms
[11/09 21:22:26    832s]           Artificially removing long paths...
[11/09 21:22:26    832s]             Clock DAG hash before 'Artificially removing long paths': 15329650084473878731 10564711850858928948
[11/09 21:22:26    832s]             CTS services accumulated run-time stats before 'Artificially removing long paths':
[11/09 21:22:26    832s]               delay calculator: calls=47176, total_wall_time=0.998s, mean_wall_time=0.021ms
[11/09 21:22:26    832s]               legalizer: calls=28685, total_wall_time=0.427s, mean_wall_time=0.015ms
[11/09 21:22:26    832s]               steiner router: calls=31896, total_wall_time=1.985s, mean_wall_time=0.062ms
[11/09 21:22:26    832s]             Artificially shortened 35 long paths. The largest offset applied was 0.046ns.
[11/09 21:22:26    832s]             
[11/09 21:22:26    832s]             
[11/09 21:22:26    832s]             Skew Group Offsets:
[11/09 21:22:26    832s]             
[11/09 21:22:26    832s]             --------------------------------------------------------------------------------------------
[11/09 21:22:26    832s]             Skew Group        Num.     Num.       Offset        Max        Previous Max.    Current Max.
[11/09 21:22:26    832s]                               Sinks    Offsets    Percentile    Offset     Path Delay       Path Delay
[11/09 21:22:26    832s]             --------------------------------------------------------------------------------------------
[11/09 21:22:26    832s]             clk/constraint    1206       35         2.902%      0.046ns       5.088ns         5.042ns
[11/09 21:22:26    832s]             --------------------------------------------------------------------------------------------
[11/09 21:22:26    832s]             
[11/09 21:22:26    832s]             Offsets Histogram:
[11/09 21:22:26    832s]             
[11/09 21:22:26    832s]             -------------------------------
[11/09 21:22:26    832s]             From (ns)    To (ns)      Count
[11/09 21:22:26    832s]             -------------------------------
[11/09 21:22:26    832s]             below          0.000        4
[11/09 21:22:26    832s]               0.000        0.005        4
[11/09 21:22:26    832s]               0.005        0.010        1
[11/09 21:22:26    832s]               0.010        0.015        7
[11/09 21:22:26    832s]               0.015        0.020        1
[11/09 21:22:26    832s]               0.020        0.025        0
[11/09 21:22:26    832s]               0.025        0.030        0
[11/09 21:22:26    832s]               0.030        0.035        1
[11/09 21:22:26    832s]               0.035        0.040        9
[11/09 21:22:26    832s]               0.040        0.045        4
[11/09 21:22:26    832s]               0.045      and above      4
[11/09 21:22:26    832s]             -------------------------------
[11/09 21:22:26    832s]             
[11/09 21:22:26    832s]             Mean=0.024ns Median=0.034ns Std.Dev=0.018ns
[11/09 21:22:26    832s]             
[11/09 21:22:26    832s]             
[11/09 21:22:26    832s]             Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/09 21:22:26    832s]           Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 21:22:26    832s]           Modifying slew-target multiplier from 1 to 0.9
[11/09 21:22:26    832s]           Downsizing prefiltering...
[11/09 21:22:26    832s]           Downsizing prefiltering done.
[11/09 21:22:26    832s]           Downsizing: ...20% ...40% ...60% ...80% ...100% 
[11/09 21:22:26    832s]           DoDownSizing Summary : numSized = 0, numUnchanged = 124, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 132, numSkippedDueToCloseToSkewTarget = 56
[11/09 21:22:26    832s]           CCOpt-eGRPC Downsizing: considered: 124, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 124, unsuccessful: 0, sized: 0
[11/09 21:22:26    832s]           Reverting slew-target multiplier from 0.9 to 1
[11/09 21:22:26    832s]           Reverting Artificially removing long paths...
[11/09 21:22:26    832s]             Clock DAG hash before 'Reverting Artificially removing long paths': 15329650084473878731 10564711850858928948
[11/09 21:22:26    832s]             CTS services accumulated run-time stats before 'Reverting Artificially removing long paths':
[11/09 21:22:26    832s]               delay calculator: calls=47556, total_wall_time=1.004s, mean_wall_time=0.021ms
[11/09 21:22:26    832s]               legalizer: calls=28809, total_wall_time=0.429s, mean_wall_time=0.015ms
[11/09 21:22:26    832s]               steiner router: calls=32152, total_wall_time=1.987s, mean_wall_time=0.062ms
[11/09 21:22:26    832s]             Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/09 21:22:26    832s]           Reverting Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 21:22:26    832s]           Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[11/09 21:22:26    832s]             cell counts      : b=309, i=1, icg=0, dcg=0, l=1, total=311
[11/09 21:22:26    832s]             sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
[11/09 21:22:26    832s]             misc counts      : r=1, pp=0
[11/09 21:22:26    832s]             cell areas       : b=3391.584um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24386.170um^2
[11/09 21:22:26    832s]             cell capacitance : b=0.356pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.378pF
[11/09 21:22:26    832s]             sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
[11/09 21:22:26    832s]             wire capacitance : top=0.000pF, trunk=2.146pF, leaf=2.433pF, total=4.579pF
[11/09 21:22:26    832s]             wire lengths     : top=0.000um, trunk=12148.895um, leaf=13609.075um, total=25757.970um
[11/09 21:22:26    832s]             hp wire lengths  : top=0.000um, trunk=11772.560um, leaf=11263.085um, total=23035.645um
[11/09 21:22:26    832s]           Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[11/09 21:22:26    832s]             Remaining Transition : {count=12, worst=[8.226ns, 8.205ns, 2.021ns, 1.957ns, 1.397ns, 1.383ns, 0.026ns, 0.024ns, 0.016ns, 0.010ns, ...]} avg=1.939ns sd=3.040ns sum=23.273ns
[11/09 21:22:26    832s]             Capacitance          : {count=1, worst=[1.020pF]} avg=1.020pF sd=0.000pF sum=1.020pF
[11/09 21:22:26    832s]           Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[11/09 21:22:26    832s]             Trunk : target=0.886ns count=114 avg=0.451ns sd=0.230ns min=0.000ns max=0.902ns {67 <= 0.532ns, 32 <= 0.709ns, 7 <= 0.797ns, 5 <= 0.842ns, 2 <= 0.886ns} {1 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 0 > 1.329ns}
[11/09 21:22:26    832s]             Leaf  : target=0.886ns count=198 avg=0.845ns sd=0.884ns min=0.210ns max=9.112ns {15 <= 0.532ns, 62 <= 0.709ns, 67 <= 0.797ns, 18 <= 0.842ns, 25 <= 0.886ns} {5 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
[11/09 21:22:26    832s]           Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
[11/09 21:22:26    832s]              Bufs: BUFX1: 309 
[11/09 21:22:26    832s]              Invs: INVX2: 1 
[11/09 21:22:26    832s]            Logics: pad_in: 1 
[11/09 21:22:26    832s]           Clock DAG hash after 'eGRPC Initial Pass of Downsizing Clock Tree cells': 15329650084473878731 10564711850858928948
[11/09 21:22:26    832s]           CTS services accumulated run-time stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[11/09 21:22:26    832s]             delay calculator: calls=47556, total_wall_time=1.004s, mean_wall_time=0.021ms
[11/09 21:22:26    832s]             legalizer: calls=28809, total_wall_time=0.429s, mean_wall_time=0.015ms
[11/09 21:22:26    832s]             steiner router: calls=32152, total_wall_time=1.987s, mean_wall_time=0.062ms
[11/09 21:22:26    832s]           Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[11/09 21:22:26    832s]             skew_group clk/constraint: insertion delay [min=4.774, max=5.088], skew [0.313 vs 0.221*]
[11/09 21:22:26    832s]                 min path sink: soc/soc_cpu_genblk1.pcpi_mul_rs2_reg[12]/CLK
[11/09 21:22:26    832s]                 max path sink: soc/soc_cpu_count_cycle_reg[33]/CLK
[11/09 21:22:26    832s]           Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[11/09 21:22:26    832s]             skew_group clk/constraint: insertion delay [min=4.774, max=5.088], skew [0.313 vs 0.221*]
[11/09 21:22:26    832s]           Legalizer API calls during this step: 124 succeeded with high effort: 124 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/09 21:22:26    832s]         eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.2 real=0:00:00.2)
[11/09 21:22:26    832s]         eGRPC Fixing DRVs...
[11/09 21:22:26    832s]           Clock DAG hash before 'eGRPC Fixing DRVs': 15329650084473878731 10564711850858928948
[11/09 21:22:26    832s]           CTS services accumulated run-time stats before 'eGRPC Fixing DRVs':
[11/09 21:22:26    832s]             delay calculator: calls=47556, total_wall_time=1.004s, mean_wall_time=0.021ms
[11/09 21:22:26    832s]             legalizer: calls=28809, total_wall_time=0.429s, mean_wall_time=0.015ms
[11/09 21:22:26    832s]             steiner router: calls=32152, total_wall_time=1.987s, mean_wall_time=0.062ms
[11/09 21:22:26    832s]           Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[11/09 21:22:26    832s]           CCOpt-eGRPC: considered: 312, tested: 312, violation detected: 13, violation ignored (due to small violation): 1, cannot run: 1, attempted: 11, unsuccessful: 0, sized: 0
[11/09 21:22:26    832s]           
[11/09 21:22:26    832s]           Statistics: Fix DRVs (cell sizing):
[11/09 21:22:26    832s]           ===================================
[11/09 21:22:26    832s]           
[11/09 21:22:26    832s]           Cell changes by Net Type:
[11/09 21:22:26    832s]           
[11/09 21:22:26    832s]           -------------------------------------------------------------------------------------------------------------------
[11/09 21:22:26    832s]           Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[11/09 21:22:26    832s]           -------------------------------------------------------------------------------------------------------------------
[11/09 21:22:26    832s]           top                0                    0           0            0                    0                  0
[11/09 21:22:26    832s]           trunk              1 [9.1%]             0           0            0                    0 (0.0%)           1 (100.0%)
[11/09 21:22:26    832s]           leaf              10 [90.9%]            0           0            0                    0 (0.0%)          10 (100.0%)
[11/09 21:22:26    832s]           -------------------------------------------------------------------------------------------------------------------
[11/09 21:22:26    832s]           Total             11 [100.0%]           0           0            0                    0 (0.0%)          11 (100.0%)
[11/09 21:22:26    832s]           -------------------------------------------------------------------------------------------------------------------
[11/09 21:22:26    832s]           
[11/09 21:22:26    832s]           Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 11, Area change: 0.000um^2 (0.000%)
[11/09 21:22:26    832s]           Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[11/09 21:22:26    832s]           
[11/09 21:22:26    832s]           Clock DAG stats after 'eGRPC Fixing DRVs':
[11/09 21:22:26    832s]             cell counts      : b=309, i=1, icg=0, dcg=0, l=1, total=311
[11/09 21:22:26    832s]             sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
[11/09 21:22:26    832s]             misc counts      : r=1, pp=0
[11/09 21:22:26    832s]             cell areas       : b=3391.584um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24386.170um^2
[11/09 21:22:26    832s]             cell capacitance : b=0.356pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.378pF
[11/09 21:22:26    832s]             sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
[11/09 21:22:26    832s]             wire capacitance : top=0.000pF, trunk=2.146pF, leaf=2.433pF, total=4.579pF
[11/09 21:22:26    832s]             wire lengths     : top=0.000um, trunk=12148.895um, leaf=13609.075um, total=25757.970um
[11/09 21:22:26    832s]             hp wire lengths  : top=0.000um, trunk=11772.560um, leaf=11263.085um, total=23035.645um
[11/09 21:22:26    832s]           Clock DAG net violations after 'eGRPC Fixing DRVs':
[11/09 21:22:26    832s]             Remaining Transition : {count=12, worst=[8.226ns, 8.205ns, 2.021ns, 1.957ns, 1.397ns, 1.383ns, 0.026ns, 0.024ns, 0.016ns, 0.010ns, ...]} avg=1.939ns sd=3.040ns sum=23.273ns
[11/09 21:22:26    832s]             Capacitance          : {count=1, worst=[1.020pF]} avg=1.020pF sd=0.000pF sum=1.020pF
[11/09 21:22:26    832s]           Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
[11/09 21:22:26    832s]             Trunk : target=0.886ns count=114 avg=0.451ns sd=0.230ns min=0.000ns max=0.902ns {67 <= 0.532ns, 32 <= 0.709ns, 7 <= 0.797ns, 5 <= 0.842ns, 2 <= 0.886ns} {1 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 0 > 1.329ns}
[11/09 21:22:26    832s]             Leaf  : target=0.886ns count=198 avg=0.845ns sd=0.884ns min=0.210ns max=9.112ns {15 <= 0.532ns, 62 <= 0.709ns, 67 <= 0.797ns, 18 <= 0.842ns, 25 <= 0.886ns} {5 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
[11/09 21:22:26    832s]           Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
[11/09 21:22:26    832s]              Bufs: BUFX1: 309 
[11/09 21:22:26    832s]              Invs: INVX2: 1 
[11/09 21:22:26    832s]            Logics: pad_in: 1 
[11/09 21:22:26    832s]           Clock DAG hash after 'eGRPC Fixing DRVs': 15329650084473878731 10564711850858928948
[11/09 21:22:26    832s]           CTS services accumulated run-time stats after 'eGRPC Fixing DRVs':
[11/09 21:22:26    832s]             delay calculator: calls=47589, total_wall_time=1.005s, mean_wall_time=0.021ms
[11/09 21:22:26    832s]             legalizer: calls=28820, total_wall_time=0.429s, mean_wall_time=0.015ms
[11/09 21:22:26    832s]             steiner router: calls=32174, total_wall_time=1.987s, mean_wall_time=0.062ms
[11/09 21:22:26    832s]           Primary reporting skew groups after 'eGRPC Fixing DRVs':
[11/09 21:22:26    832s]             skew_group clk/constraint: insertion delay [min=4.774, max=5.088], skew [0.313 vs 0.221*]
[11/09 21:22:26    832s]                 min path sink: soc/soc_cpu_genblk1.pcpi_mul_rs2_reg[12]/CLK
[11/09 21:22:26    832s]                 max path sink: soc/soc_cpu_count_cycle_reg[33]/CLK
[11/09 21:22:26    832s]           Skew group summary after 'eGRPC Fixing DRVs':
[11/09 21:22:26    832s]             skew_group clk/constraint: insertion delay [min=4.774, max=5.088], skew [0.313 vs 0.221*]
[11/09 21:22:26    832s]           Legalizer API calls during this step: 11 succeeded with high effort: 11 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/09 21:22:26    832s]         eGRPC Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 21:22:26    832s]         
[11/09 21:22:26    832s]         Slew Diagnostics: After DRV fixing
[11/09 21:22:26    832s]         ==================================
[11/09 21:22:26    832s]         
[11/09 21:22:26    832s]         Global Causes:
[11/09 21:22:26    832s]         
[11/09 21:22:26    832s]         -------------------------------------
[11/09 21:22:26    832s]         Cause
[11/09 21:22:26    832s]         -------------------------------------
[11/09 21:22:26    832s]         DRV fixing with buffering is disabled
[11/09 21:22:26    832s]         -------------------------------------
[11/09 21:22:26    832s]         
[11/09 21:22:26    832s]         Top 5 overslews:
[11/09 21:22:26    832s]         
[11/09 21:22:26    832s]         -----------------------------------------------------------------------------
[11/09 21:22:26    832s]         Overslew    Causes                                  Driving Pin
[11/09 21:22:26    832s]         -----------------------------------------------------------------------------
[11/09 21:22:26    832s]         8.226ns     Inst already optimally sized (BUFX1)    soc/CTS_ccl_a_buf_00193/Z
[11/09 21:22:26    832s]         8.205ns     Inst already optimally sized (BUFX1)    soc/CTS_ccl_a_buf_00192/Z
[11/09 21:22:26    832s]         2.021ns     Inst already optimally sized (BUFX1)    soc/CTS_ccl_a_buf_00194/Z
[11/09 21:22:26    832s]         1.957ns     Inst already optimally sized (BUFX1)    soc/CTS_ccl_a_buf_00196/Z
[11/09 21:22:26    832s]         1.397ns     Inst already optimally sized (BUFX1)    soc/CTS_ccl_a_buf_00195/Z
[11/09 21:22:26    832s]         -----------------------------------------------------------------------------
[11/09 21:22:26    832s]         
[11/09 21:22:26    832s]         Slew diagnostics counts from the 12 nodes with slew violations (the 1 nodes with only other violation types are excluded):
[11/09 21:22:26    832s]         
[11/09 21:22:26    832s]         ------------------------------------------------------
[11/09 21:22:26    832s]         Cause                                       Occurences
[11/09 21:22:26    832s]         ------------------------------------------------------
[11/09 21:22:26    832s]         Inst already optimally sized                    11
[11/09 21:22:26    832s]         Violation below threshold for DRV sizing         1
[11/09 21:22:26    832s]         ------------------------------------------------------
[11/09 21:22:26    832s]         
[11/09 21:22:26    832s]         Violation diagnostics counts from the 13 nodes that have violations:
[11/09 21:22:26    832s]         
[11/09 21:22:26    832s]         ------------------------------------------------------
[11/09 21:22:26    832s]         Cause                                       Occurences
[11/09 21:22:26    832s]         ------------------------------------------------------
[11/09 21:22:26    832s]         Inst already optimally sized                    11
[11/09 21:22:26    832s]         Violation below threshold for DRV sizing         1
[11/09 21:22:26    832s]         Sizing not permitted                             1
[11/09 21:22:26    832s]         ------------------------------------------------------
[11/09 21:22:26    832s]         
[11/09 21:22:26    832s]         Reconnecting optimized routes...
[11/09 21:22:26    832s]         Reset timing graph...
[11/09 21:22:26    832s] Ignoring AAE DB Resetting ...
[11/09 21:22:26    832s]         Reset timing graph done.
[11/09 21:22:26    832s] **WARN: (IMPCCOPT-1304):	Net clk unexpectedly has no routing present after clock post-route optimization. Net will be implemented by a later routing step.
[11/09 21:22:26    832s]         Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 21:22:26    832s]         Violation analysis...
[11/09 21:22:26    832s] End AAE Lib Interpolated Model. (MEM=3851.12 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:22:26    832s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 21:22:26    832s]         Moving clock insts towards fanout...
[11/09 21:22:26    832s]         Move to sink centre: considered=6, unsuccessful=0, alreadyClose=0, noImprovementFound=4, degradedSlew=0, degradedSkew=0, insufficientImprovement=0, accepted=2
[11/09 21:22:26    832s]         Moving clock insts towards fanout done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/09 21:22:26    832s]         Clock instances to consider for cloning: 0
[11/09 21:22:26    832s]         Reset timing graph...
[11/09 21:22:26    832s] Ignoring AAE DB Resetting ...
[11/09 21:22:26    832s]         Reset timing graph done.
[11/09 21:22:26    832s]         Set dirty flag on 2 instances, 4 nets
[11/09 21:22:26    832s] End AAE Lib Interpolated Model. (MEM=3851.12 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:22:26    832s]         Clock DAG stats before routing clock trees:
[11/09 21:22:26    832s]           cell counts      : b=309, i=1, icg=0, dcg=0, l=1, total=311
[11/09 21:22:26    832s]           sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
[11/09 21:22:26    832s]           misc counts      : r=1, pp=0
[11/09 21:22:26    832s]           cell areas       : b=3391.584um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24386.170um^2
[11/09 21:22:26    832s]           cell capacitance : b=0.356pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.378pF
[11/09 21:22:26    832s]           sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
[11/09 21:22:26    832s]           wire capacitance : top=0.000pF, trunk=2.146pF, leaf=2.433pF, total=4.579pF
[11/09 21:22:26    832s]           wire lengths     : top=0.000um, trunk=12148.895um, leaf=13609.075um, total=25757.970um
[11/09 21:22:26    832s]           hp wire lengths  : top=0.000um, trunk=11779.840um, leaf=11263.085um, total=23042.925um
[11/09 21:22:26    832s]         Clock DAG net violations before routing clock trees:
[11/09 21:22:26    832s]           Remaining Transition : {count=12, worst=[8.226ns, 8.205ns, 2.021ns, 1.957ns, 1.397ns, 1.383ns, 0.026ns, 0.024ns, 0.016ns, 0.010ns, ...]} avg=1.939ns sd=3.040ns sum=23.273ns
[11/09 21:22:26    832s]           Capacitance          : {count=1, worst=[1.020pF]} avg=1.020pF sd=0.000pF sum=1.020pF
[11/09 21:22:26    832s]         Clock DAG primary half-corner transition distribution before routing clock trees:
[11/09 21:22:26    832s]           Trunk : target=0.886ns count=114 avg=0.451ns sd=0.230ns min=0.000ns max=0.902ns {67 <= 0.532ns, 32 <= 0.709ns, 7 <= 0.797ns, 5 <= 0.842ns, 2 <= 0.886ns} {1 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 0 > 1.329ns}
[11/09 21:22:26    832s]           Leaf  : target=0.886ns count=198 avg=0.845ns sd=0.884ns min=0.210ns max=9.112ns {15 <= 0.532ns, 62 <= 0.709ns, 67 <= 0.797ns, 18 <= 0.842ns, 25 <= 0.886ns} {5 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
[11/09 21:22:26    832s]         Clock DAG library cell distribution before routing clock trees {count}:
[11/09 21:22:26    832s]            Bufs: BUFX1: 309 
[11/09 21:22:26    832s]            Invs: INVX2: 1 
[11/09 21:22:26    832s]          Logics: pad_in: 1 
[11/09 21:22:26    832s]         Clock DAG hash before routing clock trees: 9471345583344276782 1055960235900200057
[11/09 21:22:26    832s]         CTS services accumulated run-time stats before routing clock trees:
[11/09 21:22:26    832s]           delay calculator: calls=47835, total_wall_time=1.009s, mean_wall_time=0.021ms
[11/09 21:22:26    832s]           legalizer: calls=28848, total_wall_time=0.430s, mean_wall_time=0.015ms
[11/09 21:22:26    832s]           steiner router: calls=32243, total_wall_time=1.992s, mean_wall_time=0.062ms
[11/09 21:22:26    832s]         Primary reporting skew groups before routing clock trees:
[11/09 21:22:26    832s]           skew_group clk/constraint: insertion delay [min=4.774, max=5.088, avg=4.917, sd=0.062], skew [0.313 vs 0.221*], 92.7% {4.814, 5.035} (wid=0.899 ws=0.867) (gid=5.053 gs=0.889)
[11/09 21:22:26    832s]               min path sink: soc/soc_cpu_genblk1.pcpi_mul_rs2_reg[12]/CLK
[11/09 21:22:26    832s]               max path sink: soc/soc_cpu_count_cycle_reg[33]/CLK
[11/09 21:22:26    832s]         Skew group summary before routing clock trees:
[11/09 21:22:26    832s]           skew_group clk/constraint: insertion delay [min=4.774, max=5.088, avg=4.917, sd=0.062], skew [0.313 vs 0.221*], 92.7% {4.814, 5.035} (wid=0.899 ws=0.867) (gid=5.053 gs=0.889)
[11/09 21:22:26    832s]       eGRPC done.
[11/09 21:22:26    832s]     Calling post conditioning for eGRPC done.
[11/09 21:22:26    832s]   eGR Post Conditioning loop iteration 0 done.
[11/09 21:22:26    832s]   Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
[11/09 21:22:26    832s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'clk_pad'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '90.000um' and height = '233.200um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[11/09 21:22:26    832s]   Leaving CCOpt scope - Cleaning up placement interface...
[11/09 21:22:26    832s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3860.7M, EPOCH TIME: 1731212546.519826
[11/09 21:22:26    832s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:163).
[11/09 21:22:26    832s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:22:26    832s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:22:26    832s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:22:26    832s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.031, REAL:0.028, MEM:2809.7M, EPOCH TIME: 1731212546.548107
[11/09 21:22:26    832s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 21:22:26    832s]   Leaving CCOpt scope - ClockRefiner...
[11/09 21:22:26    832s]   Assigned high priority to 0 instances.
[11/09 21:22:26    832s]   Soft fixed 311 clock instances.
[11/09 21:22:26    832s]   Performing Single Pass Refine Place.
[11/09 21:22:26    832s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : full DRC checks enabled, Datapath : full DRC checks enabled
[11/09 21:22:26    832s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2800.1M, EPOCH TIME: 1731212546.553292
[11/09 21:22:26    832s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2800.1M, EPOCH TIME: 1731212546.553363
[11/09 21:22:26    832s] Processing tracks to init pin-track alignment.
[11/09 21:22:26    832s] z: 2, totalTracks: 1
[11/09 21:22:26    832s] z: 4, totalTracks: 1
[11/09 21:22:26    832s] z: 6, totalTracks: 1
[11/09 21:22:26    832s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/09 21:22:26    832s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2800.1M, EPOCH TIME: 1731212546.562362
[11/09 21:22:26    832s] Info: 310 insts are soft-fixed.
[11/09 21:22:26    832s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:22:26    832s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:22:26    832s] 
[11/09 21:22:26    832s]  Pre_CCE_Colorizing is not ON! (0:0:27:0)
[11/09 21:22:26    832s] # Found 2 fixed insts to be non-legal.
[11/09 21:22:26    832s] OPERPROF:       Starting CMU at level 4, MEM:2800.1M, EPOCH TIME: 1731212546.570749
[11/09 21:22:26    832s] OPERPROF:       Finished CMU at level 4, CPU:0.002, REAL:0.002, MEM:2832.1M, EPOCH TIME: 1731212546.572592
[11/09 21:22:26    832s] 
[11/09 21:22:26    832s] Bad Lib Cell Checking (CMU) is done! (0)
[11/09 21:22:26    832s] Info: 310 insts are soft-fixed.
[11/09 21:22:26    832s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.014, REAL:0.013, MEM:2800.1M, EPOCH TIME: 1731212546.575288
[11/09 21:22:26    832s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2800.1M, EPOCH TIME: 1731212546.575339
[11/09 21:22:26    832s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2800.1M, EPOCH TIME: 1731212546.575586
[11/09 21:22:26    832s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2800.1MB).
[11/09 21:22:26    832s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.025, REAL:0.024, MEM:2800.1M, EPOCH TIME: 1731212546.577636
[11/09 21:22:26    832s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.025, REAL:0.024, MEM:2800.1M, EPOCH TIME: 1731212546.577667
[11/09 21:22:26    832s] TDRefine: refinePlace mode is spiral
[11/09 21:22:26    832s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.4732.4
[11/09 21:22:26    832s] OPERPROF: Starting RefinePlace at level 1, MEM:2800.1M, EPOCH TIME: 1731212546.577725
[11/09 21:22:26    832s] *** Starting refinePlace (0:13:53 mem=2800.1M) ***
[11/09 21:22:26    832s] Total net bbox length = 5.953e+05 (3.209e+05 2.744e+05) (ext = 1.296e+04)
[11/09 21:22:26    832s] 
[11/09 21:22:26    832s]  Pre_CCE_Colorizing is not ON! (0:0:27:0)
[11/09 21:22:26    832s] Info: 310 insts are soft-fixed.
[11/09 21:22:26    832s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/09 21:22:26    832s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/09 21:22:26    832s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/09 21:22:26    832s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2800.1M, EPOCH TIME: 1731212546.600338
[11/09 21:22:26    832s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.001, REAL:0.001, MEM:2800.1M, EPOCH TIME: 1731212546.600962
[11/09 21:22:26    832s] (I)      Default pattern map key = soc_top_default.
[11/09 21:22:26    832s] (I)      Default pattern map key = soc_top_default.
[11/09 21:22:26    832s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2800.1M, EPOCH TIME: 1731212546.604239
[11/09 21:22:26    832s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.001, REAL:0.001, MEM:2800.1M, EPOCH TIME: 1731212546.604860
[11/09 21:22:26    832s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2800.1M, EPOCH TIME: 1731212546.604905
[11/09 21:22:26    832s] Starting refinePlace ...
[11/09 21:22:26    832s] (I)      Default pattern map key = soc_top_default.
[11/09 21:22:26    832s] One DDP V2 for no tweak run.
[11/09 21:22:26    832s] (I)      Default pattern map key = soc_top_default.
[11/09 21:22:26    832s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2800.1M, EPOCH TIME: 1731212546.638008
[11/09 21:22:26    832s] DDP initSite1 nrRow 232 nrJob 232
[11/09 21:22:26    832s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2800.1M, EPOCH TIME: 1731212546.638086
[11/09 21:22:26    832s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2800.1M, EPOCH TIME: 1731212546.638337
[11/09 21:22:26    832s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2800.1M, EPOCH TIME: 1731212546.638371
[11/09 21:22:26    832s] DDP markSite nrRow 232 nrJob 232
[11/09 21:22:26    832s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.001, REAL:0.001, MEM:2800.1M, EPOCH TIME: 1731212546.639005
[11/09 21:22:26    832s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.002, REAL:0.001, MEM:2800.1M, EPOCH TIME: 1731212546.639039
[11/09 21:22:26    832s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2800.1M, EPOCH TIME: 1731212546.643387
[11/09 21:22:26    832s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:2800.1M, EPOCH TIME: 1731212546.643439
[11/09 21:22:26    832s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.004, REAL:0.002, MEM:2800.1M, EPOCH TIME: 1731212546.645482
[11/09 21:22:26    832s] ** Cut row section cpu time 0:00:00.0.
[11/09 21:22:26    832s]  ** Cut row section real time 0:00:00.0.
[11/09 21:22:26    832s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.004, REAL:0.002, MEM:2800.1M, EPOCH TIME: 1731212546.645611
[11/09 21:22:26    832s]   Spread Effort: high, standalone mode, useDDP on.
[11/09 21:22:26    832s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=2800.1MB) @(0:13:53 - 0:13:53).
[11/09 21:22:26    832s] Move report: preRPlace moves 227 insts, mean move: 1.74 um, max move: 6.16 um 
[11/09 21:22:26    832s] 	Max move on inst (soc/soc_spimemio_config_csb_reg): (1073.20, 572.00) --> (1075.44, 575.92)
[11/09 21:22:26    832s] 	Length: 22 sites, height: 1 rows, site name: core7T, cell type: DFFQX1
[11/09 21:22:26    832s] wireLenOptFixPriorityInst 1200 inst fixed
[11/09 21:22:26    832s] 
[11/09 21:22:26    832s] Running Spiral MT with 2 threads  fetchWidth=143 
[11/09 21:22:26    833s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[11/09 21:22:26    833s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[11/09 21:22:26    833s] [CPU] RefinePlace/Commit (cpu=0:00:00.2, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.2, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[11/09 21:22:26    833s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=2800.1MB) @(0:13:53 - 0:13:53).
[11/09 21:22:26    833s] Move report: Detail placement moves 227 insts, mean move: 1.74 um, max move: 6.16 um 
[11/09 21:22:26    833s] 	Max move on inst (soc/soc_spimemio_config_csb_reg): (1073.20, 572.00) --> (1075.44, 575.92)
[11/09 21:22:26    833s] 	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 2800.1MB
[11/09 21:22:26    833s] Statistics of distance of Instance movement in refine placement:
[11/09 21:22:26    833s]   maximum (X+Y) =         6.16 um
[11/09 21:22:26    833s]   inst (soc/soc_spimemio_config_csb_reg) with max move: (1073.2, 572) -> (1075.44, 575.92)
[11/09 21:22:26    833s]   mean    (X+Y) =         1.74 um
[11/09 21:22:26    833s] Summary Report:
[11/09 21:22:26    833s] Instances move: 227 (out of 15279 movable)
[11/09 21:22:26    833s] Instances flipped: 0
[11/09 21:22:26    833s] Mean displacement: 1.74 um
[11/09 21:22:26    833s] Max displacement: 6.16 um (Instance: soc/soc_spimemio_config_csb_reg) (1073.2, 572) -> (1075.44, 575.92)
[11/09 21:22:26    833s] 	Length: 22 sites, height: 1 rows, site name: core7T, cell type: DFFQX1
[11/09 21:22:26    833s] Total instances moved : 227
[11/09 21:22:26    833s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.495, REAL:0.338, MEM:2800.1M, EPOCH TIME: 1731212546.943383
[11/09 21:22:26    833s] Total net bbox length = 5.955e+05 (3.211e+05 2.744e+05) (ext = 1.296e+04)
[11/09 21:22:26    833s] Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 2800.1MB
[11/09 21:22:26    833s] [CPU] RefinePlace/total (cpu=0:00:00.5, real=0:00:00.0, mem=2800.1MB) @(0:13:53 - 0:13:53).
[11/09 21:22:26    833s] *** Finished refinePlace (0:13:53 mem=2800.1M) ***
[11/09 21:22:26    833s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.4732.4
[11/09 21:22:26    833s] OPERPROF: Finished RefinePlace at level 1, CPU:0.527, REAL:0.370, MEM:2800.1M, EPOCH TIME: 1731212546.947630
[11/09 21:22:26    833s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2800.1M, EPOCH TIME: 1731212546.947676
[11/09 21:22:26    833s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:15442).
[11/09 21:22:26    833s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:22:26    833s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:22:26    833s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:22:26    833s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.035, REAL:0.033, MEM:2762.1M, EPOCH TIME: 1731212546.980265
[11/09 21:22:26    833s]   ClockRefiner summary
[11/09 21:22:26    833s]   All clock instances: Moved 18, flipped 2 and cell swapped 0 (out of a total of 1515).
[11/09 21:22:26    833s]   The largest move was 6.16 um for soc/soc_spimemio_config_csb_reg.
[11/09 21:22:26    833s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 311).
[11/09 21:22:26    833s]   Clock sinks: Moved 18, flipped 2 and cell swapped 0 (out of a total of 1204).
[11/09 21:22:26    833s]   The largest move was 6.16 um for soc/soc_spimemio_config_csb_reg.
[11/09 21:22:26    833s]   Restoring pStatusCts on 311 clock instances.
[11/09 21:22:26    833s]   Revert refine place priority changes on 0 instances.
[11/09 21:22:26    833s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.6 real=0:00:00.4)
[11/09 21:22:26    833s]   CCOpt::Phase::eGRPC done. (took cpu=0:00:01.9 real=0:00:01.7)
[11/09 21:22:26    833s]   CCOpt::Phase::Routing...
[11/09 21:22:27    833s]   Clock implementation routing...
[11/09 21:22:27    833s]     Leaving CCOpt scope - Routing Tools...
[11/09 21:22:27    833s] Net route status summary:
[11/09 21:22:27    833s]   Clock:       312 (unrouted=0, trialRouted=0, noStatus=0, routed=312, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[11/09 21:22:27    833s]   Non-clock: 15269 (unrouted=163, trialRouted=15106, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=148, (crossesIlmBoundary AND tooFewTerms=0)])
[11/09 21:22:27    833s]     Routing using eGR in eGR->NR Step...
[11/09 21:22:27    833s]       Early Global Route - eGR->Nr High Frequency step...
[11/09 21:22:27    833s] (ccopt eGR): There are 312 nets to be routed. 0 nets have skip routing designation.
[11/09 21:22:27    833s] (ccopt eGR): There are 312 nets for routing of which 311 have one or more fixed wires.
[11/09 21:22:27    833s] (ccopt eGR): Start to route 312 all nets
[11/09 21:22:27    833s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2762.12 MB )
[11/09 21:22:27    833s] (I)      ==================== Layers =====================
[11/09 21:22:27    833s] (I)      +-----+----+---------+---------+--------+-------+
[11/09 21:22:27    833s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/09 21:22:27    833s] (I)      +-----+----+---------+---------+--------+-------+
[11/09 21:22:27    833s] (I)      |  33 |  0 |    CONT |     cut |      1 |       |
[11/09 21:22:27    833s] (I)      |   1 |  1 |  METAL1 |    wire |      1 |       |
[11/09 21:22:27    833s] (I)      |  34 |  1 |   VIA12 |     cut |      1 |       |
[11/09 21:22:27    833s] (I)      |   2 |  2 |  METAL2 |    wire |      1 |       |
[11/09 21:22:27    833s] (I)      |  35 |  2 |   VIA23 |     cut |      1 |       |
[11/09 21:22:27    833s] (I)      |   3 |  3 |  METAL3 |    wire |      1 |       |
[11/09 21:22:27    833s] (I)      |  36 |  3 |   VIA34 |     cut |      1 |       |
[11/09 21:22:27    833s] (I)      |   4 |  4 |  METAL4 |    wire |      1 |       |
[11/09 21:22:27    833s] (I)      |  37 |  4 |   VIA45 |     cut |      1 |       |
[11/09 21:22:27    833s] (I)      |   5 |  5 |  METAL5 |    wire |      1 |       |
[11/09 21:22:27    833s] (I)      |  38 |  5 |   VIA56 |     cut |      1 |       |
[11/09 21:22:27    833s] (I)      |   6 |  6 |  METAL6 |    wire |      1 |       |
[11/09 21:22:27    833s] (I)      +-----+----+---------+---------+--------+-------+
[11/09 21:22:27    833s] (I)      |  64 | 64 |   POLY1 |   other |        |    MS |
[11/09 21:22:27    833s] (I)      |   0 |  0 |   POLY2 |   other |        |    MS |
[11/09 21:22:27    833s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[11/09 21:22:27    833s] (I)      +-----+----+---------+---------+--------+-------+
[11/09 21:22:27    833s] (I)      Started Import and model ( Curr Mem: 2762.12 MB )
[11/09 21:22:27    833s] (I)      Default pattern map key = soc_top_default.
[11/09 21:22:27    833s] (I)      == Non-default Options ==
[11/09 21:22:27    833s] (I)      Clean congestion better                            : true
[11/09 21:22:27    833s] (I)      Estimate vias on DPT layer                         : true
[11/09 21:22:27    833s] (I)      Clean congestion layer assignment rounds           : 3
[11/09 21:22:27    833s] (I)      Layer constraints as soft constraints              : true
[11/09 21:22:27    833s] (I)      Soft top layer                                     : true
[11/09 21:22:27    833s] (I)      Skip prospective layer relax nets                  : true
[11/09 21:22:27    833s] (I)      Better NDR handling                                : true
[11/09 21:22:27    833s] (I)      Improved NDR modeling in LA                        : true
[11/09 21:22:27    833s] (I)      Routing cost fix for NDR handling                  : true
[11/09 21:22:27    833s] (I)      Block tracks for preroutes                         : true
[11/09 21:22:27    833s] (I)      Assign IRoute by net group key                     : true
[11/09 21:22:27    833s] (I)      Block unroutable channels                          : true
[11/09 21:22:27    833s] (I)      Block unroutable channels 3D                       : true
[11/09 21:22:27    833s] (I)      Bound layer relaxed segment wl                     : true
[11/09 21:22:27    833s] (I)      Blocked pin reach length threshold                 : 2
[11/09 21:22:27    833s] (I)      Check blockage within NDR space in TA              : true
[11/09 21:22:27    833s] (I)      Skip must join for term with via pillar            : true
[11/09 21:22:27    833s] (I)      Model find APA for IO pin                          : true
[11/09 21:22:27    833s] (I)      On pin location for off pin term                   : true
[11/09 21:22:27    833s] (I)      Handle EOL spacing                                 : true
[11/09 21:22:27    833s] (I)      Merge PG vias by gap                               : true
[11/09 21:22:27    833s] (I)      Maximum routing layer                              : 4
[11/09 21:22:27    833s] (I)      Route selected nets only                           : true
[11/09 21:22:27    833s] (I)      Refine MST                                         : true
[11/09 21:22:27    833s] (I)      Honor PRL                                          : true
[11/09 21:22:27    833s] (I)      Strong congestion aware                            : true
[11/09 21:22:27    833s] (I)      Improved initial location for IRoutes              : true
[11/09 21:22:27    833s] (I)      Multi panel TA                                     : true
[11/09 21:22:27    833s] (I)      Penalize wire overlap                              : true
[11/09 21:22:27    833s] (I)      Expand small instance blockage                     : true
[11/09 21:22:27    833s] (I)      Reduce via in TA                                   : true
[11/09 21:22:27    833s] (I)      SS-aware routing                                   : true
[11/09 21:22:27    833s] (I)      Improve tree edge sharing                          : true
[11/09 21:22:27    833s] (I)      Improve 2D via estimation                          : true
[11/09 21:22:27    833s] (I)      Refine Steiner tree                                : true
[11/09 21:22:27    833s] (I)      Build spine tree                                   : true
[11/09 21:22:27    833s] (I)      Model pass through capacity                        : true
[11/09 21:22:27    833s] (I)      Extend blockages by a half GCell                   : true
[11/09 21:22:27    833s] (I)      Consider pin shapes                                : true
[11/09 21:22:27    833s] (I)      Consider pin shapes for all nodes                  : true
[11/09 21:22:27    833s] (I)      Consider NR APA                                    : true
[11/09 21:22:27    833s] (I)      Consider IO pin shape                              : true
[11/09 21:22:27    833s] (I)      Fix pin connection bug                             : true
[11/09 21:22:27    833s] (I)      Consider layer RC for local wires                  : true
[11/09 21:22:27    833s] (I)      Route to clock mesh pin                            : true
[11/09 21:22:27    833s] (I)      LA-aware pin escape length                         : 2
[11/09 21:22:27    833s] (I)      Connect multiple ports                             : true
[11/09 21:22:27    833s] (I)      Split for must join                                : true
[11/09 21:22:27    833s] (I)      Number of threads                                  : 2
[11/09 21:22:27    833s] (I)      Routing effort level                               : 10000
[11/09 21:22:27    833s] (I)      Prefer layer length threshold                      : 8
[11/09 21:22:27    833s] (I)      Overflow penalty cost                              : 10
[11/09 21:22:27    833s] (I)      A-star cost                                        : 0.300000
[11/09 21:22:27    833s] (I)      Misalignment cost                                  : 10.000000
[11/09 21:22:27    833s] (I)      Threshold for short IRoute                         : 6
[11/09 21:22:27    833s] (I)      Via cost during post routing                       : 1.000000
[11/09 21:22:27    833s] (I)      Layer congestion ratios                            : { { 1.0 } }
[11/09 21:22:27    833s] (I)      Source-to-sink ratio                               : 0.300000
[11/09 21:22:27    833s] (I)      Scenic ratio bound                                 : 3.000000
[11/09 21:22:27    833s] (I)      Segment layer relax scenic ratio                   : 1.250000
[11/09 21:22:27    833s] (I)      Source-sink aware LA ratio                         : 0.500000
[11/09 21:22:27    833s] (I)      PG-aware similar topology routing                  : true
[11/09 21:22:27    833s] (I)      Maze routing via cost fix                          : true
[11/09 21:22:27    833s] (I)      Apply PRL on PG terms                              : true
[11/09 21:22:27    833s] (I)      Apply PRL on obs objects                           : true
[11/09 21:22:27    833s] (I)      Handle range-type spacing rules                    : true
[11/09 21:22:27    833s] (I)      PG gap threshold multiplier                        : 10.000000
[11/09 21:22:27    833s] (I)      Parallel spacing query fix                         : true
[11/09 21:22:27    833s] (I)      Force source to root IR                            : true
[11/09 21:22:27    833s] (I)      Layer Weights                                      : L2:4 L3:2.5
[11/09 21:22:27    833s] (I)      Do not relax to DPT layer                          : true
[11/09 21:22:27    833s] (I)      No DPT in post routing                             : true
[11/09 21:22:27    833s] (I)      Modeling PG via merging fix                        : true
[11/09 21:22:27    833s] (I)      Shield aware TA                                    : true
[11/09 21:22:27    833s] (I)      Strong shield aware TA                             : true
[11/09 21:22:27    833s] (I)      Overflow calculation fix in LA                     : true
[11/09 21:22:27    833s] (I)      Post routing fix                                   : true
[11/09 21:22:27    833s] (I)      Strong post routing                                : true
[11/09 21:22:27    833s] (I)      Access via pillar from top                         : true
[11/09 21:22:27    833s] (I)      NDR via pillar fix                                 : true
[11/09 21:22:27    833s] (I)      Violation on path threshold                        : 1
[11/09 21:22:27    833s] (I)      Pass through capacity modeling                     : true
[11/09 21:22:27    833s] (I)      Select the non-relaxed segments in post routing stage : true
[11/09 21:22:27    833s] (I)      Select term pin box for io pin                     : true
[11/09 21:22:27    833s] (I)      Penalize NDR sharing                               : true
[11/09 21:22:27    833s] (I)      Enable special modeling                            : false
[11/09 21:22:27    833s] (I)      Keep fixed segments                                : true
[11/09 21:22:27    833s] (I)      Reorder net groups by key                          : true
[11/09 21:22:27    833s] (I)      Increase net scenic ratio                          : true
[11/09 21:22:27    833s] (I)      Method to set GCell size                           : row
[11/09 21:22:27    833s] (I)      Connect multiple ports and must join fix           : true
[11/09 21:22:27    833s] (I)      Avoid high resistance layers                       : true
[11/09 21:22:27    833s] (I)      Model find APA for IO pin fix                      : true
[11/09 21:22:27    833s] (I)      Avoid connecting non-metal layers                  : true
[11/09 21:22:27    833s] (I)      Use track pitch for NDR                            : true
[11/09 21:22:27    833s] (I)      Enable layer relax to lower layer                  : true
[11/09 21:22:27    833s] (I)      Enable layer relax to upper layer                  : true
[11/09 21:22:27    833s] (I)      Top layer relaxation fix                           : true
[11/09 21:22:27    833s] (I)      Handle non-default track width                     : false
[11/09 21:22:27    833s] (I)      Counted 9181 PG shapes. We will not process PG shapes layer by layer.
[11/09 21:22:27    833s] (I)      Use row-based GCell size
[11/09 21:22:27    833s] (I)      Use row-based GCell align
[11/09 21:22:27    833s] (I)      layer 0 area = 808000
[11/09 21:22:27    833s] (I)      layer 1 area = 808000
[11/09 21:22:27    833s] (I)      layer 2 area = 808000
[11/09 21:22:27    833s] (I)      layer 3 area = 808000
[11/09 21:22:27    833s] (I)      GCell unit size   : 7840
[11/09 21:22:27    833s] (I)      GCell multiplier  : 1
[11/09 21:22:27    833s] (I)      GCell row height  : 7840
[11/09 21:22:27    833s] (I)      Actual row height : 7840
[11/09 21:22:27    833s] (I)      GCell align ref   : 626560 626560
[11/09 21:22:27    833s] [NR-eGR] Track table information for default rule: 
[11/09 21:22:27    833s] [NR-eGR] METAL1 has single uniform track structure
[11/09 21:22:27    833s] [NR-eGR] METAL2 has single uniform track structure
[11/09 21:22:27    833s] [NR-eGR] METAL3 has single uniform track structure
[11/09 21:22:27    833s] [NR-eGR] METAL4 has single uniform track structure
[11/09 21:22:27    833s] [NR-eGR] METAL5 has single uniform track structure
[11/09 21:22:27    833s] [NR-eGR] METAL6 has single uniform track structure
[11/09 21:22:27    833s] (I)      ============== Default via ===============
[11/09 21:22:27    833s] (I)      +---+------------------+-----------------+
[11/09 21:22:27    833s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[11/09 21:22:27    833s] (I)      +---+------------------+-----------------+
[11/09 21:22:27    833s] (I)      | 1 |    4  VIA12_VV   |    4  VIA12_VV  |
[11/09 21:22:27    833s] (I)      | 2 |    5  VIA2       |    5  VIA2      |
[11/09 21:22:27    833s] (I)      | 3 |    8  VIA3       |    8  VIA3      |
[11/09 21:22:27    833s] (I)      | 4 |   11  VIA4       |   11  VIA4      |
[11/09 21:22:27    833s] (I)      | 5 |   14  VIA5       |   15  VIA5EAST  |
[11/09 21:22:27    833s] (I)      +---+------------------+-----------------+
[11/09 21:22:27    833s] [NR-eGR] Read 5 PG shapes
[11/09 21:22:27    833s] [NR-eGR] Read 0 clock shapes
[11/09 21:22:27    833s] [NR-eGR] Read 0 other shapes
[11/09 21:22:27    833s] [NR-eGR] #Routing Blockages  : 0
[11/09 21:22:27    833s] [NR-eGR] #Instance Blockages : 28804
[11/09 21:22:27    833s] [NR-eGR] #PG Blockages       : 5
[11/09 21:22:27    833s] [NR-eGR] #Halo Blockages     : 0
[11/09 21:22:27    833s] [NR-eGR] #Boundary Blockages : 0
[11/09 21:22:27    833s] [NR-eGR] #Clock Blockages    : 0
[11/09 21:22:27    833s] [NR-eGR] #Other Blockages    : 0
[11/09 21:22:27    833s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/09 21:22:27    833s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/09 21:22:27    833s] [NR-eGR] Read 15433 nets ( ignored 15121 )
[11/09 21:22:27    833s] [NR-eGR] Connected 0 must-join pins/ports
[11/09 21:22:27    833s] (I)      early_global_route_priority property id does not exist.
[11/09 21:22:27    833s] (I)      Read Num Blocks=30664  Num Prerouted Wires=0  Num CS=0
[11/09 21:22:27    833s] (I)      Layer 1 (V) : #blockages 20039 : #preroutes 0
[11/09 21:22:27    833s] (I)      Layer 2 (H) : #blockages 8049 : #preroutes 0
[11/09 21:22:27    833s] (I)      Layer 3 (V) : #blockages 2576 : #preroutes 0
[11/09 21:22:27    833s] (I)      Moved 7 terms for better access 
[11/09 21:22:27    833s] (I)      Number of ignored nets                =      0
[11/09 21:22:27    833s] (I)      Number of connected nets              =      0
[11/09 21:22:27    833s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/09 21:22:27    833s] (I)      Number of clock nets                  =    312.  Ignored: No
[11/09 21:22:27    833s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/09 21:22:27    833s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/09 21:22:27    833s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/09 21:22:27    833s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/09 21:22:27    833s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/09 21:22:27    833s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[11/09 21:22:27    833s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/09 21:22:27    833s] [NR-eGR] There are 311 clock nets ( 0 with NDR ).
[11/09 21:22:27    833s] (I)      Ndr track 0 does not exist
[11/09 21:22:27    833s] (I)      ---------------------Grid Graph Info--------------------
[11/09 21:22:27    833s] (I)      Routing area        : (0, 0) - (3393440, 3073120)
[11/09 21:22:27    833s] (I)      Core area           : (626560, 626560) - (2766880, 2446560)
[11/09 21:22:27    833s] (I)      Site width          :  1120  (dbu)
[11/09 21:22:27    833s] (I)      Row height          :  7840  (dbu)
[11/09 21:22:27    833s] (I)      GCell row height    :  7840  (dbu)
[11/09 21:22:27    833s] (I)      GCell width         :  7840  (dbu)
[11/09 21:22:27    833s] (I)      GCell height        :  7840  (dbu)
[11/09 21:22:27    833s] (I)      Grid                :   432   392     4
[11/09 21:22:27    833s] (I)      Layer numbers       :     1     2     3     4
[11/09 21:22:27    833s] (I)      Vertical capacity   :     0  7840     0  7840
[11/09 21:22:27    833s] (I)      Horizontal capacity :     0     0  7840     0
[11/09 21:22:27    833s] (I)      Default wire width  :   460   560   560   560
[11/09 21:22:27    833s] (I)      Default wire space  :   460   560   560   560
[11/09 21:22:27    833s] (I)      Default wire pitch  :   920  1120  1120  1120
[11/09 21:22:27    833s] (I)      Default pitch size  :   920  1120  1120  1120
[11/09 21:22:27    833s] (I)      First track coord   :  1040  1040  1040  1040
[11/09 21:22:27    833s] (I)      Num tracks per GCell:  8.52  7.00  7.00  7.00
[11/09 21:22:27    833s] (I)      Total num of tracks :  2743  3029  2743  3029
[11/09 21:22:27    833s] (I)      Num of masks        :     1     1     1     1
[11/09 21:22:27    833s] (I)      Num of trim masks   :     0     0     0     0
[11/09 21:22:27    833s] (I)      --------------------------------------------------------
[11/09 21:22:27    833s] 
[11/09 21:22:27    833s] [NR-eGR] ============ Routing rule table ============
[11/09 21:22:27    833s] [NR-eGR] Rule id: 0  Nets: 311
[11/09 21:22:27    833s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[11/09 21:22:27    833s] (I)                    Layer     2     3     4 
[11/09 21:22:27    833s] (I)                    Pitch  1120  1120  1120 
[11/09 21:22:27    833s] (I)             #Used tracks     1     1     1 
[11/09 21:22:27    833s] (I)       #Fully used tracks     1     1     1 
[11/09 21:22:27    833s] [NR-eGR] ========================================
[11/09 21:22:27    833s] [NR-eGR] 
[11/09 21:22:27    833s] (I)      =============== Blocked Tracks ===============
[11/09 21:22:27    833s] (I)      +-------+---------+----------+---------------+
[11/09 21:22:27    833s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/09 21:22:27    833s] (I)      +-------+---------+----------+---------------+
[11/09 21:22:27    833s] (I)      |     1 |       0 |        0 |         0.00% |
[11/09 21:22:27    833s] (I)      |     2 | 1187368 |   838628 |        70.63% |
[11/09 21:22:27    833s] (I)      |     3 | 1184976 |   668688 |        56.43% |
[11/09 21:22:27    833s] (I)      |     4 | 1187368 |   796717 |        67.10% |
[11/09 21:22:27    833s] (I)      +-------+---------+----------+---------------+
[11/09 21:22:27    833s] (I)      Finished Import and model ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 2776.76 MB )
[11/09 21:22:27    833s] (I)      Reset routing kernel
[11/09 21:22:27    833s] (I)      Started Global Routing ( Curr Mem: 2776.76 MB )
[11/09 21:22:27    833s] (I)      totalPins=1827  totalGlobalPin=1797 (98.36%)
[11/09 21:22:27    833s] (I)      total 2D Cap : 918247 = (521779 H, 396468 V)
[11/09 21:22:27    833s] [NR-eGR] Layer group 1: route 311 net(s) in layer range [3, 4]
[11/09 21:22:27    833s] (I)      
[11/09 21:22:27    833s] (I)      ============  Phase 1a Route ============
[11/09 21:22:27    833s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 18
[11/09 21:22:27    833s] (I)      Usage: 6381 = (3302 H, 3079 V) = (0.63% H, 0.78% V) = (1.294e+04um H, 1.207e+04um V)
[11/09 21:22:27    833s] (I)      
[11/09 21:22:27    833s] (I)      ============  Phase 1b Route ============
[11/09 21:22:27    833s] (I)      Usage: 6407 = (3340 H, 3067 V) = (0.64% H, 0.77% V) = (1.309e+04um H, 1.202e+04um V)
[11/09 21:22:27    833s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.511544e+04um
[11/09 21:22:27    833s] (I)      
[11/09 21:22:27    833s] (I)      ============  Phase 1c Route ============
[11/09 21:22:27    833s] (I)      Level2 Grid: 87 x 79
[11/09 21:22:27    833s] (I)      Usage: 6407 = (3340 H, 3067 V) = (0.64% H, 0.77% V) = (1.309e+04um H, 1.202e+04um V)
[11/09 21:22:27    833s] (I)      
[11/09 21:22:27    833s] (I)      ============  Phase 1d Route ============
[11/09 21:22:27    833s] (I)      Usage: 6410 = (3342 H, 3068 V) = (0.64% H, 0.77% V) = (1.310e+04um H, 1.203e+04um V)
[11/09 21:22:27    833s] (I)      
[11/09 21:22:27    833s] (I)      ============  Phase 1e Route ============
[11/09 21:22:27    833s] (I)      Usage: 6410 = (3342 H, 3068 V) = (0.64% H, 0.77% V) = (1.310e+04um H, 1.203e+04um V)
[11/09 21:22:27    833s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.512720e+04um
[11/09 21:22:27    833s] (I)      
[11/09 21:22:27    833s] (I)      ============  Phase 1f Route ============
[11/09 21:22:27    833s] (I)      Usage: 6411 = (3343 H, 3068 V) = (0.64% H, 0.77% V) = (1.310e+04um H, 1.203e+04um V)
[11/09 21:22:27    833s] (I)      
[11/09 21:22:27    833s] (I)      ============  Phase 1g Route ============
[11/09 21:22:27    833s] (I)      Usage: 6253 = (3243 H, 3010 V) = (0.62% H, 0.76% V) = (1.271e+04um H, 1.180e+04um V)
[11/09 21:22:27    833s] (I)      #Nets         : 311
[11/09 21:22:27    833s] (I)      #Relaxed nets : 16
[11/09 21:22:27    833s] (I)      Wire length   : 5707
[11/09 21:22:27    833s] [NR-eGR] Create a new net group with 16 nets and layer range [2, 4]
[11/09 21:22:27    833s] (I)      
[11/09 21:22:27    833s] (I)      ============  Phase 1h Route ============
[11/09 21:22:27    833s] (I)      Usage: 6254 = (3247 H, 3007 V) = (0.62% H, 0.76% V) = (1.273e+04um H, 1.179e+04um V)
[11/09 21:22:27    833s] (I)      total 2D Cap : 1282490 = (521779 H, 760711 V)
[11/09 21:22:27    833s] [NR-eGR] Layer group 2: route 16 net(s) in layer range [2, 4]
[11/09 21:22:27    833s] (I)      
[11/09 21:22:27    833s] (I)      ============  Phase 1a Route ============
[11/09 21:22:27    833s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 19
[11/09 21:22:27    833s] (I)      Usage: 7535 = (3960 H, 3575 V) = (0.76% H, 0.47% V) = (1.552e+04um H, 1.401e+04um V)
[11/09 21:22:27    833s] (I)      
[11/09 21:22:27    833s] (I)      ============  Phase 1b Route ============
[11/09 21:22:27    833s] (I)      Usage: 7535 = (3960 H, 3575 V) = (0.76% H, 0.47% V) = (1.552e+04um H, 1.401e+04um V)
[11/09 21:22:27    833s] (I)      Overflow of layer group 2: 0.00% H + 0.04% V. EstWL: 2.953720e+04um
[11/09 21:22:27    833s] (I)      Congestion metric : 0.00%H 0.04%V, 0.04%HV
[11/09 21:22:27    833s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/09 21:22:27    833s] (I)      
[11/09 21:22:27    833s] (I)      ============  Phase 1c Route ============
[11/09 21:22:27    833s] (I)      Level2 Grid: 87 x 79
[11/09 21:22:27    833s] (I)      Usage: 7535 = (3960 H, 3575 V) = (0.76% H, 0.47% V) = (1.552e+04um H, 1.401e+04um V)
[11/09 21:22:27    833s] (I)      
[11/09 21:22:27    833s] (I)      ============  Phase 1d Route ============
[11/09 21:22:27    833s] (I)      Usage: 7543 = (3968 H, 3575 V) = (0.76% H, 0.47% V) = (1.555e+04um H, 1.401e+04um V)
[11/09 21:22:27    833s] (I)      
[11/09 21:22:27    833s] (I)      ============  Phase 1e Route ============
[11/09 21:22:27    833s] (I)      Usage: 7543 = (3968 H, 3575 V) = (0.76% H, 0.47% V) = (1.555e+04um H, 1.401e+04um V)
[11/09 21:22:27    833s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.04% V. EstWL: 2.956856e+04um
[11/09 21:22:27    833s] (I)      
[11/09 21:22:27    833s] (I)      ============  Phase 1f Route ============
[11/09 21:22:27    833s] (I)      Usage: 7543 = (3968 H, 3575 V) = (0.76% H, 0.47% V) = (1.555e+04um H, 1.401e+04um V)
[11/09 21:22:27    833s] (I)      
[11/09 21:22:27    833s] (I)      ============  Phase 1g Route ============
[11/09 21:22:27    833s] (I)      Usage: 7519 = (3959 H, 3560 V) = (0.76% H, 0.47% V) = (1.552e+04um H, 1.396e+04um V)
[11/09 21:22:27    833s] (I)      
[11/09 21:22:27    833s] (I)      ============  Phase 1h Route ============
[11/09 21:22:27    833s] (I)      Usage: 7519 = (3959 H, 3560 V) = (0.76% H, 0.47% V) = (1.552e+04um H, 1.396e+04um V)
[11/09 21:22:27    833s] (I)      
[11/09 21:22:27    833s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/09 21:22:27    833s] [NR-eGR]                        OverCon            
[11/09 21:22:27    833s] [NR-eGR]                         #Gcell     %Gcell
[11/09 21:22:27    833s] [NR-eGR]        Layer             (1-2)    OverCon
[11/09 21:22:27    833s] [NR-eGR] ----------------------------------------------
[11/09 21:22:27    833s] [NR-eGR]  METAL1 ( 1)         0( 0.00%)   ( 0.00%) 
[11/09 21:22:27    833s] [NR-eGR]  METAL2 ( 2)         4( 0.01%)   ( 0.01%) 
[11/09 21:22:27    833s] [NR-eGR]  METAL3 ( 3)         0( 0.00%)   ( 0.00%) 
[11/09 21:22:27    833s] [NR-eGR]  METAL4 ( 4)         0( 0.00%)   ( 0.00%) 
[11/09 21:22:27    833s] [NR-eGR] ----------------------------------------------
[11/09 21:22:27    833s] [NR-eGR]        Total         4( 0.00%)   ( 0.00%) 
[11/09 21:22:27    833s] [NR-eGR] 
[11/09 21:22:27    833s] (I)      Finished Global Routing ( CPU: 0.14 sec, Real: 0.13 sec, Curr Mem: 2778.06 MB )
[11/09 21:22:27    833s] (I)      total 2D Cap : 1298917 = (531191 H, 767726 V)
[11/09 21:22:27    833s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[11/09 21:22:27    833s] (I)      ============= Track Assignment ============
[11/09 21:22:27    833s] (I)      Started Track Assignment (2T) ( Curr Mem: 2778.06 MB )
[11/09 21:22:27    833s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[11/09 21:22:27    833s] (I)      Run Multi-thread track assignment
[11/09 21:22:27    833s] (I)      Finished Track Assignment (2T) ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 2781.94 MB )
[11/09 21:22:27    833s] (I)      Started Export ( Curr Mem: 2781.94 MB )
[11/09 21:22:27    833s] [NR-eGR]                 Length (um)    Vias 
[11/09 21:22:27    833s] [NR-eGR] ------------------------------------
[11/09 21:22:27    833s] [NR-eGR]  METAL1  (1H)             0   46607 
[11/09 21:22:27    833s] [NR-eGR]  METAL2  (2V)        148634   60608 
[11/09 21:22:27    833s] [NR-eGR]  METAL3  (3H)        358003    9820 
[11/09 21:22:27    833s] [NR-eGR]  METAL4  (4V)        172282       0 
[11/09 21:22:27    833s] [NR-eGR]  METAL5  (5H)             0       0 
[11/09 21:22:27    833s] [NR-eGR]  METAL6  (6V)             0       0 
[11/09 21:22:27    833s] [NR-eGR] ------------------------------------
[11/09 21:22:27    833s] [NR-eGR]          Total       678919  117035 
[11/09 21:22:27    833s] [NR-eGR] --------------------------------------------------------------------------
[11/09 21:22:27    833s] [NR-eGR] Total half perimeter of net bounding box: 595542um
[11/09 21:22:27    833s] [NR-eGR] Total length: 678919um, number of vias: 117035
[11/09 21:22:27    833s] [NR-eGR] --------------------------------------------------------------------------
[11/09 21:22:27    833s] [NR-eGR] Total eGR-routed clock nets wire length: 25786um, number of vias: 5389
[11/09 21:22:27    833s] [NR-eGR] --------------------------------------------------------------------------
[11/09 21:22:27    833s] [NR-eGR] Report for selected net(s) only.
[11/09 21:22:27    833s] [NR-eGR]                 Length (um)  Vias 
[11/09 21:22:27    833s] [NR-eGR] ----------------------------------
[11/09 21:22:27    833s] [NR-eGR]  METAL1  (1H)             0  1820 
[11/09 21:22:27    833s] [NR-eGR]  METAL2  (2V)          3214  2571 
[11/09 21:22:27    833s] [NR-eGR]  METAL3  (3H)         13538   998 
[11/09 21:22:27    833s] [NR-eGR]  METAL4  (4V)          9035     0 
[11/09 21:22:27    833s] [NR-eGR]  METAL5  (5H)             0     0 
[11/09 21:22:27    833s] [NR-eGR]  METAL6  (6V)             0     0 
[11/09 21:22:27    833s] [NR-eGR] ----------------------------------
[11/09 21:22:27    833s] [NR-eGR]          Total        25786  5389 
[11/09 21:22:27    833s] [NR-eGR] --------------------------------------------------------------------------
[11/09 21:22:27    833s] [NR-eGR] Total half perimeter of net bounding box: 22621um
[11/09 21:22:27    833s] [NR-eGR] Total length: 25786um, number of vias: 5389
[11/09 21:22:27    833s] [NR-eGR] --------------------------------------------------------------------------
[11/09 21:22:27    833s] [NR-eGR] Total routed clock nets wire length: 25786um, number of vias: 5389
[11/09 21:22:27    833s] [NR-eGR] --------------------------------------------------------------------------
[11/09 21:22:27    833s] (I)      Finished Export ( CPU: 0.05 sec, Real: 0.04 sec, Curr Mem: 2781.94 MB )
[11/09 21:22:27    833s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.40 sec, Real: 0.37 sec, Curr Mem: 2772.94 MB )
[11/09 21:22:27    833s] (I)      ======================================== Runtime Summary ========================================
[11/09 21:22:27    833s] (I)       Step                                              %       Start      Finish      Real       CPU 
[11/09 21:22:27    833s] (I)      -------------------------------------------------------------------------------------------------
[11/09 21:22:27    833s] (I)       Early Global Route kernel                   100.00%  284.52 sec  284.89 sec  0.37 sec  0.40 sec 
[11/09 21:22:27    833s] (I)       +-Import and model                           41.94%  284.53 sec  284.68 sec  0.16 sec  0.16 sec 
[11/09 21:22:27    833s] (I)       | +-Create place DB                          10.85%  284.53 sec  284.57 sec  0.04 sec  0.04 sec 
[11/09 21:22:27    833s] (I)       | | +-Import place data                      10.83%  284.53 sec  284.57 sec  0.04 sec  0.04 sec 
[11/09 21:22:27    833s] (I)       | | | +-Read instances and placement          3.70%  284.53 sec  284.54 sec  0.01 sec  0.01 sec 
[11/09 21:22:27    833s] (I)       | | | +-Read nets                             7.08%  284.54 sec  284.57 sec  0.03 sec  0.03 sec 
[11/09 21:22:27    833s] (I)       | +-Create route DB                          27.71%  284.57 sec  284.67 sec  0.10 sec  0.10 sec 
[11/09 21:22:27    833s] (I)       | | +-Import route data (2T)                 27.35%  284.57 sec  284.67 sec  0.10 sec  0.10 sec 
[11/09 21:22:27    833s] (I)       | | | +-Read blockages ( Layer 2-4 )          2.06%  284.57 sec  284.58 sec  0.01 sec  0.01 sec 
[11/09 21:22:27    833s] (I)       | | | | +-Read routing blockages              0.00%  284.57 sec  284.57 sec  0.00 sec  0.00 sec 
[11/09 21:22:27    833s] (I)       | | | | +-Read instance blockages             1.29%  284.57 sec  284.58 sec  0.00 sec  0.00 sec 
[11/09 21:22:27    833s] (I)       | | | | +-Read PG blockages                   0.54%  284.58 sec  284.58 sec  0.00 sec  0.00 sec 
[11/09 21:22:27    833s] (I)       | | | | +-Read clock blockages                0.01%  284.58 sec  284.58 sec  0.00 sec  0.00 sec 
[11/09 21:22:27    833s] (I)       | | | | +-Read other blockages                0.01%  284.58 sec  284.58 sec  0.00 sec  0.00 sec 
[11/09 21:22:27    833s] (I)       | | | | +-Read halo blockages                 0.05%  284.58 sec  284.58 sec  0.00 sec  0.00 sec 
[11/09 21:22:27    833s] (I)       | | | | +-Read boundary cut boxes             0.00%  284.58 sec  284.58 sec  0.00 sec  0.00 sec 
[11/09 21:22:27    833s] (I)       | | | +-Read blackboxes                       0.01%  284.58 sec  284.58 sec  0.00 sec  0.00 sec 
[11/09 21:22:27    833s] (I)       | | | +-Read prerouted                        1.01%  284.58 sec  284.58 sec  0.00 sec  0.00 sec 
[11/09 21:22:27    833s] (I)       | | | +-Read unlegalized nets                 0.36%  284.58 sec  284.58 sec  0.00 sec  0.00 sec 
[11/09 21:22:27    833s] (I)       | | | +-Read nets                             0.06%  284.58 sec  284.58 sec  0.00 sec  0.00 sec 
[11/09 21:22:27    833s] (I)       | | | +-Set up via pillars                    0.00%  284.58 sec  284.58 sec  0.00 sec  0.00 sec 
[11/09 21:22:27    833s] (I)       | | | +-Initialize 3D grid graph              1.20%  284.58 sec  284.59 sec  0.00 sec  0.00 sec 
[11/09 21:22:27    833s] (I)       | | | +-Model blockage capacity              21.16%  284.59 sec  284.67 sec  0.08 sec  0.08 sec 
[11/09 21:22:27    833s] (I)       | | | | +-Initialize 3D capacity             20.33%  284.59 sec  284.66 sec  0.08 sec  0.08 sec 
[11/09 21:22:27    833s] (I)       | | | +-Move terms for access (2T)            0.19%  284.67 sec  284.67 sec  0.00 sec  0.00 sec 
[11/09 21:22:27    833s] (I)       | +-Read aux data                             0.00%  284.67 sec  284.67 sec  0.00 sec  0.00 sec 
[11/09 21:22:27    833s] (I)       | +-Others data preparation                   0.11%  284.67 sec  284.67 sec  0.00 sec  0.00 sec 
[11/09 21:22:27    833s] (I)       | +-Create route kernel                       2.59%  284.67 sec  284.68 sec  0.01 sec  0.01 sec 
[11/09 21:22:27    833s] (I)       +-Global Routing                             34.63%  284.68 sec  284.81 sec  0.13 sec  0.14 sec 
[11/09 21:22:27    833s] (I)       | +-Initialization                            0.28%  284.68 sec  284.68 sec  0.00 sec  0.00 sec 
[11/09 21:22:27    833s] (I)       | +-Net group 1                              19.19%  284.68 sec  284.75 sec  0.07 sec  0.08 sec 
[11/09 21:22:27    833s] (I)       | | +-Generate topology (2T)                  0.57%  284.68 sec  284.68 sec  0.00 sec  0.00 sec 
[11/09 21:22:27    833s] (I)       | | +-Phase 1a                                1.44%  284.70 sec  284.70 sec  0.01 sec  0.01 sec 
[11/09 21:22:27    833s] (I)       | | | +-Pattern routing (2T)                  0.43%  284.70 sec  284.70 sec  0.00 sec  0.00 sec 
[11/09 21:22:27    833s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.71%  284.70 sec  284.70 sec  0.00 sec  0.00 sec 
[11/09 21:22:27    833s] (I)       | | +-Phase 1b                                1.12%  284.70 sec  284.71 sec  0.00 sec  0.00 sec 
[11/09 21:22:27    833s] (I)       | | | +-Monotonic routing (2T)                0.78%  284.70 sec  284.70 sec  0.00 sec  0.00 sec 
[11/09 21:22:27    833s] (I)       | | +-Phase 1c                                0.80%  284.71 sec  284.71 sec  0.00 sec  0.00 sec 
[11/09 21:22:27    833s] (I)       | | | +-Two level Routing                     0.78%  284.71 sec  284.71 sec  0.00 sec  0.00 sec 
[11/09 21:22:27    833s] (I)       | | | | +-Two Level Routing (Regular)         0.23%  284.71 sec  284.71 sec  0.00 sec  0.00 sec 
[11/09 21:22:27    833s] (I)       | | | | +-Two Level Routing (Strong)          0.19%  284.71 sec  284.71 sec  0.00 sec  0.00 sec 
[11/09 21:22:27    833s] (I)       | | +-Phase 1d                                3.55%  284.71 sec  284.72 sec  0.01 sec  0.01 sec 
[11/09 21:22:27    833s] (I)       | | | +-Detoured routing (2T)                 3.52%  284.71 sec  284.72 sec  0.01 sec  0.01 sec 
[11/09 21:22:27    833s] (I)       | | +-Phase 1e                                0.19%  284.72 sec  284.72 sec  0.00 sec  0.00 sec 
[11/09 21:22:27    833s] (I)       | | | +-Route legalization                    0.05%  284.72 sec  284.72 sec  0.00 sec  0.00 sec 
[11/09 21:22:27    833s] (I)       | | | | +-Legalize Blockage Violations        0.03%  284.72 sec  284.72 sec  0.00 sec  0.00 sec 
[11/09 21:22:27    833s] (I)       | | +-Phase 1f                                1.22%  284.72 sec  284.73 sec  0.00 sec  0.00 sec 
[11/09 21:22:27    833s] (I)       | | | +-Congestion clean                      1.20%  284.72 sec  284.73 sec  0.00 sec  0.00 sec 
[11/09 21:22:27    833s] (I)       | | +-Phase 1g                                3.30%  284.73 sec  284.74 sec  0.01 sec  0.01 sec 
[11/09 21:22:27    833s] (I)       | | | +-Post Routing                          3.27%  284.73 sec  284.74 sec  0.01 sec  0.01 sec 
[11/09 21:22:27    833s] (I)       | | +-Phase 1h                                1.56%  284.74 sec  284.75 sec  0.01 sec  0.01 sec 
[11/09 21:22:27    833s] (I)       | | | +-Post Routing                          1.53%  284.74 sec  284.75 sec  0.01 sec  0.01 sec 
[11/09 21:22:27    833s] (I)       | | +-Layer assignment (2T)                   1.95%  284.75 sec  284.75 sec  0.01 sec  0.01 sec 
[11/09 21:22:27    833s] (I)       | +-Net group 2                              13.44%  284.75 sec  284.80 sec  0.05 sec  0.05 sec 
[11/09 21:22:27    833s] (I)       | | +-Generate topology (2T)                  0.03%  284.75 sec  284.75 sec  0.00 sec  0.00 sec 
[11/09 21:22:27    833s] (I)       | | +-Phase 1a                                1.31%  284.77 sec  284.78 sec  0.00 sec  0.01 sec 
[11/09 21:22:27    833s] (I)       | | | +-Pattern routing (2T)                  0.29%  284.77 sec  284.77 sec  0.00 sec  0.00 sec 
[11/09 21:22:27    833s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.50%  284.77 sec  284.77 sec  0.00 sec  0.00 sec 
[11/09 21:22:27    833s] (I)       | | | +-Add via demand to 2D                  0.45%  284.77 sec  284.78 sec  0.00 sec  0.00 sec 
[11/09 21:22:27    833s] (I)       | | +-Phase 1b                                0.49%  284.78 sec  284.78 sec  0.00 sec  0.00 sec 
[11/09 21:22:27    833s] (I)       | | | +-Monotonic routing (2T)                0.31%  284.78 sec  284.78 sec  0.00 sec  0.00 sec 
[11/09 21:22:27    833s] (I)       | | +-Phase 1c                                0.77%  284.78 sec  284.78 sec  0.00 sec  0.00 sec 
[11/09 21:22:27    833s] (I)       | | | +-Two level Routing                     0.75%  284.78 sec  284.78 sec  0.00 sec  0.00 sec 
[11/09 21:22:27    833s] (I)       | | | | +-Two Level Routing (Regular)         0.19%  284.78 sec  284.78 sec  0.00 sec  0.00 sec 
[11/09 21:22:27    833s] (I)       | | | | +-Two Level Routing (Strong)          0.19%  284.78 sec  284.78 sec  0.00 sec  0.00 sec 
[11/09 21:22:27    833s] (I)       | | +-Phase 1d                                0.75%  284.78 sec  284.78 sec  0.00 sec  0.00 sec 
[11/09 21:22:27    833s] (I)       | | | +-Detoured routing (2T)                 0.72%  284.78 sec  284.78 sec  0.00 sec  0.00 sec 
[11/09 21:22:27    833s] (I)       | | +-Phase 1e                                0.16%  284.78 sec  284.78 sec  0.00 sec  0.00 sec 
[11/09 21:22:27    833s] (I)       | | | +-Route legalization                    0.02%  284.78 sec  284.78 sec  0.00 sec  0.00 sec 
[11/09 21:22:27    833s] (I)       | | | | +-Legalize Blockage Violations        0.00%  284.78 sec  284.78 sec  0.00 sec  0.00 sec 
[11/09 21:22:27    833s] (I)       | | +-Phase 1f                                0.22%  284.78 sec  284.79 sec  0.00 sec  0.00 sec 
[11/09 21:22:27    833s] (I)       | | | +-Congestion clean                      0.19%  284.78 sec  284.79 sec  0.00 sec  0.00 sec 
[11/09 21:22:27    833s] (I)       | | +-Phase 1g                                0.56%  284.79 sec  284.79 sec  0.00 sec  0.00 sec 
[11/09 21:22:27    833s] (I)       | | | +-Post Routing                          0.53%  284.79 sec  284.79 sec  0.00 sec  0.00 sec 
[11/09 21:22:27    833s] (I)       | | +-Phase 1h                                0.47%  284.79 sec  284.79 sec  0.00 sec  0.00 sec 
[11/09 21:22:27    833s] (I)       | | | +-Post Routing                          0.44%  284.79 sec  284.79 sec  0.00 sec  0.00 sec 
[11/09 21:22:27    833s] (I)       | | +-Layer assignment (2T)                   1.69%  284.80 sec  284.80 sec  0.01 sec  0.01 sec 
[11/09 21:22:27    833s] (I)       +-Export 3D cong map                          4.70%  284.81 sec  284.83 sec  0.02 sec  0.02 sec 
[11/09 21:22:27    833s] (I)       | +-Export 2D cong map                        0.88%  284.82 sec  284.83 sec  0.00 sec  0.00 sec 
[11/09 21:22:27    833s] (I)       +-Extract Global 3D Wires                     0.04%  284.83 sec  284.83 sec  0.00 sec  0.00 sec 
[11/09 21:22:27    833s] (I)       +-Track Assignment (2T)                       4.82%  284.83 sec  284.85 sec  0.02 sec  0.03 sec 
[11/09 21:22:27    833s] (I)       | +-Initialization                            0.02%  284.83 sec  284.83 sec  0.00 sec  0.00 sec 
[11/09 21:22:27    833s] (I)       | +-Track Assignment Kernel                   4.71%  284.83 sec  284.85 sec  0.02 sec  0.03 sec 
[11/09 21:22:27    833s] (I)       | +-Free Memory                               0.00%  284.85 sec  284.85 sec  0.00 sec  0.00 sec 
[11/09 21:22:27    833s] (I)       +-Export                                     12.09%  284.85 sec  284.89 sec  0.04 sec  0.05 sec 
[11/09 21:22:27    833s] (I)       | +-Export DB wires                           0.57%  284.85 sec  284.85 sec  0.00 sec  0.00 sec 
[11/09 21:22:27    833s] (I)       | | +-Export all nets (2T)                    0.41%  284.85 sec  284.85 sec  0.00 sec  0.00 sec 
[11/09 21:22:27    833s] (I)       | | +-Set wire vias (2T)                      0.10%  284.85 sec  284.85 sec  0.00 sec  0.00 sec 
[11/09 21:22:27    833s] (I)       | +-Report wirelength                         5.52%  284.85 sec  284.87 sec  0.02 sec  0.02 sec 
[11/09 21:22:27    833s] (I)       | +-Update net boxes                          5.92%  284.87 sec  284.89 sec  0.02 sec  0.02 sec 
[11/09 21:22:27    833s] (I)       | +-Update timing                             0.00%  284.89 sec  284.89 sec  0.00 sec  0.00 sec 
[11/09 21:22:27    833s] (I)       +-Postprocess design                          0.53%  284.89 sec  284.89 sec  0.00 sec  0.00 sec 
[11/09 21:22:27    833s] (I)      ======================= Summary by functions ========================
[11/09 21:22:27    833s] (I)       Lv  Step                                      %      Real       CPU 
[11/09 21:22:27    833s] (I)      ---------------------------------------------------------------------
[11/09 21:22:27    833s] (I)        0  Early Global Route kernel           100.00%  0.37 sec  0.40 sec 
[11/09 21:22:27    833s] (I)        1  Import and model                     41.94%  0.16 sec  0.16 sec 
[11/09 21:22:27    833s] (I)        1  Global Routing                       34.63%  0.13 sec  0.14 sec 
[11/09 21:22:27    833s] (I)        1  Export                               12.09%  0.04 sec  0.05 sec 
[11/09 21:22:27    833s] (I)        1  Track Assignment (2T)                 4.82%  0.02 sec  0.03 sec 
[11/09 21:22:27    833s] (I)        1  Export 3D cong map                    4.70%  0.02 sec  0.02 sec 
[11/09 21:22:27    833s] (I)        1  Postprocess design                    0.53%  0.00 sec  0.00 sec 
[11/09 21:22:27    833s] (I)        1  Extract Global 3D Wires               0.04%  0.00 sec  0.00 sec 
[11/09 21:22:27    833s] (I)        2  Create route DB                      27.71%  0.10 sec  0.10 sec 
[11/09 21:22:27    833s] (I)        2  Net group 1                          19.19%  0.07 sec  0.08 sec 
[11/09 21:22:27    833s] (I)        2  Net group 2                          13.44%  0.05 sec  0.05 sec 
[11/09 21:22:27    833s] (I)        2  Create place DB                      10.85%  0.04 sec  0.04 sec 
[11/09 21:22:27    833s] (I)        2  Update net boxes                      5.92%  0.02 sec  0.02 sec 
[11/09 21:22:27    833s] (I)        2  Report wirelength                     5.52%  0.02 sec  0.02 sec 
[11/09 21:22:27    833s] (I)        2  Track Assignment Kernel               4.71%  0.02 sec  0.03 sec 
[11/09 21:22:27    833s] (I)        2  Create route kernel                   2.59%  0.01 sec  0.01 sec 
[11/09 21:22:27    833s] (I)        2  Export 2D cong map                    0.88%  0.00 sec  0.00 sec 
[11/09 21:22:27    833s] (I)        2  Export DB wires                       0.57%  0.00 sec  0.00 sec 
[11/09 21:22:27    833s] (I)        2  Initialization                        0.29%  0.00 sec  0.00 sec 
[11/09 21:22:27    833s] (I)        2  Others data preparation               0.11%  0.00 sec  0.00 sec 
[11/09 21:22:27    833s] (I)        2  Update timing                         0.00%  0.00 sec  0.00 sec 
[11/09 21:22:27    833s] (I)        2  Free Memory                           0.00%  0.00 sec  0.00 sec 
[11/09 21:22:27    833s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[11/09 21:22:27    833s] (I)        3  Import route data (2T)               27.35%  0.10 sec  0.10 sec 
[11/09 21:22:27    833s] (I)        3  Import place data                    10.83%  0.04 sec  0.04 sec 
[11/09 21:22:27    833s] (I)        3  Phase 1d                              4.30%  0.02 sec  0.02 sec 
[11/09 21:22:27    833s] (I)        3  Phase 1g                              3.86%  0.01 sec  0.01 sec 
[11/09 21:22:27    833s] (I)        3  Layer assignment (2T)                 3.65%  0.01 sec  0.02 sec 
[11/09 21:22:27    833s] (I)        3  Phase 1a                              2.75%  0.01 sec  0.01 sec 
[11/09 21:22:27    833s] (I)        3  Phase 1h                              2.03%  0.01 sec  0.01 sec 
[11/09 21:22:27    833s] (I)        3  Phase 1b                              1.61%  0.01 sec  0.01 sec 
[11/09 21:22:27    833s] (I)        3  Phase 1c                              1.58%  0.01 sec  0.01 sec 
[11/09 21:22:27    833s] (I)        3  Phase 1f                              1.44%  0.01 sec  0.01 sec 
[11/09 21:22:27    833s] (I)        3  Generate topology (2T)                0.59%  0.00 sec  0.00 sec 
[11/09 21:22:27    833s] (I)        3  Export all nets (2T)                  0.41%  0.00 sec  0.00 sec 
[11/09 21:22:27    833s] (I)        3  Phase 1e                              0.34%  0.00 sec  0.00 sec 
[11/09 21:22:27    833s] (I)        3  Set wire vias (2T)                    0.10%  0.00 sec  0.00 sec 
[11/09 21:22:27    833s] (I)        4  Model blockage capacity              21.16%  0.08 sec  0.08 sec 
[11/09 21:22:27    833s] (I)        4  Read nets                             7.14%  0.03 sec  0.03 sec 
[11/09 21:22:27    833s] (I)        4  Post Routing                          5.77%  0.02 sec  0.02 sec 
[11/09 21:22:27    833s] (I)        4  Detoured routing (2T)                 4.24%  0.02 sec  0.02 sec 
[11/09 21:22:27    833s] (I)        4  Read instances and placement          3.70%  0.01 sec  0.01 sec 
[11/09 21:22:27    833s] (I)        4  Read blockages ( Layer 2-4 )          2.06%  0.01 sec  0.01 sec 
[11/09 21:22:27    833s] (I)        4  Two level Routing                     1.53%  0.01 sec  0.01 sec 
[11/09 21:22:27    833s] (I)        4  Congestion clean                      1.39%  0.01 sec  0.01 sec 
[11/09 21:22:27    833s] (I)        4  Pattern Routing Avoiding Blockages    1.21%  0.00 sec  0.00 sec 
[11/09 21:22:27    833s] (I)        4  Initialize 3D grid graph              1.20%  0.00 sec  0.00 sec 
[11/09 21:22:27    833s] (I)        4  Monotonic routing (2T)                1.09%  0.00 sec  0.00 sec 
[11/09 21:22:27    833s] (I)        4  Read prerouted                        1.01%  0.00 sec  0.00 sec 
[11/09 21:22:27    833s] (I)        4  Pattern routing (2T)                  0.72%  0.00 sec  0.00 sec 
[11/09 21:22:27    833s] (I)        4  Add via demand to 2D                  0.45%  0.00 sec  0.00 sec 
[11/09 21:22:27    833s] (I)        4  Read unlegalized nets                 0.36%  0.00 sec  0.00 sec 
[11/09 21:22:27    833s] (I)        4  Move terms for access (2T)            0.19%  0.00 sec  0.00 sec 
[11/09 21:22:27    833s] (I)        4  Route legalization                    0.07%  0.00 sec  0.00 sec 
[11/09 21:22:27    833s] (I)        4  Read blackboxes                       0.01%  0.00 sec  0.00 sec 
[11/09 21:22:27    833s] (I)        4  Set up via pillars                    0.00%  0.00 sec  0.00 sec 
[11/09 21:22:27    833s] (I)        5  Initialize 3D capacity               20.33%  0.08 sec  0.08 sec 
[11/09 21:22:27    833s] (I)        5  Read instance blockages               1.29%  0.00 sec  0.00 sec 
[11/09 21:22:27    833s] (I)        5  Read PG blockages                     0.54%  0.00 sec  0.00 sec 
[11/09 21:22:27    833s] (I)        5  Two Level Routing (Regular)           0.42%  0.00 sec  0.00 sec 
[11/09 21:22:27    833s] (I)        5  Two Level Routing (Strong)            0.38%  0.00 sec  0.00 sec 
[11/09 21:22:27    833s] (I)        5  Read halo blockages                   0.05%  0.00 sec  0.00 sec 
[11/09 21:22:27    833s] (I)        5  Legalize Blockage Violations          0.04%  0.00 sec  0.00 sec 
[11/09 21:22:27    833s] (I)        5  Read clock blockages                  0.01%  0.00 sec  0.00 sec 
[11/09 21:22:27    833s] (I)        5  Read other blockages                  0.01%  0.00 sec  0.00 sec 
[11/09 21:22:27    833s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[11/09 21:22:27    833s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[11/09 21:22:27    833s]       Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:00.4 real=0:00:00.4)
[11/09 21:22:27    833s]     Routing using eGR in eGR->NR Step done.
[11/09 21:22:27    833s]     Routing using NR in eGR->NR Step...
[11/09 21:22:27    833s] 
[11/09 21:22:27    833s] CCOPT: Preparing to route 312 clock nets with NanoRoute.
[11/09 21:22:27    833s]   All net are default rule.
[11/09 21:22:27    833s]   Preferred NanoRoute mode settings: Current
[11/09 21:22:27    833s] **WARN: (IMPTCM-77):	Option "-grouteExpUseNanoRoute2" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[11/09 21:22:27    833s] **WARN: (EMS-27):	Message (IMPTCM-77) has exceeded the current message display limit of 1.
[11/09 21:22:27    833s] To increase the message display limit, refer to the product command reference manual.
[11/09 21:22:27    833s]       Clock detailed routing...
[11/09 21:22:27    833s]         NanoRoute...
[11/09 21:22:27    833s] #% Begin globalDetailRoute (date=11/09 21:22:27, mem=1903.3M)
[11/09 21:22:27    833s] 
[11/09 21:22:27    833s] globalDetailRoute
[11/09 21:22:27    833s] 
[11/09 21:22:27    833s] #Start globalDetailRoute on Sat Nov  9 21:22:27 2024
[11/09 21:22:27    833s] #
[11/09 21:22:27    833s] ### Time Record (globalDetailRoute) is installed.
[11/09 21:22:27    833s] ### Time Record (Pre Callback) is installed.
[11/09 21:22:27    833s] ### Time Record (Pre Callback) is uninstalled.
[11/09 21:22:27    833s] ### Time Record (DB Import) is installed.
[11/09 21:22:27    833s] ### Time Record (Timing Data Generation) is installed.
[11/09 21:22:27    833s] ### Time Record (Timing Data Generation) is uninstalled.
[11/09 21:22:27    833s] ### Net info: total nets: 15581
[11/09 21:22:27    833s] ### Net info: dirty nets: 0
[11/09 21:22:27    833s] ### Net info: marked as disconnected nets: 0
[11/09 21:22:27    833s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=1 selected_only=1 (nr_selected_net=312)
[11/09 21:22:27    833s] #num needed restored net=0
[11/09 21:22:27    833s] #need_extraction net=0 (total=15581)
[11/09 21:22:27    833s] ### Net info: fully routed nets: 311
[11/09 21:22:27    833s] ### Net info: trivial (< 2 pins) nets: 148
[11/09 21:22:27    833s] ### Net info: unrouted nets: 15122
[11/09 21:22:27    833s] ### Net info: re-extraction nets: 0
[11/09 21:22:27    833s] ### Net info: selected nets: 312
[11/09 21:22:27    833s] ### Net info: ignored nets: 0
[11/09 21:22:27    833s] ### Net info: skip routing nets: 0
[11/09 21:22:27    833s] ### import design signature (3): route=1754453718 fixed_route=720339325 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=2114063261 dirty_area=0 del_dirty_area=0 cell=98960127 placement=1956365100 pin_access=1 inst_pattern=1
[11/09 21:22:27    833s] ### Time Record (DB Import) is uninstalled.
[11/09 21:22:27    833s] #NanoRoute Version 21.15-s110_1 NR220912-2004/21_15-UB
[11/09 21:22:27    833s] #
[11/09 21:22:27    833s] #Wire/Via statistics before line assignment ...
[11/09 21:22:27    833s] #Total wire length = 25786 um.
[11/09 21:22:27    833s] #Total half perimeter of net bounding box = 23142 um.
[11/09 21:22:27    833s] #Total wire length on LAYER METAL1 = 0 um.
[11/09 21:22:27    833s] #Total wire length on LAYER METAL2 = 3214 um.
[11/09 21:22:27    833s] #Total wire length on LAYER METAL3 = 13538 um.
[11/09 21:22:27    833s] #Total wire length on LAYER METAL4 = 9035 um.
[11/09 21:22:27    833s] #Total wire length on LAYER METAL5 = 0 um.
[11/09 21:22:27    833s] #Total wire length on LAYER METAL6 = 0 um.
[11/09 21:22:27    833s] #Total number of vias = 5389
[11/09 21:22:27    833s] #Up-Via Summary (total 5389):
[11/09 21:22:27    833s] #           
[11/09 21:22:27    833s] #-----------------------
[11/09 21:22:27    833s] # METAL1           1820
[11/09 21:22:27    833s] # METAL2           2571
[11/09 21:22:27    833s] # METAL3            998
[11/09 21:22:27    833s] #-----------------------
[11/09 21:22:27    833s] #                  5389 
[11/09 21:22:27    833s] #
[11/09 21:22:27    833s] ### Time Record (Data Preparation) is installed.
[11/09 21:22:27    833s] #Start routing data preparation on Sat Nov  9 21:22:27 2024
[11/09 21:22:27    833s] #
[11/09 21:22:27    833s] #Minimum voltage of a net in the design = 0.000.
[11/09 21:22:27    833s] #Maximum voltage of a net in the design = 1.980.
[11/09 21:22:27    833s] #Voltage range [0.000 - 1.980] has 15579 nets.
[11/09 21:22:27    833s] #Voltage range [1.620 - 1.980] has 1 net.
[11/09 21:22:27    833s] #Voltage range [0.000 - 0.000] has 1 net.
[11/09 21:22:27    833s] #Build and mark too close pins for the same net.
[11/09 21:22:27    833s] ### Time Record (Cell Pin Access) is installed.
[11/09 21:22:27    833s] #Initial pin access analysis.
[11/09 21:22:27    834s] #Detail pin access analysis.
[11/09 21:22:27    834s] ### Time Record (Cell Pin Access) is uninstalled.
[11/09 21:22:27    834s] # METAL1       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.48500
[11/09 21:22:27    834s] # METAL2       V   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
[11/09 21:22:27    834s] # METAL3       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
[11/09 21:22:27    834s] # METAL4       V   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
[11/09 21:22:27    834s] # METAL5       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
[11/09 21:22:27    834s] # METAL6       V   Track-Pitch = 1.12000    Line-2-Via Pitch = 0.95000
[11/09 21:22:28    834s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1915.33 (MB), peak = 1980.75 (MB)
[11/09 21:22:28    834s] #Regenerating Ggrids automatically.
[11/09 21:22:28    834s] #Auto generating G-grids with size=15 tracks, using layer METAL2's pitch = 0.56000.
[11/09 21:22:28    834s] #Using automatically generated G-grids.
[11/09 21:22:28    834s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[11/09 21:22:28    834s] #Done routing data preparation.
[11/09 21:22:28    834s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1917.38 (MB), peak = 1980.75 (MB)
[11/09 21:22:28    834s] ### Time Record (Data Preparation) is uninstalled.
[11/09 21:22:28    834s] #Data initialization: cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:1.9 GB --1.23 [2]--
[11/09 21:22:28    834s] 
[11/09 21:22:28    834s] Trim Metal Layers:
[11/09 21:22:28    834s] LayerId::1 widthSet size::4
[11/09 21:22:28    834s] LayerId::2 widthSet size::4
[11/09 21:22:28    834s] LayerId::3 widthSet size::4
[11/09 21:22:28    834s] LayerId::4 widthSet size::4
[11/09 21:22:28    834s] LayerId::5 widthSet size::4
[11/09 21:22:28    834s] LayerId::6 widthSet size::3
[11/09 21:22:28    834s] Updating RC grid for preRoute extraction ...
[11/09 21:22:28    834s] eee: pegSigSF::1.070000
[11/09 21:22:28    834s] Initializing multi-corner capacitance tables ... 
[11/09 21:22:28    834s] Initializing multi-corner resistance tables ...
[11/09 21:22:28    834s] eee: l::1 avDens::0.130419 usedTrk::3794.659821 availTrk::29095.804833 sigTrk::3794.659821
[11/09 21:22:28    834s] eee: l::2 avDens::0.001327 usedTrk::0.185714 availTrk::140.000000 sigTrk::0.185714
[11/09 21:22:28    834s] eee: l::3 avDens::0.009106 usedTrk::1.912245 availTrk::210.000000 sigTrk::1.912245
[11/09 21:22:28    834s] eee: l::4 avDens::0.011009 usedTrk::1.549617 availTrk::140.756167 sigTrk::1.549617
[11/09 21:22:28    834s] eee: l::5 avDens::0.024396 usedTrk::840.185459 availTrk::34440.000000 sigTrk::840.185459
[11/09 21:22:28    834s] eee: l::6 avDens::0.047566 usedTrk::802.443878 availTrk::16870.000000 sigTrk::802.443878
[11/09 21:22:28    834s] {RT wc 0 4 4 0}
[11/09 21:22:28    834s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.839600 pMod=82 wcR=0.555600 newSi=0.001600 wHLS=1.389000 siPrev=0 viaL=0.000000
[11/09 21:22:28    834s] #Successfully loaded pre-route RC model
[11/09 21:22:28    834s] #Enabled timing driven Line Assignment.
[11/09 21:22:28    834s] ### Time Record (Line Assignment) is installed.
[11/09 21:22:28    834s] #
[11/09 21:22:28    834s] #Begin Line Assignment ...
[11/09 21:22:28    834s] #
[11/09 21:22:28    834s] #Begin build data ...
[11/09 21:22:28    834s] #
[11/09 21:22:28    834s] #Distribution of nets:
[11/09 21:22:28    834s] #    10891 ( 2         pin),   1999 ( 3         pin),   1117 ( 4         pin),
[11/09 21:22:28    834s] #      387 ( 5         pin),    241 ( 6         pin),    217 ( 7         pin),
[11/09 21:22:28    834s] #      143 ( 8         pin),    116 ( 9         pin),    147 (10-19      pin),
[11/09 21:22:28    834s] #       15 (20-29      pin),    101 (30-39      pin),     38 (40-49      pin),
[11/09 21:22:28    834s] #        3 (50-59      pin),      2 (60-69      pin),      0 (>=2000     pin).
[11/09 21:22:28    834s] #Total: 15581 nets, 15417 non-trivial nets, 311 fully global routed, 311 clocks,
[11/09 21:22:28    834s] #       311 nets have layer range, 311 nets have weight,
[11/09 21:22:28    834s] #       311 nets have avoid detour, 311 nets have priority.
[11/09 21:22:28    834s] #
[11/09 21:22:28    834s] #Nets in 1 layer range:
[11/09 21:22:28    834s] #   (METAL3, ------) :      311 ( 2.0%)
[11/09 21:22:28    834s] #
[11/09 21:22:28    834s] #311 nets selected.
[11/09 21:22:28    834s] #
[11/09 21:22:28    834s] #End build data: cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:1.9 GB --1.66 [2]--
[11/09 21:22:28    834s] ### 
[11/09 21:22:28    834s] ### Net length summary before Line Assignment:
[11/09 21:22:28    834s] ### Layer    H-Len   V-Len         Total       #Up-Via
[11/09 21:22:28    834s] ### --------------------------------------------------
[11/09 21:22:28    834s] ### METAL1       0       0       0(  0%)    1820( 31%)
[11/09 21:22:28    834s] ### METAL2       0    3134    3134( 12%)    3064( 52%)
[11/09 21:22:28    834s] ### METAL3   13616       0   13616( 53%)    1006( 17%)
[11/09 21:22:28    834s] ### METAL4       0    9035    9035( 35%)       0(  0%)
[11/09 21:22:28    834s] ### METAL5       0       0       0(  0%)       0(  0%)
[11/09 21:22:28    834s] ### METAL6       0       0       0(  0%)       0(  0%)
[11/09 21:22:28    834s] ### --------------------------------------------------
[11/09 21:22:28    834s] ###          13616   12170   25786          5890      
[11/09 21:22:28    835s] ### 
[11/09 21:22:28    835s] ### Top 8 overlap violations ...
[11/09 21:22:28    835s] ###   Net: soc/CTS_227
[11/09 21:22:28    835s] ###     METAL2: (979.82000, 820.92050, 980.10000, 823.15950), length: 2.23900, total: 2.23900
[11/09 21:22:28    835s] ###       fixed object
[11/09 21:22:28    835s] ###   Net: soc/CTS_242
[11/09 21:22:28    835s] ###     METAL2: (665.66000, 1001.24050, 665.94000, 1003.47950), length: 2.23900, total: 2.23900
[11/09 21:22:28    835s] ###       fixed object
[11/09 21:22:28    835s] ###   Net: soc/CTS_187
[11/09 21:22:28    835s] ###     METAL3: (1203.40050, 538.54000, 1205.63950, 538.82000), length: 2.23900, total: 2.23900
[11/09 21:22:28    835s] ###       soc/CTS_190
[11/09 21:22:28    835s] ###   Net: soc/CTS_78
[11/09 21:22:28    835s] ###     METAL2: (521.74000, 530.60050, 522.02000, 531.43950), length: 0.83900, total: 0.83900
[11/09 21:22:28    835s] ###       fixed object
[11/09 21:22:28    835s] ###   Net: soc/CTS_225
[11/09 21:22:28    835s] ###     METAL2: (938.38000, 800.72050, 938.66000, 801.55950), length: 0.83900, total: 0.83900
[11/09 21:22:28    835s] ###       fixed object
[11/09 21:22:28    835s] ###   Net: soc/CTS_22
[11/09 21:22:28    835s] ###     METAL2: (686.94000, 824.24050, 687.22000, 825.07950), length: 0.83900, total: 0.83900
[11/09 21:22:28    835s] ###       fixed object
[11/09 21:22:28    835s] ###   Net: soc/CTS_248
[11/09 21:22:28    835s] ###     METAL2: (769.82000, 973.20050, 770.10000, 974.03950), length: 0.83900, total: 0.83900
[11/09 21:22:28    835s] ###       fixed object
[11/09 21:22:28    835s] ###   Net: soc/CTS_94
[11/09 21:22:28    835s] ###     METAL3: (550.44050, 526.78000, 550.99950, 527.06000), length: 0.55900, total: 0.55900
[11/09 21:22:28    835s] ###       soc/CTS_100
[11/09 21:22:28    835s] ### 
[11/09 21:22:28    835s] ### Net length and overlap summary after Line Assignment:
[11/09 21:22:28    835s] ### Layer    H-Len   V-Len         Total       #Up-Via   #Overlap   Overlap-Len
[11/09 21:22:28    835s] ### ---------------------------------------------------------------------------
[11/09 21:22:28    835s] ### METAL1       0       0       0(  0%)    1820( 34%)    0(  0%)     0(  0.0%)
[11/09 21:22:28    835s] ### METAL2       0    3387    3387( 13%)    2566( 49%)    6( 75%)     8( 76.2%)
[11/09 21:22:28    835s] ### METAL3   13735       0   13735( 53%)     900( 17%)    2( 25%)     2( 23.8%)
[11/09 21:22:28    835s] ### METAL4       0    8852    8852( 34%)       0(  0%)    0(  0%)     0(  0.0%)
[11/09 21:22:28    835s] ### METAL5       0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[11/09 21:22:28    835s] ### METAL6       0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[11/09 21:22:28    835s] ### ---------------------------------------------------------------------------
[11/09 21:22:28    835s] ###          13735   12240   25976          5286          8          11        
[11/09 21:22:28    835s] #
[11/09 21:22:28    835s] #Line Assignment statistics:
[11/09 21:22:28    835s] #Cpu time = 00:00:01
[11/09 21:22:28    835s] #Elapsed time = 00:00:00
[11/09 21:22:28    835s] #Increased memory = 10.60 (MB)
[11/09 21:22:28    835s] #Total memory = 1948.77 (MB)
[11/09 21:22:28    835s] #Peak memory = 1980.75 (MB)
[11/09 21:22:28    835s] #End Line Assignment: cpu:00:00:01, real:00:00:00, mem:1.9 GB, peak:1.9 GB --1.74 [2]--
[11/09 21:22:28    835s] #
[11/09 21:22:28    835s] #Begin assignment summary ...
[11/09 21:22:28    835s] #
[11/09 21:22:28    835s] #  Total number of segments             = 3780
[11/09 21:22:28    835s] #  Total number of overlap segments     =   20 (  0.5%)
[11/09 21:22:28    835s] #  Total number of assigned segments    = 1683 ( 44.5%)
[11/09 21:22:28    835s] #  Total number of shifted segments     =   14 (  0.4%)
[11/09 21:22:28    835s] #  Average movement of shifted segments =    2.14 tracks
[11/09 21:22:28    835s] #
[11/09 21:22:28    835s] #  Total number of overlaps             =    8
[11/09 21:22:28    835s] #  Total length of overlaps             =   11 um
[11/09 21:22:28    835s] #
[11/09 21:22:28    835s] #End assignment summary.
[11/09 21:22:28    835s] ### Time Record (Line Assignment) is uninstalled.
[11/09 21:22:28    835s] #
[11/09 21:22:28    835s] #Wire/Via statistics after line assignment ...
[11/09 21:22:28    835s] #Total wire length = 25977 um.
[11/09 21:22:28    835s] #Total half perimeter of net bounding box = 23310 um.
[11/09 21:22:28    835s] #Total wire length on LAYER METAL1 = 0 um.
[11/09 21:22:28    835s] #Total wire length on LAYER METAL2 = 3388 um.
[11/09 21:22:28    835s] #Total wire length on LAYER METAL3 = 13736 um.
[11/09 21:22:28    835s] #Total wire length on LAYER METAL4 = 8853 um.
[11/09 21:22:28    835s] #Total wire length on LAYER METAL5 = 0 um.
[11/09 21:22:28    835s] #Total wire length on LAYER METAL6 = 0 um.
[11/09 21:22:28    835s] #Total number of vias = 5286
[11/09 21:22:28    835s] #Up-Via Summary (total 5286):
[11/09 21:22:28    835s] #           
[11/09 21:22:28    835s] #-----------------------
[11/09 21:22:28    835s] # METAL1           1820
[11/09 21:22:28    835s] # METAL2           2566
[11/09 21:22:28    835s] # METAL3            900
[11/09 21:22:28    835s] #-----------------------
[11/09 21:22:28    835s] #                  5286 
[11/09 21:22:28    835s] #
[11/09 21:22:28    835s] #Routing data preparation, pin analysis, line assignment statistics:
[11/09 21:22:28    835s] #Cpu time = 00:00:01
[11/09 21:22:28    835s] #Elapsed time = 00:00:01
[11/09 21:22:28    835s] #Increased memory = 31.83 (MB)
[11/09 21:22:28    835s] #Total memory = 1938.50 (MB)
[11/09 21:22:28    835s] #Peak memory = 1980.75 (MB)
[11/09 21:22:28    835s] #RTESIG:78da9592314fc330108599f915a7b4439128f8ce49e30c2c48ac802ae81a85c48d2c1c1b
[11/09 21:22:28    835s] #       c50ea8ff1e07588a22a71d6d7f7af7de3d2f96bb872d24843798ad1d222b111eb744ac40
[11/09 21:22:28    835s] #       5a1363e92d61199e5eef93cbc5f2e9f9852081ca39d59ab2b38dbcabb5addfc1ab4e99f6
[11/09 21:22:28    835s] #       f706135839df87f3350c4ef6e0a4f7e174f5279083ef0709ab376bf5248129877da55d8c
[11/09 21:22:28    835s] #       212e8018ac94f1b295fd345388639de660aa4ed5d0c87d3568ff0fe77c33e72c1321beb7
[11/09 21:22:28    835s] #       1f56dbf600da86c85faa97f1c0c818cde6412471343dee15c71d9d8367ec2c5c60c819f8
[11/09 21:22:28    835s] #       904c9aa19bb63c763057659e73487ec247a5f23010b3789d28b2a0f5c967b62dc68e9caf
[11/09 21:22:28    835s] #       4c53f54d74a81041cf5813b546887c2e25619eceffd8b08b1320b139052a62d0c5376869
[11/09 21:22:28    835s] #       3165
[11/09 21:22:28    835s] #
[11/09 21:22:28    835s] #Skip comparing routing design signature in db-snapshot flow
[11/09 21:22:28    835s] #Using multithreading with 2 threads.
[11/09 21:22:28    835s] ### Time Record (Detail Routing) is installed.
[11/09 21:22:28    835s] ### drc_pitch = 3520 ( 1.76000 um) drc_range = 2730 ( 1.36500 um) route_pitch = 3520 ( 1.76000 um) patch_pitch = 18480 ( 9.24000 um) top_route_layer = 4 top_pin_layer = 4
[11/09 21:22:28    835s] #
[11/09 21:22:28    835s] #Start Detail Routing..
[11/09 21:22:28    835s] #start initial detail routing ...
[11/09 21:22:28    835s] ### Design has 313 dirty nets
[11/09 21:22:30    839s] ### Routing stats: routing = 17.66% drc-check-only = 1.65%
[11/09 21:22:30    839s] #   number of violations = 3
[11/09 21:22:30    839s] #
[11/09 21:22:30    839s] #    By Layer and Type :
[11/09 21:22:30    839s] #	          Short   CShort   Totals
[11/09 21:22:30    839s] #	METAL1        0        0        0
[11/09 21:22:30    839s] #	METAL2        0        0        0
[11/09 21:22:30    839s] #	METAL3        2        1        3
[11/09 21:22:30    839s] #	Totals        2        1        3
[11/09 21:22:30    839s] #cpu time = 00:00:04, elapsed time = 00:00:02, memory = 1943.58 (MB), peak = 1999.87 (MB)
[11/09 21:22:30    839s] #start 1st optimization iteration ...
[11/09 21:22:30    839s] ### Routing stats: routing = 17.66% drc-check-only = 1.65%
[11/09 21:22:30    839s] #   number of violations = 0
[11/09 21:22:30    839s] #    number of process antenna violations = 44
[11/09 21:22:30    839s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1944.10 (MB), peak = 1999.87 (MB)
[11/09 21:22:30    839s] #Complete Detail Routing.
[11/09 21:22:30    839s] #Total wire length = 27296 um.
[11/09 21:22:30    839s] #Total half perimeter of net bounding box = 23310 um.
[11/09 21:22:30    839s] #Total wire length on LAYER METAL1 = 0 um.
[11/09 21:22:30    839s] #Total wire length on LAYER METAL2 = 1349 um.
[11/09 21:22:30    839s] #Total wire length on LAYER METAL3 = 15185 um.
[11/09 21:22:30    839s] #Total wire length on LAYER METAL4 = 10762 um.
[11/09 21:22:30    839s] #Total wire length on LAYER METAL5 = 0 um.
[11/09 21:22:30    839s] #Total wire length on LAYER METAL6 = 0 um.
[11/09 21:22:30    839s] #Total number of vias = 5071
[11/09 21:22:30    839s] #Up-Via Summary (total 5071):
[11/09 21:22:30    839s] #           
[11/09 21:22:30    839s] #-----------------------
[11/09 21:22:30    839s] # METAL1           1820
[11/09 21:22:30    839s] # METAL2           1816
[11/09 21:22:30    839s] # METAL3           1435
[11/09 21:22:30    839s] #-----------------------
[11/09 21:22:30    839s] #                  5071 
[11/09 21:22:30    839s] #
[11/09 21:22:30    839s] #Total number of DRC violations = 0
[11/09 21:22:30    839s] ### Time Record (Detail Routing) is uninstalled.
[11/09 21:22:30    839s] #Cpu time = 00:00:04
[11/09 21:22:30    839s] #Elapsed time = 00:00:02
[11/09 21:22:30    839s] #Increased memory = 5.61 (MB)
[11/09 21:22:30    839s] #Total memory = 1944.10 (MB)
[11/09 21:22:30    839s] #Peak memory = 1999.87 (MB)
[11/09 21:22:30    839s] #Skip updating routing design signature in db-snapshot flow
[11/09 21:22:30    839s] #detailRoute Statistics:
[11/09 21:22:30    839s] #Cpu time = 00:00:04
[11/09 21:22:30    839s] #Elapsed time = 00:00:02
[11/09 21:22:30    839s] #Increased memory = 5.61 (MB)
[11/09 21:22:30    839s] #Total memory = 1944.10 (MB)
[11/09 21:22:30    839s] #Peak memory = 1999.87 (MB)
[11/09 21:22:30    839s] ### Time Record (DB Export) is installed.
[11/09 21:22:30    839s] ### export design design signature (10): route=1932390627 fixed_route=720339325 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1560432349 dirty_area=0 del_dirty_area=0 cell=98960127 placement=1956365100 pin_access=1833156612 inst_pattern=1
[11/09 21:22:30    839s] #	no debugging net set
[11/09 21:22:30    839s] ### Time Record (DB Export) is uninstalled.
[11/09 21:22:30    839s] ### Time Record (Post Callback) is installed.
[11/09 21:22:30    839s] ### Time Record (Post Callback) is uninstalled.
[11/09 21:22:30    839s] #
[11/09 21:22:30    839s] #globalDetailRoute statistics:
[11/09 21:22:30    839s] #Cpu time = 00:00:06
[11/09 21:22:30    839s] #Elapsed time = 00:00:03
[11/09 21:22:30    839s] #Increased memory = 50.45 (MB)
[11/09 21:22:30    839s] #Total memory = 1954.24 (MB)
[11/09 21:22:30    839s] #Peak memory = 1999.87 (MB)
[11/09 21:22:30    839s] #Number of warnings = 0
[11/09 21:22:30    839s] #Total number of warnings = 0
[11/09 21:22:30    839s] #Number of fails = 0
[11/09 21:22:30    839s] #Total number of fails = 0
[11/09 21:22:30    839s] #Complete globalDetailRoute on Sat Nov  9 21:22:30 2024
[11/09 21:22:30    839s] #
[11/09 21:22:30    839s] ### Time Record (globalDetailRoute) is uninstalled.
[11/09 21:22:30    839s] ### 
[11/09 21:22:30    839s] ###   Scalability Statistics
[11/09 21:22:30    839s] ### 
[11/09 21:22:30    839s] ### --------------------------------+----------------+----------------+----------------+
[11/09 21:22:30    839s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[11/09 21:22:30    839s] ### --------------------------------+----------------+----------------+----------------+
[11/09 21:22:30    839s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[11/09 21:22:30    839s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[11/09 21:22:30    839s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[11/09 21:22:30    839s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[11/09 21:22:30    839s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[11/09 21:22:30    839s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[11/09 21:22:30    839s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[11/09 21:22:30    839s] ###   Detail Routing                |        00:00:04|        00:00:02|             2.0|
[11/09 21:22:30    839s] ###   Line Assignment               |        00:00:01|        00:00:00|             1.0|
[11/09 21:22:30    839s] ###   Entire Command                |        00:00:06|        00:00:03|             1.8|
[11/09 21:22:30    839s] ### --------------------------------+----------------+----------------+----------------+
[11/09 21:22:30    839s] ### 
[11/09 21:22:30    839s] #% End globalDetailRoute (date=11/09 21:22:30, total cpu=0:00:05.8, real=0:00:03.0, peak res=1999.9M, current mem=1950.0M)
[11/09 21:22:30    839s]         NanoRoute done. (took cpu=0:00:05.9 real=0:00:03.4)
[11/09 21:22:30    839s]       Clock detailed routing done.
[11/09 21:22:30    839s] Skipping check of guided vs. routed net lengths.
[11/09 21:22:30    839s] Set FIXED routing status on 311 net(s)
[11/09 21:22:30    839s] Set FIXED placed status on 310 instance(s)
[11/09 21:22:30    839s]       Route Remaining Unrouted Nets...
[11/09 21:22:30    839s] Running earlyGlobalRoute to complete any remaining unrouted nets.
[11/09 21:22:30    839s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2806.1M, EPOCH TIME: 1731212550.928087
[11/09 21:22:30    839s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:22:30    839s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:22:30    839s] All LLGs are deleted
[11/09 21:22:30    839s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:22:30    839s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:22:30    839s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2806.1M, EPOCH TIME: 1731212550.928186
[11/09 21:22:30    839s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2806.1M, EPOCH TIME: 1731212550.928258
[11/09 21:22:30    839s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2806.1M, EPOCH TIME: 1731212550.928388
[11/09 21:22:30    839s] ### Creating LA Mngr. totSessionCpu=0:14:00 mem=2806.1M
[11/09 21:22:30    839s] ### Creating LA Mngr, finished. totSessionCpu=0:14:00 mem=2806.1M
[11/09 21:22:30    839s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2806.12 MB )
[11/09 21:22:30    839s] (I)      ==================== Layers =====================
[11/09 21:22:30    839s] (I)      +-----+----+---------+---------+--------+-------+
[11/09 21:22:30    839s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/09 21:22:30    839s] (I)      +-----+----+---------+---------+--------+-------+
[11/09 21:22:30    839s] (I)      |  33 |  0 |    CONT |     cut |      1 |       |
[11/09 21:22:30    839s] (I)      |   1 |  1 |  METAL1 |    wire |      1 |       |
[11/09 21:22:30    839s] (I)      |  34 |  1 |   VIA12 |     cut |      1 |       |
[11/09 21:22:30    839s] (I)      |   2 |  2 |  METAL2 |    wire |      1 |       |
[11/09 21:22:30    839s] (I)      |  35 |  2 |   VIA23 |     cut |      1 |       |
[11/09 21:22:30    839s] (I)      |   3 |  3 |  METAL3 |    wire |      1 |       |
[11/09 21:22:30    839s] (I)      |  36 |  3 |   VIA34 |     cut |      1 |       |
[11/09 21:22:30    839s] (I)      |   4 |  4 |  METAL4 |    wire |      1 |       |
[11/09 21:22:30    839s] (I)      |  37 |  4 |   VIA45 |     cut |      1 |       |
[11/09 21:22:30    839s] (I)      |   5 |  5 |  METAL5 |    wire |      1 |       |
[11/09 21:22:30    839s] (I)      |  38 |  5 |   VIA56 |     cut |      1 |       |
[11/09 21:22:30    839s] (I)      |   6 |  6 |  METAL6 |    wire |      1 |       |
[11/09 21:22:30    839s] (I)      +-----+----+---------+---------+--------+-------+
[11/09 21:22:30    839s] (I)      |  64 | 64 |   POLY1 |   other |        |    MS |
[11/09 21:22:30    839s] (I)      |   0 |  0 |   POLY2 |   other |        |    MS |
[11/09 21:22:30    839s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[11/09 21:22:30    839s] (I)      +-----+----+---------+---------+--------+-------+
[11/09 21:22:30    839s] (I)      Started Import and model ( Curr Mem: 2806.12 MB )
[11/09 21:22:30    839s] (I)      Default pattern map key = soc_top_default.
[11/09 21:22:30    839s] (I)      == Non-default Options ==
[11/09 21:22:30    839s] (I)      Maximum routing layer                              : 4
[11/09 21:22:30    839s] (I)      Number of threads                                  : 2
[11/09 21:22:30    839s] (I)      Method to set GCell size                           : row
[11/09 21:22:30    839s] (I)      Counted 9181 PG shapes. We will not process PG shapes layer by layer.
[11/09 21:22:30    839s] (I)      Use row-based GCell size
[11/09 21:22:30    839s] (I)      Use row-based GCell align
[11/09 21:22:30    839s] (I)      layer 0 area = 808000
[11/09 21:22:30    839s] (I)      layer 1 area = 808000
[11/09 21:22:30    839s] (I)      layer 2 area = 808000
[11/09 21:22:30    839s] (I)      layer 3 area = 808000
[11/09 21:22:30    839s] (I)      GCell unit size   : 7840
[11/09 21:22:30    839s] (I)      GCell multiplier  : 1
[11/09 21:22:30    839s] (I)      GCell row height  : 7840
[11/09 21:22:30    839s] (I)      Actual row height : 7840
[11/09 21:22:30    839s] (I)      GCell align ref   : 626560 626560
[11/09 21:22:30    839s] [NR-eGR] Track table information for default rule: 
[11/09 21:22:30    839s] [NR-eGR] METAL1 has single uniform track structure
[11/09 21:22:30    839s] [NR-eGR] METAL2 has single uniform track structure
[11/09 21:22:30    839s] [NR-eGR] METAL3 has single uniform track structure
[11/09 21:22:30    839s] [NR-eGR] METAL4 has single uniform track structure
[11/09 21:22:30    839s] [NR-eGR] METAL5 has single uniform track structure
[11/09 21:22:30    839s] [NR-eGR] METAL6 has single uniform track structure
[11/09 21:22:30    839s] (I)      ============== Default via ===============
[11/09 21:22:30    839s] (I)      +---+------------------+-----------------+
[11/09 21:22:30    839s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[11/09 21:22:30    839s] (I)      +---+------------------+-----------------+
[11/09 21:22:30    839s] (I)      | 1 |    4  VIA12_VV   |    1  VIA12_HV  |
[11/09 21:22:30    839s] (I)      | 2 |    5  VIA2       |    5  VIA2      |
[11/09 21:22:30    839s] (I)      | 3 |    8  VIA3       |    8  VIA3      |
[11/09 21:22:30    839s] (I)      | 4 |   11  VIA4       |   11  VIA4      |
[11/09 21:22:30    839s] (I)      | 5 |   14  VIA5       |   14  VIA5      |
[11/09 21:22:30    839s] (I)      +---+------------------+-----------------+
[11/09 21:22:30    839s] [NR-eGR] Read 10047 PG shapes
[11/09 21:22:30    839s] [NR-eGR] Read 0 clock shapes
[11/09 21:22:30    839s] [NR-eGR] Read 0 other shapes
[11/09 21:22:30    839s] [NR-eGR] #Routing Blockages  : 0
[11/09 21:22:30    839s] [NR-eGR] #Instance Blockages : 28804
[11/09 21:22:30    839s] [NR-eGR] #PG Blockages       : 10047
[11/09 21:22:30    839s] [NR-eGR] #Halo Blockages     : 0
[11/09 21:22:30    839s] [NR-eGR] #Boundary Blockages : 0
[11/09 21:22:30    839s] [NR-eGR] #Clock Blockages    : 0
[11/09 21:22:30    839s] [NR-eGR] #Other Blockages    : 0
[11/09 21:22:30    839s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/09 21:22:30    839s] [NR-eGR] Num Prerouted Nets = 311  Num Prerouted Wires = 7842
[11/09 21:22:30    839s] [NR-eGR] Read 15433 nets ( ignored 311 )
[11/09 21:22:31    839s] (I)      early_global_route_priority property id does not exist.
[11/09 21:22:31    839s] (I)      Read Num Blocks=38851  Num Prerouted Wires=7842  Num CS=0
[11/09 21:22:31    839s] (I)      Layer 1 (V) : #blockages 23209 : #preroutes 3961
[11/09 21:22:31    839s] (I)      Layer 2 (H) : #blockages 9876 : #preroutes 3423
[11/09 21:22:31    839s] (I)      Layer 3 (V) : #blockages 5766 : #preroutes 458
[11/09 21:22:31    839s] (I)      Number of ignored nets                =    311
[11/09 21:22:31    839s] (I)      Number of connected nets              =      0
[11/09 21:22:31    839s] (I)      Number of fixed nets                  =    311.  Ignored: Yes
[11/09 21:22:31    839s] (I)      Number of clock nets                  =    312.  Ignored: No
[11/09 21:22:31    839s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/09 21:22:31    839s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/09 21:22:31    839s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/09 21:22:31    839s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/09 21:22:31    839s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/09 21:22:31    839s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[11/09 21:22:31    839s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/09 21:22:31    839s] (I)      Ndr track 0 does not exist
[11/09 21:22:31    839s] (I)      ---------------------Grid Graph Info--------------------
[11/09 21:22:31    839s] (I)      Routing area        : (0, 0) - (3393440, 3073120)
[11/09 21:22:31    839s] (I)      Core area           : (626560, 626560) - (2766880, 2446560)
[11/09 21:22:31    839s] (I)      Site width          :  1120  (dbu)
[11/09 21:22:31    839s] (I)      Row height          :  7840  (dbu)
[11/09 21:22:31    839s] (I)      GCell row height    :  7840  (dbu)
[11/09 21:22:31    839s] (I)      GCell width         :  7840  (dbu)
[11/09 21:22:31    839s] (I)      GCell height        :  7840  (dbu)
[11/09 21:22:31    839s] (I)      Grid                :   432   392     4
[11/09 21:22:31    839s] (I)      Layer numbers       :     1     2     3     4
[11/09 21:22:31    839s] (I)      Vertical capacity   :     0  7840     0  7840
[11/09 21:22:31    839s] (I)      Horizontal capacity :     0     0  7840     0
[11/09 21:22:31    839s] (I)      Default wire width  :   460   560   560   560
[11/09 21:22:31    839s] (I)      Default wire space  :   460   560   560   560
[11/09 21:22:31    839s] (I)      Default wire pitch  :   920  1120  1120  1120
[11/09 21:22:31    839s] (I)      Default pitch size  :   920  1120  1120  1120
[11/09 21:22:31    839s] (I)      First track coord   :  1040  1040  1040  1040
[11/09 21:22:31    839s] (I)      Num tracks per GCell:  8.52  7.00  7.00  7.00
[11/09 21:22:31    839s] (I)      Total num of tracks :  2743  3029  2743  3029
[11/09 21:22:31    839s] (I)      Num of masks        :     1     1     1     1
[11/09 21:22:31    839s] (I)      Num of trim masks   :     0     0     0     0
[11/09 21:22:31    839s] (I)      --------------------------------------------------------
[11/09 21:22:31    839s] 
[11/09 21:22:31    839s] [NR-eGR] ============ Routing rule table ============
[11/09 21:22:31    839s] [NR-eGR] Rule id: 0  Nets: 15106
[11/09 21:22:31    839s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[11/09 21:22:31    839s] (I)                    Layer     2     3     4 
[11/09 21:22:31    839s] (I)                    Pitch  1120  1120  1120 
[11/09 21:22:31    839s] (I)             #Used tracks     1     1     1 
[11/09 21:22:31    839s] (I)       #Fully used tracks     1     1     1 
[11/09 21:22:31    839s] [NR-eGR] ========================================
[11/09 21:22:31    839s] [NR-eGR] 
[11/09 21:22:31    839s] (I)      =============== Blocked Tracks ===============
[11/09 21:22:31    839s] (I)      +-------+---------+----------+---------------+
[11/09 21:22:31    839s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/09 21:22:31    839s] (I)      +-------+---------+----------+---------------+
[11/09 21:22:31    839s] (I)      |     1 |       0 |        0 |         0.00% |
[11/09 21:22:31    839s] (I)      |     2 | 1187368 |   858525 |        72.30% |
[11/09 21:22:31    839s] (I)      |     3 | 1184976 |   681451 |        57.51% |
[11/09 21:22:31    839s] (I)      |     4 | 1187368 |   799733 |        67.35% |
[11/09 21:22:31    839s] (I)      +-------+---------+----------+---------------+
[11/09 21:22:31    839s] (I)      Finished Import and model ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 2825.92 MB )
[11/09 21:22:31    839s] (I)      Reset routing kernel
[11/09 21:22:31    839s] (I)      Started Global Routing ( Curr Mem: 2825.92 MB )
[11/09 21:22:31    839s] (I)      totalPins=45112  totalGlobalPin=43821 (97.14%)
[11/09 21:22:31    839s] (I)      total 2D Cap : 1289211 = (511789 H, 777422 V)
[11/09 21:22:31    839s] [NR-eGR] Layer group 1: route 15106 net(s) in layer range [2, 4]
[11/09 21:22:31    839s] (I)      
[11/09 21:22:31    839s] (I)      ============  Phase 1a Route ============
[11/09 21:22:31    839s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 31
[11/09 21:22:31    839s] (I)      Usage: 159893 = (86239 H, 73654 V) = (16.85% H, 9.47% V) = (3.381e+05um H, 2.887e+05um V)
[11/09 21:22:31    839s] (I)      
[11/09 21:22:31    839s] (I)      ============  Phase 1b Route ============
[11/09 21:22:31    839s] (I)      Usage: 159872 = (86300 H, 73572 V) = (16.86% H, 9.46% V) = (3.383e+05um H, 2.884e+05um V)
[11/09 21:22:31    839s] (I)      Overflow of layer group 1: 0.58% H + 0.03% V. EstWL: 6.266982e+05um
[11/09 21:22:31    839s] (I)      Congestion metric : 0.58%H 0.03%V, 0.61%HV
[11/09 21:22:31    839s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/09 21:22:31    839s] (I)      
[11/09 21:22:31    839s] (I)      ============  Phase 1c Route ============
[11/09 21:22:31    839s] (I)      Level2 Grid: 87 x 79
[11/09 21:22:31    839s] (I)      Usage: 160186 = (86309 H, 73877 V) = (16.86% H, 9.50% V) = (3.383e+05um H, 2.896e+05um V)
[11/09 21:22:31    839s] (I)      
[11/09 21:22:31    839s] (I)      ============  Phase 1d Route ============
[11/09 21:22:31    839s] (I)      Usage: 160186 = (86309 H, 73877 V) = (16.86% H, 9.50% V) = (3.383e+05um H, 2.896e+05um V)
[11/09 21:22:31    839s] (I)      
[11/09 21:22:31    839s] (I)      ============  Phase 1e Route ============
[11/09 21:22:31    839s] (I)      Usage: 160186 = (86309 H, 73877 V) = (16.86% H, 9.50% V) = (3.383e+05um H, 2.896e+05um V)
[11/09 21:22:31    839s] [NR-eGR] Early Global Route overflow of layer group 1: 0.27% H + 0.00% V. EstWL: 6.279291e+05um
[11/09 21:22:31    839s] (I)      
[11/09 21:22:31    839s] (I)      ============  Phase 1l Route ============
[11/09 21:22:31    839s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[11/09 21:22:31    839s] (I)      Layer  2:     369832     55706        30      765695      416689    (64.76%) 
[11/09 21:22:31    839s] (I)      Layer  3:     516440     93430       303      621096      561568    (52.52%) 
[11/09 21:22:31    839s] (I)      Layer  4:     415462     44183        28      736134      446250    (62.26%) 
[11/09 21:22:31    839s] (I)      Total:       1301734    193319       361     2122925     1424507    (59.84%) 
[11/09 21:22:31    839s] (I)      
[11/09 21:22:31    839s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/09 21:22:31    839s] [NR-eGR]                        OverCon           OverCon            
[11/09 21:22:31    839s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[11/09 21:22:31    839s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[11/09 21:22:31    839s] [NR-eGR] ---------------------------------------------------------------
[11/09 21:22:31    839s] [NR-eGR]  METAL1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/09 21:22:31    839s] [NR-eGR]  METAL2 ( 2)        30( 0.05%)         0( 0.00%)   ( 0.05%) 
[11/09 21:22:31    839s] [NR-eGR]  METAL3 ( 3)       190( 0.24%)        14( 0.02%)   ( 0.25%) 
[11/09 21:22:31    839s] [NR-eGR]  METAL4 ( 4)        28( 0.04%)         0( 0.00%)   ( 0.04%) 
[11/09 21:22:31    839s] [NR-eGR] ---------------------------------------------------------------
[11/09 21:22:31    839s] [NR-eGR]        Total       248( 0.12%)        14( 0.01%)   ( 0.13%) 
[11/09 21:22:31    839s] [NR-eGR] 
[11/09 21:22:31    839s] (I)      Finished Global Routing ( CPU: 0.23 sec, Real: 0.19 sec, Curr Mem: 2828.92 MB )
[11/09 21:22:31    839s] (I)      total 2D Cap : 1305147 = (516608 H, 788539 V)
[11/09 21:22:31    839s] [NR-eGR] Overflow after Early Global Route 0.26% H + 0.00% V
[11/09 21:22:31    839s] (I)      ============= Track Assignment ============
[11/09 21:22:31    839s] (I)      Started Track Assignment (2T) ( Curr Mem: 2828.92 MB )
[11/09 21:22:31    839s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[11/09 21:22:31    839s] (I)      Run Multi-thread track assignment
[11/09 21:22:31    840s] (I)      Finished Track Assignment (2T) ( CPU: 0.17 sec, Real: 0.09 sec, Curr Mem: 2832.80 MB )
[11/09 21:22:31    840s] (I)      Started Export ( Curr Mem: 2832.80 MB )
[11/09 21:22:31    840s] [NR-eGR]                 Length (um)    Vias 
[11/09 21:22:31    840s] [NR-eGR] ------------------------------------
[11/09 21:22:31    840s] [NR-eGR]  METAL1  (1H)             0   46607 
[11/09 21:22:31    840s] [NR-eGR]  METAL2  (2V)        146955   60068 
[11/09 21:22:31    840s] [NR-eGR]  METAL3  (3H)        360002   10099 
[11/09 21:22:31    840s] [NR-eGR]  METAL4  (4V)        173881       0 
[11/09 21:22:31    840s] [NR-eGR]  METAL5  (5H)             0       0 
[11/09 21:22:31    840s] [NR-eGR]  METAL6  (6V)             0       0 
[11/09 21:22:31    840s] [NR-eGR] ------------------------------------
[11/09 21:22:31    840s] [NR-eGR]          Total       680838  116774 
[11/09 21:22:31    840s] [NR-eGR] --------------------------------------------------------------------------
[11/09 21:22:31    840s] [NR-eGR] Total half perimeter of net bounding box: 595542um
[11/09 21:22:31    840s] [NR-eGR] Total length: 680838um, number of vias: 116774
[11/09 21:22:31    840s] [NR-eGR] --------------------------------------------------------------------------
[11/09 21:22:31    840s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[11/09 21:22:31    840s] [NR-eGR] --------------------------------------------------------------------------
[11/09 21:22:31    840s] (I)      Finished Export ( CPU: 0.10 sec, Real: 0.07 sec, Curr Mem: 2832.80 MB )
[11/09 21:22:31    840s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.65 sec, Real: 0.50 sec, Curr Mem: 2828.80 MB )
[11/09 21:22:31    840s] (I)      ======================================== Runtime Summary ========================================
[11/09 21:22:31    840s] (I)       Step                                              %       Start      Finish      Real       CPU 
[11/09 21:22:31    840s] (I)      -------------------------------------------------------------------------------------------------
[11/09 21:22:31    840s] (I)       Early Global Route kernel                   100.00%  288.38 sec  288.88 sec  0.50 sec  0.65 sec 
[11/09 21:22:31    840s] (I)       +-Import and model                           22.81%  288.39 sec  288.50 sec  0.11 sec  0.11 sec 
[11/09 21:22:31    840s] (I)       | +-Create place DB                           8.17%  288.39 sec  288.43 sec  0.04 sec  0.04 sec 
[11/09 21:22:31    840s] (I)       | | +-Import place data                       8.15%  288.39 sec  288.43 sec  0.04 sec  0.04 sec 
[11/09 21:22:31    840s] (I)       | | | +-Read instances and placement          2.78%  288.39 sec  288.40 sec  0.01 sec  0.01 sec 
[11/09 21:22:31    840s] (I)       | | | +-Read nets                             5.34%  288.40 sec  288.43 sec  0.03 sec  0.03 sec 
[11/09 21:22:31    840s] (I)       | +-Create route DB                          11.84%  288.43 sec  288.49 sec  0.06 sec  0.06 sec 
[11/09 21:22:31    840s] (I)       | | +-Import route data (2T)                 11.78%  288.43 sec  288.49 sec  0.06 sec  0.06 sec 
[11/09 21:22:31    840s] (I)       | | | +-Read blockages ( Layer 2-4 )          1.22%  288.43 sec  288.44 sec  0.01 sec  0.01 sec 
[11/09 21:22:31    840s] (I)       | | | | +-Read routing blockages              0.00%  288.43 sec  288.43 sec  0.00 sec  0.00 sec 
[11/09 21:22:31    840s] (I)       | | | | +-Read instance blockages             0.85%  288.43 sec  288.44 sec  0.00 sec  0.00 sec 
[11/09 21:22:31    840s] (I)       | | | | +-Read PG blockages                   0.22%  288.44 sec  288.44 sec  0.00 sec  0.00 sec 
[11/09 21:22:31    840s] (I)       | | | | +-Read clock blockages                0.00%  288.44 sec  288.44 sec  0.00 sec  0.00 sec 
[11/09 21:22:31    840s] (I)       | | | | +-Read other blockages                0.00%  288.44 sec  288.44 sec  0.00 sec  0.00 sec 
[11/09 21:22:31    840s] (I)       | | | | +-Read halo blockages                 0.02%  288.44 sec  288.44 sec  0.00 sec  0.00 sec 
[11/09 21:22:31    840s] (I)       | | | | +-Read boundary cut boxes             0.00%  288.44 sec  288.44 sec  0.00 sec  0.00 sec 
[11/09 21:22:31    840s] (I)       | | | +-Read blackboxes                       0.00%  288.44 sec  288.44 sec  0.00 sec  0.00 sec 
[11/09 21:22:31    840s] (I)       | | | +-Read prerouted                        0.52%  288.44 sec  288.44 sec  0.00 sec  0.00 sec 
[11/09 21:22:31    840s] (I)       | | | +-Read unlegalized nets                 0.20%  288.44 sec  288.44 sec  0.00 sec  0.00 sec 
[11/09 21:22:31    840s] (I)       | | | +-Read nets                             0.99%  288.44 sec  288.45 sec  0.00 sec  0.00 sec 
[11/09 21:22:31    840s] (I)       | | | +-Set up via pillars                    0.02%  288.45 sec  288.45 sec  0.00 sec  0.00 sec 
[11/09 21:22:31    840s] (I)       | | | +-Initialize 3D grid graph              0.41%  288.45 sec  288.45 sec  0.00 sec  0.00 sec 
[11/09 21:22:31    840s] (I)       | | | +-Model blockage capacity               7.08%  288.45 sec  288.49 sec  0.04 sec  0.04 sec 
[11/09 21:22:31    840s] (I)       | | | | +-Initialize 3D capacity              6.70%  288.45 sec  288.48 sec  0.03 sec  0.03 sec 
[11/09 21:22:31    840s] (I)       | +-Read aux data                             0.00%  288.49 sec  288.49 sec  0.00 sec  0.00 sec 
[11/09 21:22:31    840s] (I)       | +-Others data preparation                   0.30%  288.49 sec  288.49 sec  0.00 sec  0.00 sec 
[11/09 21:22:31    840s] (I)       | +-Create route kernel                       2.03%  288.49 sec  288.50 sec  0.01 sec  0.01 sec 
[11/09 21:22:31    840s] (I)       +-Global Routing                             38.20%  288.50 sec  288.69 sec  0.19 sec  0.23 sec 
[11/09 21:22:31    840s] (I)       | +-Initialization                            0.85%  288.50 sec  288.51 sec  0.00 sec  0.00 sec 
[11/09 21:22:31    840s] (I)       | +-Net group 1                              35.17%  288.51 sec  288.68 sec  0.18 sec  0.22 sec 
[11/09 21:22:31    840s] (I)       | | +-Generate topology (2T)                  1.27%  288.51 sec  288.51 sec  0.01 sec  0.01 sec 
[11/09 21:22:31    840s] (I)       | | +-Phase 1a                                8.59%  288.53 sec  288.57 sec  0.04 sec  0.06 sec 
[11/09 21:22:31    840s] (I)       | | | +-Pattern routing (2T)                  5.90%  288.53 sec  288.56 sec  0.03 sec  0.04 sec 
[11/09 21:22:31    840s] (I)       | | | +-Pattern Routing Avoiding Blockages    1.52%  288.56 sec  288.57 sec  0.01 sec  0.01 sec 
[11/09 21:22:31    840s] (I)       | | | +-Add via demand to 2D                  1.04%  288.57 sec  288.57 sec  0.01 sec  0.01 sec 
[11/09 21:22:31    840s] (I)       | | +-Phase 1b                                4.15%  288.57 sec  288.59 sec  0.02 sec  0.03 sec 
[11/09 21:22:31    840s] (I)       | | | +-Monotonic routing (2T)                4.02%  288.57 sec  288.59 sec  0.02 sec  0.03 sec 
[11/09 21:22:31    840s] (I)       | | +-Phase 1c                                4.12%  288.59 sec  288.61 sec  0.02 sec  0.02 sec 
[11/09 21:22:31    840s] (I)       | | | +-Two level Routing                     4.10%  288.59 sec  288.61 sec  0.02 sec  0.02 sec 
[11/09 21:22:31    840s] (I)       | | | | +-Two Level Routing (Regular)         2.49%  288.60 sec  288.61 sec  0.01 sec  0.01 sec 
[11/09 21:22:31    840s] (I)       | | | | +-Two Level Routing (Strong)          1.31%  288.61 sec  288.61 sec  0.01 sec  0.01 sec 
[11/09 21:22:31    840s] (I)       | | +-Phase 1d                                1.42%  288.61 sec  288.62 sec  0.01 sec  0.01 sec 
[11/09 21:22:31    840s] (I)       | | | +-Detoured routing (2T)                 1.40%  288.61 sec  288.62 sec  0.01 sec  0.01 sec 
[11/09 21:22:31    840s] (I)       | | +-Phase 1e                                0.64%  288.62 sec  288.62 sec  0.00 sec  0.00 sec 
[11/09 21:22:31    840s] (I)       | | | +-Route legalization                    0.54%  288.62 sec  288.62 sec  0.00 sec  0.00 sec 
[11/09 21:22:31    840s] (I)       | | | | +-Legalize Blockage Violations        0.52%  288.62 sec  288.62 sec  0.00 sec  0.00 sec 
[11/09 21:22:31    840s] (I)       | | +-Phase 1l                               11.21%  288.62 sec  288.68 sec  0.06 sec  0.08 sec 
[11/09 21:22:31    840s] (I)       | | | +-Layer assignment (2T)                 9.65%  288.63 sec  288.68 sec  0.05 sec  0.07 sec 
[11/09 21:22:31    840s] (I)       | +-Clean cong LA                             0.00%  288.68 sec  288.68 sec  0.00 sec  0.00 sec 
[11/09 21:22:31    840s] (I)       +-Export 3D cong map                          3.29%  288.69 sec  288.71 sec  0.02 sec  0.02 sec 
[11/09 21:22:31    840s] (I)       | +-Export 2D cong map                        0.66%  288.70 sec  288.71 sec  0.00 sec  0.00 sec 
[11/09 21:22:31    840s] (I)       +-Extract Global 3D Wires                     0.71%  288.71 sec  288.71 sec  0.00 sec  0.00 sec 
[11/09 21:22:31    840s] (I)       +-Track Assignment (2T)                      18.27%  288.71 sec  288.80 sec  0.09 sec  0.17 sec 
[11/09 21:22:31    840s] (I)       | +-Initialization                            0.42%  288.71 sec  288.71 sec  0.00 sec  0.00 sec 
[11/09 21:22:31    840s] (I)       | +-Track Assignment Kernel                  17.43%  288.71 sec  288.80 sec  0.09 sec  0.17 sec 
[11/09 21:22:31    840s] (I)       | +-Free Memory                               0.01%  288.80 sec  288.80 sec  0.00 sec  0.00 sec 
[11/09 21:22:31    840s] (I)       +-Export                                     14.54%  288.80 sec  288.88 sec  0.07 sec  0.10 sec 
[11/09 21:22:31    840s] (I)       | +-Export DB wires                           6.50%  288.80 sec  288.84 sec  0.03 sec  0.06 sec 
[11/09 21:22:31    840s] (I)       | | +-Export all nets (2T)                    5.02%  288.81 sec  288.83 sec  0.03 sec  0.05 sec 
[11/09 21:22:31    840s] (I)       | | +-Set wire vias (2T)                      0.94%  288.83 sec  288.84 sec  0.00 sec  0.01 sec 
[11/09 21:22:31    840s] (I)       | +-Report wirelength                         3.69%  288.84 sec  288.85 sec  0.02 sec  0.02 sec 
[11/09 21:22:31    840s] (I)       | +-Update net boxes                          4.28%  288.85 sec  288.88 sec  0.02 sec  0.02 sec 
[11/09 21:22:31    840s] (I)       | +-Update timing                             0.00%  288.88 sec  288.88 sec  0.00 sec  0.00 sec 
[11/09 21:22:31    840s] (I)       +-Postprocess design                          0.46%  288.88 sec  288.88 sec  0.00 sec  0.00 sec 
[11/09 21:22:31    840s] (I)      ======================= Summary by functions ========================
[11/09 21:22:31    840s] (I)       Lv  Step                                      %      Real       CPU 
[11/09 21:22:31    840s] (I)      ---------------------------------------------------------------------
[11/09 21:22:31    840s] (I)        0  Early Global Route kernel           100.00%  0.50 sec  0.65 sec 
[11/09 21:22:31    840s] (I)        1  Global Routing                       38.20%  0.19 sec  0.23 sec 
[11/09 21:22:31    840s] (I)        1  Import and model                     22.81%  0.11 sec  0.11 sec 
[11/09 21:22:31    840s] (I)        1  Track Assignment (2T)                18.27%  0.09 sec  0.17 sec 
[11/09 21:22:31    840s] (I)        1  Export                               14.54%  0.07 sec  0.10 sec 
[11/09 21:22:31    840s] (I)        1  Export 3D cong map                    3.29%  0.02 sec  0.02 sec 
[11/09 21:22:31    840s] (I)        1  Extract Global 3D Wires               0.71%  0.00 sec  0.00 sec 
[11/09 21:22:31    840s] (I)        1  Postprocess design                    0.46%  0.00 sec  0.00 sec 
[11/09 21:22:31    840s] (I)        2  Net group 1                          35.17%  0.18 sec  0.22 sec 
[11/09 21:22:31    840s] (I)        2  Track Assignment Kernel              17.43%  0.09 sec  0.17 sec 
[11/09 21:22:31    840s] (I)        2  Create route DB                      11.84%  0.06 sec  0.06 sec 
[11/09 21:22:31    840s] (I)        2  Create place DB                       8.17%  0.04 sec  0.04 sec 
[11/09 21:22:31    840s] (I)        2  Export DB wires                       6.50%  0.03 sec  0.06 sec 
[11/09 21:22:31    840s] (I)        2  Update net boxes                      4.28%  0.02 sec  0.02 sec 
[11/09 21:22:31    840s] (I)        2  Report wirelength                     3.69%  0.02 sec  0.02 sec 
[11/09 21:22:31    840s] (I)        2  Create route kernel                   2.03%  0.01 sec  0.01 sec 
[11/09 21:22:31    840s] (I)        2  Initialization                        1.28%  0.01 sec  0.01 sec 
[11/09 21:22:31    840s] (I)        2  Export 2D cong map                    0.66%  0.00 sec  0.00 sec 
[11/09 21:22:31    840s] (I)        2  Others data preparation               0.30%  0.00 sec  0.00 sec 
[11/09 21:22:31    840s] (I)        2  Free Memory                           0.01%  0.00 sec  0.00 sec 
[11/09 21:22:31    840s] (I)        2  Update timing                         0.00%  0.00 sec  0.00 sec 
[11/09 21:22:31    840s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[11/09 21:22:31    840s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[11/09 21:22:31    840s] (I)        3  Import route data (2T)               11.78%  0.06 sec  0.06 sec 
[11/09 21:22:31    840s] (I)        3  Phase 1l                             11.21%  0.06 sec  0.08 sec 
[11/09 21:22:31    840s] (I)        3  Phase 1a                              8.59%  0.04 sec  0.06 sec 
[11/09 21:22:31    840s] (I)        3  Import place data                     8.15%  0.04 sec  0.04 sec 
[11/09 21:22:31    840s] (I)        3  Export all nets (2T)                  5.02%  0.03 sec  0.05 sec 
[11/09 21:22:31    840s] (I)        3  Phase 1b                              4.15%  0.02 sec  0.03 sec 
[11/09 21:22:31    840s] (I)        3  Phase 1c                              4.12%  0.02 sec  0.02 sec 
[11/09 21:22:31    840s] (I)        3  Phase 1d                              1.42%  0.01 sec  0.01 sec 
[11/09 21:22:31    840s] (I)        3  Generate topology (2T)                1.27%  0.01 sec  0.01 sec 
[11/09 21:22:31    840s] (I)        3  Set wire vias (2T)                    0.94%  0.00 sec  0.01 sec 
[11/09 21:22:31    840s] (I)        3  Phase 1e                              0.64%  0.00 sec  0.00 sec 
[11/09 21:22:31    840s] (I)        4  Layer assignment (2T)                 9.65%  0.05 sec  0.07 sec 
[11/09 21:22:31    840s] (I)        4  Model blockage capacity               7.08%  0.04 sec  0.04 sec 
[11/09 21:22:31    840s] (I)        4  Read nets                             6.33%  0.03 sec  0.03 sec 
[11/09 21:22:31    840s] (I)        4  Pattern routing (2T)                  5.90%  0.03 sec  0.04 sec 
[11/09 21:22:31    840s] (I)        4  Two level Routing                     4.10%  0.02 sec  0.02 sec 
[11/09 21:22:31    840s] (I)        4  Monotonic routing (2T)                4.02%  0.02 sec  0.03 sec 
[11/09 21:22:31    840s] (I)        4  Read instances and placement          2.78%  0.01 sec  0.01 sec 
[11/09 21:22:31    840s] (I)        4  Pattern Routing Avoiding Blockages    1.52%  0.01 sec  0.01 sec 
[11/09 21:22:31    840s] (I)        4  Detoured routing (2T)                 1.40%  0.01 sec  0.01 sec 
[11/09 21:22:31    840s] (I)        4  Read blockages ( Layer 2-4 )          1.22%  0.01 sec  0.01 sec 
[11/09 21:22:31    840s] (I)        4  Add via demand to 2D                  1.04%  0.01 sec  0.01 sec 
[11/09 21:22:31    840s] (I)        4  Route legalization                    0.54%  0.00 sec  0.00 sec 
[11/09 21:22:31    840s] (I)        4  Read prerouted                        0.52%  0.00 sec  0.00 sec 
[11/09 21:22:31    840s] (I)        4  Initialize 3D grid graph              0.41%  0.00 sec  0.00 sec 
[11/09 21:22:31    840s] (I)        4  Read unlegalized nets                 0.20%  0.00 sec  0.00 sec 
[11/09 21:22:31    840s] (I)        4  Set up via pillars                    0.02%  0.00 sec  0.00 sec 
[11/09 21:22:31    840s] (I)        4  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[11/09 21:22:31    840s] (I)        5  Initialize 3D capacity                6.70%  0.03 sec  0.03 sec 
[11/09 21:22:31    840s] (I)        5  Two Level Routing (Regular)           2.49%  0.01 sec  0.01 sec 
[11/09 21:22:31    840s] (I)        5  Two Level Routing (Strong)            1.31%  0.01 sec  0.01 sec 
[11/09 21:22:31    840s] (I)        5  Read instance blockages               0.85%  0.00 sec  0.00 sec 
[11/09 21:22:31    840s] (I)        5  Legalize Blockage Violations          0.52%  0.00 sec  0.00 sec 
[11/09 21:22:31    840s] (I)        5  Read PG blockages                     0.22%  0.00 sec  0.00 sec 
[11/09 21:22:31    840s] (I)        5  Read halo blockages                   0.02%  0.00 sec  0.00 sec 
[11/09 21:22:31    840s] (I)        5  Read clock blockages                  0.00%  0.00 sec  0.00 sec 
[11/09 21:22:31    840s] (I)        5  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[11/09 21:22:31    840s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[11/09 21:22:31    840s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[11/09 21:22:31    840s]       Route Remaining Unrouted Nets done. (took cpu=0:00:00.7 real=0:00:00.5)
[11/09 21:22:31    840s]     Routing using NR in eGR->NR Step done.
[11/09 21:22:31    840s] Net route status summary:
[11/09 21:22:31    840s]   Clock:       312 (unrouted=1, trialRouted=0, noStatus=0, routed=0, fixed=311, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[11/09 21:22:31    840s]   Non-clock: 15269 (unrouted=163, trialRouted=15106, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=148, (crossesIlmBoundary AND tooFewTerms=0)])
[11/09 21:22:31    840s] 
[11/09 21:22:31    840s] CCOPT: Done with clock implementation routing.
[11/09 21:22:31    840s] 
[11/09 21:22:31    840s]     Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:07.1 real=0:00:04.5)
[11/09 21:22:31    840s]   Clock implementation routing done.
[11/09 21:22:31    840s]   Leaving CCOpt scope - extractRC...
[11/09 21:22:31    840s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[11/09 21:22:31    840s] Extraction called for design 'soc_top' of instances=15627 and nets=15581 using extraction engine 'preRoute' .
[11/09 21:22:31    840s] PreRoute RC Extraction called for design soc_top.
[11/09 21:22:31    840s] RC Extraction called in multi-corner(2) mode.
[11/09 21:22:31    840s] RCMode: PreRoute
[11/09 21:22:31    840s]       RC Corner Indexes            0       1   
[11/09 21:22:31    840s] Capacitance Scaling Factor   : 1.00000 1.00000 
[11/09 21:22:31    840s] Resistance Scaling Factor    : 1.00000 1.00000 
[11/09 21:22:31    840s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[11/09 21:22:31    840s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[11/09 21:22:31    840s] Shrink Factor                : 1.00000
[11/09 21:22:31    840s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/09 21:22:31    840s] Using capacitance table file ...
[11/09 21:22:31    840s] 
[11/09 21:22:31    840s] Trim Metal Layers:
[11/09 21:22:31    840s] LayerId::1 widthSet size::4
[11/09 21:22:31    840s] LayerId::2 widthSet size::4
[11/09 21:22:31    840s] LayerId::3 widthSet size::4
[11/09 21:22:31    840s] LayerId::4 widthSet size::4
[11/09 21:22:31    840s] LayerId::5 widthSet size::4
[11/09 21:22:31    840s] LayerId::6 widthSet size::3
[11/09 21:22:31    840s] Updating RC grid for preRoute extraction ...
[11/09 21:22:31    840s] eee: pegSigSF::1.070000
[11/09 21:22:31    840s] Initializing multi-corner capacitance tables ... 
[11/09 21:22:31    840s] Initializing multi-corner resistance tables ...
[11/09 21:22:31    840s] eee: l::1 avDens::0.130419 usedTrk::3794.659821 availTrk::29095.804833 sigTrk::3794.659821
[11/09 21:22:31    840s] eee: l::2 avDens::0.133207 usedTrk::3749.045167 availTrk::28144.435177 sigTrk::3749.045167
[11/09 21:22:31    840s] eee: l::3 avDens::0.313932 usedTrk::9185.639554 availTrk::29259.961936 sigTrk::9185.639554
[11/09 21:22:31    840s] eee: l::4 avDens::0.154395 usedTrk::4437.283176 availTrk::28739.722313 sigTrk::4437.283176
[11/09 21:22:31    840s] eee: l::5 avDens::0.024396 usedTrk::840.185459 availTrk::34440.000000 sigTrk::840.185459
[11/09 21:22:31    840s] eee: l::6 avDens::0.047566 usedTrk::802.443878 availTrk::16870.000000 sigTrk::802.443878
[11/09 21:22:31    840s] {RT wc 0 4 4 0}
[11/09 21:22:31    840s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.298364 uaWl=1.000000 uaWlH=0.249592 aWlH=0.000000 lMod=0 pMax=0.839500 pMod=82 wcR=0.555600 newSi=0.001600 wHLS=1.389000 siPrev=0 viaL=0.000000
[11/09 21:22:31    840s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 2812.801M)
[11/09 21:22:31    840s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[11/09 21:22:31    840s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.2 real=0:00:00.2)
[11/09 21:22:31    840s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner wc.
[11/09 21:22:31    840s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
[11/09 21:22:31    840s]   Clock tree timing engine global stage delay update for wc:setup.late...
[11/09 21:22:31    840s] End AAE Lib Interpolated Model. (MEM=2812.8 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:22:31    840s]   Clock tree timing engine global stage delay update for wc:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/09 21:22:31    840s]   Clock DAG stats after routing clock trees:
[11/09 21:22:31    840s]     cell counts      : b=309, i=1, icg=0, dcg=0, l=1, total=311
[11/09 21:22:31    840s]     sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
[11/09 21:22:31    840s]     misc counts      : r=1, pp=0
[11/09 21:22:31    840s]     cell areas       : b=3391.584um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24386.170um^2
[11/09 21:22:31    840s]     cell capacitance : b=0.356pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.378pF
[11/09 21:22:31    840s]     sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
[11/09 21:22:31    840s]     wire capacitance : top=0.000pF, trunk=2.171pF, leaf=2.733pF, total=4.904pF
[11/09 21:22:31    840s]     wire lengths     : top=0.000um, trunk=12219.360um, leaf=15076.265um, total=27295.625um
[11/09 21:22:31    840s]     hp wire lengths  : top=0.000um, trunk=11779.840um, leaf=11268.685um, total=23048.525um
[11/09 21:22:31    840s]   Clock DAG net violations after routing clock trees:
[11/09 21:22:31    840s]     Remaining Transition : {count=33, worst=[8.192ns, 8.070ns, 2.034ns, 1.945ns, 1.389ns, 1.373ns, 0.235ns, 0.118ns, 0.098ns, 0.079ns, ...]} avg=0.730ns sd=1.988ns sum=24.081ns
[11/09 21:22:31    840s]     Capacitance          : {count=1, worst=[1.020pF]} avg=1.020pF sd=0.000pF sum=1.020pF
[11/09 21:22:31    840s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[11/09 21:22:31    840s]     Trunk : target=0.886ns count=114 avg=0.456ns sd=0.233ns min=0.000ns max=0.911ns {65 <= 0.532ns, 34 <= 0.709ns, 7 <= 0.797ns, 2 <= 0.842ns, 4 <= 0.886ns} {2 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 0 > 1.329ns}
[11/09 21:22:31    840s]     Leaf  : target=0.886ns count=198 avg=0.877ns sd=0.873ns min=0.213ns max=9.078ns {13 <= 0.532ns, 45 <= 0.709ns, 58 <= 0.797ns, 28 <= 0.842ns, 23 <= 0.886ns} {17 <= 0.930ns, 5 <= 0.975ns, 2 <= 1.063ns, 1 <= 1.329ns, 6 > 1.329ns}
[11/09 21:22:31    840s]   Clock DAG library cell distribution after routing clock trees {count}:
[11/09 21:22:31    840s]      Bufs: BUFX1: 309 
[11/09 21:22:31    840s]      Invs: INVX2: 1 
[11/09 21:22:31    840s]    Logics: pad_in: 1 
[11/09 21:22:31    840s]   Clock DAG hash after routing clock trees: 1033131379530217972 6657305322567122195
[11/09 21:22:31    840s]   CTS services accumulated run-time stats after routing clock trees:
[11/09 21:22:31    840s]     delay calculator: calls=48147, total_wall_time=1.016s, mean_wall_time=0.021ms
[11/09 21:22:31    840s]     legalizer: calls=28848, total_wall_time=0.430s, mean_wall_time=0.015ms
[11/09 21:22:31    840s]     steiner router: calls=32556, total_wall_time=2.008s, mean_wall_time=0.062ms
[11/09 21:22:31    840s]   Primary reporting skew groups after routing clock trees:
[11/09 21:22:31    840s]     skew_group clk/constraint: insertion delay [min=4.800, max=5.214, avg=4.955, sd=0.067], skew [0.414 vs 0.221*], 92% {4.861, 5.082} (wid=0.896 ws=0.865) (gid=5.180 gs=1.022)
[11/09 21:22:31    840s]         min path sink: soc/soc_cpu_genblk1.pcpi_mul_rs2_reg[10]/CLK
[11/09 21:22:31    840s]         max path sink: soc/soc_cpu_reg_op1_reg[30]/CLK
[11/09 21:22:31    840s]   Skew group summary after routing clock trees:
[11/09 21:22:31    840s]     skew_group clk/constraint: insertion delay [min=4.800, max=5.214, avg=4.955, sd=0.067], skew [0.414 vs 0.221*], 92% {4.861, 5.082} (wid=0.896 ws=0.865) (gid=5.180 gs=1.022)
[11/09 21:22:31    840s]   CCOpt::Phase::Routing done. (took cpu=0:00:07.5 real=0:00:04.8)
[11/09 21:22:31    840s]   CCOpt::Phase::PostConditioning...
[11/09 21:22:31    840s]   Leaving CCOpt scope - Initializing placement interface...
[11/09 21:22:31    840s] OPERPROF: Starting DPlace-Init at level 1, MEM:3941.8M, EPOCH TIME: 1731212551.771885
[11/09 21:22:31    840s] Processing tracks to init pin-track alignment.
[11/09 21:22:31    840s] z: 2, totalTracks: 1
[11/09 21:22:31    840s] z: 4, totalTracks: 1
[11/09 21:22:31    840s] z: 6, totalTracks: 1
[11/09 21:22:31    840s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/09 21:22:31    840s] All LLGs are deleted
[11/09 21:22:31    840s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:22:31    840s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:22:31    840s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3941.8M, EPOCH TIME: 1731212551.778406
[11/09 21:22:31    840s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3941.8M, EPOCH TIME: 1731212551.778488
[11/09 21:22:31    840s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3941.8M, EPOCH TIME: 1731212551.782452
[11/09 21:22:31    840s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:22:31    840s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:22:31    840s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3941.8M, EPOCH TIME: 1731212551.783259
[11/09 21:22:31    840s] Max number of tech site patterns supported in site array is 256.
[11/09 21:22:31    840s] Core basic site is core7T
[11/09 21:22:31    840s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3941.8M, EPOCH TIME: 1731212551.784579
[11/09 21:22:31    840s] After signature check, allow fast init is true, keep pre-filter is true.
[11/09 21:22:31    840s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/09 21:22:31    840s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.002, REAL:0.002, MEM:3957.8M, EPOCH TIME: 1731212551.786308
[11/09 21:22:31    840s] Fast DP-INIT is on for default
[11/09 21:22:31    840s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:22:31    840s] Atter site array init, number of instance map data is 0.
[11/09 21:22:31    840s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.011, REAL:0.008, MEM:3957.8M, EPOCH TIME: 1731212551.790987
[11/09 21:22:31    840s] 
[11/09 21:22:31    840s]  Pre_CCE_Colorizing is not ON! (0:0:27:0)
[11/09 21:22:31    840s] OPERPROF:     Starting CMU at level 3, MEM:3957.8M, EPOCH TIME: 1731212551.797316
[11/09 21:22:31    840s] OPERPROF:     Finished CMU at level 3, CPU:0.002, REAL:0.002, MEM:3973.8M, EPOCH TIME: 1731212551.799069
[11/09 21:22:31    840s] 
[11/09 21:22:31    840s] Bad Lib Cell Checking (CMU) is done! (0)
[11/09 21:22:31    840s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.023, REAL:0.019, MEM:3941.8M, EPOCH TIME: 1731212551.801273
[11/09 21:22:31    840s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3941.8M, EPOCH TIME: 1731212551.801324
[11/09 21:22:31    840s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3941.8M, EPOCH TIME: 1731212551.801602
[11/09 21:22:31    840s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3941.8MB).
[11/09 21:22:31    840s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.036, REAL:0.032, MEM:3941.8M, EPOCH TIME: 1731212551.803686
[11/09 21:22:31    840s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 21:22:31    840s]   Removing CTS place status from clock tree and sinks.
[11/09 21:22:31    840s]   Removed CTS place status from 310 clock cells (out of 313 ) and 0 clock sinks (out of 0 ).
[11/09 21:22:31    840s]   Legalizer reserving space for clock trees
[11/09 21:22:31    840s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'clk_pad'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '90.000um' and height = '233.200um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[11/09 21:22:31    840s]   PostConditioning...
[11/09 21:22:31    840s]     PostConditioning active optimizations:
[11/09 21:22:31    840s]      - DRV fixing with initial upsizing, sizing and buffering
[11/09 21:22:31    840s]      - Skew fixing with sizing
[11/09 21:22:31    840s]     
[11/09 21:22:31    840s] **WARN: (IMPCCOPT-2276):	CCOpt/PRO found clock net 'clk' is not routed.
[11/09 21:22:31    840s]     Currently running CTS, using active skew data
[11/09 21:22:31    840s]     Reset bufferability constraints...
[11/09 21:22:31    840s]     Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[11/09 21:22:31    840s]     Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 21:22:31    840s]     PostConditioning Upsizing To Fix DRVs...
[11/09 21:22:31    840s]       Clock DAG hash before 'PostConditioning Upsizing To Fix DRVs': 1033131379530217972 6657305322567122195
[11/09 21:22:31    840s]       CTS services accumulated run-time stats before 'PostConditioning Upsizing To Fix DRVs':
[11/09 21:22:31    840s]         delay calculator: calls=48147, total_wall_time=1.016s, mean_wall_time=0.021ms
[11/09 21:22:31    840s]         legalizer: calls=29158, total_wall_time=0.432s, mean_wall_time=0.015ms
[11/09 21:22:31    840s]         steiner router: calls=32556, total_wall_time=2.008s, mean_wall_time=0.062ms
[11/09 21:22:31    840s]       Fixing clock tree DRVs with upsizing: End AAE Lib Interpolated Model. (MEM=3890.71 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:22:31    840s] ...20% ...40% ...60% ...80% ...100% 
[11/09 21:22:31    840s]       CCOpt-PostConditioning: considered: 312, tested: 312, violation detected: 34, violation ignored (due to small violation): 0, cannot run: 1, attempted: 33, unsuccessful: 0, sized: 0
[11/09 21:22:31    840s]       
[11/09 21:22:31    840s]       Statistics: Fix DRVs (initial upsizing):
[11/09 21:22:31    840s]       ========================================
[11/09 21:22:31    840s]       
[11/09 21:22:31    840s]       Cell changes by Net Type:
[11/09 21:22:31    840s]       
[11/09 21:22:31    840s]       -------------------------------------------------------------------------------------------------------------------
[11/09 21:22:31    840s]       Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[11/09 21:22:31    840s]       -------------------------------------------------------------------------------------------------------------------
[11/09 21:22:31    840s]       top                0                    0           0            0                    0                  0
[11/09 21:22:31    840s]       trunk              2 [6.1%]             0           0            0                    0 (0.0%)           2 (100.0%)
[11/09 21:22:31    840s]       leaf              31 [93.9%]            0           0            0                    0 (0.0%)          31 (100.0%)
[11/09 21:22:31    840s]       -------------------------------------------------------------------------------------------------------------------
[11/09 21:22:31    840s]       Total             33 [100.0%]           0           0            0                    0 (0.0%)          33 (100.0%)
[11/09 21:22:31    840s]       -------------------------------------------------------------------------------------------------------------------
[11/09 21:22:31    840s]       
[11/09 21:22:31    840s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 33, Area change: 0.000um^2 (0.000%)
[11/09 21:22:31    840s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[11/09 21:22:31    840s]       
[11/09 21:22:31    840s]       Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
[11/09 21:22:31    840s]         cell counts      : b=309, i=1, icg=0, dcg=0, l=1, total=311
[11/09 21:22:31    840s]         sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
[11/09 21:22:31    840s]         misc counts      : r=1, pp=0
[11/09 21:22:31    840s]         cell areas       : b=3391.584um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24386.170um^2
[11/09 21:22:31    840s]         cell capacitance : b=0.356pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.378pF
[11/09 21:22:31    840s]         sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
[11/09 21:22:31    840s]         wire capacitance : top=0.000pF, trunk=2.171pF, leaf=2.733pF, total=4.904pF
[11/09 21:22:31    840s]         wire lengths     : top=0.000um, trunk=12219.360um, leaf=15076.265um, total=27295.625um
[11/09 21:22:31    840s]         hp wire lengths  : top=0.000um, trunk=11779.840um, leaf=11268.685um, total=23048.525um
[11/09 21:22:31    840s]       Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs':
[11/09 21:22:31    840s]         Remaining Transition : {count=33, worst=[8.192ns, 8.070ns, 2.034ns, 1.945ns, 1.389ns, 1.373ns, 0.235ns, 0.118ns, 0.098ns, 0.079ns, ...]} avg=0.730ns sd=1.988ns sum=24.081ns
[11/09 21:22:31    840s]         Capacitance          : {count=1, worst=[1.020pF]} avg=1.020pF sd=0.000pF sum=1.020pF
[11/09 21:22:31    840s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
[11/09 21:22:31    840s]         Trunk : target=0.886ns count=114 avg=0.456ns sd=0.233ns min=0.000ns max=0.911ns {65 <= 0.532ns, 34 <= 0.709ns, 7 <= 0.797ns, 2 <= 0.842ns, 4 <= 0.886ns} {2 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 0 > 1.329ns}
[11/09 21:22:31    840s]         Leaf  : target=0.886ns count=198 avg=0.877ns sd=0.873ns min=0.213ns max=9.078ns {13 <= 0.532ns, 45 <= 0.709ns, 58 <= 0.797ns, 28 <= 0.842ns, 23 <= 0.886ns} {17 <= 0.930ns, 5 <= 0.975ns, 2 <= 1.063ns, 1 <= 1.329ns, 6 > 1.329ns}
[11/09 21:22:31    840s]       Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
[11/09 21:22:31    840s]          Bufs: BUFX1: 309 
[11/09 21:22:31    840s]          Invs: INVX2: 1 
[11/09 21:22:31    840s]        Logics: pad_in: 1 
[11/09 21:22:31    840s]       Clock DAG hash after 'PostConditioning Upsizing To Fix DRVs': 1033131379530217972 6657305322567122195
[11/09 21:22:31    840s]       CTS services accumulated run-time stats after 'PostConditioning Upsizing To Fix DRVs':
[11/09 21:22:31    840s]         delay calculator: calls=48224, total_wall_time=1.017s, mean_wall_time=0.021ms
[11/09 21:22:31    840s]         legalizer: calls=29191, total_wall_time=0.433s, mean_wall_time=0.015ms
[11/09 21:22:31    840s]         steiner router: calls=32600, total_wall_time=2.008s, mean_wall_time=0.062ms
[11/09 21:22:31    840s]       Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
[11/09 21:22:31    840s]         skew_group clk/constraint: insertion delay [min=4.800, max=5.214], skew [0.414 vs 0.221*]
[11/09 21:22:31    840s]             min path sink: soc/soc_cpu_genblk1.pcpi_mul_rs2_reg[10]/CLK
[11/09 21:22:31    840s]             max path sink: soc/soc_cpu_reg_op1_reg[30]/CLK
[11/09 21:22:31    840s]       Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
[11/09 21:22:31    840s]         skew_group clk/constraint: insertion delay [min=4.800, max=5.214], skew [0.414 vs 0.221*]
[11/09 21:22:31    840s]       Legalizer API calls during this step: 33 succeeded with high effort: 33 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/09 21:22:31    840s]     PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/09 21:22:31    840s]     Recomputing CTS skew targets...
[11/09 21:22:31    840s]     Resolving skew group constraints...
[11/09 21:22:32    840s]       Solving LP: 1 skew groups; 2 fragments, 14 fraglets and 16 vertices; 95 variables and 300 constraints; tolerance 1
[11/09 21:22:32    840s]     Resolving skew group constraints done.
[11/09 21:22:32    840s]     Recomputing CTS skew targets done. (took cpu=0:00:00.2 real=0:00:00.2)
[11/09 21:22:32    840s]     PostConditioning Fixing DRVs...
[11/09 21:22:32    840s]       Clock DAG hash before 'PostConditioning Fixing DRVs': 1033131379530217972 6657305322567122195
[11/09 21:22:32    840s]       CTS services accumulated run-time stats before 'PostConditioning Fixing DRVs':
[11/09 21:22:32    840s]         delay calculator: calls=48224, total_wall_time=1.017s, mean_wall_time=0.021ms
[11/09 21:22:32    840s]         legalizer: calls=29191, total_wall_time=0.433s, mean_wall_time=0.015ms
[11/09 21:22:32    840s]         steiner router: calls=32600, total_wall_time=2.008s, mean_wall_time=0.062ms
[11/09 21:22:32    840s]       Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[11/09 21:22:32    840s]       CCOpt-PostConditioning: considered: 312, tested: 312, violation detected: 34, violation ignored (due to small violation): 0, cannot run: 1, attempted: 33, unsuccessful: 0, sized: 0
[11/09 21:22:32    840s]       
[11/09 21:22:32    840s]       Statistics: Fix DRVs (cell sizing):
[11/09 21:22:32    840s]       ===================================
[11/09 21:22:32    840s]       
[11/09 21:22:32    840s]       Cell changes by Net Type:
[11/09 21:22:32    840s]       
[11/09 21:22:32    840s]       -------------------------------------------------------------------------------------------------------------------
[11/09 21:22:32    840s]       Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[11/09 21:22:32    840s]       -------------------------------------------------------------------------------------------------------------------
[11/09 21:22:32    840s]       top                0                    0           0            0                    0                  0
[11/09 21:22:32    840s]       trunk              2 [6.1%]             0           0            0                    0 (0.0%)           2 (100.0%)
[11/09 21:22:32    840s]       leaf              31 [93.9%]            0           0            0                    0 (0.0%)          31 (100.0%)
[11/09 21:22:32    840s]       -------------------------------------------------------------------------------------------------------------------
[11/09 21:22:32    840s]       Total             33 [100.0%]           0           0            0                    0 (0.0%)          33 (100.0%)
[11/09 21:22:32    840s]       -------------------------------------------------------------------------------------------------------------------
[11/09 21:22:32    840s]       
[11/09 21:22:32    840s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 33, Area change: 0.000um^2 (0.000%)
[11/09 21:22:32    840s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[11/09 21:22:32    840s]       
[11/09 21:22:32    841s]       Clock DAG stats after 'PostConditioning Fixing DRVs':
[11/09 21:22:32    841s]         cell counts      : b=309, i=1, icg=0, dcg=0, l=1, total=311
[11/09 21:22:32    841s]         sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
[11/09 21:22:32    841s]         misc counts      : r=1, pp=0
[11/09 21:22:32    841s]         cell areas       : b=3391.584um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24386.170um^2
[11/09 21:22:32    841s]         cell capacitance : b=0.356pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.378pF
[11/09 21:22:32    841s]         sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
[11/09 21:22:32    841s]         wire capacitance : top=0.000pF, trunk=2.171pF, leaf=2.733pF, total=4.904pF
[11/09 21:22:32    841s]         wire lengths     : top=0.000um, trunk=12219.360um, leaf=15076.265um, total=27295.625um
[11/09 21:22:32    841s]         hp wire lengths  : top=0.000um, trunk=11779.840um, leaf=11268.685um, total=23048.525um
[11/09 21:22:32    841s]       Clock DAG net violations after 'PostConditioning Fixing DRVs':
[11/09 21:22:32    841s]         Remaining Transition : {count=33, worst=[8.192ns, 8.070ns, 2.034ns, 1.945ns, 1.389ns, 1.373ns, 0.235ns, 0.118ns, 0.098ns, 0.079ns, ...]} avg=0.730ns sd=1.988ns sum=24.081ns
[11/09 21:22:32    841s]         Capacitance          : {count=1, worst=[1.020pF]} avg=1.020pF sd=0.000pF sum=1.020pF
[11/09 21:22:32    841s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
[11/09 21:22:32    841s]         Trunk : target=0.886ns count=114 avg=0.456ns sd=0.233ns min=0.000ns max=0.911ns {65 <= 0.532ns, 34 <= 0.709ns, 7 <= 0.797ns, 2 <= 0.842ns, 4 <= 0.886ns} {2 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 0 > 1.329ns}
[11/09 21:22:32    841s]         Leaf  : target=0.886ns count=198 avg=0.877ns sd=0.873ns min=0.213ns max=9.078ns {13 <= 0.532ns, 45 <= 0.709ns, 58 <= 0.797ns, 28 <= 0.842ns, 23 <= 0.886ns} {17 <= 0.930ns, 5 <= 0.975ns, 2 <= 1.063ns, 1 <= 1.329ns, 6 > 1.329ns}
[11/09 21:22:32    841s]       Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
[11/09 21:22:32    841s]          Bufs: BUFX1: 309 
[11/09 21:22:32    841s]          Invs: INVX2: 1 
[11/09 21:22:32    841s]        Logics: pad_in: 1 
[11/09 21:22:32    841s]       Clock DAG hash after 'PostConditioning Fixing DRVs': 1033131379530217972 6657305322567122195
[11/09 21:22:32    841s]       CTS services accumulated run-time stats after 'PostConditioning Fixing DRVs':
[11/09 21:22:32    841s]         delay calculator: calls=48257, total_wall_time=1.018s, mean_wall_time=0.021ms
[11/09 21:22:32    841s]         legalizer: calls=29224, total_wall_time=0.434s, mean_wall_time=0.015ms
[11/09 21:22:32    841s]         steiner router: calls=32600, total_wall_time=2.008s, mean_wall_time=0.062ms
[11/09 21:22:32    841s]       Primary reporting skew groups after 'PostConditioning Fixing DRVs':
[11/09 21:22:32    841s]         skew_group clk/constraint: insertion delay [min=4.800, max=5.214], skew [0.414 vs 0.221*]
[11/09 21:22:32    841s]             min path sink: soc/soc_cpu_genblk1.pcpi_mul_rs2_reg[10]/CLK
[11/09 21:22:32    841s]             max path sink: soc/soc_cpu_reg_op1_reg[30]/CLK
[11/09 21:22:32    841s]       Skew group summary after 'PostConditioning Fixing DRVs':
[11/09 21:22:32    841s]         skew_group clk/constraint: insertion delay [min=4.800, max=5.214], skew [0.414 vs 0.221*]
[11/09 21:22:32    841s]       Legalizer API calls during this step: 33 succeeded with high effort: 33 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/09 21:22:32    841s]     PostConditioning Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 21:22:32    841s]     Buffering to fix DRVs...
[11/09 21:22:32    841s]     Fixing DRVs with route buffering pass 1. Quick buffering: enabled
[11/09 21:22:32    841s]     Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[11/09 21:22:32    841s]     Inserted 42 buffers and inverters.
[11/09 21:22:32    841s]     success count. Default: 0, QS: 1, QD: 18, FS: 5, MQS: 0
[11/09 21:22:32    841s]     CCOpt-PostConditioning: nets considered: 312, nets tested: 312, nets violation detected: 34, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 34, nets unsuccessful: 10, buffered: 24
[11/09 21:22:32    841s]     Clock DAG stats PostConditioning after re-buffering DRV fixing:
[11/09 21:22:32    841s]       cell counts      : b=351, i=1, icg=0, dcg=0, l=1, total=353
[11/09 21:22:32    841s]       sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
[11/09 21:22:32    841s]       misc counts      : r=1, pp=0
[11/09 21:22:32    841s]       cell areas       : b=3852.576um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24847.162um^2
[11/09 21:22:32    841s]       cell capacitance : b=0.405pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.426pF
[11/09 21:22:32    841s]       sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
[11/09 21:22:32    841s]       wire capacitance : top=0.000pF, trunk=2.239pF, leaf=2.737pF, total=4.976pF
[11/09 21:22:32    841s]       wire lengths     : top=0.000um, trunk=12404.005um, leaf=14891.620um, total=27295.625um
[11/09 21:22:32    841s]       hp wire lengths  : top=0.000um, trunk=12074.960um, leaf=11361.085um, total=23436.045um
[11/09 21:22:32    841s]     Clock DAG net violations PostConditioning after re-buffering DRV fixing:
[11/09 21:22:32    841s]       Remaining Transition : {count=9, worst=[8.192ns, 8.070ns, 2.034ns, 1.945ns, 1.389ns, 1.373ns, 0.235ns, 0.098ns, 0.000ns]} avg=2.593ns sd=3.231ns sum=23.338ns
[11/09 21:22:32    841s]       Capacitance          : {count=1, worst=[1.020pF]} avg=1.020pF sd=0.000pF sum=1.020pF
[11/09 21:22:32    841s]     Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
[11/09 21:22:32    841s]       Trunk : target=0.886ns count=134 avg=0.410ns sd=0.235ns min=0.000ns max=0.886ns {86 <= 0.532ns, 34 <= 0.709ns, 7 <= 0.797ns, 2 <= 0.842ns, 4 <= 0.886ns} {1 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 0 > 1.329ns}
[11/09 21:22:32    841s]       Leaf  : target=0.886ns count=220 avg=0.793ns sd=0.848ns min=0.112ns max=9.078ns {39 <= 0.532ns, 54 <= 0.709ns, 64 <= 0.797ns, 31 <= 0.842ns, 24 <= 0.886ns} {0 <= 0.930ns, 0 <= 0.975ns, 1 <= 1.063ns, 1 <= 1.329ns, 6 > 1.329ns}
[11/09 21:22:32    841s]     Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
[11/09 21:22:32    841s]        Bufs: BUFX1: 351 
[11/09 21:22:32    841s]        Invs: INVX2: 1 
[11/09 21:22:32    841s]      Logics: pad_in: 1 
[11/09 21:22:32    841s]     Clock DAG hash PostConditioning after re-buffering DRV fixing: 4534725640591115957 4335757735739633404
[11/09 21:22:32    841s]     CTS services accumulated run-time stats PostConditioning after re-buffering DRV fixing:
[11/09 21:22:32    841s]       delay calculator: calls=48694, total_wall_time=1.026s, mean_wall_time=0.021ms
[11/09 21:22:32    841s]       legalizer: calls=29345, total_wall_time=0.439s, mean_wall_time=0.015ms
[11/09 21:22:32    841s]       steiner router: calls=32600, total_wall_time=2.008s, mean_wall_time=0.062ms
[11/09 21:22:32    841s]     Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
[11/09 21:22:32    841s]       skew_group clk/constraint: insertion delay [min=4.623, max=5.237, avg=4.943, sd=0.093], skew [0.614 vs 0.221*], 84.2% {4.833, 5.054} (wid=0.896 ws=0.865) (gid=5.204 gs=1.045)
[11/09 21:22:32    841s]           min path sink: soc/soc_cpu_reg_op2_reg[28]/CLK
[11/09 21:22:32    841s]           max path sink: soc/soc_spimemio_rdata_reg[30]/CLK
[11/09 21:22:32    841s]     Skew group summary PostConditioning after re-buffering DRV fixing:
[11/09 21:22:32    841s]       skew_group clk/constraint: insertion delay [min=4.623, max=5.237, avg=4.943, sd=0.093], skew [0.614 vs 0.221*], 84.2% {4.833, 5.054} (wid=0.896 ws=0.865) (gid=5.204 gs=1.045)
[11/09 21:22:32    841s]     Buffering to fix DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
[11/09 21:22:32    841s]     
[11/09 21:22:32    841s]     Slew Diagnostics: After DRV fixing
[11/09 21:22:32    841s]     ==================================
[11/09 21:22:32    841s]     
[11/09 21:22:32    841s]     Global Causes:
[11/09 21:22:32    841s]     
[11/09 21:22:32    841s]     -----
[11/09 21:22:32    841s]     Cause
[11/09 21:22:32    841s]     -----
[11/09 21:22:32    841s]       (empty table)
[11/09 21:22:32    841s]     -----
[11/09 21:22:32    841s]     
[11/09 21:22:32    841s]     Top 5 overslews:
[11/09 21:22:32    841s]     
[11/09 21:22:32    841s]     --------------------------------------------------------------------------------
[11/09 21:22:32    841s]     Overslew    Causes                                     Driving Pin
[11/09 21:22:32    841s]     --------------------------------------------------------------------------------
[11/09 21:22:32    841s]     8.192ns     1. Inst already optimally sized (BUFX1)    soc/CTS_ccl_a_buf_00192/Z
[11/09 21:22:32    841s]        -        2. Route buffering full search disabled                -
[11/09 21:22:32    841s]     8.070ns     1. Inst already optimally sized (BUFX1)    soc/CTS_ccl_a_buf_00193/Z
[11/09 21:22:32    841s]        -        2. Route buffering full search disabled                -
[11/09 21:22:32    841s]     2.034ns     1. Inst already optimally sized (BUFX1)    soc/CTS_ccl_a_buf_00194/Z
[11/09 21:22:32    841s]        -        2. Route buffering full search disabled                -
[11/09 21:22:32    841s]     1.945ns     1. Inst already optimally sized (BUFX1)    soc/CTS_ccl_a_buf_00196/Z
[11/09 21:22:32    841s]        -        2. Route buffering full search disabled                -
[11/09 21:22:32    841s]     1.389ns     1. Inst already optimally sized (BUFX1)    soc/CTS_ccl_a_buf_00195/Z
[11/09 21:22:32    841s]        -        2. Route buffering full search disabled                -
[11/09 21:22:32    841s]     --------------------------------------------------------------------------------
[11/09 21:22:32    841s]     
[11/09 21:22:32    841s]     Slew diagnostics counts from the 9 nodes with slew violations (the 1 nodes with only other violation types are excluded):
[11/09 21:22:32    841s]     
[11/09 21:22:32    841s]     --------------------------------------------------
[11/09 21:22:32    841s]     Cause                                   Occurences
[11/09 21:22:32    841s]     --------------------------------------------------
[11/09 21:22:32    841s]     Inst already optimally sized                9
[11/09 21:22:32    841s]     Route buffering full search disabled        7
[11/09 21:22:32    841s]     Skew would be damaged                       2
[11/09 21:22:32    841s]     --------------------------------------------------
[11/09 21:22:32    841s]     
[11/09 21:22:32    841s]     Violation diagnostics counts from the 10 nodes that have violations:
[11/09 21:22:32    841s]     
[11/09 21:22:32    841s]     --------------------------------------------------
[11/09 21:22:32    841s]     Cause                                   Occurences
[11/09 21:22:32    841s]     --------------------------------------------------
[11/09 21:22:32    841s]     Inst already optimally sized                9
[11/09 21:22:32    841s]     Route buffering full search disabled        7
[11/09 21:22:32    841s]     Skew would be damaged                       2
[11/09 21:22:32    841s]     Sizing not permitted                        1
[11/09 21:22:32    841s]     Cannot buffer as net is dont touch          1
[11/09 21:22:32    841s]     --------------------------------------------------
[11/09 21:22:32    841s]     
[11/09 21:22:32    841s]     PostConditioning Fixing Skew by cell sizing...
[11/09 21:22:32    841s]       Clock DAG hash before 'PostConditioning Fixing Skew by cell sizing': 4534725640591115957 4335757735739633404
[11/09 21:22:32    841s]       CTS services accumulated run-time stats before 'PostConditioning Fixing Skew by cell sizing':
[11/09 21:22:32    841s]         delay calculator: calls=48694, total_wall_time=1.026s, mean_wall_time=0.021ms
[11/09 21:22:32    841s]         legalizer: calls=29345, total_wall_time=0.439s, mean_wall_time=0.015ms
[11/09 21:22:32    841s]         steiner router: calls=32600, total_wall_time=2.008s, mean_wall_time=0.062ms
[11/09 21:22:32    841s]       Path optimization required 0 stage delay updates 
[11/09 21:22:32    841s]       Resized 0 clock insts to decrease delay.
[11/09 21:22:32    841s]       Fixing short paths with downsize only
[11/09 21:22:32    841s]       Path optimization required 0 stage delay updates 
[11/09 21:22:32    841s]       Resized 0 clock insts to increase delay.
[11/09 21:22:32    841s]       
[11/09 21:22:32    841s]       Statistics: Fix Skew (cell sizing):
[11/09 21:22:32    841s]       ===================================
[11/09 21:22:32    841s]       
[11/09 21:22:32    841s]       Cell changes by Net Type:
[11/09 21:22:32    841s]       
[11/09 21:22:32    841s]       -------------------------------------------------------------------------------------------------------------------
[11/09 21:22:32    841s]       Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[11/09 21:22:32    841s]       -------------------------------------------------------------------------------------------------------------------
[11/09 21:22:32    841s]       top                0                    0           0            0                    0                  0
[11/09 21:22:32    841s]       trunk             15 [83.3%]            0           0            0                    0 (0.0%)          15 (100.0%)
[11/09 21:22:32    841s]       leaf               3 [16.7%]            0           0            0                    0 (0.0%)           3 (100.0%)
[11/09 21:22:32    841s]       -------------------------------------------------------------------------------------------------------------------
[11/09 21:22:32    841s]       Total             18 [100.0%]           0           0            0                    0 (0.0%)          18 (100.0%)
[11/09 21:22:32    841s]       -------------------------------------------------------------------------------------------------------------------
[11/09 21:22:32    841s]       
[11/09 21:22:32    841s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 18, Area change: 0.000um^2 (0.000%)
[11/09 21:22:32    841s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[11/09 21:22:32    841s]       
[11/09 21:22:32    841s]       Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
[11/09 21:22:32    841s]         cell counts      : b=351, i=1, icg=0, dcg=0, l=1, total=353
[11/09 21:22:32    841s]         sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
[11/09 21:22:32    841s]         misc counts      : r=1, pp=0
[11/09 21:22:32    841s]         cell areas       : b=3852.576um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24847.162um^2
[11/09 21:22:32    841s]         cell capacitance : b=0.405pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.426pF
[11/09 21:22:32    841s]         sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
[11/09 21:22:32    841s]         wire capacitance : top=0.000pF, trunk=2.239pF, leaf=2.737pF, total=4.976pF
[11/09 21:22:32    841s]         wire lengths     : top=0.000um, trunk=12404.005um, leaf=14891.620um, total=27295.625um
[11/09 21:22:32    841s]         hp wire lengths  : top=0.000um, trunk=12074.960um, leaf=11361.085um, total=23436.045um
[11/09 21:22:32    841s]       Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing':
[11/09 21:22:32    841s]         Remaining Transition : {count=9, worst=[8.192ns, 8.070ns, 2.034ns, 1.945ns, 1.389ns, 1.373ns, 0.235ns, 0.098ns, 0.000ns]} avg=2.593ns sd=3.231ns sum=23.338ns
[11/09 21:22:32    841s]         Capacitance          : {count=1, worst=[1.020pF]} avg=1.020pF sd=0.000pF sum=1.020pF
[11/09 21:22:32    841s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
[11/09 21:22:32    841s]         Trunk : target=0.886ns count=134 avg=0.410ns sd=0.235ns min=0.000ns max=0.886ns {86 <= 0.532ns, 34 <= 0.709ns, 7 <= 0.797ns, 2 <= 0.842ns, 4 <= 0.886ns} {1 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 0 > 1.329ns}
[11/09 21:22:32    841s]         Leaf  : target=0.886ns count=220 avg=0.793ns sd=0.848ns min=0.112ns max=9.078ns {39 <= 0.532ns, 54 <= 0.709ns, 64 <= 0.797ns, 31 <= 0.842ns, 24 <= 0.886ns} {0 <= 0.930ns, 0 <= 0.975ns, 1 <= 1.063ns, 1 <= 1.329ns, 6 > 1.329ns}
[11/09 21:22:32    841s]       Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
[11/09 21:22:32    841s]          Bufs: BUFX1: 351 
[11/09 21:22:32    841s]          Invs: INVX2: 1 
[11/09 21:22:32    841s]        Logics: pad_in: 1 
[11/09 21:22:32    841s]       Clock DAG hash after 'PostConditioning Fixing Skew by cell sizing': 4534725640591115957 4335757735739633404
[11/09 21:22:32    841s]       CTS services accumulated run-time stats after 'PostConditioning Fixing Skew by cell sizing':
[11/09 21:22:32    841s]         delay calculator: calls=48735, total_wall_time=1.027s, mean_wall_time=0.021ms
[11/09 21:22:32    841s]         legalizer: calls=29345, total_wall_time=0.439s, mean_wall_time=0.015ms
[11/09 21:22:32    841s]         steiner router: calls=32622, total_wall_time=2.009s, mean_wall_time=0.062ms
[11/09 21:22:32    841s]       Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
[11/09 21:22:32    841s]         skew_group clk/constraint: insertion delay [min=4.623, max=5.237, avg=4.943, sd=0.093], skew [0.614 vs 0.221*], 84.2% {4.833, 5.054} (wid=0.896 ws=0.865) (gid=5.204 gs=1.045)
[11/09 21:22:32    841s]             min path sink: soc/soc_cpu_reg_op2_reg[28]/CLK
[11/09 21:22:32    841s]             max path sink: soc/soc_spimemio_rdata_reg[30]/CLK
[11/09 21:22:32    841s]       Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
[11/09 21:22:32    841s]         skew_group clk/constraint: insertion delay [min=4.623, max=5.237, avg=4.943, sd=0.093], skew [0.614 vs 0.221*], 84.2% {4.833, 5.054} (wid=0.896 ws=0.865) (gid=5.204 gs=1.045)
[11/09 21:22:32    841s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/09 21:22:32    841s]     PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 21:22:32    841s]     Reconnecting optimized routes...
[11/09 21:22:32    841s]     Reset timing graph...
[11/09 21:22:32    841s] Ignoring AAE DB Resetting ...
[11/09 21:22:32    841s]     Reset timing graph done.
[11/09 21:22:32    841s] **WARN: (IMPCCOPT-1304):	Net clk unexpectedly has no routing present after clock post-route optimization. Net will be implemented by a later routing step.
[11/09 21:22:32    841s]     Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 21:22:32    841s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'clk_pad'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '90.000um' and height = '233.200um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[11/09 21:22:32    841s]     Leaving CCOpt scope - Cleaning up placement interface...
[11/09 21:22:32    841s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3890.7M, EPOCH TIME: 1731212552.397033
[11/09 21:22:32    841s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1363).
[11/09 21:22:32    841s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:22:32    841s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:22:32    841s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:22:32    841s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.032, REAL:0.029, MEM:2812.7M, EPOCH TIME: 1731212552.426035
[11/09 21:22:32    841s]     Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 21:22:32    841s]     Leaving CCOpt scope - ClockRefiner...
[11/09 21:22:32    841s]     Assigned high priority to 42 instances.
[11/09 21:22:32    841s]     Soft fixed 353 clock instances.
[11/09 21:22:32    841s]     Performing Single Pass Refine Place.
[11/09 21:22:32    841s]     Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : full DRC checks enabled, Datapath : full DRC checks enabled
[11/09 21:22:32    841s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2812.7M, EPOCH TIME: 1731212552.431857
[11/09 21:22:32    841s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2812.7M, EPOCH TIME: 1731212552.431935
[11/09 21:22:32    841s] Processing tracks to init pin-track alignment.
[11/09 21:22:32    841s] z: 2, totalTracks: 1
[11/09 21:22:32    841s] z: 4, totalTracks: 1
[11/09 21:22:32    841s] z: 6, totalTracks: 1
[11/09 21:22:32    841s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/09 21:22:32    841s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2812.7M, EPOCH TIME: 1731212552.441203
[11/09 21:22:32    841s] Info: 352 insts are soft-fixed.
[11/09 21:22:32    841s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:22:32    841s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:22:32    841s] 
[11/09 21:22:32    841s]  Pre_CCE_Colorizing is not ON! (0:0:27:0)
[11/09 21:22:32    841s] # Found 2 fixed insts to be non-legal.
[11/09 21:22:32    841s] OPERPROF:       Starting CMU at level 4, MEM:2812.7M, EPOCH TIME: 1731212552.449765
[11/09 21:22:32    841s] OPERPROF:       Finished CMU at level 4, CPU:0.002, REAL:0.002, MEM:2844.7M, EPOCH TIME: 1731212552.451462
[11/09 21:22:32    841s] 
[11/09 21:22:32    841s] Bad Lib Cell Checking (CMU) is done! (0)
[11/09 21:22:32    841s] Info: 352 insts are soft-fixed.
[11/09 21:22:32    841s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.014, REAL:0.013, MEM:2812.7M, EPOCH TIME: 1731212552.454215
[11/09 21:22:32    841s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2812.7M, EPOCH TIME: 1731212552.454270
[11/09 21:22:32    841s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2812.7M, EPOCH TIME: 1731212552.454518
[11/09 21:22:32    841s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2812.7MB).
[11/09 21:22:32    841s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.026, REAL:0.025, MEM:2812.7M, EPOCH TIME: 1731212552.456626
[11/09 21:22:32    841s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.026, REAL:0.025, MEM:2812.7M, EPOCH TIME: 1731212552.456657
[11/09 21:22:32    841s] TDRefine: refinePlace mode is spiral
[11/09 21:22:32    841s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.4732.5
[11/09 21:22:32    841s] OPERPROF: Starting RefinePlace at level 1, MEM:2812.7M, EPOCH TIME: 1731212552.456722
[11/09 21:22:32    841s] *** Starting refinePlace (0:14:01 mem=2812.7M) ***
[11/09 21:22:32    841s] Total net bbox length = 5.960e+05 (3.213e+05 2.746e+05) (ext = 1.296e+04)
[11/09 21:22:32    841s] 
[11/09 21:22:32    841s]  Pre_CCE_Colorizing is not ON! (0:0:27:0)
[11/09 21:22:32    841s] Info: 352 insts are soft-fixed.
[11/09 21:22:32    841s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/09 21:22:32    841s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/09 21:22:32    841s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/09 21:22:32    841s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2812.7M, EPOCH TIME: 1731212552.480047
[11/09 21:22:32    841s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.001, REAL:0.001, MEM:2812.7M, EPOCH TIME: 1731212552.480683
[11/09 21:22:32    841s] (I)      Default pattern map key = soc_top_default.
[11/09 21:22:32    841s] (I)      Default pattern map key = soc_top_default.
[11/09 21:22:32    841s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2812.7M, EPOCH TIME: 1731212552.483961
[11/09 21:22:32    841s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.001, REAL:0.001, MEM:2812.7M, EPOCH TIME: 1731212552.484603
[11/09 21:22:32    841s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2812.7M, EPOCH TIME: 1731212552.484649
[11/09 21:22:32    841s] Starting refinePlace ...
[11/09 21:22:32    841s] (I)      Default pattern map key = soc_top_default.
[11/09 21:22:32    841s] One DDP V2 for no tweak run.
[11/09 21:22:32    841s] (I)      Default pattern map key = soc_top_default.
[11/09 21:22:32    841s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2812.7M, EPOCH TIME: 1731212552.518366
[11/09 21:22:32    841s] DDP initSite1 nrRow 232 nrJob 232
[11/09 21:22:32    841s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2812.7M, EPOCH TIME: 1731212552.518445
[11/09 21:22:32    841s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2812.7M, EPOCH TIME: 1731212552.518689
[11/09 21:22:32    841s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2812.7M, EPOCH TIME: 1731212552.518721
[11/09 21:22:32    841s] DDP markSite nrRow 232 nrJob 232
[11/09 21:22:32    841s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.001, REAL:0.001, MEM:2812.7M, EPOCH TIME: 1731212552.519364
[11/09 21:22:32    841s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.002, REAL:0.001, MEM:2812.7M, EPOCH TIME: 1731212552.519397
[11/09 21:22:32    841s]   Spread Effort: high, standalone mode, useDDP on.
[11/09 21:22:32    841s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2814.8MB) @(0:14:01 - 0:14:01).
[11/09 21:22:32    841s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/09 21:22:32    841s] wireLenOptFixPriorityInst 1200 inst fixed
[11/09 21:22:32    841s] 
[11/09 21:22:32    841s] Running Spiral MT with 2 threads  fetchWidth=143 
[11/09 21:22:32    841s] Move report: legalization moves 29 insts, mean move: 2.32 um, max move: 5.04 um spiral
[11/09 21:22:32    841s] 	Max move on inst (soc/g87145__7482): (825.12, 689.60) --> (826.24, 685.68)
[11/09 21:22:32    841s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[11/09 21:22:32    841s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[11/09 21:22:32    841s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=2820.9MB) @(0:14:01 - 0:14:02).
[11/09 21:22:32    841s] Move report: Detail placement moves 29 insts, mean move: 2.32 um, max move: 5.04 um 
[11/09 21:22:32    841s] 	Max move on inst (soc/g87145__7482): (825.12, 689.60) --> (826.24, 685.68)
[11/09 21:22:32    841s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2820.9MB
[11/09 21:22:32    841s] Statistics of distance of Instance movement in refine placement:
[11/09 21:22:32    841s]   maximum (X+Y) =         5.04 um
[11/09 21:22:32    841s]   inst (soc/g87145__7482) with max move: (825.12, 689.6) -> (826.24, 685.68)
[11/09 21:22:32    841s]   mean    (X+Y) =         2.32 um
[11/09 21:22:32    841s] Summary Report:
[11/09 21:22:32    841s] Instances move: 29 (out of 15321 movable)
[11/09 21:22:32    841s] Instances flipped: 0
[11/09 21:22:32    841s] Mean displacement: 2.32 um
[11/09 21:22:32    841s] Max displacement: 5.04 um (Instance: soc/g87145__7482) (825.12, 689.6) -> (826.24, 685.68)
[11/09 21:22:32    841s] 	Length: 7 sites, height: 1 rows, site name: core7T, cell type: NAND3X1
[11/09 21:22:32    841s] 	Violation at original loc: Placement Blockage Violation
[11/09 21:22:32    841s] Total instances moved : 29
[11/09 21:22:32    841s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.319, REAL:0.234, MEM:2820.9M, EPOCH TIME: 1731212552.718432
[11/09 21:22:32    841s] Total net bbox length = 5.960e+05 (3.214e+05 2.747e+05) (ext = 1.296e+04)
[11/09 21:22:32    841s] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2820.9MB
[11/09 21:22:32    841s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=2820.9MB) @(0:14:01 - 0:14:02).
[11/09 21:22:32    841s] *** Finished refinePlace (0:14:02 mem=2820.9M) ***
[11/09 21:22:32    841s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.4732.5
[11/09 21:22:32    841s] OPERPROF: Finished RefinePlace at level 1, CPU:0.351, REAL:0.266, MEM:2820.9M, EPOCH TIME: 1731212552.722478
[11/09 21:22:32    841s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2820.9M, EPOCH TIME: 1731212552.722518
[11/09 21:22:32    841s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:15484).
[11/09 21:22:32    841s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:22:32    841s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:22:32    841s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:22:32    841s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.031, REAL:0.028, MEM:2812.9M, EPOCH TIME: 1731212552.750999
[11/09 21:22:32    841s]     ClockRefiner summary
[11/09 21:22:32    841s]     All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 1557).
[11/09 21:22:32    841s]     Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 353).
[11/09 21:22:32    841s]     Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 1204).
[11/09 21:22:32    841s]     Restoring pStatusCts on 353 clock instances.
[11/09 21:22:32    841s]     Revert refine place priority changes on 0 instances.
[11/09 21:22:32    841s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.4 real=0:00:00.3)
[11/09 21:22:32    841s]     Set dirty flag on 71 instances, 84 nets
[11/09 21:22:32    841s]   PostConditioning done.
[11/09 21:22:32    841s] Net route status summary:
[11/09 21:22:32    841s]   Clock:       354 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=353, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[11/09 21:22:32    841s]   Non-clock: 15269 (unrouted=163, trialRouted=15106, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=148, (crossesIlmBoundary AND tooFewTerms=0)])
[11/09 21:22:32    841s]   Update timing and DAG stats after post-conditioning...
[11/09 21:22:32    841s]   Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 21:22:32    841s]   Clock tree timing engine global stage delay update for wc:setup.late...
[11/09 21:22:32    841s] End AAE Lib Interpolated Model. (MEM=2812.89 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:22:32    841s]   Clock tree timing engine global stage delay update for wc:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/09 21:22:32    841s]   Clock DAG stats after post-conditioning:
[11/09 21:22:32    841s]     cell counts      : b=351, i=1, icg=0, dcg=0, l=1, total=353
[11/09 21:22:32    841s]     sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
[11/09 21:22:32    841s]     misc counts      : r=1, pp=0
[11/09 21:22:32    841s]     cell areas       : b=3852.576um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24847.162um^2
[11/09 21:22:32    841s]     cell capacitance : b=0.405pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.426pF
[11/09 21:22:32    841s]     sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
[11/09 21:22:32    841s]     wire capacitance : top=0.000pF, trunk=2.242pF, leaf=2.740pF, total=4.981pF
[11/09 21:22:32    841s]     wire lengths     : top=0.000um, trunk=12580.625um, leaf=15095.270um, total=27675.895um
[11/09 21:22:32    841s]     hp wire lengths  : top=0.000um, trunk=12074.960um, leaf=11361.085um, total=23436.045um
[11/09 21:22:32    841s]   Clock DAG net violations after post-conditioning:
[11/09 21:22:32    841s]     Remaining Transition : {count=9, worst=[8.192ns, 8.070ns, 2.034ns, 1.945ns, 1.389ns, 1.373ns, 0.235ns, 0.098ns, 0.000ns]} avg=2.593ns sd=3.231ns sum=23.338ns
[11/09 21:22:32    841s]     Capacitance          : {count=1, worst=[1.020pF]} avg=1.020pF sd=0.000pF sum=1.020pF
[11/09 21:22:32    841s]   Clock DAG primary half-corner transition distribution after post-conditioning:
[11/09 21:22:32    841s]     Trunk : target=0.886ns count=134 avg=0.410ns sd=0.235ns min=0.000ns max=0.886ns {86 <= 0.532ns, 34 <= 0.709ns, 7 <= 0.797ns, 2 <= 0.842ns, 4 <= 0.886ns} {1 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 0 > 1.329ns}
[11/09 21:22:32    841s]     Leaf  : target=0.886ns count=220 avg=0.793ns sd=0.848ns min=0.113ns max=9.078ns {39 <= 0.532ns, 54 <= 0.709ns, 64 <= 0.797ns, 31 <= 0.842ns, 24 <= 0.886ns} {0 <= 0.930ns, 0 <= 0.975ns, 1 <= 1.063ns, 1 <= 1.329ns, 6 > 1.329ns}
[11/09 21:22:32    841s]   Clock DAG library cell distribution after post-conditioning {count}:
[11/09 21:22:32    841s]      Bufs: BUFX1: 351 
[11/09 21:22:32    841s]      Invs: INVX2: 1 
[11/09 21:22:32    841s]    Logics: pad_in: 1 
[11/09 21:22:32    841s]   Clock DAG hash after post-conditioning: 4534725640591115957 4335757735739633404
[11/09 21:22:32    841s]   CTS services accumulated run-time stats after post-conditioning:
[11/09 21:22:32    841s]     delay calculator: calls=49089, total_wall_time=1.034s, mean_wall_time=0.021ms
[11/09 21:22:32    841s]     legalizer: calls=29345, total_wall_time=0.439s, mean_wall_time=0.015ms
[11/09 21:22:32    841s]     steiner router: calls=32623, total_wall_time=2.009s, mean_wall_time=0.062ms
[11/09 21:22:32    841s]   Primary reporting skew groups after post-conditioning:
[11/09 21:22:32    841s]     skew_group clk/constraint: insertion delay [min=4.625, max=5.238, avg=4.944, sd=0.093], skew [0.613 vs 0.221*], 84.2% {4.833, 5.054} (wid=0.896 ws=0.865) (gid=5.205 gs=1.047)
[11/09 21:22:32    841s]         min path sink: soc/soc_cpu_reg_op2_reg[28]/CLK
[11/09 21:22:32    841s]         max path sink: soc/soc_spimemio_rdata_reg[30]/CLK
[11/09 21:22:32    841s]   Skew group summary after post-conditioning:
[11/09 21:22:32    841s]     skew_group clk/constraint: insertion delay [min=4.625, max=5.238, avg=4.944, sd=0.093], skew [0.613 vs 0.221*], 84.2% {4.833, 5.054} (wid=0.896 ws=0.865) (gid=5.205 gs=1.047)
[11/09 21:22:32    841s]   CCOpt::Phase::PostConditioning done. (took cpu=0:00:01.3 real=0:00:01.1)
[11/09 21:22:32    841s]   Setting CTS place status to fixed for clock tree and sinks.
[11/09 21:22:32    841s]   numClockCells = 355, numClockCellsFixed = 355, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[11/09 21:22:32    841s]   Post-balance tidy up or trial balance steps...
[11/09 21:22:32    841s]   
[11/09 21:22:32    841s]   Clock DAG stats at end of CTS:
[11/09 21:22:32    841s]   ==============================
[11/09 21:22:32    841s]   
[11/09 21:22:32    841s]   -----------------------------------------------------------
[11/09 21:22:32    841s]   Cell type                 Count    Area         Capacitance
[11/09 21:22:32    841s]   -----------------------------------------------------------
[11/09 21:22:32    841s]   Buffers                    351      3852.576       0.405
[11/09 21:22:32    841s]   Inverters                    1         6.586       0.002
[11/09 21:22:32    841s]   Integrated Clock Gates       0         0.000       0.000
[11/09 21:22:32    841s]   Discrete Clock Gates         0         0.000       0.000
[11/09 21:22:32    841s]   Clock Logic                  1     20988.000       1.019
[11/09 21:22:32    841s]   All                        353     24847.162       1.426
[11/09 21:22:32    841s]   -----------------------------------------------------------
[11/09 21:22:32    841s]   
[11/09 21:22:32    841s]   
[11/09 21:22:32    841s]   Clock DAG sink counts at end of CTS:
[11/09 21:22:32    841s]   ====================================
[11/09 21:22:32    841s]   
[11/09 21:22:32    841s]   -------------------------
[11/09 21:22:32    841s]   Sink type           Count
[11/09 21:22:32    841s]   -------------------------
[11/09 21:22:32    841s]   Regular             1206
[11/09 21:22:32    841s]   Enable Latch           0
[11/09 21:22:32    841s]   Load Capacitance       0
[11/09 21:22:32    841s]   Antenna Diode          0
[11/09 21:22:32    841s]   Node Sink              0
[11/09 21:22:32    841s]   Total               1206
[11/09 21:22:32    841s]   -------------------------
[11/09 21:22:32    841s]   
[11/09 21:22:32    841s]   
[11/09 21:22:32    841s]   Clock DAG wire lengths at end of CTS:
[11/09 21:22:32    841s]   =====================================
[11/09 21:22:32    841s]   
[11/09 21:22:32    841s]   --------------------
[11/09 21:22:32    841s]   Type     Wire Length
[11/09 21:22:32    841s]   --------------------
[11/09 21:22:32    841s]   Top           0.000
[11/09 21:22:32    841s]   Trunk     12580.625
[11/09 21:22:32    841s]   Leaf      15095.270
[11/09 21:22:32    841s]   Total     27675.895
[11/09 21:22:32    841s]   --------------------
[11/09 21:22:32    841s]   
[11/09 21:22:32    841s]   
[11/09 21:22:32    841s]   Clock DAG hp wire lengths at end of CTS:
[11/09 21:22:32    841s]   ========================================
[11/09 21:22:32    841s]   
[11/09 21:22:32    841s]   -----------------------
[11/09 21:22:32    841s]   Type     hp Wire Length
[11/09 21:22:32    841s]   -----------------------
[11/09 21:22:32    841s]   Top            0.000
[11/09 21:22:32    841s]   Trunk      12074.960
[11/09 21:22:32    841s]   Leaf       11361.085
[11/09 21:22:32    841s]   Total      23436.045
[11/09 21:22:32    841s]   -----------------------
[11/09 21:22:32    841s]   
[11/09 21:22:32    841s]   
[11/09 21:22:32    841s]   Clock DAG capacitances at end of CTS:
[11/09 21:22:32    841s]   =====================================
[11/09 21:22:32    841s]   
[11/09 21:22:32    841s]   ---------------------------------
[11/09 21:22:32    841s]   Type     Gate     Wire     Total
[11/09 21:22:32    841s]   ---------------------------------
[11/09 21:22:32    841s]   Top      0.000    0.000     0.000
[11/09 21:22:32    841s]   Trunk    1.421    2.242     3.662
[11/09 21:22:32    841s]   Leaf     4.777    2.740     7.516
[11/09 21:22:32    841s]   Total    6.197    4.981    11.179
[11/09 21:22:32    841s]   ---------------------------------
[11/09 21:22:32    841s]   
[11/09 21:22:32    841s]   
[11/09 21:22:32    841s]   Clock DAG sink capacitances at end of CTS:
[11/09 21:22:32    841s]   ==========================================
[11/09 21:22:32    841s]   
[11/09 21:22:32    841s]   -----------------------------------------------
[11/09 21:22:32    841s]   Total    Average    Std. Dev.    Min      Max
[11/09 21:22:32    841s]   -----------------------------------------------
[11/09 21:22:32    841s]   4.771     0.004       0.012      0.003    0.283
[11/09 21:22:32    841s]   -----------------------------------------------
[11/09 21:22:32    841s]   
[11/09 21:22:32    841s]   
[11/09 21:22:32    841s]   Clock DAG net violations at end of CTS:
[11/09 21:22:32    841s]   =======================================
[11/09 21:22:32    841s]   
[11/09 21:22:32    841s]   -------------------------------------------------------------------------------------------------------------------------------------------
[11/09 21:22:32    841s]   Type                    Units    Count    Average    Std. Dev.    Sum       Top 10 violations
[11/09 21:22:32    841s]   -------------------------------------------------------------------------------------------------------------------------------------------
[11/09 21:22:32    841s]   Remaining Transition    ns         9       2.593       3.231      23.338    [8.192, 8.070, 2.034, 1.945, 1.389, 1.373, 0.235, 0.098, 0.000]
[11/09 21:22:32    841s]   Capacitance             pF         1       1.020       0.000       1.020    [1.020]
[11/09 21:22:32    841s]   -------------------------------------------------------------------------------------------------------------------------------------------
[11/09 21:22:32    841s]   
[11/09 21:22:32    841s]   
[11/09 21:22:32    841s]   Clock DAG primary half-corner transition distribution at end of CTS:
[11/09 21:22:32    841s]   ====================================================================
[11/09 21:22:32    841s]   
[11/09 21:22:32    841s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/09 21:22:32    841s]   Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                                   Over Target
[11/09 21:22:32    841s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/09 21:22:32    841s]   Trunk       0.886      134      0.410       0.235      0.000    0.886    {86 <= 0.532ns, 34 <= 0.709ns, 7 <= 0.797ns, 2 <= 0.842ns, 4 <= 0.886ns}       {1 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 0 > 1.329ns}
[11/09 21:22:32    841s]   Leaf        0.886      220      0.793       0.848      0.113    9.078    {39 <= 0.532ns, 54 <= 0.709ns, 64 <= 0.797ns, 31 <= 0.842ns, 24 <= 0.886ns}    {0 <= 0.930ns, 0 <= 0.975ns, 1 <= 1.063ns, 1 <= 1.329ns, 6 > 1.329ns}
[11/09 21:22:32    841s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/09 21:22:32    841s]   
[11/09 21:22:32    841s]   
[11/09 21:22:32    841s]   Clock DAG library cell distribution at end of CTS:
[11/09 21:22:32    841s]   ==================================================
[11/09 21:22:32    841s]   
[11/09 21:22:32    841s]   -----------------------------------------
[11/09 21:22:32    841s]   Name      Type        Inst     Inst Area 
[11/09 21:22:32    841s]                         Count    (um^2)
[11/09 21:22:32    841s]   -----------------------------------------
[11/09 21:22:32    841s]   BUFX1     buffer       351      3852.576
[11/09 21:22:32    841s]   INVX2     inverter       1         6.586
[11/09 21:22:32    841s]   pad_in    logic          1     20988.000
[11/09 21:22:32    841s]   -----------------------------------------
[11/09 21:22:32    841s]   
[11/09 21:22:32    841s]   Clock DAG hash at end of CTS: 4534725640591115957 4335757735739633404
[11/09 21:22:32    841s]   CTS services accumulated run-time stats at end of CTS:
[11/09 21:22:32    841s]     delay calculator: calls=49089, total_wall_time=1.034s, mean_wall_time=0.021ms
[11/09 21:22:32    841s]     legalizer: calls=29345, total_wall_time=0.439s, mean_wall_time=0.015ms
[11/09 21:22:32    841s]     steiner router: calls=32623, total_wall_time=2.009s, mean_wall_time=0.062ms
[11/09 21:22:32    841s]   
[11/09 21:22:32    841s]   Primary reporting skew groups summary at end of CTS:
[11/09 21:22:32    841s]   ====================================================
[11/09 21:22:32    841s]   
[11/09 21:22:32    841s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/09 21:22:32    841s]   Half-corner      Skew Group        Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[11/09 21:22:32    841s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/09 21:22:32    841s]   wc:setup.late    clk/constraint    4.625     5.238     0.613      0.221*         0.865           0.001           4.944        0.093     84.2% {4.833, 5.054}
[11/09 21:22:32    841s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/09 21:22:32    841s]   
[11/09 21:22:32    841s]   
[11/09 21:22:32    841s]   Skew group summary at end of CTS:
[11/09 21:22:32    841s]   =================================
[11/09 21:22:32    841s]   
[11/09 21:22:32    841s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/09 21:22:32    841s]   Half-corner      Skew Group        Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[11/09 21:22:32    841s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/09 21:22:32    841s]   wc:setup.late    clk/constraint    4.625     5.238     0.613      0.221*         0.865           0.001           4.944        0.093     84.2% {4.833, 5.054}
[11/09 21:22:32    841s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/09 21:22:32    841s]   
[11/09 21:22:32    841s]   
[11/09 21:22:32    841s]   Min/max skew group path pins for unmet skew targets:
[11/09 21:22:32    841s]   ====================================================
[11/09 21:22:32    841s]   
[11/09 21:22:32    841s]   -----------------------------------------------------------------------------------------
[11/09 21:22:32    841s]   Half-corner      Skew Group        Min/Max    Delay    Pin
[11/09 21:22:32    841s]   -----------------------------------------------------------------------------------------
[11/09 21:22:32    841s]   wc:setup.late    clk/constraint    Min        4.625    soc/soc_cpu_reg_op2_reg[28]/CLK
[11/09 21:22:32    841s]   wc:setup.late    clk/constraint    Max        5.238    soc/soc_spimemio_rdata_reg[30]/CLK
[11/09 21:22:32    841s]   -----------------------------------------------------------------------------------------
[11/09 21:22:32    841s]   
[11/09 21:22:32    841s]   
[11/09 21:22:32    841s]   Found a total of 35 clock tree pins with a slew violation.
[11/09 21:22:32    841s]   
[11/09 21:22:32    841s]   Slew violation summary across all clock trees - Top 10 violating pins:
[11/09 21:22:32    841s]   ======================================================================
[11/09 21:22:32    841s]   
[11/09 21:22:32    841s]   Target and measured clock slews (in ns):
[11/09 21:22:32    841s]   
[11/09 21:22:32    841s]   -------------------------------------------------------------------------------------------------------
[11/09 21:22:32    841s]   Half corner    Violation  Slew    Slew      Dont   Ideal  Target         Pin
[11/09 21:22:32    841s]                  amount     target  achieved  touch  net?   source         
[11/09 21:22:32    841s]                                               net?                         
[11/09 21:22:32    841s]   -------------------------------------------------------------------------------------------------------
[11/09 21:22:32    841s]   wc:setup.late    8.192    0.886    9.078    N      N      auto computed  soc/soc_memory_sram_2/CLK
[11/09 21:22:32    841s]   wc:setup.late    8.070    0.886    8.956    N      N      auto computed  soc/soc_memory_sram_1/CLK
[11/09 21:22:32    841s]   wc:setup.late    5.195    0.886    6.081    N      N      auto computed  soc/CTS_ccl_a_buf_00193/Z
[11/09 21:22:32    841s]   wc:setup.late    5.190    0.886    6.076    N      N      auto computed  soc/CTS_ccl_a_buf_00192/Z
[11/09 21:22:32    841s]   wc:setup.late    2.034    0.886    2.920    N      N      auto computed  soc/soc_cpu_cpuregs_reg_2/CLKA
[11/09 21:22:32    841s]   wc:setup.late    1.945    0.886    2.831    N      N      auto computed  soc/soc_cpu_cpuregs_reg_1/CLKA
[11/09 21:22:32    841s]   wc:setup.late    1.389    0.886    2.275    N      N      auto computed  soc/soc_cpu_cpuregs_reg_2/CLKB
[11/09 21:22:32    841s]   wc:setup.late    1.373    0.886    2.259    N      N      auto computed  soc/soc_cpu_cpuregs_reg_1/CLKB
[11/09 21:22:32    841s]   wc:setup.late    1.093    0.886    1.979    N      N      auto computed  soc/CTS_ccl_a_buf_00194/Z
[11/09 21:22:32    841s]   wc:setup.late    1.044    0.886    1.930    N      N      auto computed  soc/CTS_ccl_a_buf_00196/Z
[11/09 21:22:32    841s]   -------------------------------------------------------------------------------------------------------
[11/09 21:22:32    841s]   
[11/09 21:22:32    841s]   Target sources:
[11/09 21:22:32    841s]   auto extracted - target was extracted from SDC.
[11/09 21:22:32    841s]   auto computed - target was computed when balancing trees.
[11/09 21:22:32    841s]   explicit - target is explicitly set via target_max_trans property.
[11/09 21:22:32    841s]   pin explicit - target is explicitly set for this pin via pin_target_max_trans property.
[11/09 21:22:32    841s]   liberty explicit - target is explicitly set via max_transition from liberty library.
[11/09 21:22:32    841s]   
[11/09 21:22:32    841s]   Found 0 pins on nets marked dont_touch that have slew violations.
[11/09 21:22:32    841s]   Found 0 pins on nets marked dont_touch that do not have slew violations.
[11/09 21:22:32    841s]   Found 0 pins on nets marked ideal_network that have slew violations.
[11/09 21:22:32    841s]   Found 0 pins on nets marked ideal_network that do not have slew violations.
[11/09 21:22:32    841s]   
[11/09 21:22:32    841s]   
[11/09 21:22:32    841s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/09 21:22:32    841s] Synthesizing clock trees done.
[11/09 21:22:32    841s] Tidy Up And Update Timing...
[11/09 21:22:32    841s] External - Set all clocks to propagated mode...
[11/09 21:22:32    841s] Innovus updating I/O latencies
[11/09 21:22:33    842s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/09 21:22:33    842s] #################################################################################
[11/09 21:22:33    842s] # Design Stage: PreRoute
[11/09 21:22:33    842s] # Design Name: soc_top
[11/09 21:22:33    842s] # Design Mode: 180nm
[11/09 21:22:33    842s] # Analysis Mode: MMMC Non-OCV 
[11/09 21:22:33    842s] # Parasitics Mode: No SPEF/RCDB 
[11/09 21:22:33    842s] # Signoff Settings: SI Off 
[11/09 21:22:33    842s] #################################################################################
[11/09 21:22:33    842s] Topological Sorting (REAL = 0:00:00.0, MEM = 3971.7M, InitMEM = 3971.7M)
[11/09 21:22:33    843s] Start delay calculation (fullDC) (2 T). (MEM=3971.72)
[11/09 21:22:33    843s] End AAE Lib Interpolated Model. (MEM=3983.33 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:22:34    843s] Total number of fetched objects 15479
[11/09 21:22:34    844s] Total number of fetched objects 15479
[11/09 21:22:34    844s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[11/09 21:22:34    844s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[11/09 21:22:34    844s] End delay calculation. (MEM=4051.25 CPU=0:00:00.4 REAL=0:00:00.0)
[11/09 21:22:34    844s] End delay calculation (fullDC). (MEM=4051.25 CPU=0:00:01.0 REAL=0:00:01.0)
[11/09 21:22:34    844s] *** CDM Built up (cpu=0:00:01.5  real=0:00:01.0  mem= 4051.2M) ***
[11/09 21:22:34    844s] Setting all clocks to propagated mode.
[11/09 21:22:34    844s] External - Set all clocks to propagated mode done. (took cpu=0:00:02.4 real=0:00:01.6)
[11/09 21:22:34    844s] Clock DAG stats after update timingGraph:
[11/09 21:22:34    844s]   cell counts      : b=351, i=1, icg=0, dcg=0, l=1, total=353
[11/09 21:22:34    844s]   sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
[11/09 21:22:34    844s]   misc counts      : r=1, pp=0
[11/09 21:22:34    844s]   cell areas       : b=3852.576um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24847.162um^2
[11/09 21:22:34    844s]   cell capacitance : b=0.405pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.426pF
[11/09 21:22:34    844s]   sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
[11/09 21:22:34    844s]   wire capacitance : top=0.000pF, trunk=2.242pF, leaf=2.740pF, total=4.981pF
[11/09 21:22:34    844s]   wire lengths     : top=0.000um, trunk=12580.625um, leaf=15095.270um, total=27675.895um
[11/09 21:22:34    844s]   hp wire lengths  : top=0.000um, trunk=12074.960um, leaf=11361.085um, total=23436.045um
[11/09 21:22:34    844s] Clock DAG net violations after update timingGraph:
[11/09 21:22:34    844s]   Remaining Transition : {count=9, worst=[8.192ns, 8.070ns, 2.034ns, 1.945ns, 1.389ns, 1.373ns, 0.235ns, 0.098ns, 0.000ns]} avg=2.593ns sd=3.231ns sum=23.338ns
[11/09 21:22:34    844s]   Capacitance          : {count=1, worst=[1.020pF]} avg=1.020pF sd=0.000pF sum=1.020pF
[11/09 21:22:34    844s] Clock DAG primary half-corner transition distribution after update timingGraph:
[11/09 21:22:34    844s]   Trunk : target=0.886ns count=134 avg=0.410ns sd=0.235ns min=0.000ns max=0.886ns {86 <= 0.532ns, 34 <= 0.709ns, 7 <= 0.797ns, 2 <= 0.842ns, 4 <= 0.886ns} {1 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 0 > 1.329ns}
[11/09 21:22:34    844s]   Leaf  : target=0.886ns count=220 avg=0.793ns sd=0.848ns min=0.113ns max=9.078ns {39 <= 0.532ns, 54 <= 0.709ns, 64 <= 0.797ns, 31 <= 0.842ns, 24 <= 0.886ns} {0 <= 0.930ns, 0 <= 0.975ns, 1 <= 1.063ns, 1 <= 1.329ns, 6 > 1.329ns}
[11/09 21:22:34    844s] Clock DAG library cell distribution after update timingGraph {count}:
[11/09 21:22:34    844s]    Bufs: BUFX1: 351 
[11/09 21:22:34    844s]    Invs: INVX2: 1 
[11/09 21:22:34    844s]  Logics: pad_in: 1 
[11/09 21:22:34    844s] Clock DAG hash after update timingGraph: 4534725640591115957 4335757735739633404
[11/09 21:22:34    844s] CTS services accumulated run-time stats after update timingGraph:
[11/09 21:22:34    844s]   delay calculator: calls=49089, total_wall_time=1.034s, mean_wall_time=0.021ms
[11/09 21:22:34    844s]   legalizer: calls=29345, total_wall_time=0.439s, mean_wall_time=0.015ms
[11/09 21:22:34    844s]   steiner router: calls=32623, total_wall_time=2.009s, mean_wall_time=0.062ms
[11/09 21:22:34    844s] Primary reporting skew groups after update timingGraph:
[11/09 21:22:34    844s]   skew_group clk/constraint: insertion delay [min=4.625, max=5.238, avg=4.944, sd=0.093], skew [0.613 vs 0.221*], 84.2% {4.833, 5.054} (wid=0.896 ws=0.865) (gid=5.205 gs=1.047)
[11/09 21:22:34    844s]       min path sink: soc/soc_cpu_reg_op2_reg[28]/CLK
[11/09 21:22:34    844s]       max path sink: soc/soc_spimemio_rdata_reg[30]/CLK
[11/09 21:22:34    844s] Skew group summary after update timingGraph:
[11/09 21:22:34    844s]   skew_group clk/constraint: insertion delay [min=4.625, max=5.238, avg=4.944, sd=0.093], skew [0.613 vs 0.221*], 84.2% {4.833, 5.054} (wid=0.896 ws=0.865) (gid=5.205 gs=1.047)
[11/09 21:22:34    844s] Logging CTS constraint violations...
[11/09 21:22:34    844s]   Clock tree clk has 1 max_capacitance violation and 8 slew violations.
[11/09 21:22:34    844s] **WARN: (IMPCCOPT-1033):	Did not meet the max_capacitance constraint of 0.000pF below the root driver for clock_tree clk at (42.000,884.295), in power domain auto-default. Achieved capacitance of 1.020pF.
[11/09 21:22:34    844s] Type 'man IMPCCOPT-1033' for more detail.
[11/09 21:22:34    844s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 2 slew violations below cell soc/CTS_ccl_a_buf_00192 (a lib_cell BUFX1) at (811.120,489.680), in power domain auto-default with half corner wc:setup.late. The worst violation was at the pin soc/soc_memory_sram_2/CLK with a slew time target of 0.886ns. Achieved a slew time of 9.078ns.
[11/09 21:22:34    844s] 
[11/09 21:22:34    844s] Type 'man IMPCCOPT-1007' for more detail.
[11/09 21:22:34    844s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 2 slew violations below cell soc/CTS_ccl_a_buf_00193 (a lib_cell BUFX1) at (882.240,1042.400), in power domain auto-default with half corner wc:setup.late. The worst violation was at the pin soc/soc_memory_sram_1/CLK with a slew time target of 0.886ns. Achieved a slew time of 8.956ns.
[11/09 21:22:34    844s] 
[11/09 21:22:34    844s] Type 'man IMPCCOPT-1007' for more detail.
[11/09 21:22:34    844s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 2 slew violations below cell soc/CTS_ccl_a_buf_00194 (a lib_cell BUFX1) at (400.080,956.160), in power domain auto-default with half corner wc:setup.late. The worst violation was at the pin soc/soc_cpu_cpuregs_reg_2/CLKA with a slew time target of 0.886ns. Achieved a slew time of 2.920ns.
[11/09 21:22:34    844s] 
[11/09 21:22:34    844s] Type 'man IMPCCOPT-1007' for more detail.
[11/09 21:22:34    844s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 2 slew violations below cell soc/CTS_ccl_a_buf_00196 (a lib_cell BUFX1) at (389.440,724.880), in power domain auto-default with half corner wc:setup.late. The worst violation was at the pin soc/soc_cpu_cpuregs_reg_1/CLKA with a slew time target of 0.886ns. Achieved a slew time of 2.831ns.
[11/09 21:22:34    844s] 
[11/09 21:22:34    844s] Type 'man IMPCCOPT-1007' for more detail.
[11/09 21:22:34    844s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 2 slew violations below cell soc/CTS_ccl_a_buf_00195 (a lib_cell BUFX1) at (431.440,795.440), in power domain auto-default with half corner wc:setup.late. The worst violation was at the pin soc/soc_cpu_cpuregs_reg_2/CLKB with a slew time target of 0.886ns. Achieved a slew time of 2.275ns.
[11/09 21:22:34    844s] 
[11/09 21:22:34    844s] Type 'man IMPCCOPT-1007' for more detail.
[11/09 21:22:34    844s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 2 slew violations below cell soc/CTS_ccl_a_buf_00197 (a lib_cell BUFX1) at (431.440,568.080), in power domain auto-default with half corner wc:setup.late. The worst violation was at the pin soc/soc_cpu_cpuregs_reg_1/CLKB with a slew time target of 0.886ns. Achieved a slew time of 2.259ns.
[11/09 21:22:34    844s] 
[11/09 21:22:34    844s] Type 'man IMPCCOPT-1007' for more detail.
[11/09 21:22:34    844s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 10 slew violations below cell soc/CTS_ccl_a_buf_00098 (a lib_cell BUFX1) at (672.240,642.560), in power domain auto-default with half corner wc:setup.late. The worst violation was at the pin soc/CTS_ccl_a_buf_00098/Z with a slew time target of 0.886ns. Achieved a slew time of 1.121ns.
[11/09 21:22:34    844s] 
[11/09 21:22:34    844s] Type 'man IMPCCOPT-1007' for more detail.
[11/09 21:22:34    844s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 10 slew violations below cell soc/CTS_ccl_a_buf_00087 (a lib_cell BUFX1) at (836.320,881.680), in power domain auto-default with half corner wc:setup.late. The worst violation was at the pin soc/CTS_ccl_a_buf_00087/Z with a slew time target of 0.886ns. Achieved a slew time of 0.984ns.
[11/09 21:22:34    844s] 
[11/09 21:22:34    844s] Type 'man IMPCCOPT-1007' for more detail.
[11/09 21:22:34    844s] **WARN: (IMPCCOPT-1023):	Did not meet the skew target of 0.221ns for skew group clk/constraint in half corner wc:setup.late. Achieved skew of 0.613ns.
[11/09 21:22:34    844s] Type 'man IMPCCOPT-1023' for more detail.
[11/09 21:22:34    844s] Logging CTS constraint violations done.
[11/09 21:22:34    844s] Tidy Up And Update Timing done. (took cpu=0:00:02.4 real=0:00:01.6)
[11/09 21:22:34    844s] Runtime done. (took cpu=0:00:34.2 real=0:00:26.1)
[11/09 21:22:34    844s] Runtime Report Coverage % = 99.8
[11/09 21:22:34    844s] Runtime Summary
[11/09 21:22:34    844s] ===============
[11/09 21:22:34    844s] Clock Runtime:  (62%) Core CTS          16.24 (Init 1.19, Construction 3.38, Implementation 9.47, eGRPC 0.65, PostConditioning 0.79, Other 0.76)
[11/09 21:22:34    844s] Clock Runtime:  (24%) CTS services       6.42 (RefinePlace 1.36, EarlyGlobalClock 1.07, NanoRoute 3.41, ExtractRC 0.58, TimingAnalysis 0.00)
[11/09 21:22:34    844s] Clock Runtime:  (12%) Other CTS          3.38 (Init 0.74, CongRepair/EGR-DP 1.08, TimingUpdate 1.55, Other 0.00)
[11/09 21:22:34    844s] Clock Runtime: (100%) Total             26.04
[11/09 21:22:34    844s] 
[11/09 21:22:34    844s] 
[11/09 21:22:34    844s] Runtime Summary:
[11/09 21:22:34    844s] ================
[11/09 21:22:34    844s] 
[11/09 21:22:34    844s] ------------------------------------------------------------------------------------------------------------------
[11/09 21:22:34    844s] wall   % time  children  called  name
[11/09 21:22:34    844s] ------------------------------------------------------------------------------------------------------------------
[11/09 21:22:34    844s] 26.09  100.00   26.09      0       
[11/09 21:22:34    844s] 26.09  100.00   26.04      1     Runtime
[11/09 21:22:34    844s]  0.16    0.60    0.16      1     CCOpt::Phase::Initialization
[11/09 21:22:34    844s]  0.16    0.60    0.15      1       Check Prerequisites
[11/09 21:22:34    844s]  0.15    0.59    0.00      1         Leaving CCOpt scope - CheckPlace
[11/09 21:22:34    844s]  1.70    6.51    1.69      1     CCOpt::Phase::PreparingToBalance
[11/09 21:22:34    844s]  0.00    0.00    0.00      1       Leaving CCOpt scope - Initializing power interface
[11/09 21:22:34    844s]  0.59    2.26    0.00      1       Leaving CCOpt scope - optDesignGlobalRouteStep
[11/09 21:22:34    844s]  0.15    0.57    0.10      1       Legalization setup
[11/09 21:22:34    844s]  0.08    0.30    0.00      2         Leaving CCOpt scope - Initializing placement interface
[11/09 21:22:34    844s]  0.03    0.10    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[11/09 21:22:34    844s]  0.95    3.64    0.00      1       Validating CTS configuration
[11/09 21:22:34    844s]  0.00    0.00    0.00      1         Checking module port directions
[11/09 21:22:34    844s]  0.00    0.01    0.00      1         Clock tree timing engine global stage delay update for wc:setup.late
[11/09 21:22:34    844s]  0.00    0.00    0.00      1         Checking for illegal sizes of clock logic instances
[11/09 21:22:34    844s]  0.07    0.28    0.06      1     Preparing To Balance
[11/09 21:22:34    844s]  0.03    0.11    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[11/09 21:22:34    844s]  0.03    0.11    0.00      1       Leaving CCOpt scope - Initializing placement interface
[11/09 21:22:34    844s]  5.29   20.27    5.29      1     CCOpt::Phase::Construction
[11/09 21:22:34    844s]  3.89   14.90    3.88      1       Stage::Clustering
[11/09 21:22:34    844s]  2.34    8.97    2.29      1         Clustering
[11/09 21:22:34    844s]  0.03    0.10    0.02      1           Initialize for clustering
[11/09 21:22:34    844s]  0.02    0.07    0.00      1             Computing optimal clock node locations
[11/09 21:22:34    844s]  1.56    5.97    0.00      1           Bottom-up phase
[11/09 21:22:34    844s]  0.71    2.71    0.63      1           Legalizing clock trees
[11/09 21:22:34    844s]  0.52    1.99    0.00      1             Leaving CCOpt scope - ClockRefiner
[11/09 21:22:34    844s]  0.03    0.10    0.00      1             Leaving CCOpt scope - Cleaning up placement interface
[11/09 21:22:34    844s]  0.03    0.10    0.00      1             Leaving CCOpt scope - Initializing placement interface
[11/09 21:22:34    844s]  0.06    0.22    0.00      1             Clock tree timing engine global stage delay update for wc:setup.late
[11/09 21:22:34    844s]  1.54    5.89    1.45      1         CongRepair After Initial Clustering
[11/09 21:22:34    844s]  1.20    4.59    1.05      1           Leaving CCOpt scope - Early Global Route
[11/09 21:22:34    844s]  0.49    1.89    0.00      1             Early Global Route - eGR only step
[11/09 21:22:34    844s]  0.56    2.16    0.00      1             Congestion Repair
[11/09 21:22:34    844s]  0.20    0.75    0.00      1           Leaving CCOpt scope - extractRC
[11/09 21:22:34    844s]  0.06    0.22    0.00      1           Clock tree timing engine global stage delay update for wc:setup.late
[11/09 21:22:34    844s]  0.94    3.60    0.94      1       Stage::DRV Fixing
[11/09 21:22:34    844s]  0.79    3.02    0.00      1         Fixing clock tree slew time and max cap violations
[11/09 21:22:34    844s]  0.15    0.57    0.00      1         Fixing clock tree slew time and max cap violations - detailed pass
[11/09 21:22:34    844s]  0.46    1.78    0.46      1       Stage::Insertion Delay Reduction
[11/09 21:22:34    844s]  0.02    0.08    0.00      1         Removing unnecessary root buffering
[11/09 21:22:34    844s]  0.02    0.07    0.00      1         Removing unconstrained drivers
[11/09 21:22:34    844s]  0.02    0.09    0.00      1         Reducing insertion delay 1
[11/09 21:22:34    844s]  0.13    0.52    0.00      1         Removing longest path buffering
[11/09 21:22:34    844s]  0.26    1.00    0.00      1         Reducing insertion delay 2
[11/09 21:22:34    844s]  9.57   36.68    9.57      1     CCOpt::Phase::Implementation
[11/09 21:22:34    844s]  1.92    7.35    1.91      1       Stage::Reducing Power
[11/09 21:22:34    844s]  0.11    0.43    0.00      1         Improving clock tree routing
[11/09 21:22:34    844s]  0.10    0.38    0.01      1         Reducing clock tree power 1
[11/09 21:22:34    844s]  0.01    0.05    0.00      1           Legalizing clock trees
[11/09 21:22:34    844s]  1.70    6.52    0.00      1         Reducing clock tree power 2
[11/09 21:22:34    844s]  0.99    3.80    0.96      1       Stage::Balancing
[11/09 21:22:34    844s]  0.76    2.92    0.74      1         Approximately balancing fragments step
[11/09 21:22:34    844s]  0.10    0.40    0.00      1           Resolve constraints - Approximately balancing fragments
[11/09 21:22:34    844s]  0.04    0.13    0.00      1           Estimate delay to be added in balancing - Approximately balancing fragments
[11/09 21:22:34    844s]  0.03    0.10    0.00      1           Moving gates to improve sub-tree skew
[11/09 21:22:34    844s]  0.17    0.65    0.00      1           Approximately balancing fragments bottom up
[11/09 21:22:34    844s]  0.40    1.54    0.00      1           Approximately balancing fragments, wire and cell delays
[11/09 21:22:34    844s]  0.04    0.14    0.00      1         Improving fragments clock skew
[11/09 21:22:34    844s]  0.11    0.43    0.09      1         Approximately balancing step
[11/09 21:22:34    844s]  0.06    0.23    0.00      1           Resolve constraints - Approximately balancing
[11/09 21:22:34    844s]  0.03    0.13    0.00      1           Approximately balancing, wire and cell delays
[11/09 21:22:34    844s]  0.02    0.08    0.00      1         Fixing clock tree overload
[11/09 21:22:34    844s]  0.03    0.10    0.00      1         Approximately balancing paths
[11/09 21:22:34    844s]  6.51   24.95    6.47      1       Stage::Polishing
[11/09 21:22:34    844s]  0.06    0.22    0.00      1         Clock tree timing engine global stage delay update for wc:setup.late
[11/09 21:22:34    844s]  0.06    0.22    0.00      1         Merging balancing drivers for power
[11/09 21:22:34    844s]  0.10    0.38    0.00      1         Improving clock skew
[11/09 21:22:34    844s]  3.31   12.68    3.24      1         Moving gates to reduce wire capacitance
[11/09 21:22:34    844s]  0.04    0.16    0.00      2           Artificially removing short and long paths
[11/09 21:22:34    844s]  0.34    1.29    0.03      1           Moving gates to reduce wire capacitance - iteration 1: WireCapReduction
[11/09 21:22:34    844s]  0.03    0.11    0.00      1             Legalizing clock trees
[11/09 21:22:34    844s]  1.34    5.12    0.01      1           Moving gates to reduce wire capacitance - iteration 1: MoveGates
[11/09 21:22:34    844s]  0.01    0.05    0.00      1             Legalizing clock trees
[11/09 21:22:34    844s]  0.38    1.45    0.03      1           Moving gates to reduce wire capacitance - iteration 2: WireCapReduction
[11/09 21:22:34    844s]  0.03    0.11    0.00      1             Legalizing clock trees
[11/09 21:22:34    844s]  1.15    4.40    0.01      1           Moving gates to reduce wire capacitance - iteration 2: MoveGates
[11/09 21:22:34    844s]  0.01    0.05    0.00      1             Legalizing clock trees
[11/09 21:22:34    844s]  0.00    0.01    0.00      1           Reverting Artificially removing short and long paths
[11/09 21:22:34    844s]  0.13    0.49    0.03      1         Reducing clock tree power 3
[11/09 21:22:34    844s]  0.01    0.04    0.00      1           Artificially removing short and long paths
[11/09 21:22:34    844s]  0.01    0.05    0.00      1           Legalizing clock trees
[11/09 21:22:34    844s]  0.00    0.01    0.00      1           Reverting Artificially removing short and long paths
[11/09 21:22:34    844s]  0.03    0.11    0.00      1         Improving insertion delay
[11/09 21:22:34    844s]  2.79   10.70    2.67      1         Wire Opt OverFix
[11/09 21:22:34    844s]  2.51    9.63    2.48      1           Wire Reduction extra effort
[11/09 21:22:34    844s]  0.01    0.04    0.00      1             Artificially removing short and long paths
[11/09 21:22:34    844s]  0.05    0.20    0.00      1             Global shorten wires A0
[11/09 21:22:34    844s]  2.00    7.68    0.00      2             Move For Wirelength - core
[11/09 21:22:34    844s]  0.05    0.18    0.00      1             Global shorten wires A1
[11/09 21:22:34    844s]  0.20    0.78    0.00      1             Global shorten wires B
[11/09 21:22:34    844s]  0.16    0.61    0.00      1             Move For Wirelength - branch
[11/09 21:22:34    844s]  0.00    0.01    0.00      1             Reverting Artificially removing short and long paths
[11/09 21:22:34    844s]  0.15    0.59    0.15      1           Optimizing orientation
[11/09 21:22:34    844s]  0.15    0.59    0.00      1             FlipOpt
[11/09 21:22:34    844s]  0.15    0.57    0.13      1       Stage::Updating netlist
[11/09 21:22:34    844s]  0.03    0.13    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[11/09 21:22:34    844s]  0.09    0.36    0.00      1         Leaving CCOpt scope - ClockRefiner
[11/09 21:22:34    844s]  1.70    6.53    1.58      1     CCOpt::Phase::eGRPC
[11/09 21:22:34    844s]  0.49    1.88    0.44      1       Leaving CCOpt scope - Routing Tools
[11/09 21:22:34    844s]  0.44    1.67    0.00      1         Early Global Route - eGR only step
[11/09 21:22:34    844s]  0.19    0.72    0.00      1       Leaving CCOpt scope - extractRC
[11/09 21:22:34    844s]  0.02    0.09    0.00      1       Leaving CCOpt scope - Initializing placement interface
[11/09 21:22:34    844s]  0.05    0.21    0.05      1       Reset bufferability constraints
[11/09 21:22:34    844s]  0.05    0.21    0.00      1         Clock tree timing engine global stage delay update for wc:setup.late
[11/09 21:22:34    844s]  0.08    0.29    0.01      1       eGRPC Moving buffers
[11/09 21:22:34    844s]  0.01    0.04    0.00      1         Violation analysis
[11/09 21:22:34    844s]  0.16    0.61    0.01      1       eGRPC Initial Pass of Downsizing Clock Tree cells
[11/09 21:22:34    844s]  0.01    0.03    0.00      1         Artificially removing long paths
[11/09 21:22:34    844s]  0.00    0.01    0.00      1         Reverting Artificially removing long paths
[11/09 21:22:34    844s]  0.04    0.13    0.00      1       eGRPC Fixing DRVs
[11/09 21:22:34    844s]  0.02    0.06    0.00      1       Reconnecting optimized routes
[11/09 21:22:34    844s]  0.02    0.08    0.00      1       Violation analysis
[11/09 21:22:34    844s]  0.06    0.24    0.00      1       Moving clock insts towards fanout
[11/09 21:22:34    844s]  0.03    0.11    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[11/09 21:22:34    844s]  0.43    1.64    0.00      1       Leaving CCOpt scope - ClockRefiner
[11/09 21:22:34    844s]  4.78   18.33    4.72      1     CCOpt::Phase::Routing
[11/09 21:22:34    844s]  4.45   17.07    4.35      1       Leaving CCOpt scope - Routing Tools
[11/09 21:22:34    844s]  0.42    1.63    0.00      1         Early Global Route - eGR->Nr High Frequency step
[11/09 21:22:34    844s]  3.41   13.05    0.00      1         NanoRoute
[11/09 21:22:34    844s]  0.52    1.99    0.00      1         Route Remaining Unrouted Nets
[11/09 21:22:34    844s]  0.19    0.74    0.00      1       Leaving CCOpt scope - extractRC
[11/09 21:22:34    844s]  0.07    0.27    0.00      1       Clock tree timing engine global stage delay update for wc:setup.late
[11/09 21:22:34    844s]  1.12    4.28    1.03      1     CCOpt::Phase::PostConditioning
[11/09 21:22:34    844s]  0.03    0.12    0.00      1       Leaving CCOpt scope - Initializing placement interface
[11/09 21:22:34    844s]  0.00    0.00    0.00      1       Reset bufferability constraints
[11/09 21:22:34    844s]  0.08    0.29    0.00      1       PostConditioning Upsizing To Fix DRVs
[11/09 21:22:34    844s]  0.21    0.80    0.00      1       Recomputing CTS skew targets
[11/09 21:22:34    844s]  0.04    0.15    0.00      1       PostConditioning Fixing DRVs
[11/09 21:22:34    844s]  0.18    0.70    0.00      1       Buffering to fix DRVs
[11/09 21:22:34    844s]  0.04    0.15    0.00      1       PostConditioning Fixing Skew by cell sizing
[11/09 21:22:34    844s]  0.03    0.11    0.00      1       Reconnecting optimized routes
[11/09 21:22:34    844s]  0.03    0.11    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[11/09 21:22:34    844s]  0.32    1.23    0.00      1       Leaving CCOpt scope - ClockRefiner
[11/09 21:22:34    844s]  0.00    0.00    0.00      1       Update timing and DAG stats after post-conditioning
[11/09 21:22:34    844s]  0.07    0.27    0.00      1       Clock tree timing engine global stage delay update for wc:setup.late
[11/09 21:22:34    844s]  0.05    0.20    0.00      1     Post-balance tidy up or trial balance steps
[11/09 21:22:34    844s]  1.60    6.14    1.55      1     Tidy Up And Update Timing
[11/09 21:22:34    844s]  1.55    5.96    0.00      1       External - Set all clocks to propagated mode
[11/09 21:22:34    844s] ------------------------------------------------------------------------------------------------------------------
[11/09 21:22:34    844s] 
[11/09 21:22:34    844s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[11/09 21:22:34    844s] *** CTS #1 [finish] (ccopt_design #1) : cpu/real = 0:00:34.0/0:00:25.9 (1.3), totSession cpu/real = 0:14:04.4/2:03:26.5 (0.1), mem = 4022.6M
[11/09 21:22:34    844s] 
[11/09 21:22:34    844s] =============================================================================================
[11/09 21:22:34    844s]  Step TAT Report : CTS #1 / ccopt_design #1                                     21.15-s110_1
[11/09 21:22:34    844s] =============================================================================================
[11/09 21:22:34    844s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/09 21:22:34    844s] ---------------------------------------------------------------------------------------------
[11/09 21:22:34    844s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 21:22:34    844s] [ IncrReplace            ]      1   0:00:00.6  (   2.1 % )     0:00:00.6 /  0:00:00.7    1.3
[11/09 21:22:34    844s] [ EarlyGlobalRoute       ]      5   0:00:02.3  (   8.8 % )     0:00:02.3 /  0:00:02.7    1.2
[11/09 21:22:34    844s] [ DetailRoute            ]      1   0:00:02.2  (   8.4 % )     0:00:02.2 /  0:00:04.3    2.0
[11/09 21:22:34    844s] [ ExtractRC              ]      3   0:00:00.6  (   2.2 % )     0:00:00.6 /  0:00:00.6    1.0
[11/09 21:22:34    844s] [ FullDelayCalc          ]      1   0:00:00.8  (   3.2 % )     0:00:00.8 /  0:00:01.5    1.8
[11/09 21:22:34    844s] [ MISC                   ]          0:00:19.5  (  75.3 % )     0:00:19.5 /  0:00:24.3    1.2
[11/09 21:22:34    844s] ---------------------------------------------------------------------------------------------
[11/09 21:22:34    844s]  CTS #1 TOTAL                       0:00:25.9  ( 100.0 % )     0:00:25.9 /  0:00:34.0    1.3
[11/09 21:22:34    844s] ---------------------------------------------------------------------------------------------
[11/09 21:22:34    844s] 
[11/09 21:22:34    844s] Synthesizing clock trees with CCOpt done.
[11/09 21:22:34    844s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[11/09 21:22:34    844s] Type 'man IMPSP-9025' for more detail.
[11/09 21:22:34    844s] Set place::cacheFPlanSiteMark to 0
[11/09 21:22:34    844s] All LLGs are deleted
[11/09 21:22:34    844s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:22:34    844s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:22:34    844s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:4022.6M, EPOCH TIME: 1731212554.565094
[11/09 21:22:34    844s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:4022.6M, EPOCH TIME: 1731212554.565161
[11/09 21:22:34    844s] Info: pop threads available for lower-level modules during optimization.
[11/09 21:22:34    844s] 
[11/09 21:22:34    844s] *** Summary of all messages that are not suppressed in this session:
[11/09 21:22:34    844s] Severity  ID               Count  Summary                                  
[11/09 21:22:34    844s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[11/09 21:22:34    844s] WARNING   IMPCCOPT-1033        1  Did not meet the max_capacitance constra...
[11/09 21:22:34    844s] WARNING   IMPCCOPT-1304        2  Net %s unexpectedly has no routing prese...
[11/09 21:22:34    844s] WARNING   IMPCCOPT-2406       13  Clock halo disabled on instance '%s'. Cl...
[11/09 21:22:34    844s] WARNING   IMPCCOPT-2171        6  Unable to get/extract RC parasitics for ...
[11/09 21:22:34    844s] WARNING   IMPCCOPT-2169        6  Cannot extract parasitics for %s net '%s...
[11/09 21:22:34    844s] WARNING   IMPCCOPT-1182        1  The clock_gating_cells property has no u...
[11/09 21:22:34    844s] WARNING   IMPCCOPT-4313        1  %s cannot determine the drive strength o...
[11/09 21:22:34    844s] WARNING   IMPCCOPT-2276        1  CCOpt/PRO found clock net '%s' is not ro...
[11/09 21:22:34    844s] WARNING   IMPCCOPT-1007        8  Did not meet the max transition constrai...
[11/09 21:22:34    844s] WARNING   IMPCCOPT-1023        1  Did not meet the skew target of %s       
[11/09 21:22:34    844s] WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
[11/09 21:22:34    844s] *** Message Summary: 43 warning(s), 0 error(s)
[11/09 21:22:34    844s] 
[11/09 21:22:34    844s] *** ccopt_design #1 [finish] : cpu/real = 0:00:34.3/0:00:26.1 (1.3), totSession cpu/real = 0:14:04.4/2:03:26.5 (0.1), mem = 4022.6M
[11/09 21:22:34    844s] 
[11/09 21:22:34    844s] =============================================================================================
[11/09 21:22:34    844s]  Final TAT Report : ccopt_design #1                                             21.15-s110_1
[11/09 21:22:34    844s] =============================================================================================
[11/09 21:22:34    844s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/09 21:22:34    844s] ---------------------------------------------------------------------------------------------
[11/09 21:22:34    844s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 21:22:34    844s] [ IncrReplace            ]      1   0:00:00.6  (   2.1 % )     0:00:00.6 /  0:00:00.7    1.3
[11/09 21:22:34    844s] [ CTS                    ]      1   0:00:21.7  (  83.0 % )     0:00:25.9 /  0:00:34.0    1.3
[11/09 21:22:34    844s] [ EarlyGlobalRoute       ]      5   0:00:02.3  (   8.7 % )     0:00:02.3 /  0:00:02.7    1.2
[11/09 21:22:34    844s] [ ExtractRC              ]      3   0:00:00.6  (   2.2 % )     0:00:00.6 /  0:00:00.6    1.0
[11/09 21:22:34    844s] [ FullDelayCalc          ]      1   0:00:00.8  (   3.2 % )     0:00:00.8 /  0:00:01.5    1.8
[11/09 21:22:34    844s] [ MISC                   ]          0:00:00.2  (   0.9 % )     0:00:00.2 /  0:00:00.3    1.2
[11/09 21:22:34    844s] ---------------------------------------------------------------------------------------------
[11/09 21:22:34    844s]  ccopt_design #1 TOTAL              0:00:26.1  ( 100.0 % )     0:00:26.1 /  0:00:34.3    1.3
[11/09 21:22:34    844s] ---------------------------------------------------------------------------------------------
[11/09 21:22:34    844s] 
[11/09 21:22:34    844s] <CMD> saveDesign DBS/soc_top-cts.enc
[11/09 21:22:34    844s] #% Begin save design ... (date=11/09 21:22:34, mem=1943.1M)
[11/09 21:22:34    844s] % Begin Save ccopt configuration ... (date=11/09 21:22:34, mem=1943.1M)
[11/09 21:22:34    844s] % End Save ccopt configuration ... (date=11/09 21:22:34, total cpu=0:00:00.1, real=0:00:00.0, peak res=1943.8M, current mem=1943.8M)
[11/09 21:22:34    844s] % Begin Save netlist data ... (date=11/09 21:22:34, mem=1943.8M)
[11/09 21:22:34    844s] Writing Binary DB to DBS/soc_top-cts.enc.dat/vbin/soc_top.v.bin in multi-threaded mode...
[11/09 21:22:34    844s] % End Save netlist data ... (date=11/09 21:22:34, total cpu=0:00:00.1, real=0:00:00.0, peak res=1944.4M, current mem=1944.4M)
[11/09 21:22:34    844s] Saving symbol-table file ...
[11/09 21:22:35    844s] Saving congestion map file DBS/soc_top-cts.enc.dat/soc_top.route.congmap.gz ...
[11/09 21:22:35    844s] % Begin Save AAE data ... (date=11/09 21:22:35, mem=1944.6M)
[11/09 21:22:35    844s] Saving AAE Data ...
[11/09 21:22:35    844s] % End Save AAE data ... (date=11/09 21:22:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=1944.6M, current mem=1944.6M)
[11/09 21:22:35    844s] Saving preference file DBS/soc_top-cts.enc.dat/gui.pref.tcl ...
[11/09 21:22:35    844s] Saving mode setting ...
[11/09 21:22:35    844s] Saving global file ...
[11/09 21:22:36    844s] % Begin Save floorplan data ... (date=11/09 21:22:35, mem=1944.9M)
[11/09 21:22:36    844s] Saving floorplan file ...
[11/09 21:22:36    844s] % End Save floorplan data ... (date=11/09 21:22:36, total cpu=0:00:00.1, real=0:00:00.0, peak res=1944.9M, current mem=1944.9M)
[11/09 21:22:36    844s] Saving PG file DBS/soc_top-cts.enc.dat/soc_top.pg.gz, version#2, (Created by Innovus v21.15-s110_1 on Sat Nov  9 21:22:36 2024)
[11/09 21:22:36    844s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2795.1M) ***
[11/09 21:22:36    844s] Saving Drc markers ...
[11/09 21:22:36    844s] ... No Drc file written since there is no markers found.
[11/09 21:22:36    845s] % Begin Save placement data ... (date=11/09 21:22:36, mem=1945.1M)
[11/09 21:22:36    845s] ** Saving stdCellPlacement_binary (version# 2) ...
[11/09 21:22:36    845s] Save Adaptive View Pruning View Names to Binary file
[11/09 21:22:36    845s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2798.1M) ***
[11/09 21:22:36    845s] % End Save placement data ... (date=11/09 21:22:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=1945.1M, current mem=1945.1M)
[11/09 21:22:36    845s] % Begin Save routing data ... (date=11/09 21:22:36, mem=1945.1M)
[11/09 21:22:36    845s] Saving route file ...
[11/09 21:22:36    845s] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=2795.1M) ***
[11/09 21:22:37    845s] % End Save routing data ... (date=11/09 21:22:36, total cpu=0:00:00.1, real=0:00:01.0, peak res=1945.3M, current mem=1945.3M)
[11/09 21:22:37    845s] Saving property file DBS/soc_top-cts.enc.dat/soc_top.prop
[11/09 21:22:37    845s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2798.1M) ***
[11/09 21:22:37    845s] #Saving pin access data to file DBS/soc_top-cts.enc.dat/soc_top.apa ...
[11/09 21:22:37    845s] #
[11/09 21:22:37    845s] % Begin Save power constraints data ... (date=11/09 21:22:37, mem=1945.5M)
[11/09 21:22:37    845s] % End Save power constraints data ... (date=11/09 21:22:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=1945.5M, current mem=1945.5M)
[11/09 21:22:38    845s] Generated self-contained design soc_top-cts.enc.dat
[11/09 21:22:38    845s] #% End save design ... (date=11/09 21:22:38, total cpu=0:00:01.0, real=0:00:04.0, peak res=1945.7M, current mem=1945.7M)
[11/09 21:22:38    845s] *** Message Summary: 0 warning(s), 0 error(s)
[11/09 21:22:38    845s] 
[11/09 21:24:28    855s] <CMD> setLayerPreference node_cell -isVisible 0
[11/09 21:24:39    857s] <CMD> setLayerPreference node_cell -isVisible 1
[11/09 21:24:40    857s] <CMD> setLayerPreference node_cell -isVisible 0
[11/09 21:24:47    858s] <CMD> setLayerPreference node_net -isVisible 0
[11/09 21:24:51    858s] <CMD> setLayerPreference node_floorplan -isVisible 1
[11/09 21:25:40    863s] <CMD> setLayerPreference node_cell -isVisible 1
[11/09 21:25:41    863s] <CMD> setLayerPreference node_cell -isVisible 0
[11/09 21:25:43    863s] <CMD> setLayerPreference node_net -isVisible 1
[11/09 21:25:44    863s] <CMD> setLayerPreference node_net -isVisible 0
[11/09 21:25:46    863s] <CMD> selectInst soc/soc_memory_sram_1
[11/09 21:25:48    864s] <CMD> deselectAll
[11/09 21:25:48    864s] <CMD> selectInst soc/soc_memory_sram_2
[11/09 21:25:50    864s] <CMD> deselectAll
[11/09 21:25:50    864s] <CMD> selectInst soc/soc_cpu_cpuregs_reg_1
[11/09 21:25:52    864s] <CMD> deselectAll
[11/09 21:25:52    864s] <CMD> selectInst soc/soc_cpu_cpuregs_reg_2
[11/09 21:26:30    868s] <CMD> deselectAll
[11/09 21:26:38    869s] <CMD> setLayerPreference clock -isVisible 1
[11/09 21:26:44    869s] <CMD> setLayerPreference clock -isVisible 0
[11/09 21:26:44    869s] <CMD> setLayerPreference clock -isVisible 1
[11/09 21:26:51    870s] <CMD> setLayerPreference net -isVisible 1
[11/09 21:26:52    870s] <CMD> setLayerPreference net -isVisible 0
[11/09 21:26:53    870s] <CMD> setLayerPreference power -isVisible 1
[11/09 21:26:54    870s] <CMD> setLayerPreference power -isVisible 0
[11/09 21:26:55    871s] <CMD> setLayerPreference pgPower -isVisible 1
[11/09 21:26:56    871s] <CMD> setLayerPreference pgPower -isVisible 0
[11/09 21:26:57    871s] <CMD> setLayerPreference pgGround -isVisible 1
[11/09 21:26:58    871s] <CMD> setLayerPreference pgGround -isVisible 0
[11/09 21:26:59    871s] <CMD> setLayerPreference clock -isVisible 0
[11/09 21:27:02    871s] <CMD> setLayerPreference node_net -isVisible 1
[11/09 21:27:06    872s] <CMD> setLayerPreference node_cell -isVisible 1
[11/09 21:28:02    877s] <CMD> setLayerPreference METAL1 -isVisible 0
[11/09 21:28:03    877s] <CMD> setLayerPreference METAL1 -isVisible 1
[11/09 21:28:04    877s] <CMD> setLayerPreference node_layer -isVisible 0
[11/09 21:28:05    878s] <CMD> setLayerPreference POLY2 -isVisible 1
[11/09 21:28:07    878s] <CMD> setLayerPreference POLY2 -isVisible 0
[11/09 21:28:08    878s] <CMD> setLayerPreference CONT -isVisible 1
[11/09 21:28:08    878s] <CMD> setLayerPreference CONT -isVisible 0
[11/09 21:28:09    878s] <CMD> setLayerPreference METAL1 -isVisible 1
[11/09 21:28:12    878s] <CMD> setLayerPreference METAL1 -isVisible 0
[11/09 21:28:13    879s] <CMD> setLayerPreference VIA12 -isVisible 1
[11/09 21:28:14    879s] <CMD> setLayerPreference VIA12 -isVisible 0
[11/09 21:28:16    879s] <CMD> setLayerPreference METAL2 -isVisible 1
[11/09 21:28:17    879s] <CMD> setLayerPreference METAL2 -isVisible 0
[11/09 21:28:18    879s] <CMD> setLayerPreference VIA23 -isVisible 1
[11/09 21:28:19    879s] <CMD> setLayerPreference VIA23 -isVisible 0
[11/09 21:28:20    880s] <CMD> setLayerPreference VIA23 -isVisible 1
[11/09 21:28:21    880s] <CMD> setLayerPreference VIA23 -isVisible 0
[11/09 21:28:22    880s] <CMD> setLayerPreference METAL3 -isVisible 1
[11/09 21:28:23    880s] <CMD> setLayerPreference METAL3 -isVisible 0
[11/09 21:28:24    880s] <CMD> setLayerPreference VIA34 -isVisible 1
[11/09 21:28:24    880s] <CMD> setLayerPreference VIA34 -isVisible 0
[11/09 21:28:25    880s] <CMD> setLayerPreference METAL4 -isVisible 1
[11/09 21:28:27    881s] <CMD> setLayerPreference METAL4 -isVisible 0
[11/09 21:28:29    881s] <CMD> setLayerPreference VIA45 -isVisible 1
[11/09 21:28:30    881s] <CMD> setLayerPreference VIA45 -isVisible 0
[11/09 21:28:31    881s] <CMD> setLayerPreference METAL5 -isVisible 1
[11/09 21:28:32    881s] <CMD> setLayerPreference METAL5 -isVisible 0
[11/09 21:28:33    881s] <CMD> setLayerPreference VIA56 -isVisible 1
[11/09 21:28:34    882s] <CMD> setLayerPreference VIA56 -isVisible 0
[11/09 21:28:35    882s] <CMD> setLayerPreference METAL6 -isVisible 1
[11/09 21:28:36    882s] <CMD> setLayerPreference METAL6 -isVisible 0
[11/09 21:28:41    882s] <CMD> setLayerPreference node_net -isVisible 0
[11/09 21:28:42    883s] <CMD> setLayerPreference clock -isVisible 1
[11/09 21:28:45    883s] <CMD> setLayerPreference node_layer -isVisible 1
[11/09 21:28:48    883s] <CMD> setLayerPreference node_layer -isVisible 0
[11/09 21:28:49    883s] <CMD> setLayerPreference POLY2 -isVisible 1
[11/09 21:28:50    883s] <CMD> setLayerPreference POLY2 -isVisible 0
[11/09 21:28:50    883s] <CMD> setLayerPreference CONT -isVisible 1
[11/09 21:28:51    883s] <CMD> setLayerPreference CONT -isVisible 0
[11/09 21:28:51    884s] <CMD> setLayerPreference METAL1 -isVisible 1
[11/09 21:28:52    884s] <CMD> setLayerPreference METAL1 -isVisible 0
[11/09 21:28:52    884s] <CMD> setLayerPreference VIA12 -isVisible 1
[11/09 21:28:53    884s] <CMD> setLayerPreference VIA12 -isVisible 0
[11/09 21:28:53    884s] <CMD> setLayerPreference METAL2 -isVisible 1
[11/09 21:28:54    884s] <CMD> setLayerPreference METAL2 -isVisible 0
[11/09 21:28:54    884s] <CMD> setLayerPreference VIA23 -isVisible 1
[11/09 21:28:55    884s] <CMD> setLayerPreference VIA23 -isVisible 0
[11/09 21:28:56    884s] <CMD> setLayerPreference METAL3 -isVisible 1
[11/09 21:28:58    884s] <CMD> setLayerPreference METAL3 -isVisible 0
[11/09 21:29:00    885s] <CMD> setLayerPreference POLY2 -isVisible 1
[11/09 21:29:02    885s] <CMD> setLayerPreference POLY2 -isVisible 0
[11/09 21:29:04    885s] <CMD> setLayerPreference node_layer -isVisible 1
[11/09 21:29:06    885s] <CMD> setLayerPreference node_layer -isVisible 0
[11/09 21:29:07    885s] <CMD> setLayerPreference METAL3 -isVisible 1
[11/09 21:29:09    886s] <CMD> setLayerPreference METAL3 -isVisible 0
[11/09 21:29:17    886s] <CMD> setLayerPreference node_net -isVisible 1
[11/09 21:29:23    887s] <CMD> setLayerPreference node_net -isVisible 0
[11/09 21:29:25    887s] <CMD> setLayerPreference clock -isVisible 1
[11/09 21:29:26    887s] <CMD> setLayerPreference VIA23 -isVisible 1
[11/09 21:29:27    887s] <CMD> setLayerPreference METAL3 -isVisible 1
[11/09 21:29:28    888s] <CMD> setLayerPreference METAL3 -isVisible 0
[11/09 21:29:31    888s] <CMD> setLayerPreference node_layer -isVisible 1
[11/09 21:29:34    888s] <CMD> setLayerPreference node_layer -isVisible 0
[11/09 21:29:35    888s] <CMD> setLayerPreference node_layer -isVisible 1
[11/09 21:29:36    888s] <CMD> setLayerPreference node_layer -isVisible 0
[11/09 21:29:42    889s] <CMD> setLayerPreference METAL4 -isVisible 1
[11/09 21:29:45    890s] <CMD> setLayerPreference METAL3 -isVisible 1
[11/09 21:29:49    890s] <CMD> setLayerPreference METAL2 -isVisible 1
[11/09 21:29:49    890s] <CMD> setLayerPreference METAL2 -isVisible 0
[11/09 21:29:53    891s] <CMD> setLayerPreference METAL6 -isVisible 1
[11/09 21:29:54    891s] <CMD> setLayerPreference METAL6 -isVisible 0
[11/09 21:29:56    891s] <CMD> setLayerPreference METAL2 -isVisible 1
[11/09 21:29:57    891s] <CMD> setLayerPreference METAL2 -isVisible 0
[11/09 21:29:57    891s] <CMD> setLayerPreference METAL2 -isVisible 1
[11/09 21:29:58    891s] <CMD> setLayerPreference METAL2 -isVisible 0
[11/09 21:30:01    891s] <CMD> setLayerPreference node_layer -isVisible 1
[11/09 21:31:40    901s] <CMD> setLayerPreference VIA56 -isVisible 0
[11/09 21:31:42    901s] <CMD> setLayerPreference VIA56 -isVisible 1
[11/09 21:31:42    901s] <CMD> setLayerPreference VIA56 -isVisible 0
[11/09 21:31:43    901s] <CMD> setLayerPreference VIA56 -isVisible 1
[11/09 21:31:46    902s] <CMD> setLayerPreference METAL6 -isVisible 0
[11/09 21:31:46    902s] <CMD> setLayerPreference METAL6 -isVisible 1
[11/09 21:31:47    902s] <CMD> setLayerPreference METAL6 -isVisible 0
[11/09 21:31:48    902s] <CMD> setLayerPreference METAL6 -isVisible 1
[11/09 21:31:50    902s] <CMD> setLayerPreference METAL6 -isVisible 0
[11/09 21:31:50    902s] <CMD> setLayerPreference METAL6 -isVisible 1
[11/09 21:31:52    903s] <CMD> setLayerPreference METAL5 -isVisible 0
[11/09 21:31:53    903s] <CMD> setLayerPreference METAL5 -isVisible 1
[11/09 21:31:54    903s] <CMD> setLayerPreference METAL4 -isVisible 0
[11/09 21:31:55    903s] <CMD> setLayerPreference METAL4 -isVisible 1
[11/09 21:31:59    904s] <CMD> setLayerPreference METAL1 -isVisible 0
[11/09 21:32:00    904s] <CMD> setLayerPreference METAL1 -isVisible 1
[11/09 21:32:15    905s] <CMD> setMultiCpuUsage -localCpu 2 -keepLicense true -acquireLicense 2
[11/09 21:32:15    905s] Setting releaseMultiCpuLicenseMode to false.
[11/09 21:32:15    905s] <CMD> setDesignMode -topRoutingLayer 4
[11/09 21:32:15    905s] <CMD> setNanoRouteMode -routeWithTimingDriven true -routeTdrEffort 5 -routeWithSiDriven true -drouteFixAntenna true -routeInsertAntennaDiode true -routeAntennaCellName ANTENNA -routeInsertDiodeForClockNets true
[11/09 21:32:15    905s] <CMD> routeDesign -globalDetail -wireOpt -viaOpt
[11/09 21:32:15    905s] ### Time Record (routeDesign) is installed.
[11/09 21:32:15    905s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1949.40 (MB), peak = 2029.10 (MB)
[11/09 21:32:15    905s] AAE_INFO: Pre Route call back at the beginning of routeDesign
[11/09 21:32:15    905s] #**INFO: setDesignMode -flowEffort standard
[11/09 21:32:15    905s] #**INFO: setDesignMode -powerEffort none
[11/09 21:32:15    905s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[11/09 21:32:15    905s] #WARNING (NRIG-144) Cannot combine -viaOpt with -globalDetail option. The -viaOpt will be ignored.
[11/09 21:32:15    905s] **INFO: User settings:
[11/09 21:32:15    905s] setNanoRouteMode -drouteFixAntenna              true
[11/09 21:32:15    905s] setNanoRouteMode -extractThirdPartyCompatible   false
[11/09 21:32:15    905s] setNanoRouteMode -routeAntennaCellName          ANTENNA
[11/09 21:32:15    905s] setNanoRouteMode -routeInsertAntennaDiode       true
[11/09 21:32:15    905s] setNanoRouteMode -routeInsertDiodeForClockNets  true
[11/09 21:32:15    905s] setNanoRouteMode -routeTdrEffort                5
[11/09 21:32:15    905s] setNanoRouteMode -routeWithSiDriven             true
[11/09 21:32:15    905s] setNanoRouteMode -routeWithTimingDriven         true
[11/09 21:32:15    905s] setDesignMode -bottomRoutingLayer               2
[11/09 21:32:15    905s] setDesignMode -process                          180
[11/09 21:32:15    905s] setDesignMode -topRoutingLayer                  4
[11/09 21:32:15    905s] setExtractRCMode -coupling_c_th                 3
[11/09 21:32:15    905s] setExtractRCMode -engine                        preRoute
[11/09 21:32:15    905s] setExtractRCMode -relative_c_th                 0.03
[11/09 21:32:15    905s] setExtractRCMode -total_c_th                    5
[11/09 21:32:15    905s] setDelayCalMode -enable_high_fanout             true
[11/09 21:32:15    905s] setDelayCalMode -engine                         aae
[11/09 21:32:15    905s] setDelayCalMode -ignoreNetLoad                  false
[11/09 21:32:15    905s] setDelayCalMode -socv_accuracy_mode             low
[11/09 21:32:15    905s] setSIMode -separate_delta_delay_on_data         true
[11/09 21:32:15    905s] 
[11/09 21:32:15    905s] #wc has no qx tech file defined
[11/09 21:32:15    905s] #No active RC corner or QRC tech file is missing.
[11/09 21:32:15    905s] #**INFO: multi-cut via swapping will not be performed after routing.
[11/09 21:32:15    905s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[11/09 21:32:15    905s] OPERPROF: Starting checkPlace at level 1, MEM:2799.3M, EPOCH TIME: 1731213135.729894
[11/09 21:32:15    905s] Processing tracks to init pin-track alignment.
[11/09 21:32:15    905s] z: 2, totalTracks: 1
[11/09 21:32:15    905s] z: 4, totalTracks: 1
[11/09 21:32:15    905s] z: 6, totalTracks: 1
[11/09 21:32:15    905s] #spOpts: N=180 hrOri=1 hrSnap=1 rpCkHalo=4 
[11/09 21:32:15    905s] All LLGs are deleted
[11/09 21:32:15    905s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:32:15    905s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:32:15    905s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2799.3M, EPOCH TIME: 1731213135.740624
[11/09 21:32:15    905s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2799.3M, EPOCH TIME: 1731213135.740734
[11/09 21:32:15    905s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2799.3M, EPOCH TIME: 1731213135.741191
[11/09 21:32:15    905s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:32:15    905s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:32:15    905s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2831.3M, EPOCH TIME: 1731213135.742593
[11/09 21:32:15    905s] Max number of tech site patterns supported in site array is 256.
[11/09 21:32:15    905s] Core basic site is core7T
[11/09 21:32:15    905s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2831.3M, EPOCH TIME: 1731213135.743155
[11/09 21:32:15    905s] After signature check, allow fast init is false, keep pre-filter is true.
[11/09 21:32:15    905s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[11/09 21:32:15    905s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.002, REAL:0.002, MEM:2831.3M, EPOCH TIME: 1731213135.744657
[11/09 21:32:15    905s] SiteArray: non-trimmed site array dimensions = 232 x 1911
[11/09 21:32:15    905s] SiteArray: use 2,375,680 bytes
[11/09 21:32:15    905s] SiteArray: current memory after site array memory allocation 2831.3M
[11/09 21:32:15    905s] SiteArray: FP blocked sites are writable
[11/09 21:32:15    905s] SiteArray: number of non floorplan blocked sites for llg default is 443352
[11/09 21:32:15    905s] Atter site array init, number of instance map data is 0.
[11/09 21:32:15    905s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.024, REAL:0.014, MEM:2815.3M, EPOCH TIME: 1731213135.757064
[11/09 21:32:15    905s] 
[11/09 21:32:15    905s]  Pre_CCE_Colorizing is not ON! (0:0:27:0)
[11/09 21:32:15    905s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.020, MEM:2815.3M, EPOCH TIME: 1731213135.760745
[11/09 21:32:15    905s] Begin checking placement ... (start mem=2799.3M, init mem=2815.3M)
[11/09 21:32:15    905s] Begin checking exclusive groups violation ...
[11/09 21:32:15    905s] There are 0 groups to check, max #box is 0, total #box is 0
[11/09 21:32:15    905s] Finished checking exclusive groups violations. Found 0 Vio.
[11/09 21:32:15    905s] 
[11/09 21:32:15    905s] Running CheckPlace using 2 threads!...
[11/09 21:32:15    905s] 
[11/09 21:32:15    905s] ...checkPlace MT is done!
[11/09 21:32:15    905s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2815.3M, EPOCH TIME: 1731213135.846218
[11/09 21:32:15    905s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.009, REAL:0.009, MEM:2815.3M, EPOCH TIME: 1731213135.854842
[11/09 21:32:15    905s] *info: Placed = 15325          (Fixed = 356)
[11/09 21:32:15    905s] *info: Unplaced = 0           
[11/09 21:32:15    905s] Placement Density:46.57%(248012/532569)
[11/09 21:32:15    905s] Placement Density (including fixed std cells):46.57%(248012/532569)
[11/09 21:32:15    905s] All LLGs are deleted
[11/09 21:32:15    905s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:15484).
[11/09 21:32:15    905s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:32:15    905s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2815.3M, EPOCH TIME: 1731213135.862132
[11/09 21:32:15    905s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2815.3M, EPOCH TIME: 1731213135.862232
[11/09 21:32:15    905s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:32:15    905s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:32:15    905s] Finished checkPlace (total: cpu=0:00:00.2, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=2815.3M)
[11/09 21:32:15    905s] OPERPROF: Finished checkPlace at level 1, CPU:0.192, REAL:0.133, MEM:2815.3M, EPOCH TIME: 1731213135.862553
[11/09 21:32:15    905s] 
[11/09 21:32:15    905s] changeUseClockNetStatus Option :  -noFixedNetWires 
[11/09 21:32:15    905s] *** Changed status on (353) nets in Clock.
[11/09 21:32:15    905s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2815.3M) ***
[11/09 21:32:15    905s] 
[11/09 21:32:15    905s] globalDetailRoute
[11/09 21:32:15    905s] 
[11/09 21:32:15    905s] #Start globalDetailRoute on Sat Nov  9 21:32:15 2024
[11/09 21:32:15    905s] #
[11/09 21:32:15    905s] ### Time Record (globalDetailRoute) is installed.
[11/09 21:32:15    905s] ### Time Record (Pre Callback) is installed.
[11/09 21:32:15    905s] ### Time Record (Pre Callback) is uninstalled.
[11/09 21:32:15    905s] ### Time Record (DB Import) is installed.
[11/09 21:32:15    905s] ### Time Record (Timing Data Generation) is installed.
[11/09 21:32:15    905s] #Generating timing data, please wait...
[11/09 21:32:15    906s] #15475 total nets, 15460 already routed, 15460 will ignore in trialRoute
[11/09 21:32:15    906s] ### run_trial_route starts on Sat Nov  9 21:32:15 2024 with memory = 1949.44 (MB), peak = 2029.10 (MB)
[11/09 21:32:16    906s] ### run_trial_route cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB --1.00 [2]--
[11/09 21:32:16    906s] ### dump_timing_file starts on Sat Nov  9 21:32:16 2024 with memory = 1959.60 (MB), peak = 2029.10 (MB)
[11/09 21:32:16    906s] ### extractRC starts on Sat Nov  9 21:32:16 2024 with memory = 1959.60 (MB), peak = 2029.10 (MB)
[11/09 21:32:16    906s] {RT wc 0 4 4 0}
[11/09 21:32:16    906s] ### extractRC cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB --1.00 [2]--
[11/09 21:32:16    906s] #Dump tif for version 2.1
[11/09 21:32:16    906s] End AAE Lib Interpolated Model. (MEM=2840.48 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:32:17    908s] Total number of fetched objects 15479
[11/09 21:32:17    908s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[11/09 21:32:17    908s] End delay calculation. (MEM=2903.87 CPU=0:00:01.7 REAL=0:00:01.0)
[11/09 21:32:19    910s] #Generating timing data took: cpu time = 00:00:04, elapsed time = 00:00:03, memory = 1947.25 (MB), peak = 2029.10 (MB)
[11/09 21:32:19    910s] ### dump_timing_file cpu:00:00:04, real:00:00:03, mem:1.9 GB, peak:2.0 GB --1.38 [2]--
[11/09 21:32:19    910s] #Done generating timing data.
[11/09 21:32:19    910s] ### Time Record (Timing Data Generation) is uninstalled.
[11/09 21:32:19    910s] #WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
[11/09 21:32:19    910s] ### Net info: total nets: 15623
[11/09 21:32:19    910s] ### Net info: dirty nets: 67
[11/09 21:32:19    910s] ### Net info: marked as disconnected nets: 0
[11/09 21:32:19    910s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[11/09 21:32:19    910s] #WARNING (NRDB-665) NET clk has a detail routed segment whose one end ( -0.00050 -0.00050 ) is outside of design boundary ( 0.00000 0.00000 1696.72000 1536.56000 ).
[11/09 21:32:19    910s] #WARNING (NRDB-856)   around ( 42.00050 884.29500 ) of NET clk on LAYER METAL6 is off X minimum feature grid (0.00500).
[11/09 21:32:19    910s] #WARNING (NRDB-856)   around ( 42.00050 884.29500 ) of NET clk on LAYER METAL5 is off X minimum feature grid (0.00500).
[11/09 21:32:19    910s] #WARNING (NRDB-856)   around ( 42.00050 884.29500 ) of NET clk on LAYER METAL4 is off X minimum feature grid (0.00500).
[11/09 21:32:19    910s] #num needed restored net=0
[11/09 21:32:19    910s] #need_extraction net=0 (total=15623)
[11/09 21:32:19    910s] ### Net info: fully routed nets: 354
[11/09 21:32:19    910s] ### Net info: trivial (< 2 pins) nets: 148
[11/09 21:32:19    910s] ### Net info: unrouted nets: 15121
[11/09 21:32:19    910s] ### Net info: re-extraction nets: 0
[11/09 21:32:19    910s] ### Net info: ignored nets: 0
[11/09 21:32:19    910s] ### Net info: skip routing nets: 0
[11/09 21:32:19    910s] #Start reading timing information from file .timing_file_4732.tif.gz ...
[11/09 21:32:19    910s] #Read in timing information for 16 ports, 15347 instances from timing file .timing_file_4732.tif.gz.
[11/09 21:32:19    910s] ### import design signature (11): route=1114085927 fixed_route=1647647617 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1008608745 dirty_area=0 del_dirty_area=0 cell=98960127 placement=1757698800 pin_access=1833156612 inst_pattern=1
[11/09 21:32:19    910s] ### Time Record (DB Import) is uninstalled.
[11/09 21:32:19    910s] #NanoRoute Version 21.15-s110_1 NR220912-2004/21_15-UB
[11/09 21:32:19    910s] #RTESIG:78da95d2c16ac3300c06e09df714c2ed2183b6b39438b68f1df49a8dd2f55ab2c64d03a9
[11/09 21:32:19    910s] #       03b173d8dbcf301874b4363deb43fa91349bef375b60842b144b87c80f08d596886ba425
[11/09 21:32:19    910s] #       715ebc121e42e9f38d3dcfe6ef1f3bd20a4e75ef0c645fc3d02fa0f9b6f5a53b42634ef5
[11/09 21:32:19    910s] #       d47b70c6fbceb62fbfbc101a38649df5a635e3022667c67fa4cc35f871fa6b788320e774
[11/09 21:32:19    910s] #       3df5164252578de2c9108bfc212ef8235ce8329db894228da494c0d6d56e53556b0699f3
[11/09 21:32:19    910s] #       6328dea11a819dbbf69c704a1130e76bdbd46313acb1d3e59ecc81d9c19a9822ae64ea84
[11/09 21:32:19    910s] #       c124cf4ce1ffd2a62010f18f225402587c07c194e959d1cc4f3fe42efe93
[11/09 21:32:19    910s] #
[11/09 21:32:19    910s] ### Time Record (Data Preparation) is installed.
[11/09 21:32:19    910s] #RTESIG:78da95d2b16ac3301006e0ce798a43c9e04292eace962d8d2964754b48bb06b7561c8323
[11/09 21:32:19    910s] #       83240f7dfb8a160a298944e6fbb8fb85fef9e27dbb0346b846b17288fc8050ef88b8425a
[11/09 21:32:19    910s] #       11e7c513e1218cde9ed96cbe7879dd9392706c06a721fb18c76109ed9769cefd27b4fad8
[11/09 21:32:19    910s] #       4c8307a7bdef4df7f8cb0ba18043d61baf3b6d9730396dff913257e0edf4b7f00a41cee9
[11/09 21:32:19    910s] #       f2ea3584242f16c5932116f95d5cf07bb850653a71598934aaaa0ad8a6de6feb7ac32073
[11/09 21:32:19    910s] #       de86e10daa10d8a9ef4e0927250173be316d63db60b599ceb7640ecc8c4647952201ece7
[11/09 21:32:19    910s] #       21f1c3c46595faeb60927da050d4b4290844bc7a8432044f644659a66f45333f7c03c102
[11/09 21:32:19    910s] #       0b57
[11/09 21:32:19    910s] #
[11/09 21:32:19    910s] ### Time Record (Data Preparation) is uninstalled.
[11/09 21:32:19    910s] ### Time Record (Global Routing) is installed.
[11/09 21:32:19    910s] ### Time Record (Global Routing) is uninstalled.
[11/09 21:32:19    910s] #Total number of trivial nets (e.g. < 2 pins) = 164 (skipped).
[11/09 21:32:19    910s] #Total number of routable nets = 15459.
[11/09 21:32:19    910s] #Total number of nets in the design = 15623.
[11/09 21:32:19    910s] #15172 routable nets do not have any wires.
[11/09 21:32:19    910s] #287 routable nets have routed wires.
[11/09 21:32:19    910s] #15172 nets will be global routed.
[11/09 21:32:19    910s] #66 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[11/09 21:32:19    910s] #287 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[11/09 21:32:19    910s] #Using multithreading with 2 threads.
[11/09 21:32:19    910s] ### Time Record (Data Preparation) is installed.
[11/09 21:32:19    910s] #Start routing data preparation on Sat Nov  9 21:32:19 2024
[11/09 21:32:19    910s] #
[11/09 21:32:19    910s] #Minimum voltage of a net in the design = 0.000.
[11/09 21:32:19    910s] #Maximum voltage of a net in the design = 1.980.
[11/09 21:32:19    910s] #Voltage range [0.000 - 1.980] has 15621 nets.
[11/09 21:32:19    910s] #Voltage range [1.620 - 1.980] has 1 net.
[11/09 21:32:19    910s] #Voltage range [0.000 - 0.000] has 1 net.
[11/09 21:32:19    910s] #Build and mark too close pins for the same net.
[11/09 21:32:19    910s] ### Time Record (Cell Pin Access) is installed.
[11/09 21:32:19    910s] #Rebuild pin access data for design.
[11/09 21:32:19    910s] #Initial pin access analysis.
[11/09 21:32:19    910s] #Detail pin access analysis.
[11/09 21:32:19    910s] ### Time Record (Cell Pin Access) is uninstalled.
[11/09 21:32:19    910s] # METAL1       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.48500
[11/09 21:32:19    910s] # METAL2       V   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
[11/09 21:32:19    910s] # METAL3       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
[11/09 21:32:19    910s] # METAL4       V   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
[11/09 21:32:19    910s] # METAL5       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
[11/09 21:32:19    910s] # METAL6       V   Track-Pitch = 1.12000    Line-2-Via Pitch = 0.95000
[11/09 21:32:19    911s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1954.88 (MB), peak = 2029.10 (MB)
[11/09 21:32:19    911s] #Regenerating Ggrids automatically.
[11/09 21:32:19    911s] #Auto generating G-grids with size=20 tracks, using layer METAL2's pitch = 0.56000.
[11/09 21:32:19    911s] #Using automatically generated G-grids.
[11/09 21:32:19    911s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[11/09 21:32:19    911s] #Done routing data preparation.
[11/09 21:32:19    911s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1956.59 (MB), peak = 2029.10 (MB)
[11/09 21:32:19    911s] #
[11/09 21:32:19    911s] #Finished routing data preparation on Sat Nov  9 21:32:19 2024
[11/09 21:32:19    911s] #
[11/09 21:32:19    911s] #Cpu time = 00:00:00
[11/09 21:32:19    911s] #Elapsed time = 00:00:00
[11/09 21:32:19    911s] #Increased memory = 5.88 (MB)
[11/09 21:32:19    911s] #Total memory = 1956.59 (MB)
[11/09 21:32:19    911s] #Peak memory = 2029.10 (MB)
[11/09 21:32:19    911s] #
[11/09 21:32:19    911s] ### Time Record (Data Preparation) is uninstalled.
[11/09 21:32:19    911s] ### Time Record (Global Routing) is installed.
[11/09 21:32:19    911s] #
[11/09 21:32:19    911s] #Start global routing on Sat Nov  9 21:32:19 2024
[11/09 21:32:19    911s] #
[11/09 21:32:19    911s] #
[11/09 21:32:19    911s] #Start global routing initialization on Sat Nov  9 21:32:19 2024
[11/09 21:32:19    911s] #
[11/09 21:32:19    911s] #Number of eco nets is 67
[11/09 21:32:19    911s] #
[11/09 21:32:19    911s] #Start global routing data preparation on Sat Nov  9 21:32:19 2024
[11/09 21:32:19    911s] #
[11/09 21:32:19    911s] ### build_merged_routing_blockage_rect_list starts on Sat Nov  9 21:32:19 2024 with memory = 1956.86 (MB), peak = 2029.10 (MB)
[11/09 21:32:19    911s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB --0.98 [2]--
[11/09 21:32:19    911s] #Start routing resource analysis on Sat Nov  9 21:32:19 2024
[11/09 21:32:19    911s] #
[11/09 21:32:19    911s] ### init_is_bin_blocked starts on Sat Nov  9 21:32:19 2024 with memory = 1956.91 (MB), peak = 2029.10 (MB)
[11/09 21:32:19    911s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB --1.00 [2]--
[11/09 21:32:19    911s] ### PDHT_Row_Thread::compute_flow_cap starts on Sat Nov  9 21:32:19 2024 with memory = 1958.11 (MB), peak = 2029.10 (MB)
[11/09 21:32:19    911s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB --1.94 [2]--
[11/09 21:32:19    911s] ### adjust_flow_cap starts on Sat Nov  9 21:32:19 2024 with memory = 1958.36 (MB), peak = 2029.10 (MB)
[11/09 21:32:19    911s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB --1.17 [2]--
[11/09 21:32:19    911s] ### adjust_flow_per_partial_route_obs starts on Sat Nov  9 21:32:19 2024 with memory = 1958.36 (MB), peak = 2029.10 (MB)
[11/09 21:32:19    911s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB --1.00 [2]--
[11/09 21:32:19    911s] ### set_via_blocked starts on Sat Nov  9 21:32:19 2024 with memory = 1958.36 (MB), peak = 2029.10 (MB)
[11/09 21:32:19    911s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB --1.28 [2]--
[11/09 21:32:19    911s] ### copy_flow starts on Sat Nov  9 21:32:19 2024 with memory = 1958.36 (MB), peak = 2029.10 (MB)
[11/09 21:32:19    911s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB --1.47 [2]--
[11/09 21:32:19    911s] #Routing resource analysis is done on Sat Nov  9 21:32:19 2024
[11/09 21:32:19    911s] #
[11/09 21:32:19    911s] ### report_flow_cap starts on Sat Nov  9 21:32:19 2024 with memory = 1958.32 (MB), peak = 2029.10 (MB)
[11/09 21:32:19    911s] #  Resource Analysis:
[11/09 21:32:19    911s] #
[11/09 21:32:19    911s] #               Routing  #Avail      #Track     #Total     %Gcell
[11/09 21:32:19    911s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[11/09 21:32:19    911s] #  --------------------------------------------------------------
[11/09 21:32:19    911s] #  METAL2         V         819        2210       20687    65.18%
[11/09 21:32:19    911s] #  METAL3         H        1124        1619       20687    53.38%
[11/09 21:32:19    911s] #  METAL4         V         984        2045       20687    62.97%
[11/09 21:32:19    911s] #  --------------------------------------------------------------
[11/09 21:32:19    911s] #  Total                   2927      66.49%       62061    60.51%
[11/09 21:32:19    911s] #
[11/09 21:32:19    911s] #
[11/09 21:32:19    911s] #
[11/09 21:32:19    911s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB --1.05 [2]--
[11/09 21:32:19    911s] ### analyze_m2_tracks starts on Sat Nov  9 21:32:19 2024 with memory = 1958.32 (MB), peak = 2029.10 (MB)
[11/09 21:32:19    911s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB --1.00 [2]--
[11/09 21:32:19    911s] ### report_initial_resource starts on Sat Nov  9 21:32:19 2024 with memory = 1958.32 (MB), peak = 2029.10 (MB)
[11/09 21:32:19    911s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB --1.00 [2]--
[11/09 21:32:19    911s] ### mark_pg_pins_accessibility starts on Sat Nov  9 21:32:19 2024 with memory = 1958.32 (MB), peak = 2029.10 (MB)
[11/09 21:32:19    911s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB --1.00 [2]--
[11/09 21:32:19    911s] ### set_net_region starts on Sat Nov  9 21:32:19 2024 with memory = 1958.32 (MB), peak = 2029.10 (MB)
[11/09 21:32:19    911s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB --0.99 [2]--
[11/09 21:32:19    911s] #
[11/09 21:32:19    911s] #Global routing data preparation is done on Sat Nov  9 21:32:19 2024
[11/09 21:32:19    911s] #
[11/09 21:32:19    911s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1958.32 (MB), peak = 2029.10 (MB)
[11/09 21:32:19    911s] #
[11/09 21:32:19    911s] ### prepare_level starts on Sat Nov  9 21:32:19 2024 with memory = 1958.32 (MB), peak = 2029.10 (MB)
[11/09 21:32:19    911s] ### init level 1 starts on Sat Nov  9 21:32:19 2024 with memory = 1958.32 (MB), peak = 2029.10 (MB)
[11/09 21:32:19    911s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB --0.56 [2]--
[11/09 21:32:19    911s] ### Level 1 hgrid = 151 X 137
[11/09 21:32:19    911s] ### prepare_level_flow starts on Sat Nov  9 21:32:19 2024 with memory = 1958.32 (MB), peak = 2029.10 (MB)
[11/09 21:32:19    911s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB --1.00 [2]--
[11/09 21:32:19    911s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB --0.62 [2]--
[11/09 21:32:19    911s] #
[11/09 21:32:19    911s] #Global routing initialization is done on Sat Nov  9 21:32:19 2024
[11/09 21:32:19    911s] #
[11/09 21:32:19    911s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1958.32 (MB), peak = 2029.10 (MB)
[11/09 21:32:19    911s] #
[11/09 21:32:19    911s] #start global routing iteration 1...
[11/09 21:32:19    911s] ### init_flow_edge starts on Sat Nov  9 21:32:19 2024 with memory = 1958.32 (MB), peak = 2029.10 (MB)
[11/09 21:32:19    911s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB --1.17 [2]--
[11/09 21:32:19    911s] ### routing at level 1 (topmost level) iter 0
[11/09 21:32:21    912s] ### measure_qor starts on Sat Nov  9 21:32:21 2024 with memory = 1986.67 (MB), peak = 2029.10 (MB)
[11/09 21:32:21    912s] ### measure_congestion starts on Sat Nov  9 21:32:21 2024 with memory = 1986.67 (MB), peak = 2029.10 (MB)
[11/09 21:32:21    912s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB --0.99 [2]--
[11/09 21:32:21    912s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB --1.81 [2]--
[11/09 21:32:21    912s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1976.06 (MB), peak = 2029.10 (MB)
[11/09 21:32:21    912s] #
[11/09 21:32:21    912s] #start global routing iteration 2...
[11/09 21:32:21    912s] ### routing at level 1 (topmost level) iter 1
[11/09 21:32:23    915s] ### measure_qor starts on Sat Nov  9 21:32:23 2024 with memory = 1982.49 (MB), peak = 2029.10 (MB)
[11/09 21:32:23    915s] ### measure_congestion starts on Sat Nov  9 21:32:23 2024 with memory = 1982.49 (MB), peak = 2029.10 (MB)
[11/09 21:32:23    915s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB --0.99 [2]--
[11/09 21:32:23    915s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB --1.82 [2]--
[11/09 21:32:23    915s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1977.78 (MB), peak = 2029.10 (MB)
[11/09 21:32:23    915s] #
[11/09 21:32:23    915s] #start global routing iteration 3...
[11/09 21:32:23    915s] ### routing at level 1 (topmost level) iter 2
[11/09 21:32:25    917s] ### measure_qor starts on Sat Nov  9 21:32:25 2024 with memory = 1982.09 (MB), peak = 2029.10 (MB)
[11/09 21:32:25    917s] ### measure_congestion starts on Sat Nov  9 21:32:25 2024 with memory = 1982.09 (MB), peak = 2029.10 (MB)
[11/09 21:32:25    917s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB --0.99 [2]--
[11/09 21:32:25    917s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB --1.80 [2]--
[11/09 21:32:25    917s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1981.02 (MB), peak = 2029.10 (MB)
[11/09 21:32:25    917s] #
[11/09 21:32:25    917s] #start global routing iteration 4...
[11/09 21:32:25    917s] ### routing at level 1 (topmost level) iter 3
[11/09 21:32:27    919s] ### measure_qor starts on Sat Nov  9 21:32:27 2024 with memory = 1981.65 (MB), peak = 2029.10 (MB)
[11/09 21:32:27    919s] ### measure_congestion starts on Sat Nov  9 21:32:27 2024 with memory = 1981.65 (MB), peak = 2029.10 (MB)
[11/09 21:32:27    919s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB --1.00 [2]--
[11/09 21:32:27    919s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB --1.81 [2]--
[11/09 21:32:27    919s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1980.91 (MB), peak = 2029.10 (MB)
[11/09 21:32:27    919s] #
[11/09 21:32:27    919s] ### route_end starts on Sat Nov  9 21:32:27 2024 with memory = 1980.91 (MB), peak = 2029.10 (MB)
[11/09 21:32:27    919s] #
[11/09 21:32:27    919s] #Total number of trivial nets (e.g. < 2 pins) = 164 (skipped).
[11/09 21:32:27    919s] #Total number of routable nets = 15459.
[11/09 21:32:27    919s] #Total number of nets in the design = 15623.
[11/09 21:32:27    919s] #
[11/09 21:32:27    919s] #15459 routable nets have routed wires.
[11/09 21:32:27    919s] #66 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[11/09 21:32:27    919s] #287 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[11/09 21:32:27    919s] #
[11/09 21:32:27    919s] #Routed nets constraints summary:
[11/09 21:32:27    919s] #------------------------------------------
[11/09 21:32:27    919s] #        Rules   Pref Layer   Unconstrained  
[11/09 21:32:27    919s] #------------------------------------------
[11/09 21:32:27    919s] #      Default           66           15106  
[11/09 21:32:27    919s] #------------------------------------------
[11/09 21:32:27    919s] #        Total           66           15106  
[11/09 21:32:27    919s] #------------------------------------------
[11/09 21:32:27    919s] #
[11/09 21:32:27    919s] #Routing constraints summary of the whole design:
[11/09 21:32:27    919s] #------------------------------------------
[11/09 21:32:27    919s] #        Rules   Pref Layer   Unconstrained  
[11/09 21:32:27    919s] #------------------------------------------
[11/09 21:32:27    919s] #      Default          353           15106  
[11/09 21:32:27    919s] #------------------------------------------
[11/09 21:32:27    919s] #        Total          353           15106  
[11/09 21:32:27    919s] #------------------------------------------
[11/09 21:32:27    919s] #
[11/09 21:32:27    919s] ### adjust_flow_per_partial_route_obs starts on Sat Nov  9 21:32:27 2024 with memory = 1980.93 (MB), peak = 2029.10 (MB)
[11/09 21:32:27    919s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB --1.02 [2]--
[11/09 21:32:27    919s] ### cal_base_flow starts on Sat Nov  9 21:32:27 2024 with memory = 1980.93 (MB), peak = 2029.10 (MB)
[11/09 21:32:27    919s] ### init_flow_edge starts on Sat Nov  9 21:32:27 2024 with memory = 1980.93 (MB), peak = 2029.10 (MB)
[11/09 21:32:27    919s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB --1.19 [2]--
[11/09 21:32:27    919s] ### cal_flow starts on Sat Nov  9 21:32:27 2024 with memory = 1980.93 (MB), peak = 2029.10 (MB)
[11/09 21:32:27    919s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB --1.00 [2]--
[11/09 21:32:27    919s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB --1.01 [2]--
[11/09 21:32:27    919s] ### report_overcon starts on Sat Nov  9 21:32:27 2024 with memory = 1980.93 (MB), peak = 2029.10 (MB)
[11/09 21:32:27    919s] #
[11/09 21:32:27    919s] #  Congestion Analysis: (blocked Gcells are excluded)
[11/09 21:32:27    919s] #
[11/09 21:32:27    919s] #                 OverCon       OverCon       OverCon       OverCon          
[11/09 21:32:27    919s] #                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
[11/09 21:32:27    919s] #     Layer         (1-3)         (4-6)         (7-9)       (10-13)   OverCon  Flow/Cap
[11/09 21:32:27    919s] #  ----------------------------------------------------------------------------------------
[11/09 21:32:27    919s] #  METAL2      355(4.87%)    112(1.54%)      7(0.10%)      3(0.04%)   (6.54%)     0.45  
[11/09 21:32:27    919s] #  METAL3      117(1.17%)      2(0.02%)      0(0.00%)      0(0.00%)   (1.19%)     0.36  
[11/09 21:32:27    919s] #  METAL4        5(0.06%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.06%)     0.24  
[11/09 21:32:27    919s] #  ----------------------------------------------------------------------------------------
[11/09 21:32:27    919s] #     Total    477(1.91%)    114(0.46%)      7(0.03%)      3(0.01%)   (2.40%)
[11/09 21:32:27    919s] #
[11/09 21:32:27    919s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 13
[11/09 21:32:27    919s] #  Overflow after GR: 0.48% H + 1.93% V
[11/09 21:32:27    919s] #
[11/09 21:32:27    919s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB --1.00 [2]--
[11/09 21:32:27    919s] ### cal_base_flow starts on Sat Nov  9 21:32:27 2024 with memory = 1980.93 (MB), peak = 2029.10 (MB)
[11/09 21:32:27    919s] ### init_flow_edge starts on Sat Nov  9 21:32:27 2024 with memory = 1980.93 (MB), peak = 2029.10 (MB)
[11/09 21:32:27    919s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB --1.16 [2]--
[11/09 21:32:27    919s] ### cal_flow starts on Sat Nov  9 21:32:27 2024 with memory = 1980.93 (MB), peak = 2029.10 (MB)
[11/09 21:32:27    919s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB --1.00 [2]--
[11/09 21:32:27    919s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB --1.01 [2]--
[11/09 21:32:27    919s] ### generate_cong_map_content starts on Sat Nov  9 21:32:27 2024 with memory = 1980.93 (MB), peak = 2029.10 (MB)
[11/09 21:32:27    919s] ### Sync with Inovus CongMap starts on Sat Nov  9 21:32:27 2024 with memory = 1980.94 (MB), peak = 2029.10 (MB)
[11/09 21:32:27    919s] #Hotspot report including placement blocked areas
[11/09 21:32:27    919s] OPERPROF: Starting HotSpotCal at level 1, MEM:2863.7M, EPOCH TIME: 1731213147.953003
[11/09 21:32:27    919s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[11/09 21:32:27    919s] [hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[11/09 21:32:27    919s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[11/09 21:32:27    919s] [hotspot] |   METAL1(H)    |             16.00 |            180.22 |   784.00   595.84   862.39   642.88 |
[11/09 21:32:27    919s] [hotspot] |   METAL2(V)    |             47.22 |            248.78 |   627.20   736.96   799.68   862.39 |
[11/09 21:32:28    919s] [hotspot] |   METAL3(H)    |             17.11 |             51.11 |   658.56   815.36   689.91   956.48 |
[11/09 21:32:28    919s] [hotspot] |   METAL4(V)    |              0.00 |              0.00 |   (none)                            |
[11/09 21:32:28    919s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[11/09 21:32:28    919s] [hotspot] |      worst     | (METAL2)    47.22 | (METAL2)   248.78 |                                     |
[11/09 21:32:28    919s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[11/09 21:32:28    919s] [hotspot] |   all layers   |             38.11 |            107.33 |                                     |
[11/09 21:32:28    919s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[11/09 21:32:28    919s] Local HotSpot Analysis (blockage included) (3d): normalized max congestion hotspot area = 38.11, normalized total congestion hotspot area = 107.33 (area is in unit of 4 std-cell row bins)
[11/09 21:32:28    919s] Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 38.11/107.33 (area is in unit of 4 std-cell row bins)
[11/09 21:32:28    919s] [hotspot] max/total 38.11/107.33, big hotspot (>10) total 73.33
[11/09 21:32:28    919s] [hotspot] top 5 congestion hotspot bounding boxes and scores of all layers hotspot
[11/09 21:32:28    919s] [hotspot] +-----+-------------------------------------+---------------+
[11/09 21:32:28    919s] [hotspot] | top |            hotspot bbox             | hotspot score |
[11/09 21:32:28    919s] [hotspot] +-----+-------------------------------------+---------------+
[11/09 21:32:28    919s] [hotspot] |  1  |   658.56   674.24   705.60   956.48 |       37.67   |
[11/09 21:32:28    919s] [hotspot] +-----+-------------------------------------+---------------+
[11/09 21:32:28    919s] [hotspot] |  2  |   768.32   799.68   815.36   909.44 |       14.22   |
[11/09 21:32:28    919s] [hotspot] +-----+-------------------------------------+---------------+
[11/09 21:32:28    919s] [hotspot] |  3  |   768.32   689.91   815.36   784.00 |       13.00   |
[11/09 21:32:28    919s] [hotspot] +-----+-------------------------------------+---------------+
[11/09 21:32:28    919s] [hotspot] |  4  |   768.32   611.51   815.36   658.56 |        5.78   |
[11/09 21:32:28    919s] [hotspot] +-----+-------------------------------------+---------------+
[11/09 21:32:28    919s] [hotspot] |  5  |   878.08   689.91   925.12   736.96 |        5.78   |
[11/09 21:32:28    919s] [hotspot] +-----+-------------------------------------+---------------+
[11/09 21:32:28    919s] Top 5 hotspots total area: 76.44
[11/09 21:32:28    919s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.084, REAL:0.073, MEM:2863.7M, EPOCH TIME: 1731213148.025553
[11/09 21:32:28    919s] ### Sync with Inovus CongMap cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB --1.15 [2]--
[11/09 21:32:28    919s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB --1.16 [2]--
[11/09 21:32:28    919s] ### update starts on Sat Nov  9 21:32:28 2024 with memory = 1982.17 (MB), peak = 2029.10 (MB)
[11/09 21:32:28    919s] #Complete Global Routing.
[11/09 21:32:28    919s] #Total wire length = 668635 um.
[11/09 21:32:28    919s] #Total half perimeter of net bounding box = 632763 um.
[11/09 21:32:28    919s] #Total wire length on LAYER METAL1 = 0 um.
[11/09 21:32:28    919s] #Total wire length on LAYER METAL2 = 120530 um.
[11/09 21:32:28    919s] #Total wire length on LAYER METAL3 = 349422 um.
[11/09 21:32:28    919s] #Total wire length on LAYER METAL4 = 198683 um.
[11/09 21:32:28    919s] #Total wire length on LAYER METAL5 = 0 um.
[11/09 21:32:28    919s] #Total wire length on LAYER METAL6 = 0 um.
[11/09 21:32:28    919s] #Total number of vias = 71780
[11/09 21:32:28    919s] #Up-Via Summary (total 71780):
[11/09 21:32:28    919s] #           
[11/09 21:32:28    919s] #-----------------------
[11/09 21:32:28    919s] # METAL1          40927
[11/09 21:32:28    919s] # METAL2          22507
[11/09 21:32:28    919s] # METAL3           8346
[11/09 21:32:28    919s] #-----------------------
[11/09 21:32:28    919s] #                 71780 
[11/09 21:32:28    919s] #
[11/09 21:32:28    919s] ### update cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB --1.66 [2]--
[11/09 21:32:28    919s] ### report_overcon starts on Sat Nov  9 21:32:28 2024 with memory = 1983.44 (MB), peak = 2029.10 (MB)
[11/09 21:32:28    919s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB --1.00 [2]--
[11/09 21:32:28    919s] ### report_overcon starts on Sat Nov  9 21:32:28 2024 with memory = 1983.44 (MB), peak = 2029.10 (MB)
[11/09 21:32:28    919s] #Max overcon = 13 tracks.
[11/09 21:32:28    919s] #Total overcon = 2.40%.
[11/09 21:32:28    919s] #Worst layer Gcell overcon rate = 1.19%.
[11/09 21:32:28    919s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB --0.99 [2]--
[11/09 21:32:28    919s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB --1.15 [2]--
[11/09 21:32:28    919s] ### global_route design signature (14): route=2085652005 net_attr=1867192027
[11/09 21:32:28    919s] #
[11/09 21:32:28    919s] #Global routing statistics:
[11/09 21:32:28    919s] #Cpu time = 00:00:08
[11/09 21:32:28    919s] #Elapsed time = 00:00:08
[11/09 21:32:28    919s] #Increased memory = 22.82 (MB)
[11/09 21:32:28    919s] #Total memory = 1979.41 (MB)
[11/09 21:32:28    919s] #Peak memory = 2029.10 (MB)
[11/09 21:32:28    919s] #
[11/09 21:32:28    919s] #Finished global routing on Sat Nov  9 21:32:28 2024
[11/09 21:32:28    919s] #
[11/09 21:32:28    919s] #
[11/09 21:32:28    919s] ### Time Record (Global Routing) is uninstalled.
[11/09 21:32:28    919s] ### Time Record (Data Preparation) is installed.
[11/09 21:32:28    919s] ### Time Record (Data Preparation) is uninstalled.
[11/09 21:32:28    919s] ### track-assign external-init starts on Sat Nov  9 21:32:28 2024 with memory = 1978.09 (MB), peak = 2029.10 (MB)
[11/09 21:32:28    919s] ### Time Record (Track Assignment) is installed.
[11/09 21:32:28    919s] ### Time Record (Track Assignment) is uninstalled.
[11/09 21:32:28    919s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB --1.38 [2]--
[11/09 21:32:28    919s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1978.09 (MB), peak = 2029.10 (MB)
[11/09 21:32:28    919s] ### track-assign engine-init starts on Sat Nov  9 21:32:28 2024 with memory = 1978.09 (MB), peak = 2029.10 (MB)
[11/09 21:32:28    919s] ### Time Record (Track Assignment) is installed.
[11/09 21:32:28    919s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB --1.09 [2]--
[11/09 21:32:28    919s] ### track-assign core-engine starts on Sat Nov  9 21:32:28 2024 with memory = 1978.16 (MB), peak = 2029.10 (MB)
[11/09 21:32:28    919s] #Start Track Assignment.
[11/09 21:32:29    920s] #Done with 13581 horizontal wires in 5 hboxes and 13867 vertical wires in 5 hboxes.
[11/09 21:32:30    922s] #Done with 3735 horizontal wires in 5 hboxes and 2882 vertical wires in 5 hboxes.
[11/09 21:32:30    922s] #Done with 5 horizontal wires in 5 hboxes and 5 vertical wires in 5 hboxes.
[11/09 21:32:30    922s] #
[11/09 21:32:30    922s] #Track assignment summary:
[11/09 21:32:30    922s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[11/09 21:32:30    922s] #------------------------------------------------------------------------
[11/09 21:32:30    922s] # METAL2    116478.20 	  0.46%  	  0.00% 	  0.42%
[11/09 21:32:30    922s] # METAL3    330084.51 	  0.11%  	  0.00% 	  0.05%
[11/09 21:32:30    922s] # METAL4    185454.30 	  7.34%  	  7.31% 	  7.31%
[11/09 21:32:30    922s] #------------------------------------------------------------------------
[11/09 21:32:30    922s] # All      632017.00  	  2.30% 	  2.15% 	  7.31%
[11/09 21:32:30    922s] #Complete Track Assignment.
[11/09 21:32:30    922s] #Total wire length = 657367 um.
[11/09 21:32:30    922s] #Total half perimeter of net bounding box = 632763 um.
[11/09 21:32:30    922s] #Total wire length on LAYER METAL1 = 0 um.
[11/09 21:32:30    922s] #Total wire length on LAYER METAL2 = 116583 um.
[11/09 21:32:30    922s] #Total wire length on LAYER METAL3 = 344790 um.
[11/09 21:32:30    922s] #Total wire length on LAYER METAL4 = 195994 um.
[11/09 21:32:30    922s] #Total wire length on LAYER METAL5 = 0 um.
[11/09 21:32:30    922s] #Total wire length on LAYER METAL6 = 0 um.
[11/09 21:32:30    922s] #Total number of vias = 71780
[11/09 21:32:30    922s] #Up-Via Summary (total 71780):
[11/09 21:32:30    922s] #           
[11/09 21:32:30    922s] #-----------------------
[11/09 21:32:30    922s] # METAL1          40927
[11/09 21:32:30    922s] # METAL2          22507
[11/09 21:32:30    922s] # METAL3           8346
[11/09 21:32:30    922s] #-----------------------
[11/09 21:32:30    922s] #                 71780 
[11/09 21:32:30    922s] #
[11/09 21:32:30    922s] ### track_assign design signature (17): route=1702154051
[11/09 21:32:30    922s] ### track-assign core-engine cpu:00:00:03, real:00:00:03, mem:1.9 GB, peak:2.0 GB --1.16 [2]--
[11/09 21:32:30    922s] ### Time Record (Track Assignment) is uninstalled.
[11/09 21:32:30    922s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1975.22 (MB), peak = 2029.10 (MB)
[11/09 21:32:30    922s] #
[11/09 21:32:30    922s] #number of short segments in preferred routing layers
[11/09 21:32:30    922s] #	METAL3    METAL4    Total 
[11/09 21:32:30    922s] #	15        6         21        
[11/09 21:32:30    922s] #
[11/09 21:32:30    922s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[11/09 21:32:30    922s] #Cpu time = 00:00:12
[11/09 21:32:30    922s] #Elapsed time = 00:00:11
[11/09 21:32:30    922s] #Increased memory = 24.87 (MB)
[11/09 21:32:30    922s] #Total memory = 1975.58 (MB)
[11/09 21:32:30    922s] #Peak memory = 2029.10 (MB)
[11/09 21:32:30    922s] #Using multithreading with 2 threads.
[11/09 21:32:30    922s] ### Time Record (Detail Routing) is installed.
[11/09 21:32:30    922s] ### drc_pitch = 3520 ( 1.76000 um) drc_range = 2730 ( 1.36500 um) route_pitch = 3520 ( 1.76000 um) patch_pitch = 18480 ( 9.24000 um) top_route_layer = 4 top_pin_layer = 4
[11/09 21:32:30    922s] #
[11/09 21:32:30    922s] #Start Detail Routing..
[11/09 21:32:30    922s] #start initial detail routing ...
[11/09 21:32:30    922s] ### Design has 160 dirty nets, 9100 dirty-areas)
[11/09 21:33:09    999s] #   number of violations = 44
[11/09 21:33:09    999s] #
[11/09 21:33:09    999s] #    By Layer and Type :
[11/09 21:33:09    999s] #	         MetSpc    NSMet    Short     Loop      Mar   Totals
[11/09 21:33:09    999s] #	METAL1        0        0        0        0        0        0
[11/09 21:33:09    999s] #	METAL2       11        2       20        9        1       43
[11/09 21:33:09    999s] #	METAL3        0        0        1        0        0        1
[11/09 21:33:09    999s] #	Totals       11        2       21        9        1       44
[11/09 21:33:09    999s] #71 out of 15669 instances (0.5%) need to be verified(marked ipoed), dirty area = 0.0%.
[11/09 21:33:09    999s] #2.4% of the total area is being checked for drcs
[11/09 21:33:09   1000s] #2.4% of the total area was checked
[11/09 21:33:09   1000s] ### Routing stats: routing = 37.08% drc-check-only = 4.11% dirty-area = 25.17%
[11/09 21:33:09   1000s] #   number of violations = 44
[11/09 21:33:09   1000s] #
[11/09 21:33:09   1000s] #    By Layer and Type :
[11/09 21:33:09   1000s] #	         MetSpc    NSMet    Short     Loop      Mar   Totals
[11/09 21:33:09   1000s] #	METAL1        0        0        0        0        0        0
[11/09 21:33:09   1000s] #	METAL2       11        2       20        9        1       43
[11/09 21:33:09   1000s] #	METAL3        0        0        1        0        0        1
[11/09 21:33:09   1000s] #	Totals       11        2       21        9        1       44
[11/09 21:33:09   1000s] #cpu time = 00:01:17, elapsed time = 00:00:39, memory = 1994.45 (MB), peak = 2402.11 (MB)
[11/09 21:33:10   1001s] #start 1st optimization iteration ...
[11/09 21:33:11   1002s] ### Routing stats: routing = 37.08% drc-check-only = 4.11% dirty-area = 25.17%
[11/09 21:33:11   1002s] #   number of violations = 16
[11/09 21:33:11   1002s] #
[11/09 21:33:11   1002s] #    By Layer and Type :
[11/09 21:33:11   1002s] #	         MetSpc    Short   Totals
[11/09 21:33:11   1002s] #	METAL1        0        0        0
[11/09 21:33:11   1002s] #	METAL2        1       15       16
[11/09 21:33:11   1002s] #	Totals        1       15       16
[11/09 21:33:11   1002s] #    number of process antenna violations = 1464
[11/09 21:33:11   1002s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1992.24 (MB), peak = 2402.11 (MB)
[11/09 21:33:11   1002s] #start 2nd optimization iteration ...
[11/09 21:33:12   1004s] ### Routing stats: routing = 37.08% drc-check-only = 4.11% dirty-area = 25.17%
[11/09 21:33:12   1004s] #   number of violations = 18
[11/09 21:33:12   1004s] #
[11/09 21:33:12   1004s] #    By Layer and Type :
[11/09 21:33:12   1004s] #	         MetSpc    Short      Mar   Totals
[11/09 21:33:12   1004s] #	METAL1        0        0        0        0
[11/09 21:33:12   1004s] #	METAL2       10        6        1       17
[11/09 21:33:12   1004s] #	METAL3        1        0        0        1
[11/09 21:33:12   1004s] #	Totals       11        6        1       18
[11/09 21:33:12   1004s] #    number of process antenna violations = 1461
[11/09 21:33:12   1004s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1991.89 (MB), peak = 2402.11 (MB)
[11/09 21:33:12   1004s] #start 3rd optimization iteration ...
[11/09 21:33:13   1006s] ### Routing stats: routing = 37.08% drc-check-only = 4.11% dirty-area = 25.17%
[11/09 21:33:13   1006s] #   number of violations = 0
[11/09 21:33:13   1006s] #    number of process antenna violations = 1461
[11/09 21:33:13   1006s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1990.70 (MB), peak = 2402.11 (MB)
[11/09 21:33:13   1006s] #Complete Detail Routing.
[11/09 21:33:13   1006s] #Total wire length = 694372 um.
[11/09 21:33:13   1006s] #Total half perimeter of net bounding box = 632763 um.
[11/09 21:33:13   1006s] #Total wire length on LAYER METAL1 = 0 um.
[11/09 21:33:13   1006s] #Total wire length on LAYER METAL2 = 169603 um.
[11/09 21:33:13   1006s] #Total wire length on LAYER METAL3 = 342468 um.
[11/09 21:33:13   1006s] #Total wire length on LAYER METAL4 = 182301 um.
[11/09 21:33:13   1006s] #Total wire length on LAYER METAL5 = 0 um.
[11/09 21:33:13   1006s] #Total wire length on LAYER METAL6 = 0 um.
[11/09 21:33:13   1006s] #Total number of vias = 88096
[11/09 21:33:13   1006s] #Up-Via Summary (total 88096):
[11/09 21:33:13   1006s] #           
[11/09 21:33:13   1006s] #-----------------------
[11/09 21:33:13   1006s] # METAL1          46769
[11/09 21:33:13   1006s] # METAL2          32383
[11/09 21:33:13   1006s] # METAL3           8944
[11/09 21:33:13   1006s] #-----------------------
[11/09 21:33:13   1006s] #                 88096 
[11/09 21:33:13   1006s] #
[11/09 21:33:13   1006s] #Total number of DRC violations = 0
[11/09 21:33:13   1006s] ### Time Record (Detail Routing) is uninstalled.
[11/09 21:33:13   1006s] #Cpu time = 00:01:24
[11/09 21:33:13   1006s] #Elapsed time = 00:00:42
[11/09 21:33:13   1006s] #Increased memory = 15.12 (MB)
[11/09 21:33:13   1006s] #Total memory = 1990.70 (MB)
[11/09 21:33:13   1006s] #Peak memory = 2402.11 (MB)
[11/09 21:33:13   1006s] ### Time Record (Antenna Fixing) is installed.
[11/09 21:33:13   1006s] #
[11/09 21:33:13   1006s] #start routing for process antenna violation fix ...
[11/09 21:33:13   1006s] ### drc_pitch = 3520 ( 1.76000 um) drc_range = 2730 ( 1.36500 um) route_pitch = 3520 ( 1.76000 um) patch_pitch = 18480 ( 9.24000 um) top_route_layer = 4 top_pin_layer = 4
[11/09 21:33:14   1010s] #cpu time = 00:00:03, elapsed time = 00:00:02, memory = 1991.90 (MB), peak = 2402.11 (MB)
[11/09 21:33:14   1010s] #
[11/09 21:33:14   1010s] #Total wire length = 695239 um.
[11/09 21:33:14   1010s] #Total half perimeter of net bounding box = 632763 um.
[11/09 21:33:14   1010s] #Total wire length on LAYER METAL1 = 0 um.
[11/09 21:33:14   1010s] #Total wire length on LAYER METAL2 = 168530 um.
[11/09 21:33:14   1010s] #Total wire length on LAYER METAL3 = 342463 um.
[11/09 21:33:14   1010s] #Total wire length on LAYER METAL4 = 184246 um.
[11/09 21:33:14   1010s] #Total wire length on LAYER METAL5 = 0 um.
[11/09 21:33:14   1010s] #Total wire length on LAYER METAL6 = 0 um.
[11/09 21:33:14   1010s] #Total number of vias = 90138
[11/09 21:33:14   1010s] #Up-Via Summary (total 90138):
[11/09 21:33:14   1010s] #           
[11/09 21:33:14   1010s] #-----------------------
[11/09 21:33:14   1010s] # METAL1          46769
[11/09 21:33:14   1010s] # METAL2          32482
[11/09 21:33:14   1010s] # METAL3          10887
[11/09 21:33:14   1010s] #-----------------------
[11/09 21:33:14   1010s] #                 90138 
[11/09 21:33:14   1010s] #
[11/09 21:33:14   1010s] #Total number of DRC violations = 0
[11/09 21:33:14   1010s] #Total number of process antenna violations = 104
[11/09 21:33:14   1010s] #Total number of net violated process antenna rule = 88
[11/09 21:33:14   1010s] #
[11/09 21:33:15   1011s] #
[11/09 21:33:15   1011s] # start diode insertion for process antenna violation fix ...
[11/09 21:33:15   1011s] # output diode eco list to '.nano_eco_diode.list'.
[11/09 21:33:15   1011s] #
[11/09 21:33:15   1011s] OPERPROF: Starting DPlace-Init at level 1, MEM:2895.5M, EPOCH TIME: 1731213195.416423
[11/09 21:33:15   1011s] Processing tracks to init pin-track alignment.
[11/09 21:33:15   1011s] z: 2, totalTracks: 1
[11/09 21:33:15   1011s] z: 4, totalTracks: 1
[11/09 21:33:15   1011s] z: 6, totalTracks: 1
[11/09 21:33:15   1011s] #spOpts: N=180 hrOri=1 hrSnap=1 rpCkHalo=4 
[11/09 21:33:15   1011s] All LLGs are deleted
[11/09 21:33:15   1011s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:33:15   1011s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:33:15   1011s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2895.5M, EPOCH TIME: 1731213195.424742
[11/09 21:33:15   1011s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2895.5M, EPOCH TIME: 1731213195.424835
[11/09 21:33:15   1011s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2895.5M, EPOCH TIME: 1731213195.429080
[11/09 21:33:15   1011s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:33:15   1011s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:33:15   1011s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2895.5M, EPOCH TIME: 1731213195.430223
[11/09 21:33:15   1011s] Max number of tech site patterns supported in site array is 256.
[11/09 21:33:15   1011s] Core basic site is core7T
[11/09 21:33:15   1011s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2895.5M, EPOCH TIME: 1731213195.431791
[11/09 21:33:15   1011s] After signature check, allow fast init is false, keep pre-filter is true.
[11/09 21:33:15   1011s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[11/09 21:33:15   1011s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.003, REAL:0.002, MEM:2911.5M, EPOCH TIME: 1731213195.433641
[11/09 21:33:15   1011s] SiteArray: non-trimmed site array dimensions = 232 x 1911
[11/09 21:33:15   1011s] SiteArray: use 2,375,680 bytes
[11/09 21:33:15   1011s] SiteArray: current memory after site array memory allocation 2911.5M
[11/09 21:33:15   1011s] SiteArray: FP blocked sites are writable
[11/09 21:33:15   1011s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:33:15   1011s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2895.5M, EPOCH TIME: 1731213195.438358
[11/09 21:33:15   1011s] Process 6919 wires and vias for routing blockage analysis
[11/09 21:33:15   1011s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.011, REAL:0.006, MEM:2911.5M, EPOCH TIME: 1731213195.443955
[11/09 21:33:15   1011s] SiteArray: number of non floorplan blocked sites for llg default is 443352
[11/09 21:33:15   1011s] Atter site array init, number of instance map data is 0.
[11/09 21:33:15   1011s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.036, REAL:0.021, MEM:2911.5M, EPOCH TIME: 1731213195.451650
[11/09 21:33:15   1011s] 
[11/09 21:33:15   1011s]  Pre_CCE_Colorizing is not ON! (0:0:27:0)
[11/09 21:33:15   1011s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.045, REAL:0.030, MEM:2895.5M, EPOCH TIME: 1731213195.459067
[11/09 21:33:15   1011s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2895.5M, EPOCH TIME: 1731213195.459129
[11/09 21:33:15   1011s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2895.5M, EPOCH TIME: 1731213195.459376
[11/09 21:33:15   1011s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2895.5MB).
[11/09 21:33:15   1011s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.066, REAL:0.051, MEM:2895.5M, EPOCH TIME: 1731213195.467044
[11/09 21:33:15   1011s] # ** Added 135 diode instances.
[11/09 21:33:15   1011s] # Distance statistics from ideal location:
[11/09 21:33:15   1011s] #     Max (X+Y): 14.425 microns
[11/09 21:33:15   1011s] #    Mean (X+Y): 2.165 microns
[11/09 21:33:15   1011s] #
[11/09 21:33:15   1011s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2898.6M, EPOCH TIME: 1731213195.498873
[11/09 21:33:15   1011s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:15782).
[11/09 21:33:15   1011s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:33:15   1011s] All LLGs are deleted
[11/09 21:33:15   1011s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:33:15   1011s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:33:15   1011s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2898.6M, EPOCH TIME: 1731213195.502993
[11/09 21:33:15   1011s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2898.6M, EPOCH TIME: 1731213195.503065
[11/09 21:33:15   1011s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.005, REAL:0.005, MEM:2895.6M, EPOCH TIME: 1731213195.503817
[11/09 21:33:15   1011s] # 135 diode(s) added
[11/09 21:33:15   1011s] # 0 old filler cell(s) deleted
[11/09 21:33:15   1011s] # 0 new filler cell(s) added
[11/09 21:33:15   1011s] #
[11/09 21:33:15   1011s] ### after diode insertion design signature (34): cell=1204719608 placement=190375722
[11/09 21:33:23   1025s] #cpu time = 00:00:14, elapsed time = 00:00:08, memory = 1990.18 (MB), peak = 2402.11 (MB)
[11/09 21:33:23   1025s] #
[11/09 21:33:23   1025s] #Total wire length = 695535 um.
[11/09 21:33:23   1025s] #Total half perimeter of net bounding box = 632931 um.
[11/09 21:33:23   1025s] #Total wire length on LAYER METAL1 = 0 um.
[11/09 21:33:23   1025s] #Total wire length on LAYER METAL2 = 168367 um.
[11/09 21:33:23   1025s] #Total wire length on LAYER METAL3 = 342548 um.
[11/09 21:33:23   1025s] #Total wire length on LAYER METAL4 = 184619 um.
[11/09 21:33:23   1025s] #Total wire length on LAYER METAL5 = 0 um.
[11/09 21:33:23   1025s] #Total wire length on LAYER METAL6 = 0 um.
[11/09 21:33:23   1025s] #Total number of vias = 90361
[11/09 21:33:23   1025s] #Up-Via Summary (total 90361):
[11/09 21:33:23   1025s] #           
[11/09 21:33:23   1025s] #-----------------------
[11/09 21:33:23   1025s] # METAL1          46903
[11/09 21:33:23   1025s] # METAL2          32544
[11/09 21:33:23   1025s] # METAL3          10914
[11/09 21:33:23   1025s] #-----------------------
[11/09 21:33:23   1025s] #                 90361 
[11/09 21:33:23   1025s] #
[11/09 21:33:23   1025s] #Total number of DRC violations = 0
[11/09 21:33:23   1025s] #Total number of process antenna violations = 41
[11/09 21:33:23   1025s] #Total number of net violated process antenna rule = 39
[11/09 21:33:23   1025s] #
[11/09 21:33:23   1025s] #
[11/09 21:33:23   1025s] #start delete and reroute for process antenna violation fix ...
[11/09 21:33:34   1045s] #cpu time = 00:00:20, elapsed time = 00:00:11, memory = 1993.47 (MB), peak = 2402.11 (MB)
[11/09 21:33:34   1045s] #Total wire length = 695460 um.
[11/09 21:33:34   1045s] #Total half perimeter of net bounding box = 632931 um.
[11/09 21:33:34   1045s] #Total wire length on LAYER METAL1 = 0 um.
[11/09 21:33:34   1045s] #Total wire length on LAYER METAL2 = 177300 um.
[11/09 21:33:34   1045s] #Total wire length on LAYER METAL3 = 345210 um.
[11/09 21:33:34   1045s] #Total wire length on LAYER METAL4 = 172950 um.
[11/09 21:33:34   1045s] #Total wire length on LAYER METAL5 = 0 um.
[11/09 21:33:34   1045s] #Total wire length on LAYER METAL6 = 0 um.
[11/09 21:33:34   1045s] #Total number of vias = 91058
[11/09 21:33:34   1045s] #Up-Via Summary (total 91058):
[11/09 21:33:34   1045s] #           
[11/09 21:33:34   1045s] #-----------------------
[11/09 21:33:34   1045s] # METAL1          46903
[11/09 21:33:34   1045s] # METAL2          33174
[11/09 21:33:34   1045s] # METAL3          10981
[11/09 21:33:34   1045s] #-----------------------
[11/09 21:33:34   1045s] #                 91058 
[11/09 21:33:34   1045s] #
[11/09 21:33:34   1045s] #Total number of DRC violations = 0
[11/09 21:33:34   1045s] #Total number of process antenna violations = 0
[11/09 21:33:34   1045s] #Total number of net violated process antenna rule = 0
[11/09 21:33:34   1045s] #
[11/09 21:33:34   1046s] #
[11/09 21:33:34   1046s] #Total wire length = 695460 um.
[11/09 21:33:34   1046s] #Total half perimeter of net bounding box = 632931 um.
[11/09 21:33:34   1046s] #Total wire length on LAYER METAL1 = 0 um.
[11/09 21:33:34   1046s] #Total wire length on LAYER METAL2 = 177300 um.
[11/09 21:33:34   1046s] #Total wire length on LAYER METAL3 = 345210 um.
[11/09 21:33:34   1046s] #Total wire length on LAYER METAL4 = 172950 um.
[11/09 21:33:34   1046s] #Total wire length on LAYER METAL5 = 0 um.
[11/09 21:33:34   1046s] #Total wire length on LAYER METAL6 = 0 um.
[11/09 21:33:34   1046s] #Total number of vias = 91058
[11/09 21:33:34   1046s] #Up-Via Summary (total 91058):
[11/09 21:33:34   1046s] #           
[11/09 21:33:34   1046s] #-----------------------
[11/09 21:33:34   1046s] # METAL1          46903
[11/09 21:33:34   1046s] # METAL2          33174
[11/09 21:33:34   1046s] # METAL3          10981
[11/09 21:33:34   1046s] #-----------------------
[11/09 21:33:34   1046s] #                 91058 
[11/09 21:33:34   1046s] #
[11/09 21:33:34   1046s] #Total number of DRC violations = 0
[11/09 21:33:34   1046s] #Total number of process antenna violations = 0
[11/09 21:33:34   1046s] #Total number of net violated process antenna rule = 0
[11/09 21:33:34   1046s] #
[11/09 21:33:34   1046s] ### Time Record (Antenna Fixing) is uninstalled.
[11/09 21:33:34   1046s] ### Time Record (Post Route Wire Spreading) is installed.
[11/09 21:33:34   1046s] ### drc_pitch = 3520 ( 1.76000 um) drc_range = 2730 ( 1.36500 um) route_pitch = 3520 ( 1.76000 um) patch_pitch = 18480 ( 9.24000 um) top_route_layer = 4 top_pin_layer = 4
[11/09 21:33:34   1046s] #
[11/09 21:33:34   1046s] #Start Post Route wire spreading..
[11/09 21:33:34   1046s] ### drc_pitch = 3520 ( 1.76000 um) drc_range = 2730 ( 1.36500 um) route_pitch = 3520 ( 1.76000 um) patch_pitch = 18480 ( 9.24000 um) top_route_layer = 4 top_pin_layer = 4
[11/09 21:33:34   1046s] #
[11/09 21:33:34   1046s] #Start DRC checking..
[11/09 21:33:37   1052s] #   number of violations = 0
[11/09 21:33:37   1052s] #cpu time = 00:00:06, elapsed time = 00:00:03, memory = 1994.00 (MB), peak = 2402.11 (MB)
[11/09 21:33:37   1052s] #CELL_VIEW soc_top,init has no DRC violation.
[11/09 21:33:37   1052s] #Total number of DRC violations = 0
[11/09 21:33:37   1052s] #Total number of process antenna violations = 0
[11/09 21:33:37   1052s] #Total number of net violated process antenna rule = 0
[11/09 21:33:37   1052s] #
[11/09 21:33:37   1052s] #Start data preparation for wire spreading...
[11/09 21:33:37   1052s] #
[11/09 21:33:37   1052s] #Data preparation is done on Sat Nov  9 21:33:37 2024
[11/09 21:33:37   1052s] #
[11/09 21:33:37   1052s] ### track-assign engine-init starts on Sat Nov  9 21:33:37 2024 with memory = 1994.00 (MB), peak = 2402.11 (MB)
[11/09 21:33:37   1052s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.3 GB --1.03 [2]--
[11/09 21:33:37   1052s] #
[11/09 21:33:37   1052s] #Start Post Route Wire Spread.
[11/09 21:33:38   1053s] #Done with 6035 horizontal wires in 9 hboxes and 3883 vertical wires in 10 hboxes.
[11/09 21:33:38   1053s] #Complete Post Route Wire Spread.
[11/09 21:33:38   1053s] #
[11/09 21:33:38   1053s] #Total wire length = 705183 um.
[11/09 21:33:38   1053s] #Total half perimeter of net bounding box = 632931 um.
[11/09 21:33:38   1053s] #Total wire length on LAYER METAL1 = 0 um.
[11/09 21:33:38   1053s] #Total wire length on LAYER METAL2 = 178610 um.
[11/09 21:33:38   1053s] #Total wire length on LAYER METAL3 = 350923 um.
[11/09 21:33:38   1053s] #Total wire length on LAYER METAL4 = 175650 um.
[11/09 21:33:38   1053s] #Total wire length on LAYER METAL5 = 0 um.
[11/09 21:33:38   1053s] #Total wire length on LAYER METAL6 = 0 um.
[11/09 21:33:38   1053s] #Total number of vias = 91058
[11/09 21:33:38   1053s] #Up-Via Summary (total 91058):
[11/09 21:33:38   1053s] #           
[11/09 21:33:38   1053s] #-----------------------
[11/09 21:33:38   1053s] # METAL1          46903
[11/09 21:33:38   1053s] # METAL2          33174
[11/09 21:33:38   1053s] # METAL3          10981
[11/09 21:33:38   1053s] #-----------------------
[11/09 21:33:38   1053s] #                 91058 
[11/09 21:33:38   1053s] #
[11/09 21:33:38   1053s] ### drc_pitch = 3520 ( 1.76000 um) drc_range = 2730 ( 1.36500 um) route_pitch = 3520 ( 1.76000 um) patch_pitch = 18480 ( 9.24000 um) top_route_layer = 4 top_pin_layer = 4
[11/09 21:33:38   1053s] #
[11/09 21:33:38   1053s] #Start DRC checking..
[11/09 21:33:42   1060s] #   number of violations = 0
[11/09 21:33:42   1060s] #cpu time = 00:00:07, elapsed time = 00:00:03, memory = 1993.40 (MB), peak = 2402.11 (MB)
[11/09 21:33:42   1060s] #CELL_VIEW soc_top,init has no DRC violation.
[11/09 21:33:42   1060s] #Total number of DRC violations = 0
[11/09 21:33:42   1060s] #Total number of process antenna violations = 0
[11/09 21:33:42   1060s] #Total number of net violated process antenna rule = 0
[11/09 21:33:42   1061s] #   number of violations = 0
[11/09 21:33:42   1061s] #cpu time = 00:00:09, elapsed time = 00:00:05, memory = 1993.40 (MB), peak = 2402.11 (MB)
[11/09 21:33:42   1061s] #CELL_VIEW soc_top,init has 0 DRC violations
[11/09 21:33:42   1061s] #Total number of DRC violations = 0
[11/09 21:33:42   1061s] #Total number of process antenna violations = 5
[11/09 21:33:42   1061s] #Total number of net violated process antenna rule = 5
[11/09 21:33:42   1061s] #Post Route wire spread is done.
[11/09 21:33:42   1061s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[11/09 21:33:42   1061s] #Total wire length = 705183 um.
[11/09 21:33:42   1061s] #Total half perimeter of net bounding box = 632931 um.
[11/09 21:33:42   1061s] #Total wire length on LAYER METAL1 = 0 um.
[11/09 21:33:42   1061s] #Total wire length on LAYER METAL2 = 178610 um.
[11/09 21:33:42   1061s] #Total wire length on LAYER METAL3 = 350923 um.
[11/09 21:33:42   1061s] #Total wire length on LAYER METAL4 = 175650 um.
[11/09 21:33:42   1061s] #Total wire length on LAYER METAL5 = 0 um.
[11/09 21:33:42   1061s] #Total wire length on LAYER METAL6 = 0 um.
[11/09 21:33:42   1061s] #Total number of vias = 91058
[11/09 21:33:42   1061s] #Up-Via Summary (total 91058):
[11/09 21:33:42   1061s] #           
[11/09 21:33:42   1061s] #-----------------------
[11/09 21:33:42   1061s] # METAL1          46903
[11/09 21:33:42   1061s] # METAL2          33174
[11/09 21:33:42   1061s] # METAL3          10981
[11/09 21:33:42   1061s] #-----------------------
[11/09 21:33:42   1061s] #                 91058 
[11/09 21:33:42   1061s] #
[11/09 21:33:42   1061s] #detailRoute Statistics:
[11/09 21:33:42   1061s] #Cpu time = 00:02:19
[11/09 21:33:42   1061s] #Elapsed time = 00:01:12
[11/09 21:33:42   1061s] #Increased memory = 17.82 (MB)
[11/09 21:33:42   1061s] #Total memory = 1993.40 (MB)
[11/09 21:33:42   1061s] #Peak memory = 2402.11 (MB)
[11/09 21:33:42   1061s] ### global_detail_route design signature (124): route=917536240 flt_obj=0 vio=1722639813 shield_wire=1
[11/09 21:33:42   1061s] ### Time Record (DB Export) is installed.
[11/09 21:33:42   1061s] ### export design design signature (125): route=917536240 fixed_route=1647647617 flt_obj=0 vio=1722639813 swire=282492057 shield_wire=1 net_attr=1824956722 dirty_area=0 del_dirty_area=0 cell=1204719608 placement=190375722 pin_access=1096283247 inst_pattern=1
[11/09 21:33:42   1061s] #	no debugging net set
[11/09 21:33:42   1061s] ### Time Record (DB Export) is uninstalled.
[11/09 21:33:42   1061s] ### Time Record (Post Callback) is installed.
[11/09 21:33:42   1061s] ### Time Record (Post Callback) is uninstalled.
[11/09 21:33:42   1061s] #
[11/09 21:33:42   1061s] #globalDetailRoute statistics:
[11/09 21:33:42   1061s] #Cpu time = 00:02:36
[11/09 21:33:42   1061s] #Elapsed time = 00:01:27
[11/09 21:33:42   1061s] #Increased memory = 36.41 (MB)
[11/09 21:33:42   1061s] #Total memory = 1986.61 (MB)
[11/09 21:33:42   1061s] #Peak memory = 2402.11 (MB)
[11/09 21:33:42   1061s] #Number of warnings = 5
[11/09 21:33:42   1061s] #Total number of warnings = 7
[11/09 21:33:42   1061s] #Number of fails = 0
[11/09 21:33:42   1061s] #Total number of fails = 0
[11/09 21:33:42   1061s] #Complete globalDetailRoute on Sat Nov  9 21:33:42 2024
[11/09 21:33:42   1061s] #
[11/09 21:33:42   1061s] ### Time Record (globalDetailRoute) is uninstalled.
[11/09 21:33:42   1061s] #Default setup view is reset to wc.
[11/09 21:33:42   1061s] 
[11/09 21:33:42   1061s] detailRoute
[11/09 21:33:42   1061s] 
[11/09 21:33:42   1061s] #Start detailRoute on Sat Nov  9 21:33:42 2024
[11/09 21:33:42   1061s] #
[11/09 21:33:42   1061s] ### Time Record (detailRoute) is installed.
[11/09 21:33:42   1061s] ### Time Record (Pre Callback) is installed.
[11/09 21:33:42   1061s] ### Time Record (Pre Callback) is uninstalled.
[11/09 21:33:42   1061s] ### Time Record (DB Import) is installed.
[11/09 21:33:42   1061s] ### Time Record (Timing Data Generation) is installed.
[11/09 21:33:42   1061s] ### Time Record (Timing Data Generation) is uninstalled.
[11/09 21:33:42   1061s] 
[11/09 21:33:42   1061s] Trim Metal Layers:
[11/09 21:33:42   1061s] LayerId::1 widthSet size::4
[11/09 21:33:42   1061s] LayerId::2 widthSet size::4
[11/09 21:33:42   1061s] LayerId::3 widthSet size::4
[11/09 21:33:42   1061s] LayerId::4 widthSet size::4
[11/09 21:33:42   1061s] LayerId::5 widthSet size::4
[11/09 21:33:42   1061s] LayerId::6 widthSet size::3
[11/09 21:33:42   1061s] Updating RC grid for preRoute extraction ...
[11/09 21:33:42   1061s] eee: pegSigSF::1.070000
[11/09 21:33:42   1061s] Initializing multi-corner capacitance tables ... 
[11/09 21:33:42   1061s] Initializing multi-corner resistance tables ...
[11/09 21:33:43   1061s] eee: l::1 avDens::0.130419 usedTrk::3794.659821 availTrk::29095.804833 sigTrk::3794.659821
[11/09 21:33:43   1061s] eee: l::2 avDens::0.153669 usedTrk::4556.582142 availTrk::29652.017938 sigTrk::4556.582142
[11/09 21:33:43   1061s] eee: l::3 avDens::0.289720 usedTrk::8954.025118 availTrk::30905.751031 sigTrk::8954.025118
[11/09 21:33:43   1061s] eee: l::4 avDens::0.154416 usedTrk::4482.411091 availTrk::29028.129861 sigTrk::4482.411091
[11/09 21:33:43   1061s] eee: l::5 avDens::0.024396 usedTrk::840.185459 availTrk::34440.000000 sigTrk::840.185459
[11/09 21:33:43   1061s] eee: l::6 avDens::0.047566 usedTrk::802.443878 availTrk::16870.000000 sigTrk::802.443878
[11/09 21:33:43   1061s] {RT wc 0 4 4 0}
[11/09 21:33:43   1061s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.299034 uaWl=1.000000 uaWlH=0.240921 aWlH=0.000000 lMod=0 pMax=0.837800 pMod=82 wcR=0.555600 newSi=0.001600 wHLS=1.389000 siPrev=0 viaL=0.000000
[11/09 21:33:43   1062s] ### Net info: total nets: 15623
[11/09 21:33:43   1062s] ### Net info: dirty nets: 0
[11/09 21:33:43   1062s] ### Net info: marked as disconnected nets: 0
[11/09 21:33:43   1062s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[11/09 21:33:43   1062s] #num needed restored net=0
[11/09 21:33:43   1062s] #need_extraction net=0 (total=15623)
[11/09 21:33:43   1062s] ### Net info: fully routed nets: 15459
[11/09 21:33:43   1062s] ### Net info: trivial (< 2 pins) nets: 148
[11/09 21:33:43   1062s] ### Net info: unrouted nets: 16
[11/09 21:33:43   1062s] ### Net info: re-extraction nets: 0
[11/09 21:33:43   1062s] ### Net info: ignored nets: 0
[11/09 21:33:43   1062s] ### Net info: skip routing nets: 0
[11/09 21:33:43   1062s] #Start reading timing information from file .timing_file_4732.tif.gz ...
[11/09 21:33:43   1062s] #Read in timing information for 16 ports, 15347 instances from timing file .timing_file_4732.tif.gz.
[11/09 21:33:43   1062s] ### import design signature (126): route=1389894538 fixed_route=1647647617 flt_obj=0 vio=883701409 swire=282492057 shield_wire=1 net_attr=409122227 dirty_area=0 del_dirty_area=0 cell=1204719608 placement=190375722 pin_access=1096283247 inst_pattern=1
[11/09 21:33:43   1062s] ### Time Record (DB Import) is uninstalled.
[11/09 21:33:43   1062s] #NanoRoute Version 21.15-s110_1 NR220912-2004/21_15-UB
[11/09 21:33:43   1062s] #RTESIG:78da95d2c16ac3300c00d09df715c2ed2183b6b39438b18f1df49a8dd2ed5abcc54903a9
[11/09 21:33:43   1062s] #       03b173d8dfcf6c30e848e3d5573d2459d262f9b6db0323dca0583b447e4428f7445c21ad
[11/09 21:33:43   1062s] #       89f3ec91f01842af4fec7eb17c7e39609a036ef8f783a4ee7aed57303a338033deb7b679
[11/09 21:33:43   1062s] #       f871a424d4ba730692f7beef56507d5a7d6e3fa032b51e3bff87674241c8d75a6f1a334c
[11/09 21:33:43   1062s] #       66cc53057e187f134e10e49c2eab4e2124799168be33c42cbd890b7e0b172a8f779c1722
[11/09 21:33:43   1062s] #       8e8aa200b62d0fbbb2dc32489c1f42f00a5508ecd436a78893928039af6da5872a5863c7
[11/09 21:33:43   1062s] #       f3359902b3bd35738ab82c622b0c26ba660a771a3794fee78f84198198bf3c0ab38dce9f
[11/09 21:33:43   1062s] #       500a60b162328f373e3b80bb2f07922196
[11/09 21:33:43   1062s] #
[11/09 21:33:43   1062s] #Using multithreading with 2 threads.
[11/09 21:33:43   1062s] ### Time Record (Data Preparation) is installed.
[11/09 21:33:43   1062s] #Start routing data preparation on Sat Nov  9 21:33:43 2024
[11/09 21:33:43   1062s] #
[11/09 21:33:43   1062s] #Minimum voltage of a net in the design = 0.000.
[11/09 21:33:43   1062s] #Maximum voltage of a net in the design = 1.980.
[11/09 21:33:43   1062s] #Voltage range [0.000 - 1.980] has 15621 nets.
[11/09 21:33:43   1062s] #Voltage range [1.620 - 1.980] has 1 net.
[11/09 21:33:43   1062s] #Voltage range [0.000 - 0.000] has 1 net.
[11/09 21:33:43   1062s] #Build and mark too close pins for the same net.
[11/09 21:33:43   1062s] ### Time Record (Cell Pin Access) is installed.
[11/09 21:33:43   1062s] #Initial pin access analysis.
[11/09 21:33:43   1062s] #Detail pin access analysis.
[11/09 21:33:43   1062s] ### Time Record (Cell Pin Access) is uninstalled.
[11/09 21:33:43   1062s] # METAL1       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.48500
[11/09 21:33:43   1062s] # METAL2       V   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
[11/09 21:33:43   1062s] # METAL3       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
[11/09 21:33:43   1062s] # METAL4       V   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
[11/09 21:33:43   1062s] # METAL5       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
[11/09 21:33:43   1062s] # METAL6       V   Track-Pitch = 1.12000    Line-2-Via Pitch = 0.95000
[11/09 21:33:43   1062s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1983.25 (MB), peak = 2402.11 (MB)
[11/09 21:33:43   1062s] #Regenerating Ggrids automatically.
[11/09 21:33:43   1062s] #Auto generating G-grids with size=20 tracks, using layer METAL2's pitch = 0.56000.
[11/09 21:33:43   1062s] #Using automatically generated G-grids.
[11/09 21:33:43   1062s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[11/09 21:33:43   1063s] #Done routing data preparation.
[11/09 21:33:43   1063s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1985.00 (MB), peak = 2402.11 (MB)
[11/09 21:33:43   1063s] ### Time Record (Data Preparation) is uninstalled.
[11/09 21:33:43   1063s] ### Time Record (Detail Routing) is installed.
[11/09 21:33:44   1063s] ### drc_pitch = 3520 ( 1.76000 um) drc_range = 2730 ( 1.36500 um) route_pitch = 3520 ( 1.76000 um) patch_pitch = 18480 ( 9.24000 um) top_route_layer = 4 top_pin_layer = 4
[11/09 21:33:44   1063s] #
[11/09 21:33:44   1063s] #Start Detail Routing..
[11/09 21:33:44   1063s] #start initial detail routing ...
[11/09 21:33:44   1063s] ### Design has 0 dirty nets, has valid drcs
[11/09 21:33:44   1063s] ### Routing stats:
[11/09 21:33:44   1063s] #   number of violations = 0
[11/09 21:33:44   1063s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1985.25 (MB), peak = 2402.11 (MB)
[11/09 21:33:44   1063s] #Complete Detail Routing.
[11/09 21:33:44   1063s] #Total wire length = 705183 um.
[11/09 21:33:44   1063s] #Total half perimeter of net bounding box = 632763 um.
[11/09 21:33:44   1063s] #Total wire length on LAYER METAL1 = 0 um.
[11/09 21:33:44   1063s] #Total wire length on LAYER METAL2 = 178610 um.
[11/09 21:33:44   1063s] #Total wire length on LAYER METAL3 = 350923 um.
[11/09 21:33:44   1063s] #Total wire length on LAYER METAL4 = 175650 um.
[11/09 21:33:44   1063s] #Total wire length on LAYER METAL5 = 0 um.
[11/09 21:33:44   1063s] #Total wire length on LAYER METAL6 = 0 um.
[11/09 21:33:44   1063s] #Total number of vias = 91058
[11/09 21:33:44   1063s] #Up-Via Summary (total 91058):
[11/09 21:33:44   1063s] #           
[11/09 21:33:44   1063s] #-----------------------
[11/09 21:33:44   1063s] # METAL1          46903
[11/09 21:33:44   1063s] # METAL2          33174
[11/09 21:33:44   1063s] # METAL3          10981
[11/09 21:33:44   1063s] #-----------------------
[11/09 21:33:44   1063s] #                 91058 
[11/09 21:33:44   1063s] #
[11/09 21:33:44   1063s] #Total number of DRC violations = 0
[11/09 21:33:44   1063s] ### Time Record (Detail Routing) is uninstalled.
[11/09 21:33:44   1063s] #Cpu time = 00:00:01
[11/09 21:33:44   1063s] #Elapsed time = 00:00:01
[11/09 21:33:44   1063s] #Increased memory = 6.42 (MB)
[11/09 21:33:44   1063s] #Total memory = 1985.25 (MB)
[11/09 21:33:44   1063s] #Peak memory = 2402.11 (MB)
[11/09 21:33:44   1063s] ### Time Record (Antenna Fixing) is installed.
[11/09 21:33:44   1063s] #
[11/09 21:33:44   1063s] #start routing for process antenna violation fix ...
[11/09 21:33:44   1063s] ### drc_pitch = 3520 ( 1.76000 um) drc_range = 2730 ( 1.36500 um) route_pitch = 3520 ( 1.76000 um) patch_pitch = 18480 ( 9.24000 um) top_route_layer = 4 top_pin_layer = 4
[11/09 21:33:45   1065s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1984.80 (MB), peak = 2402.11 (MB)
[11/09 21:33:45   1065s] #
[11/09 21:33:45   1065s] #Total wire length = 705186 um.
[11/09 21:33:45   1065s] #Total half perimeter of net bounding box = 632763 um.
[11/09 21:33:45   1065s] #Total wire length on LAYER METAL1 = 0 um.
[11/09 21:33:45   1065s] #Total wire length on LAYER METAL2 = 178603 um.
[11/09 21:33:45   1065s] #Total wire length on LAYER METAL3 = 350924 um.
[11/09 21:33:45   1065s] #Total wire length on LAYER METAL4 = 175659 um.
[11/09 21:33:45   1065s] #Total wire length on LAYER METAL5 = 0 um.
[11/09 21:33:45   1065s] #Total wire length on LAYER METAL6 = 0 um.
[11/09 21:33:45   1065s] #Total number of vias = 91070
[11/09 21:33:45   1065s] #Up-Via Summary (total 91070):
[11/09 21:33:45   1065s] #           
[11/09 21:33:45   1065s] #-----------------------
[11/09 21:33:45   1065s] # METAL1          46903
[11/09 21:33:45   1065s] # METAL2          33176
[11/09 21:33:45   1065s] # METAL3          10991
[11/09 21:33:45   1065s] #-----------------------
[11/09 21:33:45   1065s] #                 91070 
[11/09 21:33:45   1065s] #
[11/09 21:33:45   1065s] #Total number of DRC violations = 0
[11/09 21:33:45   1065s] #Total number of process antenna violations = 3
[11/09 21:33:45   1065s] #Total number of net violated process antenna rule = 3
[11/09 21:33:45   1065s] #
[11/09 21:33:45   1066s] #
[11/09 21:33:45   1066s] # start diode insertion for process antenna violation fix ...
[11/09 21:33:45   1066s] # output diode eco list to '.nano_eco_diode.list1'.
[11/09 21:33:45   1066s] #
[11/09 21:33:45   1066s] OPERPROF: Starting DPlace-Init at level 1, MEM:2850.2M, EPOCH TIME: 1731213225.720947
[11/09 21:33:45   1066s] Processing tracks to init pin-track alignment.
[11/09 21:33:45   1066s] z: 2, totalTracks: 1
[11/09 21:33:45   1066s] z: 4, totalTracks: 1
[11/09 21:33:45   1066s] z: 6, totalTracks: 1
[11/09 21:33:45   1066s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/09 21:33:45   1066s] All LLGs are deleted
[11/09 21:33:45   1066s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:33:45   1066s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:33:45   1066s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2850.2M, EPOCH TIME: 1731213225.728078
[11/09 21:33:45   1066s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2850.2M, EPOCH TIME: 1731213225.728172
[11/09 21:33:45   1066s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2850.2M, EPOCH TIME: 1731213225.732067
[11/09 21:33:45   1066s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:33:45   1066s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:33:45   1066s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2866.2M, EPOCH TIME: 1731213225.733258
[11/09 21:33:45   1066s] Max number of tech site patterns supported in site array is 256.
[11/09 21:33:45   1066s] Core basic site is core7T
[11/09 21:33:45   1066s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2866.2M, EPOCH TIME: 1731213225.734794
[11/09 21:33:45   1066s] After signature check, allow fast init is true, keep pre-filter is true.
[11/09 21:33:45   1066s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/09 21:33:45   1066s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.003, REAL:0.002, MEM:2874.2M, EPOCH TIME: 1731213225.736518
[11/09 21:33:45   1066s] Fast DP-INIT is on for default
[11/09 21:33:45   1066s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:33:45   1066s] Atter site array init, number of instance map data is 0.
[11/09 21:33:45   1066s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.011, REAL:0.008, MEM:2874.2M, EPOCH TIME: 1731213225.741007
[11/09 21:33:45   1066s] 
[11/09 21:33:45   1066s]  Pre_CCE_Colorizing is not ON! (0:0:27:0)
[11/09 21:33:45   1066s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.016, MEM:2858.2M, EPOCH TIME: 1731213225.748504
[11/09 21:33:45   1066s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2858.2M, EPOCH TIME: 1731213225.748564
[11/09 21:33:45   1066s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2858.2M, EPOCH TIME: 1731213225.748816
[11/09 21:33:45   1066s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2858.2MB).
[11/09 21:33:45   1066s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.039, REAL:0.036, MEM:2858.2M, EPOCH TIME: 1731213225.756496
[11/09 21:33:45   1066s] # ** Added 4 diode instances.
[11/09 21:33:45   1066s] # Distance statistics from ideal location:
[11/09 21:33:45   1066s] #     Max (X+Y): 13.825 microns
[11/09 21:33:45   1066s] #    Mean (X+Y): 7.346 microns
[11/09 21:33:45   1066s] #
[11/09 21:33:45   1066s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2861.3M, EPOCH TIME: 1731213225.781559
[11/09 21:33:45   1066s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:15786).
[11/09 21:33:45   1066s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:33:45   1066s] All LLGs are deleted
[11/09 21:33:45   1066s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:33:45   1066s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:33:45   1066s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2861.3M, EPOCH TIME: 1731213225.785733
[11/09 21:33:45   1066s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2861.3M, EPOCH TIME: 1731213225.785806
[11/09 21:33:45   1066s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.005, REAL:0.005, MEM:2858.3M, EPOCH TIME: 1731213225.786588
[11/09 21:33:45   1066s] # 4 diode(s) added
[11/09 21:33:45   1066s] # 0 old filler cell(s) deleted
[11/09 21:33:45   1066s] # 0 new filler cell(s) added
[11/09 21:33:45   1066s] #
[11/09 21:33:45   1066s] ### after diode insertion design signature (134): cell=1204719608 placement=2121870566
[11/09 21:33:48   1071s] #cpu time = 00:00:05, elapsed time = 00:00:03, memory = 1986.11 (MB), peak = 2402.11 (MB)
[11/09 21:33:48   1071s] #
[11/09 21:33:48   1071s] #Total wire length = 705187 um.
[11/09 21:33:48   1071s] #Total half perimeter of net bounding box = 632774 um.
[11/09 21:33:48   1071s] #Total wire length on LAYER METAL1 = 0 um.
[11/09 21:33:48   1071s] #Total wire length on LAYER METAL2 = 178601 um.
[11/09 21:33:48   1071s] #Total wire length on LAYER METAL3 = 350922 um.
[11/09 21:33:48   1071s] #Total wire length on LAYER METAL4 = 175664 um.
[11/09 21:33:48   1071s] #Total wire length on LAYER METAL5 = 0 um.
[11/09 21:33:48   1071s] #Total wire length on LAYER METAL6 = 0 um.
[11/09 21:33:48   1071s] #Total number of vias = 91077
[11/09 21:33:48   1071s] #Up-Via Summary (total 91077):
[11/09 21:33:48   1071s] #           
[11/09 21:33:48   1071s] #-----------------------
[11/09 21:33:48   1071s] # METAL1          46907
[11/09 21:33:48   1071s] # METAL2          33177
[11/09 21:33:48   1071s] # METAL3          10993
[11/09 21:33:48   1071s] #-----------------------
[11/09 21:33:48   1071s] #                 91077 
[11/09 21:33:48   1071s] #
[11/09 21:33:48   1071s] #Total number of DRC violations = 0
[11/09 21:33:48   1071s] #Total number of process antenna violations = 0
[11/09 21:33:48   1071s] #Total number of net violated process antenna rule = 0
[11/09 21:33:48   1071s] #
[11/09 21:33:49   1072s] #
[11/09 21:33:49   1072s] #Total wire length = 705187 um.
[11/09 21:33:49   1072s] #Total half perimeter of net bounding box = 632774 um.
[11/09 21:33:49   1072s] #Total wire length on LAYER METAL1 = 0 um.
[11/09 21:33:49   1072s] #Total wire length on LAYER METAL2 = 178601 um.
[11/09 21:33:49   1072s] #Total wire length on LAYER METAL3 = 350922 um.
[11/09 21:33:49   1072s] #Total wire length on LAYER METAL4 = 175664 um.
[11/09 21:33:49   1072s] #Total wire length on LAYER METAL5 = 0 um.
[11/09 21:33:49   1072s] #Total wire length on LAYER METAL6 = 0 um.
[11/09 21:33:49   1072s] #Total number of vias = 91077
[11/09 21:33:49   1072s] #Up-Via Summary (total 91077):
[11/09 21:33:49   1072s] #           
[11/09 21:33:49   1072s] #-----------------------
[11/09 21:33:49   1072s] # METAL1          46907
[11/09 21:33:49   1072s] # METAL2          33177
[11/09 21:33:49   1072s] # METAL3          10993
[11/09 21:33:49   1072s] #-----------------------
[11/09 21:33:49   1072s] #                 91077 
[11/09 21:33:49   1072s] #
[11/09 21:33:49   1072s] #Total number of DRC violations = 0
[11/09 21:33:49   1072s] #Total number of process antenna violations = 0
[11/09 21:33:49   1072s] #Total number of net violated process antenna rule = 0
[11/09 21:33:49   1072s] #
[11/09 21:33:49   1072s] ### Time Record (Antenna Fixing) is uninstalled.
[11/09 21:33:49   1072s] ### detail_route design signature (154): route=1210604570 flt_obj=0 vio=1905142130 shield_wire=1
[11/09 21:33:49   1072s] ### Time Record (DB Export) is installed.
[11/09 21:33:49   1072s] ### export design design signature (155): route=1210604570 fixed_route=1647647617 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=954372232 dirty_area=0 del_dirty_area=0 cell=1204719608 placement=2121870566 pin_access=1096283247 inst_pattern=1
[11/09 21:33:49   1073s] #	no debugging net set
[11/09 21:33:49   1073s] ### Time Record (DB Export) is uninstalled.
[11/09 21:33:49   1073s] ### Time Record (Post Callback) is installed.
[11/09 21:33:49   1073s] ### Time Record (Post Callback) is uninstalled.
[11/09 21:33:49   1073s] #
[11/09 21:33:49   1073s] #detailRoute statistics:
[11/09 21:33:49   1073s] #Cpu time = 00:00:11
[11/09 21:33:49   1073s] #Elapsed time = 00:00:07
[11/09 21:33:49   1073s] #Increased memory = -3.11 (MB)
[11/09 21:33:49   1073s] #Total memory = 1979.68 (MB)
[11/09 21:33:49   1073s] #Peak memory = 2402.11 (MB)
[11/09 21:33:49   1073s] #Number of warnings = 0
[11/09 21:33:49   1073s] #Total number of warnings = 7
[11/09 21:33:49   1073s] #Number of fails = 0
[11/09 21:33:49   1073s] #Total number of fails = 0
[11/09 21:33:49   1073s] #Complete detailRoute on Sat Nov  9 21:33:49 2024
[11/09 21:33:49   1073s] #
[11/09 21:33:49   1073s] ### Time Record (detailRoute) is uninstalled.
[11/09 21:33:49   1073s] #Default setup view is reset to wc.
[11/09 21:33:49   1073s] AAE_INFO: Post Route call back at the end of routeDesign
[11/09 21:33:49   1073s] #routeDesign: cpu time = 00:02:47, elapsed time = 00:01:34, memory = 1978.79 (MB), peak = 2402.11 (MB)
[11/09 21:33:49   1073s] *** Message Summary: 0 warning(s), 0 error(s)
[11/09 21:33:49   1073s] 
[11/09 21:33:49   1073s] ### Time Record (routeDesign) is uninstalled.
[11/09 21:33:49   1073s] ### 
[11/09 21:33:49   1073s] ###   Scalability Statistics
[11/09 21:33:49   1073s] ### 
[11/09 21:33:49   1073s] ### --------------------------------+----------------+----------------+----------------+
[11/09 21:33:49   1073s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[11/09 21:33:49   1073s] ### --------------------------------+----------------+----------------+----------------+
[11/09 21:33:49   1073s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[11/09 21:33:49   1073s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[11/09 21:33:49   1073s] ###   Timing Data Generation        |        00:00:04|        00:00:03|             1.3|
[11/09 21:33:49   1073s] ###   DB Import                     |        00:00:01|        00:00:01|             1.0|
[11/09 21:33:49   1073s] ###   DB Export                     |        00:00:01|        00:00:01|             1.0|
[11/09 21:33:49   1073s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[11/09 21:33:49   1073s] ###   Data Preparation              |        00:00:01|        00:00:01|             1.2|
[11/09 21:33:49   1073s] ###   Global Routing                |        00:00:12|        00:00:11|             1.1|
[11/09 21:33:49   1073s] ###   Track Assignment              |        00:00:03|        00:00:03|             1.2|
[11/09 21:33:49   1073s] ###   Detail Routing                |        00:01:24|        00:00:43|             2.0|
[11/09 21:33:49   1073s] ###   Antenna Fixing                |        00:00:44|        00:00:23|             1.9|
[11/09 21:33:49   1073s] ###   Post Route Wire Spreading     |        00:00:15|        00:00:08|             1.9|
[11/09 21:33:49   1073s] ###   Entire Command                |        00:02:47|        00:01:34|             1.8|
[11/09 21:33:49   1073s] ### --------------------------------+----------------+----------------+----------------+
[11/09 21:33:49   1073s] ### 
[11/09 21:33:49   1073s] All 15475 nets 47194 terms of cell soc_top are properly connected
[11/09 21:33:49   1073s] <CMD> saveDesign DBS/soc_top-routed.enc
[11/09 21:33:50   1073s] #% Begin save design ... (date=11/09 21:33:49, mem=1978.8M)
[11/09 21:33:50   1073s] % Begin Save ccopt configuration ... (date=11/09 21:33:50, mem=1978.8M)
[11/09 21:33:50   1073s] % End Save ccopt configuration ... (date=11/09 21:33:50, total cpu=0:00:00.1, real=0:00:00.0, peak res=1978.8M, current mem=1977.8M)
[11/09 21:33:50   1073s] % Begin Save netlist data ... (date=11/09 21:33:50, mem=1977.8M)
[11/09 21:33:50   1073s] Writing Binary DB to DBS/soc_top-routed.enc.dat/vbin/soc_top.v.bin in multi-threaded mode...
[11/09 21:33:50   1073s] % End Save netlist data ... (date=11/09 21:33:50, total cpu=0:00:00.1, real=0:00:00.0, peak res=1977.8M, current mem=1977.8M)
[11/09 21:33:50   1073s] Saving symbol-table file ...
[11/09 21:33:50   1073s] Saving congestion map file DBS/soc_top-routed.enc.dat/soc_top.route.congmap.gz ...
[11/09 21:33:50   1073s] % Begin Save AAE data ... (date=11/09 21:33:50, mem=1978.2M)
[11/09 21:33:50   1073s] Saving AAE Data ...
[11/09 21:33:50   1073s] AAE DB initialization (MEM=2851.46 CPU=0:00:00.0 REAL=0:00:00.0) 
[11/09 21:33:50   1073s] % End Save AAE data ... (date=11/09 21:33:50, total cpu=0:00:00.1, real=0:00:00.0, peak res=1981.6M, current mem=1981.6M)
[11/09 21:33:50   1073s] Saving preference file DBS/soc_top-routed.enc.dat/gui.pref.tcl ...
[11/09 21:33:51   1073s] Saving mode setting ...
[11/09 21:33:51   1073s] Saving global file ...
[11/09 21:33:51   1073s] % Begin Save floorplan data ... (date=11/09 21:33:51, mem=1981.7M)
[11/09 21:33:51   1073s] Saving floorplan file ...
[11/09 21:33:51   1074s] % End Save floorplan data ... (date=11/09 21:33:51, total cpu=0:00:00.1, real=0:00:00.0, peak res=1981.7M, current mem=1981.7M)
[11/09 21:33:51   1074s] Saving PG file DBS/soc_top-routed.enc.dat/soc_top.pg.gz, version#2, (Created by Innovus v21.15-s110_1 on Sat Nov  9 21:33:51 2024)
[11/09 21:33:51   1074s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2851.0M) ***
[11/09 21:33:51   1074s] Saving Drc markers ...
[11/09 21:33:51   1074s] ... No Drc file written since there is no markers found.
[11/09 21:33:51   1074s] % Begin Save placement data ... (date=11/09 21:33:51, mem=1981.7M)
[11/09 21:33:51   1074s] ** Saving stdCellPlacement_binary (version# 2) ...
[11/09 21:33:51   1074s] Save Adaptive View Pruning View Names to Binary file
[11/09 21:33:51   1074s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2854.0M) ***
[11/09 21:33:52   1074s] % End Save placement data ... (date=11/09 21:33:51, total cpu=0:00:00.1, real=0:00:01.0, peak res=1981.7M, current mem=1981.7M)
[11/09 21:33:52   1074s] % Begin Save routing data ... (date=11/09 21:33:52, mem=1981.7M)
[11/09 21:33:52   1074s] Saving route file ...
[11/09 21:33:52   1074s] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=2851.0M) ***
[11/09 21:33:52   1074s] % End Save routing data ... (date=11/09 21:33:52, total cpu=0:00:00.2, real=0:00:00.0, peak res=1981.8M, current mem=1981.8M)
[11/09 21:33:52   1074s] Saving property file DBS/soc_top-routed.enc.dat/soc_top.prop
[11/09 21:33:52   1074s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2854.0M) ***
[11/09 21:33:52   1074s] #Saving pin access data to file DBS/soc_top-routed.enc.dat/soc_top.apa ...
[11/09 21:33:52   1074s] #
[11/09 21:33:52   1074s] % Begin Save power constraints data ... (date=11/09 21:33:52, mem=1981.8M)
[11/09 21:33:52   1074s] % End Save power constraints data ... (date=11/09 21:33:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=1981.8M, current mem=1981.8M)
[11/09 21:33:53   1074s] Generated self-contained design soc_top-routed.enc.dat
[11/09 21:33:53   1074s] #% End save design ... (date=11/09 21:33:53, total cpu=0:00:01.1, real=0:00:03.0, peak res=1982.1M, current mem=1982.1M)
[11/09 21:33:53   1074s] *** Message Summary: 0 warning(s), 0 error(s)
[11/09 21:33:53   1074s] 
[11/09 21:33:53   1074s] <CMD> setLayerPreference node_net -isVisible 1
[11/09 21:33:53   1074s] <CMD> setLayerPreference node_net -isVisible 0
[11/09 21:33:53   1074s] <CMD> setLayerPreference node_net -isVisible 1
[11/09 21:33:53   1074s] <CMD> setLayerPreference net -isVisible 0
[11/09 21:36:10   1088s] <CMD> setLayerPreference node_net -isVisible 1
[11/09 21:36:28   1090s] <CMD> verifyConnectivity -type all -report ./RPT/connectivity.rpt
[11/09 21:36:28   1090s] VERIFY_CONNECTIVITY use new engine.
[11/09 21:36:28   1090s] 
[11/09 21:36:28   1090s] ******** Start: VERIFY CONNECTIVITY ********
[11/09 21:36:28   1090s] Start Time: Sat Nov  9 21:36:28 2024
[11/09 21:36:28   1090s] 
[11/09 21:36:28   1090s] Design Name: soc_top
[11/09 21:36:28   1090s] Database Units: 2000
[11/09 21:36:28   1090s] Design Boundary: (0.0000, 0.0000) (1696.7200, 1536.5600)
[11/09 21:36:28   1090s] Error Limit = 1000; Warning Limit = 50
[11/09 21:36:28   1090s] Check all nets
[11/09 21:36:28   1090s] Use 2 pthreads
[11/09 21:36:29   1091s] 
[11/09 21:36:29   1091s] Begin Summary 
[11/09 21:36:29   1091s]   Found no problems or warnings.
[11/09 21:36:29   1091s] End Summary
[11/09 21:36:29   1091s] 
[11/09 21:36:29   1091s] End Time: Sat Nov  9 21:36:29 2024
[11/09 21:36:29   1091s] Time Elapsed: 0:00:01.0
[11/09 21:36:29   1091s] 
[11/09 21:36:29   1091s] ******** End: VERIFY CONNECTIVITY ********
[11/09 21:36:29   1091s]   Verification Complete : 0 Viols.  0 Wrngs.
[11/09 21:36:29   1091s]   (CPU Time: 0:00:00.6  MEM: 0.000M)
[11/09 21:36:29   1091s] 
[11/09 21:36:29   1091s]  *** Starting Verify Geometry (MEM: 2851.1) ***
[11/09 21:36:29   1091s] 
[11/09 21:36:29   1091s] **WARN: (IMPVFG-257):	setVerifyGeometryMode/verifyGeometry command is obsolete and should not be used any more. It still works in this release but will be removed in future release. You should change to use set_verify_drc_mode/verify_drc which is the replacement tool for verifyGeometry.
[11/09 21:36:29   1091s]   VERIFY GEOMETRY ...... Starting Verification
[11/09 21:36:29   1091s]   VERIFY GEOMETRY ...... Initializing
[11/09 21:36:29   1091s]   VERIFY GEOMETRY ...... Deleting Existing Violations
[11/09 21:36:29   1091s]   VERIFY GEOMETRY ...... Creating Sub-Areas
[11/09 21:36:29   1091s]                   ...... bin size: 8320
[11/09 21:36:29   1091s] Multi-CPU acceleration using 2 CPU(s).
[11/09 21:36:29   1091s] <CMD> saveDrc /tmp/innovus_temp_4732_lnissrv4_u1500738_Zyg4BO/vergQTmp6Vvix9/qthread_src.drc
[11/09 21:36:29   1091s] Saving Drc markers ...
[11/09 21:36:29   1091s] ... No Drc file written since there is no markers found.
[11/09 21:36:29   1091s] <CMD> clearDrc
[11/09 21:36:29   1091s]   VERIFY GEOMETRY ...... SubArea : 1 of 4  Thread : 0
[11/09 21:36:29   1091s]   VERIFY GEOMETRY ...... SubArea : 2 of 4  Thread : 1
[11/09 21:36:29   1091s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[11/09 21:36:29   1091s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[11/09 21:36:29   1091s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[11/09 21:36:29   1091s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[11/09 21:36:29   1091s]   VERIFY GEOMETRY ...... SubArea : 3 of 4  Thread : 0
[11/09 21:36:29   1091s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[11/09 21:36:29   1091s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[11/09 21:36:29   1091s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[11/09 21:36:29   1091s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[11/09 21:36:29   1091s]   VERIFY GEOMETRY ...... SubArea : 4 of 4  Thread : 1
[11/09 21:36:29   1091s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[11/09 21:36:29   1091s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[11/09 21:36:29   1091s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[11/09 21:36:29   1091s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[11/09 21:36:29   1091s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[11/09 21:36:29   1091s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[11/09 21:36:29   1091s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[11/09 21:36:29   1091s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[11/09 21:36:31   1095s] VG: elapsed time: 2.00
[11/09 21:36:31   1095s] Begin Summary ...
[11/09 21:36:31   1095s]   Cells       : 0
[11/09 21:36:31   1095s]   SameNet     : 0
[11/09 21:36:31   1095s]   Wiring      : 0
[11/09 21:36:31   1095s]   Antenna     : 0
[11/09 21:36:31   1095s]   Short       : 0
[11/09 21:36:31   1095s]   Overlap     : 0
[11/09 21:36:31   1095s] End Summary
[11/09 21:36:31   1095s] 
[11/09 21:36:31   1095s]   Verification Complete : 0 Viols.  0 Wrngs.
[11/09 21:36:31   1095s] 
[11/09 21:36:31   1095s] **********End: VERIFY GEOMETRY**********
[11/09 21:36:31   1095s]  *** verify geometry (CPU: 0:00:04.1  MEM: 415.6M)
[11/09 21:36:31   1095s] 
[11/09 21:36:31   1095s] <CMD> set_verify_drc_mode -check_only regular
[11/09 21:36:31   1095s] <CMD> verify_drc -report ./RPT/geometry.rpt
[11/09 21:36:31   1095s] #-check_only regular                     # enums={all regular special selected_net selected cell default}, default=regular+special, user setting
[11/09 21:36:31   1095s] #-check_same_via_cell true               # bool, default=false, user setting
[11/09 21:36:31   1095s] #-report ./RPT/geometry.rpt              # string, default="", user setting
[11/09 21:36:31   1095s]  *** Starting Verify DRC (MEM: 3107.2) ***
[11/09 21:36:31   1095s] 
[11/09 21:36:32   1095s] ### import design signature (156): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1096283247 inst_pattern=1
[11/09 21:36:32   1095s]   VERIFY DRC ...... Starting Verification
[11/09 21:36:32   1095s]   VERIFY DRC ...... Initializing
[11/09 21:36:32   1095s]   VERIFY DRC ...... Deleting Existing Violations
[11/09 21:36:32   1095s]   VERIFY DRC ...... Creating Sub-Areas
[11/09 21:36:32   1095s]   VERIFY DRC ...... Using new threading
[11/09 21:36:32   1095s]  VERIFY DRC ...... Sub-Area: {485.760 0.000 728.640 220.800} 3 of 49  Thread : 1
[11/09 21:36:32   1095s]  VERIFY DRC ...... Sub-Area: {728.640 0.000 971.520 220.800} 4 of 49  Thread : 1
[11/09 21:36:32   1095s]  VERIFY DRC ...... Sub-Area: {971.520 0.000 1214.400 220.800} 5 of 49  Thread : 1
[11/09 21:36:32   1095s]  VERIFY DRC ...... Sub-Area: {242.880 0.000 485.760 220.800} 2 of 49  Thread : 0
[11/09 21:36:32   1095s]  VERIFY DRC ...... Sub-Area: {1457.280 0.000 1696.720 220.800} 7 of 49  Thread : 1
[11/09 21:36:32   1095s]  VERIFY DRC ...... Sub-Area: {728.640 220.800 971.520 441.600} 11 of 49  Thread : 1
[11/09 21:36:32   1095s]  VERIFY DRC ...... Sub-Area: {242.880 220.800 485.760 441.600} 9 of 49  Thread : 0
[11/09 21:36:32   1095s]  VERIFY DRC ...... Sub-Area: {971.520 220.800 1214.400 441.600} 12 of 49  Thread : 1
[11/09 21:36:32   1095s]  VERIFY DRC ...... Sub-Area: {485.760 220.800 728.640 441.600} 10 of 49  Thread : 1
[11/09 21:36:32   1095s]  VERIFY DRC ...... Sub-Area: {1214.400 220.800 1457.280 441.600} 13 of 49  Thread : 1
[11/09 21:36:32   1095s]  VERIFY DRC ...... Sub-Area: {1457.280 220.800 1696.720 441.600} 14 of 49  Thread : 1
[11/09 21:36:32   1095s]  VERIFY DRC ...... Sub-Area: {0.000 220.800 242.880 441.600} 8 of 49  Thread : 0
[11/09 21:36:32   1095s]  VERIFY DRC ...... Sub-Area: {0.000 441.600 242.880 662.400} 15 of 49  Thread : 0
[11/09 21:36:32   1096s]  VERIFY DRC ...... Sub-Area: {485.760 441.600 728.640 662.400} 17 of 49  Thread : 1
[11/09 21:36:32   1096s]  VERIFY DRC ...... Sub-Area: {971.520 441.600 1214.400 662.400} 19 of 49  Thread : 0
[11/09 21:36:32   1096s]  VERIFY DRC ...... Sub-Area: {242.880 441.600 485.760 662.400} 16 of 49  Thread : 1
[11/09 21:36:32   1096s]  VERIFY DRC ...... Sub-Area: {1214.400 441.600 1457.280 662.400} 20 of 49  Thread : 1
[11/09 21:36:32   1096s]  VERIFY DRC ...... Sub-Area: {1457.280 441.600 1696.720 662.400} 21 of 49  Thread : 1
[11/09 21:36:32   1096s]  VERIFY DRC ...... Sub-Area: {0.000 662.400 242.880 883.200} 22 of 49  Thread : 1
[11/09 21:36:32   1096s]  VERIFY DRC ...... Sub-Area: {242.880 662.400 485.760 883.200} 23 of 49  Thread : 1
[11/09 21:36:32   1096s]  VERIFY DRC ...... Sub-Area: {728.640 441.600 971.520 662.400} 18 of 49  Thread : 0
[11/09 21:36:32   1096s]  VERIFY DRC ...... Sub-Area: {1214.400 662.400 1457.280 883.200} 27 of 49  Thread : 1
[11/09 21:36:32   1096s]  VERIFY DRC ...... Sub-Area: {485.760 662.400 728.640 883.200} 24 of 49  Thread : 0
[11/09 21:36:32   1096s]  VERIFY DRC ...... Sub-Area: {1457.280 662.400 1696.720 883.200} 28 of 49  Thread : 0
[11/09 21:36:32   1096s]  VERIFY DRC ...... Sub-Area: {0.000 883.200 242.880 1104.000} 29 of 49  Thread : 0
[11/09 21:36:32   1096s]  VERIFY DRC ...... Sub-Area: {242.880 883.200 485.760 1104.000} 30 of 49  Thread : 0
[11/09 21:36:32   1097s]  VERIFY DRC ...... Sub-Area: {485.760 883.200 728.640 1104.000} 31 of 49  Thread : 0
[11/09 21:36:32   1097s]  VERIFY DRC ...... Sub-Area: {1457.280 883.200 1696.720 1104.000} 35 of 49  Thread : 0
[11/09 21:36:32   1097s]  VERIFY DRC ...... Sub-Area: {0.000 1104.000 242.880 1324.800} 36 of 49  Thread : 0
[11/09 21:36:32   1097s]  VERIFY DRC ...... Sub-Area: {971.520 662.400 1214.400 883.200} 26 of 49  Thread : 1
[11/09 21:36:32   1097s]  VERIFY DRC ...... Sub-Area: {242.880 1104.000 485.760 1324.800} 37 of 49  Thread : 0
[11/09 21:36:32   1097s]  VERIFY DRC ...... Sub-Area: {1214.400 883.200 1457.280 1104.000} 34 of 49  Thread : 0
[11/09 21:36:32   1097s]  VERIFY DRC ...... Sub-Area: {485.760 1104.000 728.640 1324.800} 38 of 49  Thread : 0
[11/09 21:36:32   1097s]  VERIFY DRC ...... Sub-Area: {728.640 1104.000 971.520 1324.800} 39 of 49  Thread : 0
[11/09 21:36:32   1097s]  VERIFY DRC ...... Sub-Area: {971.520 1104.000 1214.400 1324.800} 40 of 49  Thread : 0
[11/09 21:36:32   1097s]  VERIFY DRC ...... Sub-Area: {1214.400 1104.000 1457.280 1324.800} 41 of 49  Thread : 0
[11/09 21:36:32   1097s]  VERIFY DRC ...... Sub-Area: {1457.280 1104.000 1696.720 1324.800} 42 of 49  Thread : 0
[11/09 21:36:32   1097s]  VERIFY DRC ...... Sub-Area: {0.000 1324.800 242.880 1536.560} 43 of 49  Thread : 0
[11/09 21:36:32   1097s]  VERIFY DRC ...... Sub-Area: {242.880 1324.800 485.760 1536.560} 44 of 49  Thread : 0
[11/09 21:36:32   1097s]  VERIFY DRC ...... Sub-Area: {485.760 1324.800 728.640 1536.560} 45 of 49  Thread : 0
[11/09 21:36:32   1097s]  VERIFY DRC ...... Sub-Area: {728.640 1324.800 971.520 1536.560} 46 of 49  Thread : 0
[11/09 21:36:32   1097s]  VERIFY DRC ...... Sub-Area: {971.520 1324.800 1214.400 1536.560} 47 of 49  Thread : 0
[11/09 21:36:32   1097s]  VERIFY DRC ...... Sub-Area: {1214.400 1324.800 1457.280 1536.560} 48 of 49  Thread : 0
[11/09 21:36:32   1097s]  VERIFY DRC ...... Sub-Area: {1457.280 1324.800 1696.720 1536.560} 49 of 49  Thread : 0
[11/09 21:36:33   1097s]  VERIFY DRC ...... Sub-Area: {728.640 662.400 971.520 883.200} 25 of 49  Thread : 1
[11/09 21:36:33   1097s]  VERIFY DRC ...... Sub-Area: {728.640 883.200 971.520 1104.000} 32 of 49  Thread : 1
[11/09 21:36:33   1097s]  VERIFY DRC ...... Thread : 0 finished.
[11/09 21:36:33   1097s]  VERIFY DRC ...... Sub-Area: {971.520 883.200 1214.400 1104.000} 33 of 49  Thread : 1
[11/09 21:36:33   1097s]  VERIFY DRC ...... Thread : 1 finished.
[11/09 21:36:33   1097s] 
[11/09 21:36:33   1097s]   Verification Complete : 0 Viols.
[11/09 21:36:33   1097s] 
[11/09 21:36:33   1097s]  *** End Verify DRC (CPU: 0:00:02.2  ELAPSED TIME: 1.00  MEM: 264.1M) ***
[11/09 21:36:33   1097s] 
[11/09 21:36:33   1097s] <CMD> verifyProcessAntenna -report ./RPT/antenna.rpt
[11/09 21:36:33   1097s] 
[11/09 21:36:33   1097s] ******* START VERIFY ANTENNA ********
[11/09 21:36:33   1097s] Report File: ./RPT/antenna.rpt
[11/09 21:36:33   1097s] LEF Macro File: soc_top.antenna.lef
[11/09 21:36:33   1098s] 5000 nets processed: 0 violations
[11/09 21:36:33   1098s] 10000 nets processed: 0 violations
[11/09 21:36:34   1098s] 15000 nets processed: 0 violations
[11/09 21:36:34   1098s] Verification Complete: 0 Violations
[11/09 21:36:34   1098s] ******* DONE VERIFY ANTENNA ********
[11/09 21:36:34   1098s] (CPU Time: 0:00:00.7  MEM: 0.000M)
[11/09 21:36:34   1098s] 
[11/09 21:36:34   1098s] <CMD> verifyProcessAntenna -report ./RPT/antenna.rpt
[11/09 21:36:34   1098s] 
[11/09 21:36:34   1098s] ******* START VERIFY ANTENNA ********
[11/09 21:36:34   1098s] Report File: ./RPT/antenna.rpt
[11/09 21:36:34   1098s] LEF Macro File: soc_top.antenna.lef
[11/09 21:36:34   1098s] 5000 nets processed: 0 violations
[11/09 21:36:34   1099s] 10000 nets processed: 0 violations
[11/09 21:36:34   1099s] 15000 nets processed: 0 violations
[11/09 21:36:34   1099s] Verification Complete: 0 Violations
[11/09 21:36:34   1099s] ******* DONE VERIFY ANTENNA ********
[11/09 21:36:34   1099s] (CPU Time: 0:00:00.7  MEM: 0.000M)
[11/09 21:36:34   1099s] 
[11/09 21:37:12   1103s] <CMD> reportNetStat > ./RPT/netlist_stats_final.rpt
[11/09 21:37:12   1103s] *** Statistics for net list soc_top ***
[11/09 21:37:12   1103s] Number of cells      = 15808
[11/09 21:37:12   1103s] Number of nets       = 15475
[11/09 21:37:12   1103s] Number of tri-nets   = 4
[11/09 21:37:12   1103s] Number of degen nets = 0
[11/09 21:37:12   1103s] Number of pins       = 47194
[11/09 21:37:12   1103s] Number of i/os       = 16
[11/09 21:37:12   1103s] 
[11/09 21:37:12   1103s] Number of nets with    2 terms = 10842 (70.1%)
[11/09 21:37:12   1103s] Number of nets with    3 terms = 2046 (13.2%)
[11/09 21:37:12   1103s] Number of nets with    4 terms = 1161 (7.5%)
[11/09 21:37:12   1103s] Number of nets with    5 terms = 403 (2.6%)
[11/09 21:37:12   1103s] Number of nets with    6 terms = 251 (1.6%)
[11/09 21:37:12   1103s] Number of nets with    7 terms = 223 (1.4%)
[11/09 21:37:12   1103s] Number of nets with    8 terms = 145 (0.9%)
[11/09 21:37:12   1103s] Number of nets with    9 terms = 98 (0.6%)
[11/09 21:37:12   1103s] Number of nets with >=10 terms = 306 (2.0%)
[11/09 21:37:12   1103s] 
[11/09 21:37:12   1103s] *** 28 Primitives used:
[11/09 21:37:12   1103s] Primitive RF2SH (2 insts)
[11/09 21:37:12   1103s] Primitive RA1SHD_RD (2 insts)
[11/09 21:37:12   1103s] Primitive pad_vdd (1 insts)
[11/09 21:37:12   1103s] Primitive pad_out (10 insts)
[11/09 21:37:12   1103s] Primitive pad_in (2 insts)
[11/09 21:37:12   1103s] Primitive pad_gnd (1 insts)
[11/09 21:37:12   1103s] Primitive pad_fill_8 (10 insts)
[11/09 21:37:12   1103s] Primitive pad_fill_4 (10 insts)
[11/09 21:37:12   1103s] Primitive pad_fill_32 (88 insts)
[11/09 21:37:12   1103s] Primitive pad_fill_2 (22 insts)
[11/09 21:37:12   1103s] Primitive pad_fill_005 (192 insts)
[11/09 21:37:12   1103s] Primitive pad_corner (4 insts)
[11/09 21:37:12   1103s] Primitive pad_bidirhe (4 insts)
[11/09 21:37:12   1103s] Primitive XOR2X1 (1725 insts)
[11/09 21:37:12   1103s] Primitive OR2X1 (615 insts)
[11/09 21:37:12   1103s] Primitive NOR2X1 (2794 insts)
[11/09 21:37:12   1103s] Primitive NAND3X1 (1481 insts)
[11/09 21:37:12   1103s] Primitive NAND2X1 (4529 insts)
[11/09 21:37:12   1103s] Primitive MUX2X1 (599 insts)
[11/09 21:37:12   1103s] Primitive INVX4 (10 insts)
[11/09 21:37:12   1103s] Primitive INVX2 (994 insts)
[11/09 21:37:12   1103s] Primitive INVX1 (1 insts)
[11/09 21:37:12   1103s] Primitive DFFQX1 (1190 insts)
[11/09 21:37:12   1103s] Primitive DFFQQBX1 (4 insts)
[11/09 21:37:12   1103s] Primitive DFFQBX1 (6 insts)
[11/09 21:37:12   1103s] Primitive BUFX1 (351 insts)
[11/09 21:37:12   1103s] Primitive ANTENNA (139 insts)
[11/09 21:37:12   1103s] Primitive AND2X1 (1022 insts)
[11/09 21:37:12   1103s] ************
[11/09 21:37:12   1103s] <CMD> report_area > ./RPT/area_final.rpt
[11/09 21:37:12   1103s] <CMD> report_timing > ${rpt_dir}/timing_final.rpt
[11/09 21:37:12   1103s] AAE_INFO: opIsDesignInPostRouteState() is 1
[11/09 21:37:12   1103s] AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
[11/09 21:37:12   1103s] AAE DB initialization (MEM=3108.22 CPU=0:00:00.0 REAL=0:00:00.0) 
[11/09 21:37:12   1103s] #################################################################################
[11/09 21:37:12   1103s] # Design Stage: PostRoute
[11/09 21:37:12   1103s] # Design Name: soc_top
[11/09 21:37:12   1103s] # Design Mode: 180nm
[11/09 21:37:12   1103s] # Analysis Mode: MMMC Non-OCV 
[11/09 21:37:12   1103s] # Parasitics Mode: No SPEF/RCDB 
[11/09 21:37:12   1103s] # Signoff Settings: SI Off 
[11/09 21:37:12   1103s] #################################################################################
[11/09 21:37:12   1103s] Extraction called for design 'soc_top' of instances=15808 and nets=15623 using extraction engine 'preRoute' .
[11/09 21:37:12   1103s] PreRoute RC Extraction called for design soc_top.
[11/09 21:37:12   1103s] RC Extraction called in multi-corner(2) mode.
[11/09 21:37:12   1103s] RCMode: PreRoute
[11/09 21:37:12   1103s]       RC Corner Indexes            0       1   
[11/09 21:37:12   1103s] Capacitance Scaling Factor   : 1.00000 1.00000 
[11/09 21:37:12   1103s] Resistance Scaling Factor    : 1.00000 1.00000 
[11/09 21:37:12   1103s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[11/09 21:37:12   1103s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[11/09 21:37:12   1103s] Shrink Factor                : 1.00000
[11/09 21:37:12   1103s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/09 21:37:12   1103s] Using capacitance table file ...
[11/09 21:37:12   1103s] 
[11/09 21:37:12   1103s] Trim Metal Layers:
[11/09 21:37:12   1103s] LayerId::1 widthSet size::4
[11/09 21:37:12   1103s] LayerId::2 widthSet size::4
[11/09 21:37:12   1103s] LayerId::3 widthSet size::4
[11/09 21:37:12   1103s] LayerId::4 widthSet size::4
[11/09 21:37:12   1103s] LayerId::5 widthSet size::4
[11/09 21:37:12   1103s] LayerId::6 widthSet size::3
[11/09 21:37:12   1103s] Updating RC grid for preRoute extraction ...
[11/09 21:37:12   1103s] eee: pegSigSF::1.070000
[11/09 21:37:12   1103s] Initializing multi-corner capacitance tables ... 
[11/09 21:37:12   1103s] Initializing multi-corner resistance tables ...
[11/09 21:37:12   1103s] eee: l::1 avDens::0.130419 usedTrk::3794.659821 availTrk::29095.804833 sigTrk::3794.659821
[11/09 21:37:12   1103s] eee: l::2 avDens::0.153661 usedTrk::4556.363011 availTrk::29652.017938 sigTrk::4556.363011
[11/09 21:37:12   1103s] eee: l::3 avDens::0.289720 usedTrk::8954.010834 availTrk::30905.751031 sigTrk::8954.010834
[11/09 21:37:12   1103s] eee: l::4 avDens::0.154428 usedTrk::4482.768234 availTrk::29028.129861 sigTrk::4482.768234
[11/09 21:37:12   1103s] eee: l::5 avDens::0.024396 usedTrk::840.185459 availTrk::34440.000000 sigTrk::840.185459
[11/09 21:37:12   1103s] eee: l::6 avDens::0.047566 usedTrk::802.443878 availTrk::16870.000000 sigTrk::802.443878
[11/09 21:37:12   1103s] {RT wc 0 4 4 0}
[11/09 21:37:12   1103s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.299066 uaWl=1.000000 uaWlH=0.240939 aWlH=0.000000 lMod=0 pMax=0.837800 pMod=82 wcR=0.555600 newSi=0.001600 wHLS=1.389000 siPrev=0 viaL=0.000000
[11/09 21:37:13   1103s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 2850.223M)
[11/09 21:37:13   1104s] Topological Sorting (REAL = 0:00:00.0, MEM = 2878.1M, InitMEM = 2877.1M)
[11/09 21:37:13   1104s] Calculate delays in BcWc mode...
[11/09 21:37:13   1104s] Start delay calculation (fullDC) (2 T). (MEM=2879.13)
[11/09 21:37:13   1104s] Start AAE Lib Loading. (MEM=2890.64)
[11/09 21:37:13   1104s] End AAE Lib Loading. (MEM=2909.72 CPU=0:00:00.0 Real=0:00:00.0)
[11/09 21:37:13   1104s] End AAE Lib Interpolated Model. (MEM=2909.72 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:37:14   1106s] Total number of fetched objects 15479
[11/09 21:37:14   1106s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[11/09 21:37:14   1106s] End delay calculation. (MEM=3016.19 CPU=0:00:01.7 REAL=0:00:01.0)
[11/09 21:37:14   1106s] End delay calculation (fullDC). (MEM=3016.19 CPU=0:00:02.2 REAL=0:00:01.0)
[11/09 21:37:14   1106s] *** CDM Built up (cpu=0:00:03.0  real=0:00:02.0  mem= 3016.2M) ***
[11/09 21:37:14   1106s] <CMD> summaryReport -noHtml -outfile ./RPT/summary_report.rpt
[11/09 21:37:14   1106s] Start to collect the design information.
[11/09 21:37:14   1106s] Build netlist information for Cell soc_top.
[11/09 21:37:14   1106s] Finished collecting the design information.
[11/09 21:37:14   1106s] Generating macro cells used in the design report.
[11/09 21:37:14   1106s] Generating standard cells used in the design report.
[11/09 21:37:14   1106s] Generating IO cells used in the design report.
[11/09 21:37:14   1106s] Analyze library ... 
[11/09 21:37:14   1106s] Analyze netlist ... 
[11/09 21:37:14   1106s] Generate no-driven nets information report.
[11/09 21:37:14   1106s] Analyze timing ... 
[11/09 21:37:14   1106s] Analyze floorplan/placement ... 
[11/09 21:37:14   1106s] All LLGs are deleted
[11/09 21:37:14   1106s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:37:14   1106s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:37:14   1106s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3000.2M, EPOCH TIME: 1731213434.816177
[11/09 21:37:14   1106s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3000.2M, EPOCH TIME: 1731213434.816293
[11/09 21:37:14   1106s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3000.2M, EPOCH TIME: 1731213434.823839
[11/09 21:37:14   1106s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:37:14   1106s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:37:14   1106s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3032.2M, EPOCH TIME: 1731213434.827352
[11/09 21:37:14   1106s] Max number of tech site patterns supported in site array is 256.
[11/09 21:37:14   1106s] Core basic site is core7T
[11/09 21:37:14   1106s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3032.2M, EPOCH TIME: 1731213434.829107
[11/09 21:37:14   1106s] After signature check, allow fast init is true, keep pre-filter is true.
[11/09 21:37:14   1106s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/09 21:37:14   1106s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.003, REAL:0.002, MEM:3048.2M, EPOCH TIME: 1731213434.831118
[11/09 21:37:14   1106s] Fast DP-INIT is on for default
[11/09 21:37:14   1106s] Atter site array init, number of instance map data is 0.
[11/09 21:37:14   1106s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.013, REAL:0.009, MEM:3048.2M, EPOCH TIME: 1731213434.836175
[11/09 21:37:14   1106s] 
[11/09 21:37:14   1106s]  Pre_CCE_Colorizing is not ON! (0:0:27:0)
[11/09 21:37:14   1106s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.026, REAL:0.022, MEM:3032.2M, EPOCH TIME: 1731213434.845635
[11/09 21:37:14   1106s] All LLGs are deleted
[11/09 21:37:14   1106s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:515).
[11/09 21:37:14   1106s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:37:14   1106s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3032.2M, EPOCH TIME: 1731213434.855979
[11/09 21:37:14   1106s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.003, REAL:0.003, MEM:3032.2M, EPOCH TIME: 1731213434.859286
[11/09 21:37:14   1106s] Analysis Routing ...
[11/09 21:37:14   1106s] Report saved in file ./RPT/summary_report.rpt
[11/09 21:37:22   1107s] <CMD> saveNetlist -includePowerGround -excludeLeafCell ./HDL/PLACED/soc_top_placed_virtuoso.v
[11/09 21:37:22   1107s] Writing Netlist "./HDL/PLACED/soc_top_placed_virtuoso.v" ...
[11/09 21:37:22   1107s] Pwr name (VDD).
[11/09 21:37:22   1107s] Gnd name (VSS).
[11/09 21:37:22   1107s] 1 Pwr names and 1 Gnd names.
[11/09 21:37:23   1107s] <CMD> saveNetlist -excludeLeafCell ../HDL/PLACED/soc_top_placed_modelsim.v
[11/09 21:37:23   1107s] ** NOTE: Created directory path '../HDL/PLACED' for file '../HDL/PLACED/soc_top_placed_modelsim.v'.
[11/09 21:37:23   1107s] Writing Netlist "../HDL/PLACED/soc_top_placed_modelsim.v" ...
[11/09 21:37:23   1107s] <CMD> write_sdf SDF/${design}_placed.sdf
[11/09 21:37:23   1107s] **WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_delay_calc'. This setting is recommended for generating SDF for functional  simulation applications.
[11/09 21:37:23   1107s] AAE_INFO: opIsDesignInPostRouteState() is 1
[11/09 21:37:23   1107s] #################################################################################
[11/09 21:37:23   1107s] # Design Stage: PostRoute
[11/09 21:37:23   1107s] # Design Name: soc_top
[11/09 21:37:23   1107s] # Design Mode: 180nm
[11/09 21:37:23   1107s] # Analysis Mode: MMMC Non-OCV 
[11/09 21:37:23   1107s] # Parasitics Mode: No SPEF/RCDB 
[11/09 21:37:23   1107s] # Signoff Settings: SI Off 
[11/09 21:37:23   1107s] #################################################################################
[11/09 21:37:23   1108s] Topological Sorting (REAL = 0:00:00.0, MEM = 3020.7M, InitMEM = 3020.7M)
[11/09 21:37:23   1108s] Start delay calculation (fullDC) (2 T). (MEM=3020.68)
[11/09 21:37:23   1108s] End AAE Lib Interpolated Model. (MEM=3032.29 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:37:25   1110s] Total number of fetched objects 15479
[11/09 21:37:26   1112s] Total number of fetched objects 15479
[11/09 21:37:26   1112s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[11/09 21:37:26   1112s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[11/09 21:37:26   1112s] End delay calculation. (MEM=3004.81 CPU=0:00:03.8 REAL=0:00:02.0)
[11/09 21:37:26   1112s] End delay calculation (fullDC). (MEM=3004.81 CPU=0:00:04.6 REAL=0:00:03.0)
[11/09 21:37:26   1112s] *** CDM Built up (cpu=0:00:05.0  real=0:00:03.0  mem= 3004.8M) ***
[11/09 21:37:26   1113s] <CMD> streamOut GDS/soc_top.gds -mapFile /research/ece/lnis-teaching/Designkits/tsmc180nm/pdk/captable/gds2.map -libName DesignLib -structureName soc_top -units 2000 -mode ALL
[11/09 21:37:26   1113s] Parse flat map file...
[11/09 21:37:26   1113s] ** NOTE: Created directory path 'GDS' for file 'GDS/soc_top.gds'.
[11/09 21:37:26   1113s] Writing GDSII file ...
[11/09 21:37:26   1113s] 	****** db unit per micron = 2000 ******
[11/09 21:37:26   1113s] 	****** output gds2 file unit per micron = 2000 ******
[11/09 21:37:26   1113s] 	****** unit scaling factor = 1 ******
[11/09 21:37:26   1113s] Output for instance
[11/09 21:37:26   1113s] Output for bump
[11/09 21:37:26   1113s] Output for physical terminals
[11/09 21:37:26   1113s] Output for logical terminals
[11/09 21:37:26   1113s] Output for regular nets
[11/09 21:37:26   1113s] Output for special nets and metal fills
[11/09 21:37:26   1113s] Output for via structure generation total number 85
[11/09 21:37:26   1113s] Statistics for GDS generated (version 3)
[11/09 21:37:26   1113s] ----------------------------------------
[11/09 21:37:26   1113s] Stream Out Layer Mapping Information:
[11/09 21:37:26   1113s] GDS Layer Number          GDS Layer Name
[11/09 21:37:26   1113s] ----------------------------------------
[11/09 21:37:26   1113s]     59                              COMP
[11/09 21:37:26   1113s]     62                           DIEAREA
[11/09 21:37:26   1113s]     39                             VIA56
[11/09 21:37:26   1113s]     45                            METAL6
[11/09 21:37:26   1113s]     32                             VIA45
[11/09 21:37:26   1113s]     38                            METAL6
[11/09 21:37:26   1113s]     44                            METAL5
[11/09 21:37:26   1113s]     29                             VIA34
[11/09 21:37:26   1113s]     33                            METAL5
[11/09 21:37:26   1113s]     43                            METAL4
[11/09 21:37:26   1113s]     31                            METAL4
[11/09 21:37:26   1113s]     28                            METAL3
[11/09 21:37:26   1113s]     16                            METAL1
[11/09 21:37:26   1113s]     18                            METAL2
[11/09 21:37:26   1113s]     13                             POLY1
[11/09 21:37:26   1113s]     15                              CONT
[11/09 21:37:26   1113s]     17                             VIA12
[11/09 21:37:26   1113s]     27                             VIA23
[11/09 21:37:26   1113s]     42                            METAL3
[11/09 21:37:26   1113s]     40                            METAL1
[11/09 21:37:26   1113s]     41                            METAL2
[11/09 21:37:26   1113s] 
[11/09 21:37:26   1113s] 
[11/09 21:37:26   1113s] Stream Out Information Processed for GDS version 3:
[11/09 21:37:26   1113s] Units: 2000 DBU
[11/09 21:37:26   1113s] 
[11/09 21:37:26   1113s] Object                             Count
[11/09 21:37:26   1113s] ----------------------------------------
[11/09 21:37:26   1113s] Instances                          15808
[11/09 21:37:26   1113s] 
[11/09 21:37:26   1113s] Ports/Pins                             0
[11/09 21:37:26   1113s] 
[11/09 21:37:26   1113s] Nets                              164482
[11/09 21:37:26   1113s]     metal layer METAL2             90822
[11/09 21:37:26   1113s]     metal layer METAL3             57077
[11/09 21:37:26   1113s]     metal layer METAL4             16583
[11/09 21:37:26   1113s] 
[11/09 21:37:26   1113s]     Via Instances                  91078
[11/09 21:37:26   1113s] 
[11/09 21:37:26   1113s] Special Nets                         505
[11/09 21:37:26   1113s]     metal layer METAL1               445
[11/09 21:37:26   1113s]     metal layer METAL2                 1
[11/09 21:37:26   1113s]     metal layer METAL3                 3
[11/09 21:37:26   1113s]     metal layer METAL4                 1
[11/09 21:37:26   1113s]     metal layer METAL5                27
[11/09 21:37:26   1113s]     metal layer METAL6                28
[11/09 21:37:26   1113s] 
[11/09 21:37:26   1113s]     Via Instances                   8676
[11/09 21:37:26   1113s] 
[11/09 21:37:26   1113s] Metal Fills                            0
[11/09 21:37:26   1113s] 
[11/09 21:37:26   1113s]     Via Instances                      0
[11/09 21:37:26   1113s] 
[11/09 21:37:26   1113s] Metal FillOPCs                         0
[11/09 21:37:26   1113s] 
[11/09 21:37:26   1113s]     Via Instances                      0
[11/09 21:37:26   1113s] 
[11/09 21:37:26   1113s] Metal FillDRCs                         0
[11/09 21:37:26   1113s] 
[11/09 21:37:26   1113s]     Via Instances                      0
[11/09 21:37:26   1113s] 
[11/09 21:37:26   1113s] Text                                  16
[11/09 21:37:26   1113s]     metal layer METAL6                16
[11/09 21:37:26   1113s] 
[11/09 21:37:26   1113s] 
[11/09 21:37:26   1113s] Blockages                              0
[11/09 21:37:26   1113s] 
[11/09 21:37:26   1113s] 
[11/09 21:37:26   1113s] Custom Text                            0
[11/09 21:37:26   1113s] 
[11/09 21:37:26   1113s] 
[11/09 21:37:26   1113s] Custom Box                             0
[11/09 21:37:26   1113s] 
[11/09 21:37:26   1113s] Trim Metal                             0
[11/09 21:37:26   1113s] 
[11/09 21:37:26   1113s] ######Streamout is finished!
[11/09 21:37:53   1116s] <CMD> pan -492.95600 -177.61300
[11/09 21:38:54   1122s] <CMD> freeDesign
[11/09 21:38:54   1122s] **WARN: (IMPSYC-6379):	freeDesign cannot completely reset all design states and settings, which would cause ERROR or even crash if user restores a db and edit it right after freeDesign.
[11/09 21:38:54   1122s] ##  Process: 90            (User Set)               
[11/09 21:38:54   1122s] ##     Node: (not set)                           
[11/09 21:38:54   1122s] 
##  Check design process and node:  
##  Design tech node is not set.

[11/09 21:38:54   1122s] Reset to color id 0 for soc (icebreaker) and all their descendants.
[11/09 21:38:54   1123s] 
[11/09 21:38:54   1123s] TimeStamp Deleting Cell Server Begin ...
[11/09 21:38:54   1123s] 
[11/09 21:38:54   1123s] TimeStamp Deleting Cell Server End ...
[11/09 21:38:54   1123s] All LLGs are deleted
[11/09 21:38:54   1123s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:38:54   1123s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:38:54   1123s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3227.0M, EPOCH TIME: 1731213534.454494
[11/09 21:38:54   1123s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3224.7M, EPOCH TIME: 1731213534.454808
[11/09 21:38:54   1123s] Free PSO.
[11/09 21:38:54   1123s] Reset cap table.
[11/09 21:38:54   1123s] Cleaning up the current multi-corner RC extraction setup.
[11/09 21:38:54   1123s] Reset Parastics called with the command setExtractRCMode -resetDesign soc_top was changed but not saved - it will be overwritten.
[11/09 21:38:54   1123s] Set DBUPerIGU to 1000.
[11/09 21:38:54   1123s] Set net toggle Scale Factor to 1.00
[11/09 21:38:54   1123s] Set Shrink Factor to 1.00000
[11/09 21:38:55   1123s] Set net toggle Scale Factor to 1.00
[11/09 21:38:55   1123s] Set Shrink Factor to 1.00000
[11/09 21:38:55   1123s] Set net toggle Scale Factor to 1.00
[11/09 21:38:55   1123s] Set Shrink Factor to 1.00000
[11/09 21:38:55   1123s] 
[11/09 21:38:55   1123s] *** Memory Usage v#1 (Current mem = 2752.977M, initial mem = 483.887M) ***
[11/09 21:38:55   1123s] 
[11/09 21:38:55   1123s] 
[11/09 21:38:55   1123s] Info (SM2C): Status of key globals:
[11/09 21:38:55   1123s] 	 MMMC-by-default flow     : 1
[11/09 21:38:55   1123s] 	 Default MMMC objs envvar : 0
[11/09 21:38:55   1123s] 	 Data portability         : 0
[11/09 21:38:55   1123s] 	 MMMC PV Emulation        : 0
[11/09 21:38:55   1123s] 	 MMMC debug               : 0
[11/09 21:38:55   1123s] 	 Init_Design flow         : 1
[11/09 21:38:55   1123s] 
[11/09 21:38:55   1123s] 
[11/09 21:38:55   1123s] 	 CTE SM2C global          : false
[11/09 21:38:55   1123s] 	 Reporting view filter    : false
[11/09 21:38:55   1123s] <CMD> set init_lef_file { /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/tech.lef  /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/sclib_tsmc180.lef  /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/padlib_tsmc180.lef  /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/sclib_tsmc180_antenna.lef  /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/RA1SHD_RD/RA1SHD_RD.vclef  /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/RA1SHD_RD/RA1SHD_RD_ant.lef  /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/RF2SH/RF2SH.vclef  /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/RF2SH/RF2SH_ant.lef }
[11/09 21:38:55   1123s] <CMD> set init_mmmc_file { CONF/picosoc.view }
[11/09 21:38:55   1123s] <CMD> set init_verilog { HDL/GATE/soc_top_m.v }
[11/09 21:38:55   1123s] <CMD> set init_io_file { SCRIPTS/place_io_pad.io }
[11/09 21:38:55   1123s] <CMD> set init_pwr_net { VDD }
[11/09 21:38:55   1123s] <CMD> set init_gnd_net { VSS }
[11/09 21:38:55   1123s] <CMD> init_design
[11/09 21:38:55   1123s] #% Begin Load MMMC data ... (date=11/09 21:38:55, mem=1853.9M)
[11/09 21:38:55   1123s] #% End Load MMMC data ... (date=11/09 21:38:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=1853.9M, current mem=1853.9M)
[11/09 21:38:55   1123s] 
[11/09 21:38:55   1123s] Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/tech.lef ...
[11/09 21:38:55   1123s] 
[11/09 21:38:55   1123s] Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/sclib_tsmc180.lef ...
[11/09 21:38:55   1123s] Set DBUPerIGU to M2 pitch 1120.
[11/09 21:38:55   1123s] 
[11/09 21:38:55   1123s] Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/padlib_tsmc180.lef ...
[11/09 21:38:55   1123s] 
[11/09 21:38:55   1123s] Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/sclib_tsmc180_antenna.lef ...
[11/09 21:38:55   1123s] **WARN: (IMPLF-58):	MACRO 'AND2X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/09 21:38:55   1123s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/09 21:38:55   1123s] Type 'man IMPLF-58' for more detail.
[11/09 21:38:55   1123s] **WARN: (IMPLF-58):	MACRO 'ANTENNA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/09 21:38:55   1123s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/09 21:38:55   1123s] Type 'man IMPLF-58' for more detail.
[11/09 21:38:55   1123s] **WARN: (IMPLF-58):	MACRO 'BUFX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/09 21:38:55   1123s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/09 21:38:55   1123s] Type 'man IMPLF-58' for more detail.
[11/09 21:38:55   1123s] **WARN: (IMPLF-58):	MACRO 'DFFQBX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/09 21:38:55   1123s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/09 21:38:55   1123s] Type 'man IMPLF-58' for more detail.
[11/09 21:38:55   1123s] **WARN: (IMPLF-58):	MACRO 'DFFQQBX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/09 21:38:55   1123s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/09 21:38:55   1123s] Type 'man IMPLF-58' for more detail.
[11/09 21:38:55   1123s] **WARN: (IMPLF-58):	MACRO 'DFFQSRX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/09 21:38:55   1123s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/09 21:38:55   1123s] Type 'man IMPLF-58' for more detail.
[11/09 21:38:55   1123s] **WARN: (IMPLF-58):	MACRO 'DFFQX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/09 21:38:55   1123s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/09 21:38:55   1123s] Type 'man IMPLF-58' for more detail.
[11/09 21:38:55   1123s] **WARN: (IMPLF-58):	MACRO 'FILL1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/09 21:38:55   1123s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/09 21:38:55   1123s] Type 'man IMPLF-58' for more detail.
[11/09 21:38:55   1123s] **WARN: (IMPLF-58):	MACRO 'FILL16' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/09 21:38:55   1123s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/09 21:38:55   1123s] Type 'man IMPLF-58' for more detail.
[11/09 21:38:55   1123s] **WARN: (IMPLF-58):	MACRO 'FILL2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/09 21:38:55   1123s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/09 21:38:55   1123s] Type 'man IMPLF-58' for more detail.
[11/09 21:38:55   1123s] **WARN: (IMPLF-58):	MACRO 'FILL32' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/09 21:38:55   1123s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/09 21:38:55   1123s] Type 'man IMPLF-58' for more detail.
[11/09 21:38:55   1123s] **WARN: (IMPLF-58):	MACRO 'FILL4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/09 21:38:55   1123s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/09 21:38:55   1123s] Type 'man IMPLF-58' for more detail.
[11/09 21:38:55   1123s] **WARN: (IMPLF-58):	MACRO 'FILL8' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/09 21:38:55   1123s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/09 21:38:55   1123s] Type 'man IMPLF-58' for more detail.
[11/09 21:38:55   1123s] **WARN: (IMPLF-58):	MACRO 'INVX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/09 21:38:55   1123s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/09 21:38:55   1123s] Type 'man IMPLF-58' for more detail.
[11/09 21:38:55   1123s] **WARN: (IMPLF-58):	MACRO 'INVX16' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/09 21:38:55   1123s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/09 21:38:55   1123s] Type 'man IMPLF-58' for more detail.
[11/09 21:38:55   1123s] **WARN: (IMPLF-58):	MACRO 'INVX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/09 21:38:55   1123s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/09 21:38:55   1123s] Type 'man IMPLF-58' for more detail.
[11/09 21:38:55   1123s] **WARN: (IMPLF-58):	MACRO 'INVX32' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/09 21:38:55   1123s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/09 21:38:55   1123s] Type 'man IMPLF-58' for more detail.
[11/09 21:38:55   1123s] **WARN: (IMPLF-58):	MACRO 'INVX4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/09 21:38:55   1123s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/09 21:38:55   1123s] Type 'man IMPLF-58' for more detail.
[11/09 21:38:55   1123s] **WARN: (IMPLF-58):	MACRO 'INVX8' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/09 21:38:55   1123s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/09 21:38:55   1123s] Type 'man IMPLF-58' for more detail.
[11/09 21:38:55   1123s] **WARN: (IMPLF-58):	MACRO 'MUX2X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/09 21:38:55   1123s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/09 21:38:55   1123s] Type 'man IMPLF-58' for more detail.
[11/09 21:38:55   1123s] **WARN: (EMS-27):	Message (IMPLF-58) has exceeded the current message display limit of 20.
[11/09 21:38:55   1123s] To increase the message display limit, refer to the product command reference manual.
[11/09 21:38:55   1123s] 
[11/09 21:38:55   1123s] Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/RA1SHD_RD/RA1SHD_RD.vclef ...
[11/09 21:38:55   1123s] WARNING (LEFPARS-2003): BUSBITCHARS is a required statement in LEF files with version 5.5 and earlier.
[11/09 21:38:55   1123s] Without BUSBITCHARS defined, the LEF file is technically incorrect.
[11/09 21:38:55   1123s] Refer to the LEF/DEF 5.5 or earlier Language Reference manual on how to define this statement. See file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/RA1SHD_RD/RA1SHD_RD.vclef at line 5084.
[11/09 21:38:55   1123s] WARNING (LEFPARS-2004): DIVIDERCHAR is a required statement in LEF files with version 5.5 and earlier.
[11/09 21:38:55   1123s] Without DIVIDECHAR defined, the LEF file is technically incorrect.
[11/09 21:38:55   1123s] Refer to the LEF/DEF 5.5 or earlier Language Reference manual on how to define this statement. See file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/RA1SHD_RD/RA1SHD_RD.vclef at line 5084.
[11/09 21:38:55   1123s] 
[11/09 21:38:55   1123s] Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/RA1SHD_RD/RA1SHD_RD_ant.lef ...
[11/09 21:38:55   1123s] WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/RA1SHD_RD/RA1SHD_RD_ant.lef at line 135.
[11/09 21:38:55   1123s] 
[11/09 21:38:55   1123s] Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/RF2SH/RF2SH.vclef ...
[11/09 21:38:55   1123s] WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
[11/09 21:38:55   1123s] The LEF parser will ignore this statement.
[11/09 21:38:55   1123s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/RF2SH/RF2SH.vclef at line 12.
[11/09 21:38:55   1123s] WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/RF2SH/RF2SH.vclef at line 2241.
[11/09 21:38:55   1123s] 
[11/09 21:38:55   1123s] Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/RF2SH/RF2SH_ant.lef ...
[11/09 21:38:55   1123s] WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/RF2SH/RF2SH_ant.lef at line 141.
[11/09 21:38:55   1123s] **WARN: (IMPLF-61):	29 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data, and certain properties, have been ignored.
[11/09 21:38:55   1123s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/09 21:38:55   1123s] Type 'man IMPLF-61' for more detail.
[11/09 21:38:55   1123s] **WARN: (IMPLF-201):	Pin 'QA[0]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/09 21:38:55   1123s] Type 'man IMPLF-201' for more detail.
[11/09 21:38:55   1123s] **WARN: (IMPLF-201):	Pin 'QA[10]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/09 21:38:55   1123s] Type 'man IMPLF-201' for more detail.
[11/09 21:38:55   1123s] **WARN: (IMPLF-201):	Pin 'QA[11]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/09 21:38:55   1123s] Type 'man IMPLF-201' for more detail.
[11/09 21:38:55   1123s] **WARN: (IMPLF-201):	Pin 'QA[12]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/09 21:38:55   1123s] Type 'man IMPLF-201' for more detail.
[11/09 21:38:55   1123s] **WARN: (IMPLF-201):	Pin 'QA[13]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/09 21:38:55   1123s] Type 'man IMPLF-201' for more detail.
[11/09 21:38:55   1123s] **WARN: (IMPLF-201):	Pin 'QA[14]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/09 21:38:55   1123s] Type 'man IMPLF-201' for more detail.
[11/09 21:38:55   1123s] **WARN: (IMPLF-201):	Pin 'QA[15]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/09 21:38:55   1123s] Type 'man IMPLF-201' for more detail.
[11/09 21:38:55   1123s] **WARN: (IMPLF-201):	Pin 'QA[16]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/09 21:38:55   1123s] Type 'man IMPLF-201' for more detail.
[11/09 21:38:55   1123s] **WARN: (IMPLF-201):	Pin 'QA[17]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/09 21:38:55   1123s] Type 'man IMPLF-201' for more detail.
[11/09 21:38:55   1123s] **WARN: (IMPLF-201):	Pin 'QA[18]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/09 21:38:55   1123s] Type 'man IMPLF-201' for more detail.
[11/09 21:38:55   1123s] **WARN: (IMPLF-201):	Pin 'QA[19]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/09 21:38:55   1123s] Type 'man IMPLF-201' for more detail.
[11/09 21:38:55   1123s] **WARN: (IMPLF-201):	Pin 'QA[1]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/09 21:38:55   1123s] Type 'man IMPLF-201' for more detail.
[11/09 21:38:55   1123s] **WARN: (IMPLF-201):	Pin 'QA[20]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/09 21:38:55   1123s] Type 'man IMPLF-201' for more detail.
[11/09 21:38:55   1123s] **WARN: (IMPLF-201):	Pin 'QA[21]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/09 21:38:55   1123s] Type 'man IMPLF-201' for more detail.
[11/09 21:38:55   1123s] **WARN: (IMPLF-201):	Pin 'QA[22]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/09 21:38:55   1123s] Type 'man IMPLF-201' for more detail.
[11/09 21:38:55   1123s] **WARN: (IMPLF-201):	Pin 'QA[23]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/09 21:38:55   1123s] Type 'man IMPLF-201' for more detail.
[11/09 21:38:55   1123s] **WARN: (IMPLF-201):	Pin 'QA[24]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/09 21:38:55   1123s] Type 'man IMPLF-201' for more detail.
[11/09 21:38:55   1123s] **WARN: (IMPLF-201):	Pin 'QA[25]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/09 21:38:55   1123s] Type 'man IMPLF-201' for more detail.
[11/09 21:38:55   1123s] **WARN: (IMPLF-201):	Pin 'QA[26]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/09 21:38:55   1123s] Type 'man IMPLF-201' for more detail.
[11/09 21:38:55   1123s] **WARN: (IMPLF-201):	Pin 'QA[27]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/09 21:38:55   1123s] Type 'man IMPLF-201' for more detail.
[11/09 21:38:55   1123s] **WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
[11/09 21:38:55   1123s] To increase the message display limit, refer to the product command reference manual.
[11/09 21:38:55   1123s] **WARN: (IMPLF-200):	Pin 'DataOut' in macro 'pad_out' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/09 21:38:55   1123s] Type 'man IMPLF-200' for more detail.
[11/09 21:38:55   1123s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'pad_out' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/09 21:38:55   1123s] Type 'man IMPLF-200' for more detail.
[11/09 21:38:55   1123s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'pad_in' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/09 21:38:55   1123s] Type 'man IMPLF-200' for more detail.
[11/09 21:38:55   1123s] **WARN: (IMPLF-200):	Pin 'DataOut' in macro 'pad_bidirhe' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/09 21:38:55   1123s] Type 'man IMPLF-200' for more detail.
[11/09 21:38:55   1123s] **WARN: (IMPLF-200):	Pin 'EN' in macro 'pad_bidirhe' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/09 21:38:55   1123s] Type 'man IMPLF-200' for more detail.
[11/09 21:38:55   1123s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'pad_bidirhe' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/09 21:38:55   1123s] Type 'man IMPLF-200' for more detail.
[11/09 21:38:55   1123s] **WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/09 21:38:55   1123s] Type 'man IMPLF-200' for more detail.
[11/09 21:38:55   1123s] 
##  Check design process and node:  
##  Design tech node is not set.

[11/09 21:38:55   1123s] Loading view definition file from CONF/picosoc.view
[11/09 21:38:55   1123s] Reading wc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ss_nldm.lib' ...
[11/09 21:38:55   1123s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ss_nldm.lib)
[11/09 21:38:55   1123s] Read 21 cells in library 'sclib_tsmc180_ss' 
[11/09 21:38:55   1123s] Reading wc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ss_nldm.lib' ...
[11/09 21:38:55   1123s] **WARN: (TECHLIB-302):	No function defined for cell 'pad_vdd'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ss_nldm.lib)
[11/09 21:38:55   1123s] **WARN: (TECHLIB-302):	No function defined for cell 'pad_gnd'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ss_nldm.lib)
[11/09 21:38:55   1123s] **WARN: (TECHLIB-302):	No function defined for cell 'pad_ana'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ss_nldm.lib)
[11/09 21:38:55   1123s] Read 6 cells in library 'padlib_tsmc180_ss' 
[11/09 21:38:55   1123s] Reading wc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/RF2SH/RF2SH_fast@0C_syn.lib' ...
[11/09 21:38:55   1123s] Read 1 cells in library 'USERLIB' 
[11/09 21:38:55   1123s] Reading wc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/RA1SHD_RD/RA1SHD_RD_fast@0C_syn.lib' ...
[11/09 21:38:55   1123s] **WARN: (TECHLIB-459):	Appending library 'USERLIB' to the previously read library of the same name and nominal PVT. Cell definitions from the previously read library will not be overridden. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/RA1SHD_RD/RA1SHD_RD_fast@0C_syn.lib)
[11/09 21:38:55   1123s] Read 1 cells in library 'USERLIB' 
[11/09 21:38:55   1123s] Reading bc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ff_nldm.lib' ...
[11/09 21:38:55   1123s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ff_nldm.lib)
[11/09 21:38:55   1123s] Read 21 cells in library 'sclib_tsmc180_ff' 
[11/09 21:38:55   1123s] Reading bc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ff_nldm.lib' ...
[11/09 21:38:55   1123s] **WARN: (TECHLIB-302):	No function defined for cell 'pad_vdd'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ff_nldm.lib)
[11/09 21:38:55   1123s] **WARN: (TECHLIB-302):	No function defined for cell 'pad_gnd'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ff_nldm.lib)
[11/09 21:38:55   1123s] **WARN: (TECHLIB-302):	No function defined for cell 'pad_ana'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ff_nldm.lib)
[11/09 21:38:55   1123s] Read 6 cells in library 'padlib_tsmc180_ff' 
[11/09 21:38:55   1123s] Ending "PreSetAnalysisView" (total cpu=0:00:00.2, real=0:00:00.0, peak res=1855.3M, current mem=1855.3M)
[11/09 21:38:55   1123s] *** End library_loading (cpu=0.00min, real=0.00min, mem=8.0M, fe_cpu=18.73min, fe_real=139.85min, fe_mem=2761.0M) ***
[11/09 21:38:55   1124s] #% Begin Load netlist data ... (date=11/09 21:38:55, mem=1855.3M)
[11/09 21:38:55   1124s] *** Begin netlist parsing (mem=2761.0M) ***
[11/09 21:38:55   1124s] Pin 'pad' of cell 'pad_ana' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/09 21:38:55   1124s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'RA1SHD_RD' is defined in LEF but not in the timing library.
[11/09 21:38:55   1124s] Type 'man IMPVL-159' for more detail.
[11/09 21:38:55   1124s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'RA1SHD_RD' is defined in LEF but not in the timing library.
[11/09 21:38:55   1124s] Type 'man IMPVL-159' for more detail.
[11/09 21:38:55   1124s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'RF2SH' is defined in LEF but not in the timing library.
[11/09 21:38:55   1124s] Type 'man IMPVL-159' for more detail.
[11/09 21:38:55   1124s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'RF2SH' is defined in LEF but not in the timing library.
[11/09 21:38:55   1124s] Type 'man IMPVL-159' for more detail.
[11/09 21:38:55   1124s] Created 29 new cells from 5 timing libraries.
[11/09 21:38:55   1124s] Reading netlist ...
[11/09 21:38:55   1124s] Backslashed names will retain backslash and a trailing blank character.
[11/09 21:38:55   1124s] Reading verilog netlist 'HDL/GATE/soc_top_m.v'
[11/09 21:38:55   1124s] 
[11/09 21:38:55   1124s] *** Memory Usage v#1 (Current mem = 2760.980M, initial mem = 483.887M) ***
[11/09 21:38:55   1124s] *** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=2761.0M) ***
[11/09 21:38:55   1124s] #% End Load netlist data ... (date=11/09 21:38:55, total cpu=0:00:00.2, real=0:00:00.0, peak res=1857.0M, current mem=1857.0M)
[11/09 21:38:55   1124s] Top level cell is soc_top.
[11/09 21:38:55   1124s] Hooked 56 DB cells to tlib cells.
[11/09 21:38:55   1124s] Ending "BindLib:" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1857.5M, current mem=1857.5M)
[11/09 21:38:55   1124s] Starting recursive module instantiation check.
[11/09 21:38:55   1124s] No recursion found.
[11/09 21:38:55   1124s] Building hierarchical netlist for Cell soc_top ...
[11/09 21:38:55   1124s] *** Netlist is unique.
[11/09 21:38:55   1124s] Setting Std. cell height to 7840 DBU (smallest netlist inst).
[11/09 21:38:55   1124s] ** info: there are 73 modules.
[11/09 21:38:55   1124s] ** info: there are 15206 stdCell insts.
[11/09 21:38:55   1124s] ** info: there are 22 Pad insts.
[11/09 21:38:55   1124s] ** info: there are 4 macros.
[11/09 21:38:55   1124s] 
[11/09 21:38:55   1124s] *** Memory Usage v#1 (Current mem = 2790.980M, initial mem = 483.887M) ***
[11/09 21:38:55   1124s] *info: set bottom ioPad orient R0
[11/09 21:38:55   1124s] Reading IO assignment file "SCRIPTS/place_io_pad.io" ...
[11/09 21:38:55   1124s] **WARN: (IMPFP-53):	Failed to find instance 'flash_io0_pad'.
[11/09 21:38:55   1124s] **WARN: (IMPFP-53):	Failed to find instance 'flash_io1_pad'.
[11/09 21:38:55   1124s] **WARN: (IMPFP-53):	Failed to find instance 'flash_io2_pad'.
[11/09 21:38:55   1124s] **WARN: (IMPFP-53):	Failed to find instance 'flash_io3_pad'.
[11/09 21:38:55   1124s] Adjusting Core to Left to: 80.4000. Core to Bottom to: 80.4000.
[11/09 21:38:55   1124s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[11/09 21:38:55   1124s] Type 'man IMPFP-3961' for more detail.
[11/09 21:38:55   1124s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[11/09 21:38:55   1124s] Type 'man IMPFP-3961' for more detail.
[11/09 21:38:55   1124s] Start create_tracks
[11/09 21:38:55   1124s] Generated pitch 1.12 in METAL6 is different from 0.9 defined in technology file in preferred direction.
[11/09 21:38:56   1124s] **WARN: analysis view bc not found, use default_view_setup
[11/09 21:38:56   1124s] **WARN: analysis view wc not found, use default_view_setup
[11/09 21:38:56   1124s] Extraction setup Started 
[11/09 21:38:56   1124s] 
[11/09 21:38:56   1124s] Trim Metal Layers:
[11/09 21:38:56   1124s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[11/09 21:38:56   1124s] Reading Capacitance Table File /research/ece/lnis-teaching/Designkits/tsmc180nm/pdk/captable/t018lo_1p6m_typical.captable ...
[11/09 21:38:56   1124s] Reading Capacitance Table File /research/ece/lnis-teaching/Designkits/tsmc180nm/pdk/captable/t018lo_1p6m_typical.captable ...
[11/09 21:38:56   1124s] Importing multi-corner RC tables ... 
[11/09 21:38:56   1124s] Summary of Active RC-Corners : 
[11/09 21:38:56   1124s]  
[11/09 21:38:56   1124s]  Analysis View: wc
[11/09 21:38:56   1124s]     RC-Corner Name        : wc
[11/09 21:38:56   1124s]     RC-Corner Index       : 0
[11/09 21:38:56   1124s]     RC-Corner Temperature : 25 Celsius
[11/09 21:38:56   1124s]     RC-Corner Cap Table   : '/research/ece/lnis-teaching/Designkits/tsmc180nm/pdk/captable/t018lo_1p6m_typical.captable'
[11/09 21:38:56   1124s]     RC-Corner PreRoute Res Factor         : 1
[11/09 21:38:56   1124s]     RC-Corner PreRoute Cap Factor         : 1
[11/09 21:38:56   1124s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[11/09 21:38:56   1124s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[11/09 21:38:56   1124s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[11/09 21:38:56   1124s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[11/09 21:38:56   1124s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[11/09 21:38:56   1124s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[11/09 21:38:56   1124s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[11/09 21:38:56   1124s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[11/09 21:38:56   1124s]  
[11/09 21:38:56   1124s]  Analysis View: bc
[11/09 21:38:56   1124s]     RC-Corner Name        : bc
[11/09 21:38:56   1124s]     RC-Corner Index       : 1
[11/09 21:38:56   1124s]     RC-Corner Temperature : 25 Celsius
[11/09 21:38:56   1124s]     RC-Corner Cap Table   : '/research/ece/lnis-teaching/Designkits/tsmc180nm/pdk/captable/t018lo_1p6m_typical.captable'
[11/09 21:38:56   1124s]     RC-Corner PreRoute Res Factor         : 1
[11/09 21:38:56   1124s]     RC-Corner PreRoute Cap Factor         : 1
[11/09 21:38:56   1124s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[11/09 21:38:56   1124s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[11/09 21:38:56   1124s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[11/09 21:38:56   1124s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[11/09 21:38:56   1124s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[11/09 21:38:56   1124s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[11/09 21:38:56   1124s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[11/09 21:38:56   1124s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[11/09 21:38:56   1124s] 
[11/09 21:38:56   1124s] Trim Metal Layers:
[11/09 21:38:56   1124s] LayerId::1 widthSet size::4
[11/09 21:38:56   1124s] LayerId::2 widthSet size::4
[11/09 21:38:56   1124s] LayerId::3 widthSet size::4
[11/09 21:38:56   1124s] LayerId::4 widthSet size::4
[11/09 21:38:56   1124s] LayerId::5 widthSet size::4
[11/09 21:38:56   1124s] LayerId::6 widthSet size::3
[11/09 21:38:56   1124s] Updating RC grid for preRoute extraction ...
[11/09 21:38:56   1124s] eee: pegSigSF::1.070000
[11/09 21:38:56   1124s] Initializing multi-corner capacitance tables ... 
[11/09 21:38:56   1124s] Initializing multi-corner resistance tables ...
[11/09 21:38:56   1124s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/09 21:38:56   1124s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/09 21:38:56   1124s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/09 21:38:56   1124s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/09 21:38:56   1124s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/09 21:38:56   1124s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/09 21:38:56   1124s] {RT wc 0 6 6 {5 0} 1}
[11/09 21:38:56   1124s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.837800 pMod=82 wcR=0.555600 newSi=0.001600 wHLS=1.389000 siPrev=0 viaL=0.000000
[11/09 21:38:56   1124s] *Info: initialize multi-corner CTS.
[11/09 21:38:56   1124s] Ending "SetAnalysisView" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1865.3M, current mem=1865.3M)
[11/09 21:38:56   1125s] Reading timing constraints file 'SDC/soc_top_m.sdc' ...
[11/09 21:38:56   1125s] Current (total cpu=0:18:45, real=2:19:52, peak res=2402.1M, current mem=2141.9M)
[11/09 21:38:56   1125s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/soc_top_m.sdc, Line 9).
[11/09 21:38:56   1125s] 
[11/09 21:38:56   1125s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/soc_top_m.sdc, Line 10).
[11/09 21:38:56   1125s] 
[11/09 21:38:56   1125s] INFO (CTE): Reading of timing constraints file SDC/soc_top_m.sdc completed, with 2 WARNING
[11/09 21:38:56   1125s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2142.5M, current mem=2142.5M)
[11/09 21:38:56   1125s] Current (total cpu=0:18:45, real=2:19:52, peak res=2402.1M, current mem=2142.5M)
[11/09 21:38:56   1125s] **WARN: (TA-976):	Path groups asserted by the group_path constraint are considered by the software to be global in nature - they cannot be restricted to specific constraint modes. Due to this restriction, the group_path constraint is not supported directly in the constraint files which are configured in mode-specific commands such as create_constraint_mode. The current group_path entry will be ignored. You can enter the group_path constraint interactively or as part of a general command script -  where it will be interpreted as global and will be in effect for all modes.
[11/09 21:38:56   1125s] 
[11/09 21:38:56   1125s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[11/09 21:38:56   1125s] Summary for sequential cells identification: 
[11/09 21:38:56   1125s]   Identified SBFF number: 4
[11/09 21:38:56   1125s]   Identified MBFF number: 0
[11/09 21:38:56   1125s]   Identified SB Latch number: 0
[11/09 21:38:56   1125s]   Identified MB Latch number: 0
[11/09 21:38:56   1125s]   Not identified SBFF number: 0
[11/09 21:38:56   1125s]   Not identified MBFF number: 0
[11/09 21:38:56   1125s]   Not identified SB Latch number: 0
[11/09 21:38:56   1125s]   Not identified MB Latch number: 0
[11/09 21:38:56   1125s]   Number of sequential cells which are not FFs: 0
[11/09 21:38:56   1125s] Total number of combinational cells: 17
[11/09 21:38:56   1125s] Total number of sequential cells: 4
[11/09 21:38:56   1125s] Total number of tristate cells: 0
[11/09 21:38:56   1125s] Total number of level shifter cells: 0
[11/09 21:38:56   1125s] Total number of power gating cells: 0
[11/09 21:38:56   1125s] Total number of isolation cells: 0
[11/09 21:38:56   1125s] Total number of power switch cells: 0
[11/09 21:38:56   1125s] Total number of pulse generator cells: 0
[11/09 21:38:56   1125s] Total number of always on buffers: 0
[11/09 21:38:56   1125s] Total number of retention cells: 0
[11/09 21:38:56   1125s] List of usable buffers: BUFX1
[11/09 21:38:56   1125s] Total number of usable buffers: 1
[11/09 21:38:56   1125s] List of unusable buffers:
[11/09 21:38:56   1125s] Total number of unusable buffers: 0
[11/09 21:38:56   1125s] List of usable inverters: INVX2 INVX1 INVX16 INVX32 INVX4 INVX8
[11/09 21:38:56   1125s] Total number of usable inverters: 6
[11/09 21:38:56   1125s] List of unusable inverters:
[11/09 21:38:56   1125s] Total number of unusable inverters: 0
[11/09 21:38:56   1125s] List of identified usable delay cells:
[11/09 21:38:56   1125s] Total number of identified usable delay cells: 0
[11/09 21:38:56   1125s] List of identified unusable delay cells:
[11/09 21:38:56   1125s] Total number of identified unusable delay cells: 0
[11/09 21:38:56   1125s] 
[11/09 21:38:56   1125s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[11/09 21:38:56   1125s] No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
[11/09 21:38:56   1125s] 
[11/09 21:38:56   1125s] TimeStamp Deleting Cell Server Begin ...
[11/09 21:38:56   1125s] 
[11/09 21:38:56   1125s] TimeStamp Deleting Cell Server End ...
[11/09 21:38:56   1125s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2150.7M, current mem=2150.7M)
[11/09 21:38:56   1125s] 
[11/09 21:38:56   1125s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/09 21:38:56   1125s] Summary for sequential cells identification: 
[11/09 21:38:56   1125s]   Identified SBFF number: 4
[11/09 21:38:56   1125s]   Identified MBFF number: 0
[11/09 21:38:56   1125s]   Identified SB Latch number: 0
[11/09 21:38:56   1125s]   Identified MB Latch number: 0
[11/09 21:38:56   1125s]   Not identified SBFF number: 0
[11/09 21:38:56   1125s]   Not identified MBFF number: 0
[11/09 21:38:56   1125s]   Not identified SB Latch number: 0
[11/09 21:38:56   1125s]   Not identified MB Latch number: 0
[11/09 21:38:56   1125s]   Number of sequential cells which are not FFs: 0
[11/09 21:38:56   1125s]  Visiting view : wc
[11/09 21:38:56   1125s]    : PowerDomain = none : Weighted F : unweighted  = 41.00 (1.000) with rcCorner = 0
[11/09 21:38:56   1125s]    : PowerDomain = none : Weighted F : unweighted  = 39.50 (1.000) with rcCorner = -1
[11/09 21:38:56   1125s]  Visiting view : bc
[11/09 21:38:56   1125s]    : PowerDomain = none : Weighted F : unweighted  = 22.20 (1.000) with rcCorner = 1
[11/09 21:38:56   1125s]    : PowerDomain = none : Weighted F : unweighted  = 21.00 (1.000) with rcCorner = -1
[11/09 21:38:56   1125s] TLC MultiMap info (StdDelay):
[11/09 21:38:56   1125s]   : bc + bc + 1 + no RcCorner := 21ps
[11/09 21:38:56   1125s]   : bc + bc + 1 + bc := 22.2ps
[11/09 21:38:56   1125s]   : wc + wc + 1 + no RcCorner := 39.5ps
[11/09 21:38:56   1125s]   : wc + wc + 1 + wc := 41ps
[11/09 21:38:56   1125s]  Setting StdDelay to: 41ps
[11/09 21:38:56   1125s] 
[11/09 21:38:56   1125s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/09 21:38:56   1125s] 
[11/09 21:38:56   1125s] TimeStamp Deleting Cell Server Begin ...
[11/09 21:38:56   1125s] 
[11/09 21:38:56   1125s] TimeStamp Deleting Cell Server End ...
[11/09 21:38:56   1125s] **WARN: (IMPSYC-2):	Timing information is not defined for cell pad_corner; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[11/09 21:38:56   1125s] Type 'man IMPSYC-2' for more detail.
[11/09 21:38:56   1125s] 
[11/09 21:38:56   1125s] *** Summary of all messages that are not suppressed in this session:
[11/09 21:38:56   1125s] Severity  ID               Count  Summary                                  
[11/09 21:38:56   1125s] WARNING   IMPLF-58            29  MACRO '%s' has been found in the databas...
[11/09 21:38:56   1125s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[11/09 21:38:56   1125s] WARNING   IMPLF-200            7  Pin '%s' in macro '%s' has no ANTENNAGAT...
[11/09 21:38:56   1125s] WARNING   IMPLF-201           69  Pin '%s' in macro '%s' has no ANTENNADIF...
[11/09 21:38:56   1125s] WARNING   IMPFP-53             4  Failed to find instance '%s'.            
[11/09 21:38:56   1125s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[11/09 21:38:56   1125s] WARNING   IMPSYC-2             1  Timing information is not defined for ce...
[11/09 21:38:56   1125s] WARNING   IMPVL-159            4  Pin '%s' of cell '%s' is defined in LEF ...
[11/09 21:38:56   1125s] WARNING   TA-976               1  Path groups asserted by the group_path c...
[11/09 21:38:56   1125s] WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
[11/09 21:38:56   1125s] WARNING   TECHLIB-302          8  No function defined for cell '%s'. The c...
[11/09 21:38:56   1125s] WARNING   TECHLIB-459          1  Appending library '%s' to the previously...
[11/09 21:38:56   1125s] *** Message Summary: 129 warning(s), 0 error(s)
[11/09 21:38:56   1125s] 
[11/09 21:38:56   1125s] <CMD> saveDesign DBS/soc_top-import.enc
[11/09 21:38:56   1125s] #% Begin save design ... (date=11/09 21:38:56, mem=2149.7M)
[11/09 21:38:57   1125s] % Begin Save ccopt configuration ... (date=11/09 21:38:57, mem=2149.7M)
[11/09 21:38:57   1125s] % End Save ccopt configuration ... (date=11/09 21:38:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=2149.8M, current mem=2149.8M)
[11/09 21:38:57   1125s] % Begin Save netlist data ... (date=11/09 21:38:57, mem=2149.9M)
[11/09 21:38:57   1125s] Writing Binary DB to DBS/soc_top-import.enc.dat.tmp/vbin/soc_top.v.bin in multi-threaded mode...
[11/09 21:38:57   1125s] % End Save netlist data ... (date=11/09 21:38:57, total cpu=0:00:00.1, real=0:00:00.0, peak res=2150.2M, current mem=2150.2M)
[11/09 21:38:57   1125s] Saving symbol-table file ...
[11/09 21:38:57   1125s] Saving congestion map file DBS/soc_top-import.enc.dat.tmp/soc_top.route.congmap.gz ...
[11/09 21:38:57   1125s] % Begin Save AAE data ... (date=11/09 21:38:57, mem=2150.2M)
[11/09 21:38:57   1125s] Saving AAE Data ...
[11/09 21:38:57   1125s] AAE DB initialization (MEM=3032.68 CPU=0:00:00.0 REAL=0:00:00.0) 
[11/09 21:38:57   1125s] % End Save AAE data ... (date=11/09 21:38:57, total cpu=0:00:00.1, real=0:00:00.0, peak res=2153.6M, current mem=2153.6M)
[11/09 21:38:57   1125s] Saving preference file DBS/soc_top-import.enc.dat.tmp/gui.pref.tcl ...
[11/09 21:38:57   1125s] Saving mode setting ...
[11/09 21:38:57   1125s] Saving global file ...
[11/09 21:38:58   1125s] % Begin Save floorplan data ... (date=11/09 21:38:58, mem=2156.0M)
[11/09 21:38:58   1125s] Saving floorplan file ...
[11/09 21:38:58   1125s] % End Save floorplan data ... (date=11/09 21:38:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=2160.1M, current mem=2160.1M)
[11/09 21:38:58   1125s] Saving Drc markers ...
[11/09 21:38:58   1125s] ... No Drc file written since there is no markers found.
[11/09 21:38:58   1125s] % Begin Save placement data ... (date=11/09 21:38:58, mem=2160.1M)
[11/09 21:38:58   1125s] ** Saving stdCellPlacement_binary (version# 2) ...
[11/09 21:38:58   1125s] Save Adaptive View Pruning View Names to Binary file
[11/09 21:38:58   1125s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=3040.2M) ***
[11/09 21:38:58   1125s] % End Save placement data ... (date=11/09 21:38:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=2160.4M, current mem=2160.4M)
[11/09 21:38:58   1126s] % Begin Save routing data ... (date=11/09 21:38:58, mem=2160.4M)
[11/09 21:38:58   1126s] Saving route file ...
[11/09 21:38:58   1126s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=3037.2M) ***
[11/09 21:38:58   1126s] % End Save routing data ... (date=11/09 21:38:58, total cpu=0:00:00.1, real=0:00:00.0, peak res=2160.6M, current mem=2160.6M)
[11/09 21:38:59   1126s] Saving property file DBS/soc_top-import.enc.dat.tmp/soc_top.prop
[11/09 21:38:59   1126s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:01.0 mem=3040.2M) ***
[11/09 21:38:59   1126s] % Begin Save power constraints data ... (date=11/09 21:38:59, mem=2160.6M)
[11/09 21:38:59   1126s] % End Save power constraints data ... (date=11/09 21:38:59, total cpu=0:00:00.0, real=0:00:00.0, peak res=2160.6M, current mem=2160.6M)
[11/09 21:38:59   1126s] Generated self-contained design soc_top-import.enc.dat.tmp
[11/09 21:39:00   1126s] #% End save design ... (date=11/09 21:39:00, total cpu=0:00:00.9, real=0:00:04.0, peak res=2160.8M, current mem=2160.8M)
[11/09 21:39:00   1126s] *** Message Summary: 0 warning(s), 0 error(s)
[11/09 21:39:00   1126s] 
[11/09 21:39:00   1126s] <CMD> setDrawView fplan
[11/09 21:39:00   1126s] <CMD> fit
[11/09 21:39:00   1126s] <CMD> floorPlan -site core7T -s 1070 910 80 80 80 80
[11/09 21:39:00   1126s] **WARN: (IMPFP-4026):	Adjusting core to 'Left' to 80.080000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[11/09 21:39:00   1126s] **WARN: (IMPFP-4026):	Adjusting core to 'Bottom' to 80.080000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[11/09 21:39:00   1126s] **WARN: (IMPFP-4026):	Adjusting core to 'Right' to 80.080000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[11/09 21:39:00   1126s] **WARN: (IMPFP-4026):	Adjusting core to 'Top' to 80.080000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[11/09 21:39:00   1126s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[11/09 21:39:00   1126s] Type 'man IMPFP-3961' for more detail.
[11/09 21:39:00   1126s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[11/09 21:39:00   1126s] Type 'man IMPFP-3961' for more detail.
[11/09 21:39:00   1126s] Start create_tracks
[11/09 21:39:00   1126s] Generated pitch 1.12 in METAL6 is different from 0.9 defined in technology file in preferred direction.
[11/09 21:39:00   1126s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[11/09 21:39:00   1126s] <CMD> setDrawView fplan
[11/09 21:39:00   1126s] <CMD> fit
[11/09 21:39:00   1126s] <CMD> placeInstance soc/soc_memory_sram_2 318 315 R180
[11/09 21:39:00   1126s] <CMD> addHaloToBlock 8 8 8 8 -fromInstBox -snapToSite soc/soc_memory_sram_2
[11/09 21:39:00   1126s] <CMD> placeInstance soc/soc_memory_sram_1 318 1057 R0
[11/09 21:39:00   1126s] <CMD> addHaloToBlock 8 8 8 8 -fromInstBox -snapToSite soc/soc_memory_sram_1
[11/09 21:39:00   1126s] <CMD> placeInstance soc/soc_cpu_cpuregs_reg_1 315 575 R0
[11/09 21:39:00   1126s] <CMD> addHaloToBlock 2 2 2 2 -fromInstBox -snapToSite soc/soc_cpu_cpuregs_reg_1
[11/09 21:39:00   1126s] <CMD> placeInstance soc/soc_cpu_cpuregs_reg_2 315 805 R0
[11/09 21:39:00   1126s] <CMD> addHaloToBlock 2 2 2 2 -fromInstBox -snapToSite soc/soc_cpu_cpuregs_reg_2
[11/09 21:39:00   1126s] <CMD> saveDesign DBS/soc_top-fplan.enc
[11/09 21:39:00   1126s] #% Begin save design ... (date=11/09 21:39:00, mem=2160.8M)
[11/09 21:39:00   1126s] % Begin Save ccopt configuration ... (date=11/09 21:39:00, mem=2160.8M)
[11/09 21:39:00   1126s] % End Save ccopt configuration ... (date=11/09 21:39:00, total cpu=0:00:00.0, real=0:00:00.0, peak res=2160.8M, current mem=2160.8M)
[11/09 21:39:00   1126s] % Begin Save netlist data ... (date=11/09 21:39:00, mem=2160.8M)
[11/09 21:39:00   1126s] Writing Binary DB to DBS/soc_top-fplan.enc.dat.tmp/vbin/soc_top.v.bin in multi-threaded mode...
[11/09 21:39:00   1126s] % End Save netlist data ... (date=11/09 21:39:00, total cpu=0:00:00.1, real=0:00:00.0, peak res=2160.8M, current mem=2160.8M)
[11/09 21:39:00   1126s] Saving symbol-table file ...
[11/09 21:39:00   1126s] Saving congestion map file DBS/soc_top-fplan.enc.dat.tmp/soc_top.route.congmap.gz ...
[11/09 21:39:01   1126s] % Begin Save AAE data ... (date=11/09 21:39:00, mem=2160.8M)
[11/09 21:39:01   1126s] Saving AAE Data ...
[11/09 21:39:01   1126s] % End Save AAE data ... (date=11/09 21:39:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=2160.8M, current mem=2160.8M)
[11/09 21:39:01   1126s] Saving preference file DBS/soc_top-fplan.enc.dat.tmp/gui.pref.tcl ...
[11/09 21:39:01   1126s] Saving mode setting ...
[11/09 21:39:01   1126s] Saving global file ...
[11/09 21:39:01   1126s] % Begin Save floorplan data ... (date=11/09 21:39:01, mem=2160.8M)
[11/09 21:39:01   1126s] Saving floorplan file ...
[11/09 21:39:01   1126s] % End Save floorplan data ... (date=11/09 21:39:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=2160.8M, current mem=2160.8M)
[11/09 21:39:01   1126s] Saving Drc markers ...
[11/09 21:39:01   1126s] ... No Drc file written since there is no markers found.
[11/09 21:39:01   1126s] % Begin Save placement data ... (date=11/09 21:39:01, mem=2160.8M)
[11/09 21:39:01   1126s] ** Saving stdCellPlacement_binary (version# 2) ...
[11/09 21:39:01   1126s] Save Adaptive View Pruning View Names to Binary file
[11/09 21:39:01   1126s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=3033.7M) ***
[11/09 21:39:01   1126s] % End Save placement data ... (date=11/09 21:39:01, total cpu=0:00:00.1, real=0:00:00.0, peak res=2160.8M, current mem=2160.8M)
[11/09 21:39:01   1126s] % Begin Save routing data ... (date=11/09 21:39:01, mem=2160.8M)
[11/09 21:39:01   1126s] Saving route file ...
[11/09 21:39:02   1126s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=3030.7M) ***
[11/09 21:39:02   1126s] % End Save routing data ... (date=11/09 21:39:02, total cpu=0:00:00.0, real=0:00:01.0, peak res=2161.0M, current mem=2161.0M)
[11/09 21:39:02   1126s] Saving property file DBS/soc_top-fplan.enc.dat.tmp/soc_top.prop
[11/09 21:39:02   1126s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3033.7M) ***
[11/09 21:39:02   1127s] % Begin Save power constraints data ... (date=11/09 21:39:02, mem=2161.0M)
[11/09 21:39:02   1127s] % End Save power constraints data ... (date=11/09 21:39:02, total cpu=0:00:00.0, real=0:00:00.0, peak res=2161.0M, current mem=2161.0M)
[11/09 21:39:02   1127s] Generated self-contained design soc_top-fplan.enc.dat.tmp
[11/09 21:39:03   1127s] #% End save design ... (date=11/09 21:39:03, total cpu=0:00:00.8, real=0:00:03.0, peak res=2161.0M, current mem=2161.0M)
[11/09 21:39:03   1127s] *** Message Summary: 0 warning(s), 0 error(s)
[11/09 21:39:03   1127s] 
[11/09 21:39:03   1127s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -all -verbose
[11/09 21:39:03   1127s] 15232 new pwr-pin connections were made to global net 'VDD'.
[11/09 21:39:03   1127s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -all -verbose
[11/09 21:39:03   1127s] 15232 new gnd-pin connections were made to global net 'VSS'.
[11/09 21:39:03   1127s] <CMD> globalNetConnect VDD -type tiehi
[11/09 21:39:03   1127s] <CMD> globalNetConnect VSS -type tielo
[11/09 21:39:03   1127s] <CMD> deleteIoFiller
[11/09 21:39:03   1127s] No cell name specified, will delete physical io cells with CLASS PAD SPACER only.
[11/09 21:39:03   1127s] Total 0 cells are deleted.
[11/09 21:39:03   1127s] <CMD> addIoFiller -cell pad_fill_32 -prefix FILLER -side n
[11/09 21:39:03   1127s] Added 24 of filler cell 'pad_fill_32' on top side.
[11/09 21:39:03   1127s] <CMD> addIoFiller -cell pad_fill_16 -prefix FILLER -side n
[11/09 21:39:03   1127s] Added 0 of filler cell 'pad_fill_16' on top side.
[11/09 21:39:03   1127s] <CMD> addIoFiller -cell pad_fill_8 -prefix FILLER -side n
[11/09 21:39:03   1127s] Added 0 of filler cell 'pad_fill_8' on top side.
[11/09 21:39:03   1127s] <CMD> addIoFiller -cell pad_fill_4 -prefix FILLER -side n
[11/09 21:39:03   1127s] Added 0 of filler cell 'pad_fill_4' on top side.
[11/09 21:39:03   1127s] <CMD> addIoFiller -cell pad_fill_2 -prefix FILLER -side n
[11/09 21:39:03   1127s] Added 6 of filler cell 'pad_fill_2' on top side.
[11/09 21:39:03   1127s] <CMD> addIoFiller -cell pad_fill_1 -prefix FILLER -side n
[11/09 21:39:03   1127s] Added 0 of filler cell 'pad_fill_1' on top side.
[11/09 21:39:03   1127s] <CMD> addIoFiller -cell pad_fill_01 -prefix FILLER -side n
[11/09 21:39:03   1127s] Added 0 of filler cell 'pad_fill_01' on top side.
[11/09 21:39:03   1127s] <CMD> addIoFiller -cell pad_fill_005 -prefix FILLER -side n -fillAnyGap
[11/09 21:39:03   1127s] Added 64 of filler cell 'pad_fill_005' on top side.
[11/09 21:39:03   1127s] <CMD> addIoFiller -cell pad_fill_32 -prefix FILLER -side s
[11/09 21:39:03   1127s] Added 24 of filler cell 'pad_fill_32' on bottom side.
[11/09 21:39:03   1127s] <CMD> addIoFiller -cell pad_fill_16 -prefix FILLER -side s
[11/09 21:39:03   1127s] Added 0 of filler cell 'pad_fill_16' on bottom side.
[11/09 21:39:03   1127s] <CMD> addIoFiller -cell pad_fill_8 -prefix FILLER -side s
[11/09 21:39:03   1127s] Added 0 of filler cell 'pad_fill_8' on bottom side.
[11/09 21:39:03   1127s] <CMD> addIoFiller -cell pad_fill_4 -prefix FILLER -side s
[11/09 21:39:03   1127s] Added 0 of filler cell 'pad_fill_4' on bottom side.
[11/09 21:39:03   1127s] <CMD> addIoFiller -cell pad_fill_2 -prefix FILLER -side s
[11/09 21:39:03   1127s] Added 6 of filler cell 'pad_fill_2' on bottom side.
[11/09 21:39:03   1127s] <CMD> addIoFiller -cell pad_fill_1 -prefix FILLER -side s
[11/09 21:39:03   1127s] Added 0 of filler cell 'pad_fill_1' on bottom side.
[11/09 21:39:03   1127s] <CMD> addIoFiller -cell pad_fill_01 -prefix FILLER -side s
[11/09 21:39:03   1127s] Added 0 of filler cell 'pad_fill_01' on bottom side.
[11/09 21:39:03   1127s] <CMD> addIoFiller -cell pad_fill_005 -prefix FILLER -side s -fillAnyGap
[11/09 21:39:03   1127s] Added 64 of filler cell 'pad_fill_005' on bottom side.
[11/09 21:39:03   1127s] <CMD> addIoFiller -cell pad_fill_32 -prefix FILLER -side e
[11/09 21:39:03   1127s] Added 20 of filler cell 'pad_fill_32' on right side.
[11/09 21:39:03   1127s] <CMD> addIoFiller -cell pad_fill_16 -prefix FILLER -side e
[11/09 21:39:03   1127s] Added 0 of filler cell 'pad_fill_16' on right side.
[11/09 21:39:03   1127s] <CMD> addIoFiller -cell pad_fill_8 -prefix FILLER -side e
[11/09 21:39:03   1127s] Added 5 of filler cell 'pad_fill_8' on right side.
[11/09 21:39:03   1127s] <CMD> addIoFiller -cell pad_fill_4 -prefix FILLER -side e
[11/09 21:39:03   1127s] Added 5 of filler cell 'pad_fill_4' on right side.
[11/09 21:39:03   1127s] <CMD> addIoFiller -cell pad_fill_2 -prefix FILLER -side e
[11/09 21:39:03   1127s] Added 5 of filler cell 'pad_fill_2' on right side.
[11/09 21:39:03   1127s] <CMD> addIoFiller -cell pad_fill_1 -prefix FILLER -side e
[11/09 21:39:03   1127s] Added 0 of filler cell 'pad_fill_1' on right side.
[11/09 21:39:03   1127s] <CMD> addIoFiller -cell pad_fill_01 -prefix FILLER -side e
[11/09 21:39:03   1127s] Added 0 of filler cell 'pad_fill_01' on right side.
[11/09 21:39:03   1127s] <CMD> addIoFiller -cell pad_fill_005 -prefix FILLER -side e -fillAnyGap
[11/09 21:39:03   1127s] Added 32 of filler cell 'pad_fill_005' on right side.
[11/09 21:39:03   1127s] <CMD> addIoFiller -cell pad_fill_32 -prefix FILLER -side w
[11/09 21:39:03   1127s] Added 20 of filler cell 'pad_fill_32' on left side.
[11/09 21:39:03   1127s] <CMD> addIoFiller -cell pad_fill_16 -prefix FILLER -side w
[11/09 21:39:03   1127s] Added 0 of filler cell 'pad_fill_16' on left side.
[11/09 21:39:03   1127s] <CMD> addIoFiller -cell pad_fill_8 -prefix FILLER -side w
[11/09 21:39:03   1127s] Added 5 of filler cell 'pad_fill_8' on left side.
[11/09 21:39:03   1127s] <CMD> addIoFiller -cell pad_fill_4 -prefix FILLER -side w
[11/09 21:39:03   1127s] Added 5 of filler cell 'pad_fill_4' on left side.
[11/09 21:39:03   1127s] <CMD> addIoFiller -cell pad_fill_2 -prefix FILLER -side w
[11/09 21:39:03   1127s] Added 5 of filler cell 'pad_fill_2' on left side.
[11/09 21:39:03   1127s] <CMD> addIoFiller -cell pad_fill_1 -prefix FILLER -side w
[11/09 21:39:03   1127s] Added 0 of filler cell 'pad_fill_1' on left side.
[11/09 21:39:03   1127s] <CMD> addIoFiller -cell pad_fill_01 -prefix FILLER -side w
[11/09 21:39:03   1127s] Added 0 of filler cell 'pad_fill_01' on left side.
[11/09 21:39:03   1127s] <CMD> addIoFiller -cell pad_fill_005 -prefix FILLER -side w -fillAnyGap
[11/09 21:39:03   1127s] Added 32 of filler cell 'pad_fill_005' on left side.
[11/09 21:39:03   1127s] <CMD> addRing -type core_rings -follow core -nets {VDD VDD VSS VSS} -center 1 -width {top 10 bottom 10 left 10 right 10} -spacing {top 4 bottom 4 left 4 right 4} -center 1 -layer {top METAL5 bottom METAL5 left METAL6 right METAL6} -use_wire_group 1 -extend_corner {} -jog_distance 0 -snap_wire_center_to_grid None -threshold 0
[11/09 21:39:03   1127s] 
[11/09 21:39:03   1127s] 
[11/09 21:39:03   1127s] viaInitial starts at Sat Nov  9 21:39:03 2024
viaInitial ends at Sat Nov  9 21:39:03 2024
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 3033.8M)
[11/09 21:39:03   1127s] Ring generation is complete.
[11/09 21:39:03   1127s] vias are now being generated.
[11/09 21:39:03   1127s] addRing created 16 wires.
[11/09 21:39:03   1127s] ViaGen created 32 vias, deleted 0 via to avoid violation.
[11/09 21:39:03   1127s] +--------+----------------+----------------+
[11/09 21:39:03   1127s] |  Layer |     Created    |     Deleted    |
[11/09 21:39:03   1127s] +--------+----------------+----------------+
[11/09 21:39:03   1127s] | METAL5 |        8       |       NA       |
[11/09 21:39:03   1127s] |  VIA56 |       32       |        0       |
[11/09 21:39:03   1127s] | METAL6 |        8       |       NA       |
[11/09 21:39:03   1127s] +--------+----------------+----------------+
[11/09 21:39:03   1127s] <CMD> addStripe -nets {VDD VSS} -layer METAL6 -direction vertical -width 5 -spacing 5 -number_of_sets 10 -start_from left -start_offset 25 -stop_offset 30 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit METAL6 -padcore_ring_bottom_layer_limit METAL1 -block_ring_top_layer_limit METAL6 -block_ring_bottom_layer_limit METAL1 -use_wire_group 0 -snap_wire_center_to_grid None -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[11/09 21:39:03   1127s] 
[11/09 21:39:03   1127s] Initialize fgc environment(mem: 3033.8M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 3033.8M)
[11/09 21:39:03   1127s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 3033.8M)
[11/09 21:39:03   1127s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 3033.8M)
[11/09 21:39:03   1127s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 3033.8M)
[11/09 21:39:03   1127s] Starting stripe generation ...
[11/09 21:39:03   1127s] Non-Default Mode Option Settings :
[11/09 21:39:03   1127s]   NONE
[11/09 21:39:03   1127s] **WARN: (IMPPP-4055):	The run time of addStripe will degrade with multiple cpu setting according to the number of stripe sets, ignore the setting of setMultiCpuUsage in addStripe.
[11/09 21:39:03   1127s] Type 'man IMPPP-4055' for more detail.
[11/09 21:39:03   1127s] Stripe generation is complete.
[11/09 21:39:03   1127s] vias are now being generated.
[11/09 21:39:03   1127s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA45 at (785.74, 315.00) (785.98, 317.00).
[11/09 21:39:03   1127s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA45 at (785.74, 1220.23) (785.98, 1222.23).
[11/09 21:39:03   1127s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA45 at (349.94, 317.60) (350.18, 319.60).
[11/09 21:39:03   1127s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA45 at (463.94, 317.60) (464.18, 319.60).
[11/09 21:39:03   1127s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA45 at (463.94, 1217.64) (464.18, 1219.64).
[11/09 21:39:03   1127s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA45 at (570.63, 317.60) (570.82, 319.60).
[11/09 21:39:03   1127s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA45 at (574.26, 1217.64) (574.50, 1219.64).
[11/09 21:39:03   1127s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA45 at (682.78, 317.60) (683.02, 319.60).
[11/09 21:39:03   1127s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA45 at (686.46, 1217.64) (686.66, 1219.64).
[11/09 21:39:03   1127s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA45 at (796.78, 317.60) (797.02, 319.60).
[11/09 21:39:03   1127s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA45 at (796.78, 1217.64) (797.02, 1219.64).
[11/09 21:39:03   1127s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA45 at (906.00, 317.60) (906.24, 319.60).
[11/09 21:39:03   1127s] **WARN: (IMPPP-531):	ViaGen Warning: Due to MINAREA rule violation, viaGen fail to generate via on layer METAL4 at (1020.00, 317.60) (1020.03, 319.60).
[11/09 21:39:03   1127s] **WARN: (IMPPP-531):	ViaGen Warning: Due to MINAREA rule violation, viaGen fail to generate via on layer METAL4 at (1020.00, 1217.64) (1020.03, 1219.64).
[11/09 21:39:03   1127s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA45 at (1126.69, 317.60) (1126.88, 319.60).
[11/09 21:39:03   1127s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA45 at (1130.32, 1217.64) (1130.56, 1219.64).
[11/09 21:39:03   1127s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA45 at (1238.84, 317.60) (1239.08, 319.60).
[11/09 21:39:03   1127s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA45 at (1352.84, 317.60) (1353.08, 319.60).
[11/09 21:39:03   1127s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA45 at (1352.84, 1217.64) (1353.08, 1219.64).
[11/09 21:39:03   1127s] addStripe created 20 wires.
[11/09 21:39:03   1127s] ViaGen created 290 vias, deleted 0 via to avoid violation.
[11/09 21:39:03   1127s] +--------+----------------+----------------+
[11/09 21:39:03   1127s] |  Layer |     Created    |     Deleted    |
[11/09 21:39:03   1127s] +--------+----------------+----------------+
[11/09 21:39:03   1127s] |  VIA34 |       70       |        0       |
[11/09 21:39:03   1127s] |  VIA45 |       70       |        0       |
[11/09 21:39:03   1127s] |  VIA56 |       150      |        0       |
[11/09 21:39:03   1127s] | METAL6 |       20       |       NA       |
[11/09 21:39:03   1127s] +--------+----------------+----------------+
[11/09 21:39:03   1127s] <CMD> addStripe -nets {VDD VSS} -layer METAL5 -direction horizontal -width 5 -spacing 5 -number_of_sets 9 -start_from left -start_offset 30 -stop_offset 30 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit METAL6 -padcore_ring_bottom_layer_limit METAL1 -block_ring_top_layer_limit METAL6 -block_ring_bottom_layer_limit METAL1 -use_wire_group 0 -snap_wire_center_to_grid None -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[11/09 21:39:03   1127s] 
[11/09 21:39:03   1127s] Initialize fgc environment(mem: 3033.8M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 3033.8M)
[11/09 21:39:03   1127s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 3033.8M)
[11/09 21:39:03   1127s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 3033.8M)
[11/09 21:39:03   1127s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 3033.8M)
[11/09 21:39:03   1127s] Starting stripe generation ...
[11/09 21:39:03   1127s] Non-Default Mode Option Settings :
[11/09 21:39:03   1127s]   NONE
[11/09 21:39:03   1127s] **WARN: (IMPPP-4055):	The run time of addStripe will degrade with multiple cpu setting according to the number of stripe sets, ignore the setting of setMultiCpuUsage in addStripe.
[11/09 21:39:03   1127s] Type 'man IMPPP-4055' for more detail.
[11/09 21:39:03   1127s] Stripe generation is complete.
[11/09 21:39:03   1127s] vias are now being generated.
[11/09 21:39:03   1127s] addStripe created 18 wires.
[11/09 21:39:03   1127s] ViaGen created 286 vias, deleted 0 via to avoid violation.
[11/09 21:39:03   1127s] +--------+----------------+----------------+
[11/09 21:39:03   1127s] |  Layer |     Created    |     Deleted    |
[11/09 21:39:03   1127s] +--------+----------------+----------------+
[11/09 21:39:03   1127s] |  VIA23 |        6       |        0       |
[11/09 21:39:03   1127s] |  VIA34 |        6       |        0       |
[11/09 21:39:03   1127s] |  VIA45 |       22       |        0       |
[11/09 21:39:03   1127s] | METAL5 |       18       |       NA       |
[11/09 21:39:03   1127s] |  VIA56 |       252      |        0       |
[11/09 21:39:03   1127s] +--------+----------------+----------------+
[11/09 21:39:03   1127s] <CMD> saveDesign DBS/soc_top-power.enc
[11/09 21:39:03   1127s] #% Begin save design ... (date=11/09 21:39:03, mem=2162.3M)
[11/09 21:39:03   1127s] % Begin Save ccopt configuration ... (date=11/09 21:39:03, mem=2162.3M)
[11/09 21:39:03   1127s] % End Save ccopt configuration ... (date=11/09 21:39:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=2162.3M, current mem=2162.3M)
[11/09 21:39:03   1127s] % Begin Save netlist data ... (date=11/09 21:39:03, mem=2162.3M)
[11/09 21:39:03   1127s] Writing Binary DB to DBS/soc_top-power.enc.dat.tmp/vbin/soc_top.v.bin in multi-threaded mode...
[11/09 21:39:03   1127s] % End Save netlist data ... (date=11/09 21:39:03, total cpu=0:00:00.1, real=0:00:00.0, peak res=2162.3M, current mem=2162.3M)
[11/09 21:39:03   1127s] Saving symbol-table file ...
[11/09 21:39:03   1127s] Saving congestion map file DBS/soc_top-power.enc.dat.tmp/soc_top.route.congmap.gz ...
[11/09 21:39:04   1127s] % Begin Save AAE data ... (date=11/09 21:39:04, mem=2162.3M)
[11/09 21:39:04   1127s] Saving AAE Data ...
[11/09 21:39:04   1127s] % End Save AAE data ... (date=11/09 21:39:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=2162.3M, current mem=2162.3M)
[11/09 21:39:04   1127s] Saving preference file DBS/soc_top-power.enc.dat.tmp/gui.pref.tcl ...
[11/09 21:39:04   1127s] Saving mode setting ...
[11/09 21:39:04   1127s] Saving global file ...
[11/09 21:39:04   1127s] % Begin Save floorplan data ... (date=11/09 21:39:04, mem=2162.3M)
[11/09 21:39:04   1127s] Saving floorplan file ...
[11/09 21:39:05   1127s] % End Save floorplan data ... (date=11/09 21:39:04, total cpu=0:00:00.0, real=0:00:01.0, peak res=2162.3M, current mem=2162.3M)
[11/09 21:39:05   1127s] Saving PG file DBS/soc_top-power.enc.dat.tmp/soc_top.pg.gz, version#2, (Created by Innovus v21.15-s110_1 on Sat Nov  9 21:39:05 2024)
[11/09 21:39:05   1127s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=3036.3M) ***
[11/09 21:39:05   1127s] Saving Drc markers ...
[11/09 21:39:05   1127s] ... No Drc file written since there is no markers found.
[11/09 21:39:05   1127s] % Begin Save placement data ... (date=11/09 21:39:05, mem=2162.7M)
[11/09 21:39:05   1127s] ** Saving stdCellPlacement_binary (version# 2) ...
[11/09 21:39:05   1127s] Save Adaptive View Pruning View Names to Binary file
[11/09 21:39:05   1127s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=3039.3M) ***
[11/09 21:39:05   1127s] % End Save placement data ... (date=11/09 21:39:05, total cpu=0:00:00.0, real=0:00:00.0, peak res=2162.7M, current mem=2162.7M)
[11/09 21:39:05   1127s] % Begin Save routing data ... (date=11/09 21:39:05, mem=2162.7M)
[11/09 21:39:05   1127s] Saving route file ...
[11/09 21:39:05   1127s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=3036.3M) ***
[11/09 21:39:05   1128s] % End Save routing data ... (date=11/09 21:39:05, total cpu=0:00:00.1, real=0:00:00.0, peak res=2162.7M, current mem=2162.7M)
[11/09 21:39:05   1128s] Saving property file DBS/soc_top-power.enc.dat.tmp/soc_top.prop
[11/09 21:39:05   1128s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3039.3M) ***
[11/09 21:39:05   1128s] % Begin Save power constraints data ... (date=11/09 21:39:05, mem=2162.7M)
[11/09 21:39:05   1128s] % End Save power constraints data ... (date=11/09 21:39:05, total cpu=0:00:00.0, real=0:00:00.0, peak res=2162.7M, current mem=2162.7M)
[11/09 21:39:06   1128s] Generated self-contained design soc_top-power.enc.dat.tmp
[11/09 21:39:06   1128s] #% End save design ... (date=11/09 21:39:06, total cpu=0:00:00.8, real=0:00:03.0, peak res=2162.8M, current mem=2162.8M)
[11/09 21:39:06   1128s] *** Message Summary: 0 warning(s), 0 error(s)
[11/09 21:39:06   1128s] 
[11/09 21:39:06   1128s] <CMD> sroute -connect { blockPin corePin padPin floatingStripe} -layerChangeRange { METAL1(1) METAL6(6) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPintarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -crossoverViaLayerRange { METAL1(1) METAL6(6) } -nets { VDD VSS } -allowJogging 1 -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { METAL1(1) METAL6(6)}
[11/09 21:39:06   1128s] *** Begin SPECIAL ROUTE on Sat Nov  9 21:39:06 2024 ***
[11/09 21:39:06   1128s] SPECIAL ROUTE ran on directory: /home/u1500738/ECE_5710_6710_F24/innovus
[11/09 21:39:06   1128s] SPECIAL ROUTE ran on machine: lnissrv4 (Linux 4.18.0-372.13.1.el8_6.x86_64 Xeon 3.70Ghz)
[11/09 21:39:06   1128s] 
[11/09 21:39:06   1128s] Begin option processing ...
[11/09 21:39:06   1128s] srouteConnectPowerBump set to false
[11/09 21:39:06   1128s] routeSelectNet set to "VDD VSS"
[11/09 21:39:06   1128s] routeSpecial set to true
[11/09 21:39:06   1128s] srouteBlockPin set to "useLef"
[11/09 21:39:06   1128s] srouteBottomLayerLimit set to 1
[11/09 21:39:06   1128s] srouteBottomTargetLayerLimit set to 1
[11/09 21:39:06   1128s] srouteConnectConverterPin set to false
[11/09 21:39:06   1128s] srouteCrossoverViaBottomLayer set to 1
[11/09 21:39:06   1128s] srouteCrossoverViaTopLayer set to 6
[11/09 21:39:06   1128s] srouteFollowCorePinEnd set to 3
[11/09 21:39:06   1128s] srouteFollowPadPin set to false
[11/09 21:39:06   1128s] srouteJogControl set to "preferWithChanges differentLayer"
[11/09 21:39:06   1128s] sroutePadPinAllPorts set to true
[11/09 21:39:06   1128s] sroutePreserveExistingRoutes set to true
[11/09 21:39:06   1128s] srouteRoutePowerBarPortOnBothDir set to true
[11/09 21:39:06   1128s] srouteStopBlockPin set to "nearestTarget"
[11/09 21:39:06   1128s] srouteTopLayerLimit set to 6
[11/09 21:39:06   1128s] srouteTopTargetLayerLimit set to 6
[11/09 21:39:06   1128s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3249.00 megs.
[11/09 21:39:06   1128s] 
[11/09 21:39:06   1128s] Reading DB technology information...
[11/09 21:39:06   1128s] Finished reading DB technology information.
[11/09 21:39:06   1128s] Reading floorplan and netlist information...
[11/09 21:39:06   1128s] Finished reading floorplan and netlist information.
[11/09 21:39:06   1128s] Read in 13 layers, 6 routing layers, 1 overlap layer
[11/09 21:39:06   1128s] Read in 40 macros, 27 used
[11/09 21:39:06   1128s] Read in 362 components
[11/09 21:39:06   1128s]   14 core components: 14 unplaced, 0 placed, 0 fixed
[11/09 21:39:06   1128s]   340 pad components: 0 unplaced, 332 placed, 8 fixed
[11/09 21:39:06   1128s]   4 block/ring components: 0 unplaced, 0 placed, 4 fixed
[11/09 21:39:06   1128s]   4 other components: 0 unplaced, 4 placed, 0 fixed
[11/09 21:39:06   1128s] Read in 16 logical pins
[11/09 21:39:06   1128s] Read in 4 blockages
[11/09 21:39:06   1128s] Read in 16 nets
[11/09 21:39:06   1128s] Read in 2 special nets, 2 routed
[11/09 21:39:06   1128s] Read in 724 terminals
[11/09 21:39:06   1128s] 2 nets selected.
[11/09 21:39:06   1128s] 
[11/09 21:39:06   1128s] Begin power routing ...
[11/09 21:39:06   1128s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[11/09 21:39:06   1128s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[11/09 21:39:06   1128s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA45 at (1005.03, 776.06) (1010.03, 776.08).
[11/09 21:39:06   1128s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA45 at (893.91, 776.06) (898.91, 776.08).
[11/09 21:39:06   1128s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA45 at (782.78, 776.06) (787.78, 776.08).
[11/09 21:39:06   1128s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA45 at (671.66, 776.06) (676.66, 776.08).
[11/09 21:39:06   1128s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA45 at (560.53, 776.06) (565.53, 776.08).
[11/09 21:39:06   1128s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA45 at (449.40, 776.06) (454.40, 776.08).
[11/09 21:39:06   1128s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA45 at (338.28, 776.06) (343.28, 776.08).
[11/09 21:39:06   1128s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA45 at (1338.41, 776.06) (1343.41, 776.08).
[11/09 21:39:06   1128s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA45 at (1227.28, 776.06) (1232.28, 776.08).
[11/09 21:39:06   1128s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA45 at (1116.16, 776.06) (1121.16, 776.08).
[11/09 21:39:07   1128s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA56 at (1005.03, 665.50) (1010.03, 666.12).
[11/09 21:39:07   1128s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA56 at (893.91, 665.50) (898.91, 666.12).
[11/09 21:39:07   1128s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA56 at (782.78, 665.50) (787.78, 666.12).
[11/09 21:39:07   1128s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA56 at (671.66, 665.50) (676.66, 666.12).
[11/09 21:39:07   1128s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA56 at (560.53, 665.50) (565.53, 666.12).
[11/09 21:39:07   1128s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA56 at (1338.41, 665.50) (1343.41, 666.12).
[11/09 21:39:07   1128s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA56 at (1227.28, 665.50) (1232.28, 666.12).
[11/09 21:39:07   1128s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA56 at (1116.16, 665.50) (1121.16, 666.12).
[11/09 21:39:07   1128s] CPU time for VDD FollowPin 0 seconds
[11/09 21:39:07   1128s] CPU time for VSS FollowPin 0 seconds
[11/09 21:39:07   1128s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA56 at (1411.48, 665.50) (1421.48, 666.12).
[11/09 21:39:07   1128s]   Number of IO ports routed: 2
[11/09 21:39:07   1128s]   Number of Block ports routed: 0
[11/09 21:39:07   1128s]   Number of Stripe ports routed: 0
[11/09 21:39:07   1128s]   Number of Core ports routed: 286
[11/09 21:39:07   1128s]   Number of Power Bump ports routed: 0
[11/09 21:39:07   1128s]   Number of Followpin connections: 143
[11/09 21:39:07   1128s] End power routing: cpu: 0:00:00, real: 0:00:01, peak: 3249.00 megs.
[11/09 21:39:07   1128s] 
[11/09 21:39:07   1128s] 
[11/09 21:39:07   1128s] 
[11/09 21:39:07   1128s]  Begin updating DB with routing results ...
[11/09 21:39:07   1128s]  Updating DB with 8 via definition ...Extracting standard cell pins and blockage ...... 
[11/09 21:39:07   1128s] Pin and blockage extraction finished
[11/09 21:39:07   1128s] 
[11/09 21:39:07   1128s] 
sroute post-processing starts at Sat Nov  9 21:39:07 2024
The viaGen is rebuilding shadow vias for net VDD.
[11/09 21:39:07   1128s] sroute post-processing ends at Sat Nov  9 21:39:07 2024
sroute created 451 wires.
[11/09 21:39:07   1128s] ViaGen created 8082 vias, deleted 14 vias to avoid violation.
[11/09 21:39:07   1128s] +--------+----------------+----------------+
[11/09 21:39:07   1128s] |  Layer |     Created    |     Deleted    |
[11/09 21:39:07   1128s] +--------+----------------+----------------+
[11/09 21:39:07   1128s] | METAL1 |       445      |       NA       |
[11/09 21:39:07   1128s] |  VIA12 |      1691      |        0       |
[11/09 21:39:07   1128s] | METAL2 |        1       |       NA       |
[11/09 21:39:07   1128s] |  VIA23 |      1617      |        0       |
[11/09 21:39:07   1128s] | METAL3 |        3       |       NA       |
[11/09 21:39:07   1128s] |  VIA34 |      1620      |        0       |
[11/09 21:39:07   1128s] | METAL4 |        1       |       NA       |
[11/09 21:39:07   1128s] |  VIA45 |      1621      |        0       |
[11/09 21:39:07   1128s] | METAL5 |        1       |       NA       |
[11/09 21:39:07   1128s] |  VIA56 |      1533      |       14       |
[11/09 21:39:07   1128s] +--------+----------------+----------------+
[11/09 21:39:07   1128s] <CMD> fit
[11/09 21:39:07   1128s] <CMD> saveDesign DBS/soc_top-power-routed.enc
[11/09 21:39:07   1128s] #% Begin save design ... (date=11/09 21:39:07, mem=2177.5M)
[11/09 21:39:07   1128s] % Begin Save ccopt configuration ... (date=11/09 21:39:07, mem=2177.5M)
[11/09 21:39:07   1128s] % End Save ccopt configuration ... (date=11/09 21:39:07, total cpu=0:00:00.1, real=0:00:00.0, peak res=2177.5M, current mem=2177.5M)
[11/09 21:39:07   1128s] % Begin Save netlist data ... (date=11/09 21:39:07, mem=2177.5M)
[11/09 21:39:07   1128s] Writing Binary DB to DBS/soc_top-power-routed.enc.dat.tmp/vbin/soc_top.v.bin in multi-threaded mode...
[11/09 21:39:07   1129s] % End Save netlist data ... (date=11/09 21:39:07, total cpu=0:00:00.1, real=0:00:00.0, peak res=2177.6M, current mem=2177.6M)
[11/09 21:39:07   1129s] Saving symbol-table file ...
[11/09 21:39:07   1129s] Saving congestion map file DBS/soc_top-power-routed.enc.dat.tmp/soc_top.route.congmap.gz ...
[11/09 21:39:08   1129s] % Begin Save AAE data ... (date=11/09 21:39:08, mem=2177.6M)
[11/09 21:39:08   1129s] Saving AAE Data ...
[11/09 21:39:08   1129s] % End Save AAE data ... (date=11/09 21:39:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=2177.6M, current mem=2177.6M)
[11/09 21:39:08   1129s] Saving preference file DBS/soc_top-power-routed.enc.dat.tmp/gui.pref.tcl ...
[11/09 21:39:08   1129s] Saving mode setting ...
[11/09 21:39:08   1129s] Saving global file ...
[11/09 21:39:08   1129s] % Begin Save floorplan data ... (date=11/09 21:39:08, mem=2177.9M)
[11/09 21:39:08   1129s] Saving floorplan file ...
[11/09 21:39:08   1129s] % End Save floorplan data ... (date=11/09 21:39:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=2177.9M, current mem=2172.3M)
[11/09 21:39:08   1129s] Saving PG file DBS/soc_top-power-routed.enc.dat.tmp/soc_top.pg.gz, version#2, (Created by Innovus v21.15-s110_1 on Sat Nov  9 21:39:08 2024)
[11/09 21:39:09   1129s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=3036.1M) ***
[11/09 21:39:09   1129s] Saving Drc markers ...
[11/09 21:39:09   1129s] ... No Drc file written since there is no markers found.
[11/09 21:39:09   1129s] % Begin Save placement data ... (date=11/09 21:39:09, mem=2172.5M)
[11/09 21:39:09   1129s] ** Saving stdCellPlacement_binary (version# 2) ...
[11/09 21:39:09   1129s] Save Adaptive View Pruning View Names to Binary file
[11/09 21:39:09   1129s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=3039.1M) ***
[11/09 21:39:09   1129s] % End Save placement data ... (date=11/09 21:39:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=2172.8M, current mem=2172.8M)
[11/09 21:39:09   1129s] % Begin Save routing data ... (date=11/09 21:39:09, mem=2172.8M)
[11/09 21:39:09   1129s] Saving route file ...
[11/09 21:39:09   1129s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=3036.1M) ***
[11/09 21:39:09   1129s] % End Save routing data ... (date=11/09 21:39:09, total cpu=0:00:00.1, real=0:00:00.0, peak res=2172.8M, current mem=2172.8M)
[11/09 21:39:09   1129s] Saving property file DBS/soc_top-power-routed.enc.dat.tmp/soc_top.prop
[11/09 21:39:09   1129s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3039.1M) ***
[11/09 21:39:09   1129s] % Begin Save power constraints data ... (date=11/09 21:39:09, mem=2172.8M)
[11/09 21:39:09   1129s] % End Save power constraints data ... (date=11/09 21:39:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=2172.8M, current mem=2172.8M)
[11/09 21:39:10   1129s] Generated self-contained design soc_top-power-routed.enc.dat.tmp
[11/09 21:39:10   1129s] #% End save design ... (date=11/09 21:39:10, total cpu=0:00:00.9, real=0:00:03.0, peak res=2177.9M, current mem=2173.0M)
[11/09 21:39:10   1129s] *** Message Summary: 0 warning(s), 0 error(s)
[11/09 21:39:10   1129s] 
[11/09 21:39:10   1129s] <CMD> setMultiCpuUsage -localCpu 2 -keepLicense true -acquireLicense 2
[11/09 21:39:10   1129s] Setting releaseMultiCpuLicenseMode to false.
[11/09 21:39:10   1129s] <CMD> setDesignMode -process 180
[11/09 21:39:10   1129s] ##  Process: 180           (User Set)               
[11/09 21:39:10   1129s] ##     Node: (not set)                           
[11/09 21:39:10   1129s] 
##  Check design process and node:  
##  Design tech node is not set.

[11/09 21:39:10   1129s] Applying the recommended capacitance filtering threshold values for 180nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
[11/09 21:39:10   1129s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[11/09 21:39:10   1129s] 	For postRoute effortLevel low extraction, the coupling_c_th value will be used only when the -capFilterMode parameter of the setExtractRCMode command is set to relAndCoup or relOrCoup. Default value of -capFilterMode parameter in postRoute extraction effortLevel low is relOnly.
[11/09 21:39:10   1129s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
[11/09 21:39:10   1129s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
[11/09 21:39:10   1129s] <CMD> setDesignMode -topRoutingLayer 4
[11/09 21:39:10   1129s] <CMD> setPlaceMode -timingDriven true -congEffort high -placeIOPins 1 -place_global_max_density 0.45
[11/09 21:39:10   1129s] <CMD> place_design
[11/09 21:39:10   1129s] *** placeDesign #2 [begin] : totSession cpu/real = 0:18:49.7/2:20:02.8 (0.1), mem = 3036.1M
[11/09 21:39:10   1129s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 1200, percentage of missing scan cell = 0.00% (0 / 1200)
[11/09 21:39:10   1129s] #Start colorize_geometry on Sat Nov  9 21:39:10 2024
[11/09 21:39:10   1129s] #
[11/09 21:39:10   1129s] ### Time Record (colorize_geometry) is installed.
[11/09 21:39:10   1129s] ### Time Record (Pre Callback) is installed.
[11/09 21:39:10   1129s] ### Time Record (Pre Callback) is uninstalled.
[11/09 21:39:10   1129s] ### Time Record (DB Import) is installed.
[11/09 21:39:10   1129s] #create default rule from bind_ndr_rule rule=0x7fa165fde480 0x7fa159be8018
[11/09 21:39:11   1129s] ### import design signature (157): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=98960127 placement=52948654 pin_access=1 inst_pattern=1
[11/09 21:39:11   1129s] ### Time Record (DB Import) is uninstalled.
[11/09 21:39:11   1129s] ### Time Record (DB Export) is installed.
[11/09 21:39:11   1129s] ### export design design signature (158): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=98960127 placement=52948654 pin_access=1 inst_pattern=1
[11/09 21:39:11   1129s] ### Time Record (DB Export) is uninstalled.
[11/09 21:39:11   1129s] ### Time Record (Post Callback) is installed.
[11/09 21:39:11   1129s] ### Time Record (Post Callback) is uninstalled.
[11/09 21:39:11   1129s] #
[11/09 21:39:11   1129s] #colorize_geometry statistics:
[11/09 21:39:11   1129s] #Cpu time = 00:00:00
[11/09 21:39:11   1129s] #Elapsed time = 00:00:00
[11/09 21:39:11   1129s] #Increased memory = -6.67 (MB)
[11/09 21:39:11   1129s] #Total memory = 2166.50 (MB)
[11/09 21:39:11   1129s] #Peak memory = 2402.11 (MB)
[11/09 21:39:11   1129s] #Number of warnings = 0
[11/09 21:39:11   1129s] #Total number of warnings = 7
[11/09 21:39:11   1129s] #Number of fails = 0
[11/09 21:39:11   1129s] #Total number of fails = 0
[11/09 21:39:11   1129s] #Complete colorize_geometry on Sat Nov  9 21:39:11 2024
[11/09 21:39:11   1129s] #
[11/09 21:39:11   1129s] ### Time Record (colorize_geometry) is uninstalled.
[11/09 21:39:11   1129s] ### 
[11/09 21:39:11   1129s] ###   Scalability Statistics
[11/09 21:39:11   1129s] ### 
[11/09 21:39:11   1129s] ### ------------------------+----------------+----------------+----------------+
[11/09 21:39:11   1129s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[11/09 21:39:11   1129s] ### ------------------------+----------------+----------------+----------------+
[11/09 21:39:11   1129s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[11/09 21:39:11   1129s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[11/09 21:39:11   1129s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[11/09 21:39:11   1129s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[11/09 21:39:11   1129s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[11/09 21:39:11   1129s] ### ------------------------+----------------+----------------+----------------+
[11/09 21:39:11   1129s] ### 
[11/09 21:39:11   1129s] *** Starting placeDesign default flow ***
[11/09 21:39:11   1129s] ### Creating LA Mngr. totSessionCpu=0:18:50 mem=3030.2M
[11/09 21:39:11   1129s] ### Creating LA Mngr, finished. totSessionCpu=0:18:50 mem=3030.2M
[11/09 21:39:11   1129s] *** Start deleteBufferTree ***
[11/09 21:39:11   1130s] Info: Detect buffers to remove automatically.
[11/09 21:39:11   1130s] Analyzing netlist ...
[11/09 21:39:11   1130s] Updating netlist
[11/09 21:39:11   1130s] 
[11/09 21:39:11   1130s] *summary: 250 instances (buffers/inverters) removed
[11/09 21:39:11   1130s] *** Finish deleteBufferTree (0:00:00.6) ***
[11/09 21:39:11   1130s] **INFO: Enable pre-place timing setting for timing analysis
[11/09 21:39:11   1130s] Set Using Default Delay Limit as 101.
[11/09 21:39:11   1130s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[11/09 21:39:11   1130s] Set Default Net Delay as 0 ps.
[11/09 21:39:11   1130s] Set Default Net Load as 0 pF. 
[11/09 21:39:11   1130s] **INFO: Analyzing IO path groups for slack adjustment
[11/09 21:39:12   1131s] Effort level <high> specified for reg2reg_tmp.4732 path_group
[11/09 21:39:12   1131s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/09 21:39:12   1131s] AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
[11/09 21:39:12   1131s] AAE DB initialization (MEM=3057.51 CPU=0:00:00.0 REAL=0:00:00.0) 
[11/09 21:39:12   1131s] #################################################################################
[11/09 21:39:12   1131s] # Design Stage: PreRoute
[11/09 21:39:12   1131s] # Design Name: soc_top
[11/09 21:39:12   1131s] # Design Mode: 180nm
[11/09 21:39:12   1131s] # Analysis Mode: MMMC Non-OCV 
[11/09 21:39:12   1131s] # Parasitics Mode: No SPEF/RCDB 
[11/09 21:39:12   1131s] # Signoff Settings: SI Off 
[11/09 21:39:12   1131s] #################################################################################
[11/09 21:39:12   1131s] Topological Sorting (REAL = 0:00:00.0, MEM = 3057.5M, InitMEM = 3057.5M)
[11/09 21:39:12   1131s] Calculate delays in BcWc mode...
[11/09 21:39:12   1131s] Start delay calculation (fullDC) (2 T). (MEM=3057.51)
[11/09 21:39:12   1131s] Start AAE Lib Loading. (MEM=3069.03)
[11/09 21:39:12   1131s] End AAE Lib Loading. (MEM=3088.11 CPU=0:00:00.0 Real=0:00:00.0)
[11/09 21:39:12   1131s] End AAE Lib Interpolated Model. (MEM=3088.11 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:39:13   1132s] Total number of fetched objects 15128
[11/09 21:39:13   1132s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:39:13   1132s] End delay calculation. (MEM=3196.11 CPU=0:00:01.2 REAL=0:00:01.0)
[11/09 21:39:13   1132s] End delay calculation (fullDC). (MEM=3196.11 CPU=0:00:01.4 REAL=0:00:01.0)
[11/09 21:39:13   1132s] *** CDM Built up (cpu=0:00:01.5  real=0:00:01.0  mem= 3196.1M) ***
[11/09 21:39:13   1132s] **INFO: Disable pre-place timing setting for timing analysis
[11/09 21:39:13   1132s] Set Using Default Delay Limit as 1000.
[11/09 21:39:13   1132s] Set Default Net Delay as 1000 ps.
[11/09 21:39:13   1132s] Set Default Net Load as 0.5 pF. 
[11/09 21:39:13   1132s] **INFO: Pre-place timing setting for timing analysis already disabled
[11/09 21:39:13   1132s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:3170.6M, EPOCH TIME: 1731213553.368201
[11/09 21:39:13   1132s] Deleted 0 physical inst  (cell - / prefix -).
[11/09 21:39:13   1132s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:3170.6M, EPOCH TIME: 1731213553.368569
[11/09 21:39:13   1132s] INFO: #ExclusiveGroups=0
[11/09 21:39:13   1132s] INFO: There are no Exclusive Groups.
[11/09 21:39:13   1132s] *** Starting "NanoPlace(TM) placement v#6 (mem=3170.6M)" ...
[11/09 21:39:13   1132s] *** Build Buffered Sizing Timing Model
[11/09 21:39:13   1132s] (cpu=0:00:00.0 mem=3170.6M) ***
[11/09 21:39:13   1132s] *** Build Virtual Sizing Timing Model
[11/09 21:39:13   1132s] (cpu=0:00:00.0 mem=3170.6M) ***
[11/09 21:39:13   1132s] No user-set net weight.
[11/09 21:39:13   1132s] Net fanout histogram:
[11/09 21:39:13   1132s] 2		: 10864 (71.8%) nets
[11/09 21:39:13   1132s] 3		: 1974 (13.1%) nets
[11/09 21:39:13   1132s] 4     -	14	: 2081 (13.8%) nets
[11/09 21:39:13   1132s] 15    -	39	: 161 (1.1%) nets
[11/09 21:39:13   1132s] 40    -	79	: 43 (0.3%) nets
[11/09 21:39:13   1132s] 80    -	159	: 0 (0.0%) nets
[11/09 21:39:13   1132s] 160   -	319	: 0 (0.0%) nets
[11/09 21:39:13   1132s] 320   -	639	: 0 (0.0%) nets
[11/09 21:39:13   1132s] 640   -	1279	: 1 (0.0%) nets
[11/09 21:39:13   1132s] 1280  -	2559	: 0 (0.0%) nets
[11/09 21:39:13   1132s] 2560  -	5119	: 0 (0.0%) nets
[11/09 21:39:13   1132s] 5120+		: 0 (0.0%) nets
[11/09 21:39:13   1132s] no activity file in design. spp won't run.
[11/09 21:39:13   1132s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=high gpeffort=medium 
[11/09 21:39:13   1132s] Scan chains were not defined.
[11/09 21:39:13   1132s] Processing tracks to init pin-track alignment.
[11/09 21:39:13   1132s] z: 2, totalTracks: 1
[11/09 21:39:13   1132s] z: 4, totalTracks: 1
[11/09 21:39:13   1132s] z: 6, totalTracks: 1
[11/09 21:39:13   1132s] #spOpts: N=180 hrOri=1 hrSnap=1 rpCkHalo=4 
[11/09 21:39:13   1132s] All LLGs are deleted
[11/09 21:39:13   1132s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:39:13   1132s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:39:13   1132s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3170.6M, EPOCH TIME: 1731213553.390392
[11/09 21:39:13   1132s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3170.6M, EPOCH TIME: 1731213553.390477
[11/09 21:39:13   1132s] # Building soc_top llgBox search-tree.
[11/09 21:39:13   1132s] #std cell=14970 (0 fixed + 14970 movable) #buf cell=0 #inv cell=1005 #block=4 (0 floating + 4 preplaced)
[11/09 21:39:13   1132s] #ioInst=344 #net=15124 #term=46353 #term/net=3.06, #fixedIo=344, #floatIo=0, #fixedPin=16, #floatPin=0
[11/09 21:39:13   1132s] stdCell: 14970 single + 0 double + 0 multi
[11/09 21:39:13   1132s] Total standard cell length = 62.2854 (mm), area = 0.2442 (mm^2)
[11/09 21:39:13   1132s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3170.6M, EPOCH TIME: 1731213553.395362
[11/09 21:39:13   1132s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:39:13   1132s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:39:13   1132s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3202.6M, EPOCH TIME: 1731213553.396865
[11/09 21:39:13   1132s] Max number of tech site patterns supported in site array is 256.
[11/09 21:39:13   1132s] Core basic site is core7T
[11/09 21:39:13   1132s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3202.6M, EPOCH TIME: 1731213553.398262
[11/09 21:39:13   1132s] After signature check, allow fast init is false, keep pre-filter is false.
[11/09 21:39:13   1132s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[11/09 21:39:13   1132s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.003, REAL:0.002, MEM:3218.6M, EPOCH TIME: 1731213553.400193
[11/09 21:39:13   1132s] SiteArray: non-trimmed site array dimensions = 232 x 1911
[11/09 21:39:13   1132s] SiteArray: use 2,375,680 bytes
[11/09 21:39:13   1132s] SiteArray: current memory after site array memory allocation 3220.9M
[11/09 21:39:13   1132s] SiteArray: FP blocked sites are writable
[11/09 21:39:13   1132s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:39:13   1132s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:3204.9M, EPOCH TIME: 1731213553.404819
[11/09 21:39:13   1133s] Process 6919 wires and vias for routing blockage analysis
[11/09 21:39:13   1133s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.011, REAL:0.006, MEM:3220.9M, EPOCH TIME: 1731213553.410730
[11/09 21:39:13   1133s] SiteArray: number of non floorplan blocked sites for llg default is 443352
[11/09 21:39:13   1133s] Atter site array init, number of instance map data is 0.
[11/09 21:39:13   1133s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.037, REAL:0.022, MEM:3220.9M, EPOCH TIME: 1731213553.418770
[11/09 21:39:13   1133s] 
[11/09 21:39:13   1133s]  Pre_CCE_Colorizing is not ON! (0:0:27:0)
[11/09 21:39:13   1133s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.044, REAL:0.029, MEM:3204.9M, EPOCH TIME: 1731213553.424531
[11/09 21:39:13   1133s] 
[11/09 21:39:13   1133s]  Pre_CCE_Colorizing is not ON! (0:0:27:0)
[11/09 21:39:13   1133s] Average module density = 0.458.
[11/09 21:39:13   1133s] Density for the design = 0.458.
[11/09 21:39:13   1133s]        = stdcell_area 111224 sites (244159 um^2) / alloc_area 242606 sites (532569 um^2).
[11/09 21:39:13   1133s] Pin Density = 0.1046.
[11/09 21:39:13   1133s]             = total # of pins 46353 / total area 443352.
[11/09 21:39:13   1133s] OPERPROF: Starting spSetupSpareRegionBox at level 1, MEM:3204.9M, EPOCH TIME: 1731213553.431891
[11/09 21:39:13   1133s] OPERPROF: Finished spSetupSpareRegionBox at level 1, CPU:0.002, REAL:0.002, MEM:3204.9M, EPOCH TIME: 1731213553.434116
[11/09 21:39:13   1133s] OPERPROF: Starting pre-place ADS at level 1, MEM:3204.9M, EPOCH TIME: 1731213553.435052
[11/09 21:39:13   1133s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:3204.9M, EPOCH TIME: 1731213553.445080
[11/09 21:39:13   1133s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:3204.9M, EPOCH TIME: 1731213553.445178
[11/09 21:39:13   1133s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:3204.9M, EPOCH TIME: 1731213553.445313
[11/09 21:39:13   1133s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:3204.9M, EPOCH TIME: 1731213553.445348
[11/09 21:39:13   1133s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:3204.9M, EPOCH TIME: 1731213553.445379
[11/09 21:39:13   1133s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.004, REAL:0.004, MEM:3204.9M, EPOCH TIME: 1731213553.449341
[11/09 21:39:13   1133s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:3204.9M, EPOCH TIME: 1731213553.449426
[11/09 21:39:13   1133s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.002, REAL:0.002, MEM:3204.9M, EPOCH TIME: 1731213553.450932
[11/09 21:39:13   1133s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.006, REAL:0.006, MEM:3204.9M, EPOCH TIME: 1731213553.450978
[11/09 21:39:13   1133s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.006, REAL:0.006, MEM:3204.9M, EPOCH TIME: 1731213553.451232
[11/09 21:39:13   1133s] ADSU 0.458 -> 0.475. site 242606.000 -> 234203.200. GS 31.360
[11/09 21:39:13   1133s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.029, REAL:0.028, MEM:3204.9M, EPOCH TIME: 1731213553.463260
[11/09 21:39:13   1133s] OPERPROF: Starting spMPad at level 1, MEM:3106.9M, EPOCH TIME: 1731213553.465579
[11/09 21:39:13   1133s] OPERPROF:   Starting spContextMPad at level 2, MEM:3106.9M, EPOCH TIME: 1731213553.466256
[11/09 21:39:13   1133s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:3106.9M, EPOCH TIME: 1731213553.466303
[11/09 21:39:13   1133s] OPERPROF: Finished spMPad at level 1, CPU:0.001, REAL:0.001, MEM:3106.9M, EPOCH TIME: 1731213553.466335
[11/09 21:39:13   1133s] Initial padding reaches pin density 0.456 for top
[11/09 21:39:13   1133s] InitPadU 0.475 -> 0.566 for top
[11/09 21:39:13   1133s] Enabling multi-CPU acceleration with 2 CPU(s) for placement
[11/09 21:39:13   1133s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:3106.9M, EPOCH TIME: 1731213553.499836
[11/09 21:39:13   1133s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.005, REAL:0.005, MEM:3106.9M, EPOCH TIME: 1731213553.505107
[11/09 21:39:13   1133s] === lastAutoLevel = 9 
[11/09 21:39:13   1133s] OPERPROF: Starting spInitNetWt at level 1, MEM:3106.9M, EPOCH TIME: 1731213553.518430
[11/09 21:39:13   1133s] no activity file in design. spp won't run.
[11/09 21:39:13   1133s] [spp] 0
[11/09 21:39:13   1133s] [adp] 0:1:1:3
[11/09 21:39:14   1134s] OPERPROF: Finished spInitNetWt at level 1, CPU:1.382, REAL:1.137, MEM:3129.5M, EPOCH TIME: 1731213554.655866
[11/09 21:39:14   1134s] Clock gating cells determined by native netlist tracing.
[11/09 21:39:14   1134s] no activity file in design. spp won't run.
[11/09 21:39:14   1134s] no activity file in design. spp won't run.
[11/09 21:39:14   1134s] Effort level <high> specified for reg2reg path_group
[11/09 21:39:15   1135s] OPERPROF: Starting npMain at level 1, MEM:3132.5M, EPOCH TIME: 1731213555.081414
[11/09 21:39:15   1135s] OPERPROF:   Starting npPlace at level 2, MEM:3144.1M, EPOCH TIME: 1731213555.113192
[11/09 21:39:15   1135s] Iteration  1: Total net bbox = 2.987e+05 (2.08e+05 9.07e+04)
[11/09 21:39:15   1135s]               Est.  stn bbox = 3.244e+05 (2.24e+05 1.00e+05)
[11/09 21:39:15   1135s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 3148.1M
[11/09 21:39:15   1135s] Iteration  2: Total net bbox = 2.987e+05 (2.08e+05 9.07e+04)
[11/09 21:39:15   1135s]               Est.  stn bbox = 3.244e+05 (2.24e+05 1.00e+05)
[11/09 21:39:15   1135s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 3148.1M
[11/09 21:39:15   1136s] Iteration  3: Total net bbox = 3.225e+05 (2.25e+05 9.80e+04)
[11/09 21:39:15   1136s]               Est.  stn bbox = 3.718e+05 (2.60e+05 1.12e+05)
[11/09 21:39:15   1136s]               cpu = 0:00:01.2 real = 0:00:00.0 mem = 3203.5M
[11/09 21:39:15   1136s] Total number of setup views is 1.
[11/09 21:39:15   1136s] Total number of active setup views is 1.
[11/09 21:39:15   1136s] Active setup views:
[11/09 21:39:15   1136s]     wc
[11/09 21:39:17   1139s] Iteration  4: Total net bbox = 6.185e+05 (2.98e+05 3.20e+05)
[11/09 21:39:17   1139s]               Est.  stn bbox = 7.297e+05 (3.53e+05 3.77e+05)
[11/09 21:39:17   1139s]               cpu = 0:00:03.1 real = 0:00:02.0 mem = 3203.5M
[11/09 21:39:19   1143s] Iteration  5: Total net bbox = 6.580e+05 (3.49e+05 3.09e+05)
[11/09 21:39:19   1143s]               Est.  stn bbox = 7.962e+05 (4.20e+05 3.76e+05)
[11/09 21:39:19   1143s]               cpu = 0:00:03.7 real = 0:00:02.0 mem = 3203.5M
[11/09 21:39:19   1143s] OPERPROF:   Finished npPlace at level 2, CPU:8.313, REAL:4.395, MEM:3203.5M, EPOCH TIME: 1731213559.508469
[11/09 21:39:19   1143s] OPERPROF: Finished npMain at level 1, CPU:8.375, REAL:4.445, MEM:3203.5M, EPOCH TIME: 1731213559.526910
[11/09 21:39:19   1143s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:3203.5M, EPOCH TIME: 1731213559.536403
[11/09 21:39:19   1143s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 21:39:19   1143s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.003, REAL:0.003, MEM:3203.5M, EPOCH TIME: 1731213559.539234
[11/09 21:39:19   1143s] OPERPROF: Starting npMain at level 1, MEM:3203.5M, EPOCH TIME: 1731213559.541007
[11/09 21:39:19   1143s] OPERPROF:   Starting npPlace at level 2, MEM:3203.5M, EPOCH TIME: 1731213559.586939
[11/09 21:39:21   1147s] Iteration  6: Total net bbox = 6.420e+05 (3.44e+05 2.98e+05)
[11/09 21:39:21   1147s]               Est.  stn bbox = 7.850e+05 (4.20e+05 3.65e+05)
[11/09 21:39:21   1147s]               cpu = 0:00:04.3 real = 0:00:02.0 mem = 3240.4M
[11/09 21:39:21   1147s] OPERPROF:   Finished npPlace at level 2, CPU:4.286, REAL:2.239, MEM:3240.4M, EPOCH TIME: 1731213561.825870
[11/09 21:39:21   1147s] OPERPROF: Finished npMain at level 1, CPU:4.376, REAL:2.306, MEM:3208.4M, EPOCH TIME: 1731213561.846563
[11/09 21:39:21   1147s] Iteration  7: Total net bbox = 6.507e+05 (3.53e+05 2.98e+05)
[11/09 21:39:21   1147s]               Est.  stn bbox = 7.936e+05 (4.28e+05 3.65e+05)
[11/09 21:39:21   1147s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 3208.4M
[11/09 21:39:23   1149s] 
[11/09 21:39:23   1149s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/09 21:39:23   1149s] TLC MultiMap info (StdDelay):
[11/09 21:39:23   1149s]   : bc + bc + 1 + no RcCorner := 21ps
[11/09 21:39:23   1149s]   : bc + bc + 1 + bc := 22.2ps
[11/09 21:39:23   1149s]   : wc + wc + 1 + no RcCorner := 39.5ps
[11/09 21:39:23   1149s]   : wc + wc + 1 + wc := 41ps
[11/09 21:39:23   1149s]  Setting StdDelay to: 41ps
[11/09 21:39:23   1149s] 
[11/09 21:39:23   1149s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/09 21:39:23   1149s] nrCritNet: 0.00% ( 0 / 15124 ) cutoffSlk: 214748364.7ps stdDelay: 41.0ps
[11/09 21:39:24   1151s] nrCritNet: 0.00% ( 0 / 15124 ) cutoffSlk: 214748364.7ps stdDelay: 41.0ps
[11/09 21:39:24   1151s] Iteration  8: Total net bbox = 6.507e+05 (3.53e+05 2.98e+05)
[11/09 21:39:24   1151s]               Est.  stn bbox = 7.936e+05 (4.28e+05 3.65e+05)
[11/09 21:39:24   1151s]               cpu = 0:00:03.1 real = 0:00:03.0 mem = 3176.4M
[11/09 21:39:24   1151s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:3176.4M, EPOCH TIME: 1731213564.398439
[11/09 21:39:24   1151s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 21:39:24   1151s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.002, REAL:0.002, MEM:3176.4M, EPOCH TIME: 1731213564.400073
[11/09 21:39:24   1151s] OPERPROF: Starting npMain at level 1, MEM:3176.4M, EPOCH TIME: 1731213564.401736
[11/09 21:39:24   1151s] OPERPROF:   Starting npPlace at level 2, MEM:3208.4M, EPOCH TIME: 1731213564.444814
[11/09 21:39:26   1155s] OPERPROF:   Finished npPlace at level 2, CPU:4.505, REAL:2.349, MEM:3240.4M, EPOCH TIME: 1731213566.793793
[11/09 21:39:26   1155s] OPERPROF: Finished npMain at level 1, CPU:4.588, REAL:2.411, MEM:3208.4M, EPOCH TIME: 1731213566.813067
[11/09 21:39:26   1155s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:3208.4M, EPOCH TIME: 1731213566.814337
[11/09 21:39:26   1155s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 21:39:26   1155s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.001, REAL:0.001, MEM:3208.4M, EPOCH TIME: 1731213566.815486
[11/09 21:39:26   1155s] OPERPROF: Starting npCallHUMEst at level 1, MEM:3208.4M, EPOCH TIME: 1731213566.815713
[11/09 21:39:26   1155s] Starting Early Global Route rough congestion estimation: mem = 3208.4M
[11/09 21:39:26   1155s] (I)      ==================== Layers =====================
[11/09 21:39:26   1155s] (I)      +-----+----+---------+---------+--------+-------+
[11/09 21:39:26   1155s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/09 21:39:26   1155s] (I)      +-----+----+---------+---------+--------+-------+
[11/09 21:39:26   1155s] (I)      |  33 |  0 |    CONT |     cut |      1 |       |
[11/09 21:39:26   1155s] (I)      |   1 |  1 |  METAL1 |    wire |      1 |       |
[11/09 21:39:26   1155s] (I)      |  34 |  1 |   VIA12 |     cut |      1 |       |
[11/09 21:39:26   1155s] (I)      |   2 |  2 |  METAL2 |    wire |      1 |       |
[11/09 21:39:26   1155s] (I)      |  35 |  2 |   VIA23 |     cut |      1 |       |
[11/09 21:39:26   1155s] (I)      |   3 |  3 |  METAL3 |    wire |      1 |       |
[11/09 21:39:26   1155s] (I)      |  36 |  3 |   VIA34 |     cut |      1 |       |
[11/09 21:39:26   1155s] (I)      |   4 |  4 |  METAL4 |    wire |      1 |       |
[11/09 21:39:26   1155s] (I)      |  37 |  4 |   VIA45 |     cut |      1 |       |
[11/09 21:39:26   1155s] (I)      |   5 |  5 |  METAL5 |    wire |      1 |       |
[11/09 21:39:26   1155s] (I)      |  38 |  5 |   VIA56 |     cut |      1 |       |
[11/09 21:39:26   1155s] (I)      |   6 |  6 |  METAL6 |    wire |      1 |       |
[11/09 21:39:26   1155s] (I)      +-----+----+---------+---------+--------+-------+
[11/09 21:39:26   1155s] (I)      |  64 | 64 |   POLY1 |   other |        |    MS |
[11/09 21:39:26   1155s] (I)      |   0 |  0 |   POLY2 |   other |        |    MS |
[11/09 21:39:26   1155s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[11/09 21:39:26   1155s] (I)      +-----+----+---------+---------+--------+-------+
[11/09 21:39:26   1155s] (I)      Started Import and model ( Curr Mem: 3208.39 MB )
[11/09 21:39:26   1155s] (I)      Default pattern map key = soc_top_default.
[11/09 21:39:26   1155s] (I)      == Non-default Options ==
[11/09 21:39:26   1155s] (I)      Print mode                                         : 2
[11/09 21:39:26   1155s] (I)      Stop if highly congested                           : false
[11/09 21:39:26   1155s] (I)      Maximum routing layer                              : 4
[11/09 21:39:26   1155s] (I)      Assign partition pins                              : false
[11/09 21:39:26   1155s] (I)      Support large GCell                                : true
[11/09 21:39:26   1155s] (I)      Number of threads                                  : 2
[11/09 21:39:26   1155s] (I)      Number of rows per GCell                           : 8
[11/09 21:39:26   1155s] (I)      Max num rows per GCell                             : 32
[11/09 21:39:26   1155s] (I)      Method to set GCell size                           : row
[11/09 21:39:26   1155s] (I)      Counted 9181 PG shapes. We will not process PG shapes layer by layer.
[11/09 21:39:26   1155s] (I)      Use row-based GCell size
[11/09 21:39:26   1155s] (I)      Use row-based GCell align
[11/09 21:39:26   1155s] (I)      layer 0 area = 808000
[11/09 21:39:26   1155s] (I)      layer 1 area = 808000
[11/09 21:39:26   1155s] (I)      layer 2 area = 808000
[11/09 21:39:26   1155s] (I)      layer 3 area = 808000
[11/09 21:39:26   1155s] (I)      GCell unit size   : 7840
[11/09 21:39:26   1155s] (I)      GCell multiplier  : 8
[11/09 21:39:26   1155s] (I)      GCell row height  : 7840
[11/09 21:39:26   1155s] (I)      Actual row height : 7840
[11/09 21:39:26   1155s] (I)      GCell align ref   : 626560 626560
[11/09 21:39:26   1155s] [NR-eGR] Track table information for default rule: 
[11/09 21:39:26   1155s] [NR-eGR] METAL1 has single uniform track structure
[11/09 21:39:26   1155s] [NR-eGR] METAL2 has single uniform track structure
[11/09 21:39:26   1155s] [NR-eGR] METAL3 has single uniform track structure
[11/09 21:39:26   1155s] [NR-eGR] METAL4 has single uniform track structure
[11/09 21:39:26   1155s] [NR-eGR] METAL5 has single uniform track structure
[11/09 21:39:26   1155s] [NR-eGR] METAL6 has single uniform track structure
[11/09 21:39:26   1155s] (I)      ============== Default via ===============
[11/09 21:39:26   1155s] (I)      +---+------------------+-----------------+
[11/09 21:39:26   1155s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[11/09 21:39:26   1155s] (I)      +---+------------------+-----------------+
[11/09 21:39:26   1155s] (I)      | 1 |    4  VIA12_VV   |    4  VIA12_VV  |
[11/09 21:39:26   1155s] (I)      | 2 |    5  VIA2       |    5  VIA2      |
[11/09 21:39:26   1155s] (I)      | 3 |    8  VIA3       |    8  VIA3      |
[11/09 21:39:26   1155s] (I)      | 4 |   11  VIA4       |   11  VIA4      |
[11/09 21:39:26   1155s] (I)      | 5 |   14  VIA5       |   15  VIA5EAST  |
[11/09 21:39:26   1155s] (I)      +---+------------------+-----------------+
[11/09 21:39:26   1155s] [NR-eGR] Read 10047 PG shapes
[11/09 21:39:26   1155s] [NR-eGR] Read 0 clock shapes
[11/09 21:39:26   1155s] [NR-eGR] Read 0 other shapes
[11/09 21:39:26   1155s] [NR-eGR] #Routing Blockages  : 0
[11/09 21:39:26   1155s] [NR-eGR] #Instance Blockages : 28804
[11/09 21:39:26   1155s] [NR-eGR] #PG Blockages       : 10047
[11/09 21:39:26   1155s] [NR-eGR] #Halo Blockages     : 0
[11/09 21:39:26   1155s] [NR-eGR] #Boundary Blockages : 0
[11/09 21:39:26   1155s] [NR-eGR] #Clock Blockages    : 0
[11/09 21:39:26   1155s] [NR-eGR] #Other Blockages    : 0
[11/09 21:39:26   1155s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/09 21:39:26   1155s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/09 21:39:26   1155s] [NR-eGR] Read 15124 nets ( ignored 0 )
[11/09 21:39:26   1155s] (I)      early_global_route_priority property id does not exist.
[11/09 21:39:26   1155s] (I)      Read Num Blocks=38851  Num Prerouted Wires=0  Num CS=0
[11/09 21:39:26   1155s] (I)      Layer 1 (V) : #blockages 23209 : #preroutes 0
[11/09 21:39:26   1155s] (I)      Layer 2 (H) : #blockages 9876 : #preroutes 0
[11/09 21:39:26   1155s] (I)      Layer 3 (V) : #blockages 5766 : #preroutes 0
[11/09 21:39:26   1155s] (I)      Number of ignored nets                =      0
[11/09 21:39:26   1155s] (I)      Number of connected nets              =      0
[11/09 21:39:26   1155s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/09 21:39:26   1155s] (I)      Number of clock nets                  =      3.  Ignored: No
[11/09 21:39:26   1155s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/09 21:39:26   1155s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/09 21:39:26   1155s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/09 21:39:26   1155s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/09 21:39:26   1155s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/09 21:39:26   1155s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[11/09 21:39:26   1155s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/09 21:39:26   1155s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[11/09 21:39:26   1155s] (I)      Ndr track 0 does not exist
[11/09 21:39:26   1155s] (I)      ---------------------Grid Graph Info--------------------
[11/09 21:39:26   1155s] (I)      Routing area        : (0, 0) - (3393440, 3073120)
[11/09 21:39:26   1155s] (I)      Core area           : (626560, 626560) - (2766880, 2446560)
[11/09 21:39:26   1155s] (I)      Site width          :  1120  (dbu)
[11/09 21:39:26   1155s] (I)      Row height          :  7840  (dbu)
[11/09 21:39:26   1155s] (I)      GCell row height    :  7840  (dbu)
[11/09 21:39:26   1155s] (I)      GCell width         : 62720  (dbu)
[11/09 21:39:26   1155s] (I)      GCell height        : 62720  (dbu)
[11/09 21:39:26   1155s] (I)      Grid                :    54    49     4
[11/09 21:39:26   1155s] (I)      Layer numbers       :     1     2     3     4
[11/09 21:39:26   1155s] (I)      Vertical capacity   :     0 62720     0 62720
[11/09 21:39:26   1155s] (I)      Horizontal capacity :     0     0 62720     0
[11/09 21:39:26   1155s] (I)      Default wire width  :   460   560   560   560
[11/09 21:39:26   1155s] (I)      Default wire space  :   460   560   560   560
[11/09 21:39:26   1155s] (I)      Default wire pitch  :   920  1120  1120  1120
[11/09 21:39:26   1155s] (I)      Default pitch size  :   920  1120  1120  1120
[11/09 21:39:26   1155s] (I)      First track coord   :  1040  1040  1040  1040
[11/09 21:39:26   1155s] (I)      Num tracks per GCell: 68.17 56.00 56.00 56.00
[11/09 21:39:26   1155s] (I)      Total num of tracks :  2743  3029  2743  3029
[11/09 21:39:26   1155s] (I)      Num of masks        :     1     1     1     1
[11/09 21:39:26   1155s] (I)      Num of trim masks   :     0     0     0     0
[11/09 21:39:26   1155s] (I)      --------------------------------------------------------
[11/09 21:39:26   1155s] 
[11/09 21:39:26   1155s] [NR-eGR] ============ Routing rule table ============
[11/09 21:39:26   1155s] [NR-eGR] Rule id: 0  Nets: 15108
[11/09 21:39:26   1155s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[11/09 21:39:26   1155s] (I)                    Layer     2     3     4 
[11/09 21:39:26   1155s] (I)                    Pitch  1120  1120  1120 
[11/09 21:39:26   1155s] (I)             #Used tracks     1     1     1 
[11/09 21:39:26   1155s] (I)       #Fully used tracks     1     1     1 
[11/09 21:39:26   1155s] [NR-eGR] ========================================
[11/09 21:39:26   1155s] [NR-eGR] 
[11/09 21:39:26   1155s] (I)      =============== Blocked Tracks ===============
[11/09 21:39:26   1155s] (I)      +-------+---------+----------+---------------+
[11/09 21:39:26   1155s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/09 21:39:26   1155s] (I)      +-------+---------+----------+---------------+
[11/09 21:39:26   1155s] (I)      |     1 |       0 |        0 |         0.00% |
[11/09 21:39:26   1155s] (I)      |     2 |  148421 |   115158 |        77.59% |
[11/09 21:39:26   1155s] (I)      |     3 |  148122 |    97882 |        66.08% |
[11/09 21:39:26   1155s] (I)      |     4 |  148421 |   104629 |        70.49% |
[11/09 21:39:26   1155s] (I)      +-------+---------+----------+---------------+
[11/09 21:39:26   1155s] (I)      Finished Import and model ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 3208.39 MB )
[11/09 21:39:26   1155s] (I)      Reset routing kernel
[11/09 21:39:26   1155s] (I)      numLocalWires=38094  numGlobalNetBranches=9374  numLocalNetBranches=9681
[11/09 21:39:26   1155s] (I)      totalPins=46321  totalGlobalPin=19111 (41.26%)
[11/09 21:39:26   1155s] (I)      total 2D Cap : 157902 = (61475 H, 96427 V)
[11/09 21:39:26   1155s] (I)      
[11/09 21:39:26   1155s] (I)      ============  Phase 1a Route ============
[11/09 21:39:26   1155s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 125
[11/09 21:39:26   1155s] (I)      Usage: 21911 = (11936 H, 9975 V) = (19.42% H, 10.34% V) = (3.743e+05um H, 3.128e+05um V)
[11/09 21:39:26   1155s] (I)      
[11/09 21:39:26   1155s] (I)      ============  Phase 1b Route ============
[11/09 21:39:26   1155s] (I)      Usage: 21923 = (11937 H, 9986 V) = (19.42% H, 10.36% V) = (3.743e+05um H, 3.132e+05um V)
[11/09 21:39:26   1155s] (I)      eGR overflow: 2.72% H + 0.12% V
[11/09 21:39:26   1155s] 
[11/09 21:39:26   1155s] [NR-eGR] Overflow after Early Global Route 1.04% H + 0.08% V
[11/09 21:39:26   1155s] Finished Early Global Route rough congestion estimation: mem = 3208.4M
[11/09 21:39:26   1155s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.095, REAL:0.092, MEM:3208.4M, EPOCH TIME: 1731213566.907330
[11/09 21:39:26   1155s] earlyGlobalRoute rough estimation gcell size 8 row height
[11/09 21:39:26   1155s] OPERPROF: Starting CDPad at level 1, MEM:3208.4M, EPOCH TIME: 1731213566.907686
[11/09 21:39:26   1155s] CDPadU 0.566 -> 0.567. R=0.475, N=14970, GS=31.360
[11/09 21:39:26   1155s] OPERPROF: Finished CDPad at level 1, CPU:0.058, REAL:0.038, MEM:3208.4M, EPOCH TIME: 1731213566.946144
[11/09 21:39:26   1155s] OPERPROF: Starting npMain at level 1, MEM:3208.4M, EPOCH TIME: 1731213566.947521
[11/09 21:39:26   1155s] OPERPROF:   Starting npPlace at level 2, MEM:3208.4M, EPOCH TIME: 1731213566.988499
[11/09 21:39:27   1155s] OPERPROF:   Finished npPlace at level 2, CPU:0.041, REAL:0.028, MEM:3208.4M, EPOCH TIME: 1731213567.016343
[11/09 21:39:27   1155s] OPERPROF: Finished npMain at level 1, CPU:0.122, REAL:0.088, MEM:3208.4M, EPOCH TIME: 1731213567.035027
[11/09 21:39:27   1155s] Global placement CDP skipped at cutLevel 9.
[11/09 21:39:27   1155s] Iteration  9: Total net bbox = 6.226e+05 (3.44e+05 2.78e+05)
[11/09 21:39:27   1155s]               Est.  stn bbox = 7.631e+05 (4.20e+05 3.43e+05)
[11/09 21:39:27   1155s]               cpu = 0:00:04.9 real = 0:00:03.0 mem = 3208.4M
[11/09 21:39:28   1157s] nrCritNet: 0.00% ( 0 / 15124 ) cutoffSlk: 214748364.7ps stdDelay: 41.0ps
[11/09 21:39:29   1159s] nrCritNet: 0.00% ( 0 / 15124 ) cutoffSlk: 214748364.7ps stdDelay: 41.0ps
[11/09 21:39:29   1159s] Iteration 10: Total net bbox = 6.226e+05 (3.44e+05 2.78e+05)
[11/09 21:39:29   1159s]               Est.  stn bbox = 7.631e+05 (4.20e+05 3.43e+05)
[11/09 21:39:29   1159s]               cpu = 0:00:03.1 real = 0:00:02.0 mem = 3176.4M
[11/09 21:39:29   1159s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:3176.4M, EPOCH TIME: 1731213569.617308
[11/09 21:39:29   1159s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 21:39:29   1159s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.002, REAL:0.002, MEM:3176.4M, EPOCH TIME: 1731213569.619180
[11/09 21:39:29   1159s] OPERPROF: Starting npMain at level 1, MEM:3176.4M, EPOCH TIME: 1731213569.620946
[11/09 21:39:29   1159s] OPERPROF:   Starting npPlace at level 2, MEM:3208.4M, EPOCH TIME: 1731213569.672188
[11/09 21:39:31   1163s] OPERPROF:   Finished npPlace at level 2, CPU:4.350, REAL:2.272, MEM:3240.4M, EPOCH TIME: 1731213571.943900
[11/09 21:39:31   1163s] OPERPROF: Finished npMain at level 1, CPU:4.445, REAL:2.342, MEM:3208.4M, EPOCH TIME: 1731213571.963337
[11/09 21:39:31   1163s] Legalizing MH Cells... 0 / 0 (level 6)
[11/09 21:39:31   1163s] No instances found in the vector
[11/09 21:39:31   1163s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3208.4M, DRC: 0)
[11/09 21:39:31   1163s] 0 (out of 0) MH cells were successfully legalized.
[11/09 21:39:31   1163s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:3208.4M, EPOCH TIME: 1731213571.965344
[11/09 21:39:31   1163s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 21:39:31   1163s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.001, REAL:0.001, MEM:3208.4M, EPOCH TIME: 1731213571.966493
[11/09 21:39:31   1163s] OPERPROF: Starting npCallHUMEst at level 1, MEM:3208.4M, EPOCH TIME: 1731213571.966724
[11/09 21:39:31   1163s] Starting Early Global Route rough congestion estimation: mem = 3208.4M
[11/09 21:39:31   1163s] (I)      ==================== Layers =====================
[11/09 21:39:31   1163s] (I)      +-----+----+---------+---------+--------+-------+
[11/09 21:39:31   1163s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/09 21:39:31   1163s] (I)      +-----+----+---------+---------+--------+-------+
[11/09 21:39:31   1163s] (I)      |  33 |  0 |    CONT |     cut |      1 |       |
[11/09 21:39:31   1163s] (I)      |   1 |  1 |  METAL1 |    wire |      1 |       |
[11/09 21:39:31   1163s] (I)      |  34 |  1 |   VIA12 |     cut |      1 |       |
[11/09 21:39:31   1163s] (I)      |   2 |  2 |  METAL2 |    wire |      1 |       |
[11/09 21:39:31   1163s] (I)      |  35 |  2 |   VIA23 |     cut |      1 |       |
[11/09 21:39:31   1163s] (I)      |   3 |  3 |  METAL3 |    wire |      1 |       |
[11/09 21:39:31   1163s] (I)      |  36 |  3 |   VIA34 |     cut |      1 |       |
[11/09 21:39:31   1163s] (I)      |   4 |  4 |  METAL4 |    wire |      1 |       |
[11/09 21:39:31   1163s] (I)      |  37 |  4 |   VIA45 |     cut |      1 |       |
[11/09 21:39:31   1163s] (I)      |   5 |  5 |  METAL5 |    wire |      1 |       |
[11/09 21:39:31   1163s] (I)      |  38 |  5 |   VIA56 |     cut |      1 |       |
[11/09 21:39:31   1163s] (I)      |   6 |  6 |  METAL6 |    wire |      1 |       |
[11/09 21:39:31   1163s] (I)      +-----+----+---------+---------+--------+-------+
[11/09 21:39:31   1163s] (I)      |  64 | 64 |   POLY1 |   other |        |    MS |
[11/09 21:39:31   1163s] (I)      |   0 |  0 |   POLY2 |   other |        |    MS |
[11/09 21:39:31   1163s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[11/09 21:39:31   1163s] (I)      +-----+----+---------+---------+--------+-------+
[11/09 21:39:31   1163s] (I)      Started Import and model ( Curr Mem: 3208.39 MB )
[11/09 21:39:31   1163s] (I)      Default pattern map key = soc_top_default.
[11/09 21:39:32   1163s] (I)      == Non-default Options ==
[11/09 21:39:32   1163s] (I)      Print mode                                         : 2
[11/09 21:39:32   1163s] (I)      Stop if highly congested                           : false
[11/09 21:39:32   1163s] (I)      Maximum routing layer                              : 4
[11/09 21:39:32   1163s] (I)      Assign partition pins                              : false
[11/09 21:39:32   1163s] (I)      Support large GCell                                : true
[11/09 21:39:32   1163s] (I)      Number of threads                                  : 2
[11/09 21:39:32   1163s] (I)      Number of rows per GCell                           : 4
[11/09 21:39:32   1163s] (I)      Max num rows per GCell                             : 32
[11/09 21:39:32   1163s] (I)      Method to set GCell size                           : row
[11/09 21:39:32   1163s] (I)      Counted 9181 PG shapes. We will not process PG shapes layer by layer.
[11/09 21:39:32   1163s] (I)      Use row-based GCell size
[11/09 21:39:32   1163s] (I)      Use row-based GCell align
[11/09 21:39:32   1163s] (I)      layer 0 area = 808000
[11/09 21:39:32   1163s] (I)      layer 1 area = 808000
[11/09 21:39:32   1163s] (I)      layer 2 area = 808000
[11/09 21:39:32   1163s] (I)      layer 3 area = 808000
[11/09 21:39:32   1163s] (I)      GCell unit size   : 7840
[11/09 21:39:32   1163s] (I)      GCell multiplier  : 4
[11/09 21:39:32   1163s] (I)      GCell row height  : 7840
[11/09 21:39:32   1163s] (I)      Actual row height : 7840
[11/09 21:39:32   1163s] (I)      GCell align ref   : 626560 626560
[11/09 21:39:32   1163s] [NR-eGR] Track table information for default rule: 
[11/09 21:39:32   1163s] [NR-eGR] METAL1 has single uniform track structure
[11/09 21:39:32   1163s] [NR-eGR] METAL2 has single uniform track structure
[11/09 21:39:32   1163s] [NR-eGR] METAL3 has single uniform track structure
[11/09 21:39:32   1163s] [NR-eGR] METAL4 has single uniform track structure
[11/09 21:39:32   1163s] [NR-eGR] METAL5 has single uniform track structure
[11/09 21:39:32   1163s] [NR-eGR] METAL6 has single uniform track structure
[11/09 21:39:32   1163s] (I)      ============== Default via ===============
[11/09 21:39:32   1163s] (I)      +---+------------------+-----------------+
[11/09 21:39:32   1163s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[11/09 21:39:32   1163s] (I)      +---+------------------+-----------------+
[11/09 21:39:32   1163s] (I)      | 1 |    4  VIA12_VV   |    4  VIA12_VV  |
[11/09 21:39:32   1163s] (I)      | 2 |    5  VIA2       |    5  VIA2      |
[11/09 21:39:32   1163s] (I)      | 3 |    8  VIA3       |    8  VIA3      |
[11/09 21:39:32   1163s] (I)      | 4 |   11  VIA4       |   11  VIA4      |
[11/09 21:39:32   1163s] (I)      | 5 |   14  VIA5       |   15  VIA5EAST  |
[11/09 21:39:32   1163s] (I)      +---+------------------+-----------------+
[11/09 21:39:32   1163s] [NR-eGR] Read 10047 PG shapes
[11/09 21:39:32   1163s] [NR-eGR] Read 0 clock shapes
[11/09 21:39:32   1163s] [NR-eGR] Read 0 other shapes
[11/09 21:39:32   1163s] [NR-eGR] #Routing Blockages  : 0
[11/09 21:39:32   1163s] [NR-eGR] #Instance Blockages : 28804
[11/09 21:39:32   1163s] [NR-eGR] #PG Blockages       : 10047
[11/09 21:39:32   1163s] [NR-eGR] #Halo Blockages     : 0
[11/09 21:39:32   1163s] [NR-eGR] #Boundary Blockages : 0
[11/09 21:39:32   1163s] [NR-eGR] #Clock Blockages    : 0
[11/09 21:39:32   1163s] [NR-eGR] #Other Blockages    : 0
[11/09 21:39:32   1163s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/09 21:39:32   1163s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/09 21:39:32   1163s] [NR-eGR] Read 15124 nets ( ignored 0 )
[11/09 21:39:32   1163s] (I)      early_global_route_priority property id does not exist.
[11/09 21:39:32   1163s] (I)      Read Num Blocks=38851  Num Prerouted Wires=0  Num CS=0
[11/09 21:39:32   1163s] (I)      Layer 1 (V) : #blockages 23209 : #preroutes 0
[11/09 21:39:32   1163s] (I)      Layer 2 (H) : #blockages 9876 : #preroutes 0
[11/09 21:39:32   1163s] (I)      Layer 3 (V) : #blockages 5766 : #preroutes 0
[11/09 21:39:32   1163s] (I)      Number of ignored nets                =      0
[11/09 21:39:32   1163s] (I)      Number of connected nets              =      0
[11/09 21:39:32   1163s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/09 21:39:32   1163s] (I)      Number of clock nets                  =      3.  Ignored: No
[11/09 21:39:32   1163s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/09 21:39:32   1163s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/09 21:39:32   1163s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/09 21:39:32   1163s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/09 21:39:32   1163s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/09 21:39:32   1163s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[11/09 21:39:32   1163s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/09 21:39:32   1163s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[11/09 21:39:32   1163s] (I)      Ndr track 0 does not exist
[11/09 21:39:32   1163s] (I)      ---------------------Grid Graph Info--------------------
[11/09 21:39:32   1163s] (I)      Routing area        : (0, 0) - (3393440, 3073120)
[11/09 21:39:32   1163s] (I)      Core area           : (626560, 626560) - (2766880, 2446560)
[11/09 21:39:32   1163s] (I)      Site width          :  1120  (dbu)
[11/09 21:39:32   1163s] (I)      Row height          :  7840  (dbu)
[11/09 21:39:32   1163s] (I)      GCell row height    :  7840  (dbu)
[11/09 21:39:32   1163s] (I)      GCell width         : 31360  (dbu)
[11/09 21:39:32   1163s] (I)      GCell height        : 31360  (dbu)
[11/09 21:39:32   1163s] (I)      Grid                :   108    98     4
[11/09 21:39:32   1163s] (I)      Layer numbers       :     1     2     3     4
[11/09 21:39:32   1163s] (I)      Vertical capacity   :     0 31360     0 31360
[11/09 21:39:32   1163s] (I)      Horizontal capacity :     0     0 31360     0
[11/09 21:39:32   1163s] (I)      Default wire width  :   460   560   560   560
[11/09 21:39:32   1163s] (I)      Default wire space  :   460   560   560   560
[11/09 21:39:32   1163s] (I)      Default wire pitch  :   920  1120  1120  1120
[11/09 21:39:32   1163s] (I)      Default pitch size  :   920  1120  1120  1120
[11/09 21:39:32   1163s] (I)      First track coord   :  1040  1040  1040  1040
[11/09 21:39:32   1163s] (I)      Num tracks per GCell: 34.09 28.00 28.00 28.00
[11/09 21:39:32   1163s] (I)      Total num of tracks :  2743  3029  2743  3029
[11/09 21:39:32   1163s] (I)      Num of masks        :     1     1     1     1
[11/09 21:39:32   1163s] (I)      Num of trim masks   :     0     0     0     0
[11/09 21:39:32   1163s] (I)      --------------------------------------------------------
[11/09 21:39:32   1163s] 
[11/09 21:39:32   1163s] [NR-eGR] ============ Routing rule table ============
[11/09 21:39:32   1163s] [NR-eGR] Rule id: 0  Nets: 15108
[11/09 21:39:32   1163s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[11/09 21:39:32   1163s] (I)                    Layer     2     3     4 
[11/09 21:39:32   1163s] (I)                    Pitch  1120  1120  1120 
[11/09 21:39:32   1163s] (I)             #Used tracks     1     1     1 
[11/09 21:39:32   1163s] (I)       #Fully used tracks     1     1     1 
[11/09 21:39:32   1163s] [NR-eGR] ========================================
[11/09 21:39:32   1163s] [NR-eGR] 
[11/09 21:39:32   1163s] (I)      =============== Blocked Tracks ===============
[11/09 21:39:32   1163s] (I)      +-------+---------+----------+---------------+
[11/09 21:39:32   1163s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/09 21:39:32   1163s] (I)      +-------+---------+----------+---------------+
[11/09 21:39:32   1163s] (I)      |     1 |       0 |        0 |         0.00% |
[11/09 21:39:32   1163s] (I)      |     2 |  296842 |   222195 |        74.85% |
[11/09 21:39:32   1163s] (I)      |     3 |  296244 |   183811 |        62.05% |
[11/09 21:39:32   1163s] (I)      |     4 |  296842 |   206042 |        69.41% |
[11/09 21:39:32   1163s] (I)      +-------+---------+----------+---------------+
[11/09 21:39:32   1163s] (I)      Finished Import and model ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 3208.39 MB )
[11/09 21:39:32   1163s] (I)      Reset routing kernel
[11/09 21:39:32   1163s] (I)      numLocalWires=28097  numGlobalNetBranches=6932  numLocalNetBranches=7129
[11/09 21:39:32   1163s] (I)      totalPins=46321  totalGlobalPin=25817 (55.73%)
[11/09 21:39:32   1163s] (I)      total 2D Cap : 323253 = (125605 H, 197648 V)
[11/09 21:39:32   1163s] (I)      
[11/09 21:39:32   1163s] (I)      ============  Phase 1a Route ============
[11/09 21:39:32   1163s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 83
[11/09 21:39:32   1163s] (I)      Usage: 42385 = (23572 H, 18813 V) = (18.77% H, 9.52% V) = (3.696e+05um H, 2.950e+05um V)
[11/09 21:39:32   1163s] (I)      
[11/09 21:39:32   1163s] (I)      ============  Phase 1b Route ============
[11/09 21:39:32   1163s] (I)      Usage: 42394 = (23583 H, 18811 V) = (18.78% H, 9.52% V) = (3.698e+05um H, 2.950e+05um V)
[11/09 21:39:32   1163s] (I)      eGR overflow: 1.70% H + 1.36% V
[11/09 21:39:32   1163s] 
[11/09 21:39:32   1163s] [NR-eGR] Overflow after Early Global Route 0.85% H + 0.91% V
[11/09 21:39:32   1163s] Finished Early Global Route rough congestion estimation: mem = 3208.4M
[11/09 21:39:32   1163s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.112, REAL:0.106, MEM:3208.4M, EPOCH TIME: 1731213572.072983
[11/09 21:39:32   1163s] earlyGlobalRoute rough estimation gcell size 4 row height
[11/09 21:39:32   1163s] OPERPROF: Starting CDPad at level 1, MEM:3208.4M, EPOCH TIME: 1731213572.073387
[11/09 21:39:32   1163s] CDPadU 0.567 -> 0.574. R=0.475, N=14970, GS=15.680
[11/09 21:39:32   1163s] OPERPROF: Finished CDPad at level 1, CPU:0.068, REAL:0.045, MEM:3208.4M, EPOCH TIME: 1731213572.118320
[11/09 21:39:32   1163s] OPERPROF: Starting npMain at level 1, MEM:3208.4M, EPOCH TIME: 1731213572.119830
[11/09 21:39:32   1163s] OPERPROF:   Starting npPlace at level 2, MEM:3208.4M, EPOCH TIME: 1731213572.164192
[11/09 21:39:32   1163s] OPERPROF:   Finished npPlace at level 2, CPU:0.050, REAL:0.037, MEM:3208.4M, EPOCH TIME: 1731213572.201056
[11/09 21:39:32   1163s] OPERPROF: Finished npMain at level 1, CPU:0.137, REAL:0.102, MEM:3208.4M, EPOCH TIME: 1731213572.221402
[11/09 21:39:32   1163s] Global placement CDP skipped at cutLevel 11.
[11/09 21:39:32   1163s] Iteration 11: Total net bbox = 6.008e+05 (3.40e+05 2.61e+05)
[11/09 21:39:32   1163s]               Est.  stn bbox = 7.370e+05 (4.14e+05 3.23e+05)
[11/09 21:39:32   1163s]               cpu = 0:00:04.8 real = 0:00:03.0 mem = 3208.4M
[11/09 21:39:33   1165s] nrCritNet: 0.00% ( 0 / 15124 ) cutoffSlk: 214748364.7ps stdDelay: 41.0ps
[11/09 21:39:34   1166s] nrCritNet: 0.00% ( 0 / 15124 ) cutoffSlk: 214748364.7ps stdDelay: 41.0ps
[11/09 21:39:34   1166s] Iteration 12: Total net bbox = 6.008e+05 (3.40e+05 2.61e+05)
[11/09 21:39:34   1166s]               Est.  stn bbox = 7.370e+05 (4.14e+05 3.23e+05)
[11/09 21:39:34   1166s]               cpu = 0:00:03.1 real = 0:00:02.0 mem = 3176.4M
[11/09 21:39:34   1166s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:3176.4M, EPOCH TIME: 1731213574.786276
[11/09 21:39:34   1166s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 21:39:34   1166s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.002, REAL:0.002, MEM:3176.4M, EPOCH TIME: 1731213574.787964
[11/09 21:39:34   1166s] OPERPROF: Starting npMain at level 1, MEM:3176.4M, EPOCH TIME: 1731213574.789504
[11/09 21:39:34   1167s] OPERPROF:   Starting npPlace at level 2, MEM:3208.4M, EPOCH TIME: 1731213574.832169
[11/09 21:39:37   1173s] OPERPROF:   Finished npPlace at level 2, CPU:6.071, REAL:3.128, MEM:3240.4M, EPOCH TIME: 1731213577.959822
[11/09 21:39:37   1173s] OPERPROF: Finished npMain at level 1, CPU:6.154, REAL:3.190, MEM:3208.4M, EPOCH TIME: 1731213577.979511
[11/09 21:39:37   1173s] Legalizing MH Cells... 0 / 0 (level 7)
[11/09 21:39:37   1173s] No instances found in the vector
[11/09 21:39:37   1173s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3208.4M, DRC: 0)
[11/09 21:39:37   1173s] 0 (out of 0) MH cells were successfully legalized.
[11/09 21:39:37   1173s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:3208.4M, EPOCH TIME: 1731213577.981902
[11/09 21:39:37   1173s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 21:39:37   1173s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.001, REAL:0.001, MEM:3208.4M, EPOCH TIME: 1731213577.983074
[11/09 21:39:37   1173s] OPERPROF: Starting npCallHUMEst at level 1, MEM:3208.4M, EPOCH TIME: 1731213577.983327
[11/09 21:39:37   1173s] Starting Early Global Route rough congestion estimation: mem = 3208.4M
[11/09 21:39:37   1173s] (I)      ==================== Layers =====================
[11/09 21:39:37   1173s] (I)      +-----+----+---------+---------+--------+-------+
[11/09 21:39:37   1173s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/09 21:39:37   1173s] (I)      +-----+----+---------+---------+--------+-------+
[11/09 21:39:37   1173s] (I)      |  33 |  0 |    CONT |     cut |      1 |       |
[11/09 21:39:37   1173s] (I)      |   1 |  1 |  METAL1 |    wire |      1 |       |
[11/09 21:39:37   1173s] (I)      |  34 |  1 |   VIA12 |     cut |      1 |       |
[11/09 21:39:37   1173s] (I)      |   2 |  2 |  METAL2 |    wire |      1 |       |
[11/09 21:39:37   1173s] (I)      |  35 |  2 |   VIA23 |     cut |      1 |       |
[11/09 21:39:37   1173s] (I)      |   3 |  3 |  METAL3 |    wire |      1 |       |
[11/09 21:39:37   1173s] (I)      |  36 |  3 |   VIA34 |     cut |      1 |       |
[11/09 21:39:37   1173s] (I)      |   4 |  4 |  METAL4 |    wire |      1 |       |
[11/09 21:39:37   1173s] (I)      |  37 |  4 |   VIA45 |     cut |      1 |       |
[11/09 21:39:37   1173s] (I)      |   5 |  5 |  METAL5 |    wire |      1 |       |
[11/09 21:39:37   1173s] (I)      |  38 |  5 |   VIA56 |     cut |      1 |       |
[11/09 21:39:37   1173s] (I)      |   6 |  6 |  METAL6 |    wire |      1 |       |
[11/09 21:39:37   1173s] (I)      +-----+----+---------+---------+--------+-------+
[11/09 21:39:37   1173s] (I)      |  64 | 64 |   POLY1 |   other |        |    MS |
[11/09 21:39:37   1173s] (I)      |   0 |  0 |   POLY2 |   other |        |    MS |
[11/09 21:39:37   1173s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[11/09 21:39:37   1173s] (I)      +-----+----+---------+---------+--------+-------+
[11/09 21:39:37   1173s] (I)      Started Import and model ( Curr Mem: 3208.39 MB )
[11/09 21:39:37   1173s] (I)      Default pattern map key = soc_top_default.
[11/09 21:39:38   1173s] (I)      == Non-default Options ==
[11/09 21:39:38   1173s] (I)      Print mode                                         : 2
[11/09 21:39:38   1173s] (I)      Stop if highly congested                           : false
[11/09 21:39:38   1173s] (I)      Maximum routing layer                              : 4
[11/09 21:39:38   1173s] (I)      Assign partition pins                              : false
[11/09 21:39:38   1173s] (I)      Support large GCell                                : true
[11/09 21:39:38   1173s] (I)      Number of threads                                  : 2
[11/09 21:39:38   1173s] (I)      Number of rows per GCell                           : 2
[11/09 21:39:38   1173s] (I)      Max num rows per GCell                             : 32
[11/09 21:39:38   1173s] (I)      Method to set GCell size                           : row
[11/09 21:39:38   1173s] (I)      Counted 9181 PG shapes. We will not process PG shapes layer by layer.
[11/09 21:39:38   1173s] (I)      Use row-based GCell size
[11/09 21:39:38   1173s] (I)      Use row-based GCell align
[11/09 21:39:38   1173s] (I)      layer 0 area = 808000
[11/09 21:39:38   1173s] (I)      layer 1 area = 808000
[11/09 21:39:38   1173s] (I)      layer 2 area = 808000
[11/09 21:39:38   1173s] (I)      layer 3 area = 808000
[11/09 21:39:38   1173s] (I)      GCell unit size   : 7840
[11/09 21:39:38   1173s] (I)      GCell multiplier  : 2
[11/09 21:39:38   1173s] (I)      GCell row height  : 7840
[11/09 21:39:38   1173s] (I)      Actual row height : 7840
[11/09 21:39:38   1173s] (I)      GCell align ref   : 626560 626560
[11/09 21:39:38   1173s] [NR-eGR] Track table information for default rule: 
[11/09 21:39:38   1173s] [NR-eGR] METAL1 has single uniform track structure
[11/09 21:39:38   1173s] [NR-eGR] METAL2 has single uniform track structure
[11/09 21:39:38   1173s] [NR-eGR] METAL3 has single uniform track structure
[11/09 21:39:38   1173s] [NR-eGR] METAL4 has single uniform track structure
[11/09 21:39:38   1173s] [NR-eGR] METAL5 has single uniform track structure
[11/09 21:39:38   1173s] [NR-eGR] METAL6 has single uniform track structure
[11/09 21:39:38   1173s] (I)      ============== Default via ===============
[11/09 21:39:38   1173s] (I)      +---+------------------+-----------------+
[11/09 21:39:38   1173s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[11/09 21:39:38   1173s] (I)      +---+------------------+-----------------+
[11/09 21:39:38   1173s] (I)      | 1 |    4  VIA12_VV   |    4  VIA12_VV  |
[11/09 21:39:38   1173s] (I)      | 2 |    5  VIA2       |    5  VIA2      |
[11/09 21:39:38   1173s] (I)      | 3 |    8  VIA3       |    8  VIA3      |
[11/09 21:39:38   1173s] (I)      | 4 |   11  VIA4       |   11  VIA4      |
[11/09 21:39:38   1173s] (I)      | 5 |   14  VIA5       |   15  VIA5EAST  |
[11/09 21:39:38   1173s] (I)      +---+------------------+-----------------+
[11/09 21:39:38   1173s] [NR-eGR] Read 10047 PG shapes
[11/09 21:39:38   1173s] [NR-eGR] Read 0 clock shapes
[11/09 21:39:38   1173s] [NR-eGR] Read 0 other shapes
[11/09 21:39:38   1173s] [NR-eGR] #Routing Blockages  : 0
[11/09 21:39:38   1173s] [NR-eGR] #Instance Blockages : 28804
[11/09 21:39:38   1173s] [NR-eGR] #PG Blockages       : 10047
[11/09 21:39:38   1173s] [NR-eGR] #Halo Blockages     : 0
[11/09 21:39:38   1173s] [NR-eGR] #Boundary Blockages : 0
[11/09 21:39:38   1173s] [NR-eGR] #Clock Blockages    : 0
[11/09 21:39:38   1173s] [NR-eGR] #Other Blockages    : 0
[11/09 21:39:38   1173s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/09 21:39:38   1173s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/09 21:39:38   1173s] [NR-eGR] Read 15124 nets ( ignored 0 )
[11/09 21:39:38   1173s] (I)      early_global_route_priority property id does not exist.
[11/09 21:39:38   1173s] (I)      Read Num Blocks=38851  Num Prerouted Wires=0  Num CS=0
[11/09 21:39:38   1173s] (I)      Layer 1 (V) : #blockages 23209 : #preroutes 0
[11/09 21:39:38   1173s] (I)      Layer 2 (H) : #blockages 9876 : #preroutes 0
[11/09 21:39:38   1173s] (I)      Layer 3 (V) : #blockages 5766 : #preroutes 0
[11/09 21:39:38   1173s] (I)      Number of ignored nets                =      0
[11/09 21:39:38   1173s] (I)      Number of connected nets              =      0
[11/09 21:39:38   1173s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/09 21:39:38   1173s] (I)      Number of clock nets                  =      3.  Ignored: No
[11/09 21:39:38   1173s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/09 21:39:38   1173s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/09 21:39:38   1173s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/09 21:39:38   1173s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/09 21:39:38   1173s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/09 21:39:38   1173s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[11/09 21:39:38   1173s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/09 21:39:38   1173s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[11/09 21:39:38   1173s] (I)      Ndr track 0 does not exist
[11/09 21:39:38   1173s] (I)      ---------------------Grid Graph Info--------------------
[11/09 21:39:38   1173s] (I)      Routing area        : (0, 0) - (3393440, 3073120)
[11/09 21:39:38   1173s] (I)      Core area           : (626560, 626560) - (2766880, 2446560)
[11/09 21:39:38   1173s] (I)      Site width          :  1120  (dbu)
[11/09 21:39:38   1173s] (I)      Row height          :  7840  (dbu)
[11/09 21:39:38   1173s] (I)      GCell row height    :  7840  (dbu)
[11/09 21:39:38   1173s] (I)      GCell width         : 15680  (dbu)
[11/09 21:39:38   1173s] (I)      GCell height        : 15680  (dbu)
[11/09 21:39:38   1173s] (I)      Grid                :   216   196     4
[11/09 21:39:38   1173s] (I)      Layer numbers       :     1     2     3     4
[11/09 21:39:38   1173s] (I)      Vertical capacity   :     0 15680     0 15680
[11/09 21:39:38   1173s] (I)      Horizontal capacity :     0     0 15680     0
[11/09 21:39:38   1173s] (I)      Default wire width  :   460   560   560   560
[11/09 21:39:38   1173s] (I)      Default wire space  :   460   560   560   560
[11/09 21:39:38   1173s] (I)      Default wire pitch  :   920  1120  1120  1120
[11/09 21:39:38   1173s] (I)      Default pitch size  :   920  1120  1120  1120
[11/09 21:39:38   1173s] (I)      First track coord   :  1040  1040  1040  1040
[11/09 21:39:38   1173s] (I)      Num tracks per GCell: 17.04 14.00 14.00 14.00
[11/09 21:39:38   1173s] (I)      Total num of tracks :  2743  3029  2743  3029
[11/09 21:39:38   1173s] (I)      Num of masks        :     1     1     1     1
[11/09 21:39:38   1173s] (I)      Num of trim masks   :     0     0     0     0
[11/09 21:39:38   1173s] (I)      --------------------------------------------------------
[11/09 21:39:38   1173s] 
[11/09 21:39:38   1173s] [NR-eGR] ============ Routing rule table ============
[11/09 21:39:38   1173s] [NR-eGR] Rule id: 0  Nets: 15108
[11/09 21:39:38   1173s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[11/09 21:39:38   1173s] (I)                    Layer     2     3     4 
[11/09 21:39:38   1173s] (I)                    Pitch  1120  1120  1120 
[11/09 21:39:38   1173s] (I)             #Used tracks     1     1     1 
[11/09 21:39:38   1173s] (I)       #Fully used tracks     1     1     1 
[11/09 21:39:38   1173s] [NR-eGR] ========================================
[11/09 21:39:38   1173s] [NR-eGR] 
[11/09 21:39:38   1173s] (I)      =============== Blocked Tracks ===============
[11/09 21:39:38   1173s] (I)      +-------+---------+----------+---------------+
[11/09 21:39:38   1173s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/09 21:39:38   1173s] (I)      +-------+---------+----------+---------------+
[11/09 21:39:38   1173s] (I)      |     1 |       0 |        0 |         0.00% |
[11/09 21:39:38   1173s] (I)      |     2 |  593684 |   433700 |        73.05% |
[11/09 21:39:38   1173s] (I)      |     3 |  592488 |   349099 |        58.92% |
[11/09 21:39:38   1173s] (I)      |     4 |  593684 |   403761 |        68.01% |
[11/09 21:39:38   1173s] (I)      +-------+---------+----------+---------------+
[11/09 21:39:38   1173s] (I)      Finished Import and model ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 3208.39 MB )
[11/09 21:39:38   1173s] (I)      Reset routing kernel
[11/09 21:39:38   1173s] (I)      numLocalWires=16006  numGlobalNetBranches=3647  numLocalNetBranches=4366
[11/09 21:39:38   1173s] (I)      totalPins=46321  totalGlobalPin=34077 (73.57%)
[11/09 21:39:38   1173s] (I)      total 2D Cap : 651861 = (254788 H, 397073 V)
[11/09 21:39:38   1173s] (I)      
[11/09 21:39:38   1173s] (I)      ============  Phase 1a Route ============
[11/09 21:39:38   1173s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 104
[11/09 21:39:38   1173s] (I)      Usage: 85427 = (47896 H, 37531 V) = (18.80% H, 9.45% V) = (3.755e+05um H, 2.942e+05um V)
[11/09 21:39:38   1173s] (I)      
[11/09 21:39:38   1173s] (I)      ============  Phase 1b Route ============
[11/09 21:39:38   1173s] (I)      Usage: 85418 = (47911 H, 37507 V) = (18.80% H, 9.45% V) = (3.756e+05um H, 2.941e+05um V)
[11/09 21:39:38   1173s] (I)      eGR overflow: 0.80% H + 0.31% V
[11/09 21:39:38   1173s] 
[11/09 21:39:38   1173s] [NR-eGR] Overflow after Early Global Route 0.37% H + 0.24% V
[11/09 21:39:38   1173s] Finished Early Global Route rough congestion estimation: mem = 3208.4M
[11/09 21:39:38   1173s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.144, REAL:0.133, MEM:3208.4M, EPOCH TIME: 1731213578.116143
[11/09 21:39:38   1173s] earlyGlobalRoute rough estimation gcell size 2 row height
[11/09 21:39:38   1173s] OPERPROF: Starting CDPad at level 1, MEM:3208.4M, EPOCH TIME: 1731213578.116523
[11/09 21:39:38   1173s] CDPadU 0.574 -> 0.576. R=0.475, N=14970, GS=7.840
[11/09 21:39:38   1173s] OPERPROF: Finished CDPad at level 1, CPU:0.100, REAL:0.062, MEM:3208.4M, EPOCH TIME: 1731213578.178956
[11/09 21:39:38   1173s] OPERPROF: Starting npMain at level 1, MEM:3208.4M, EPOCH TIME: 1731213578.180400
[11/09 21:39:38   1173s] OPERPROF:   Starting npPlace at level 2, MEM:3208.4M, EPOCH TIME: 1731213578.223529
[11/09 21:39:38   1173s] AB param 20.3% (3043/14970).
[11/09 21:39:38   1173s] OPERPROF:   Finished npPlace at level 2, CPU:0.085, REAL:0.073, MEM:3208.4M, EPOCH TIME: 1731213578.296193
[11/09 21:39:38   1173s] OPERPROF: Finished npMain at level 1, CPU:0.171, REAL:0.136, MEM:3208.4M, EPOCH TIME: 1731213578.316880
[11/09 21:39:38   1173s] Global placement CDP is working on the selected area.
[11/09 21:39:38   1173s] OPERPROF: Starting npMain at level 1, MEM:3208.4M, EPOCH TIME: 1731213578.319080
[11/09 21:39:38   1173s] OPERPROF:   Starting npPlace at level 2, MEM:3208.4M, EPOCH TIME: 1731213578.357592
[11/09 21:39:38   1174s] OPERPROF:   Finished npPlace at level 2, CPU:1.023, REAL:0.608, MEM:3240.4M, EPOCH TIME: 1731213578.965590
[11/09 21:39:38   1174s] OPERPROF: Finished npMain at level 1, CPU:1.096, REAL:0.663, MEM:3208.4M, EPOCH TIME: 1731213578.982001
[11/09 21:39:38   1174s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:3208.4M, EPOCH TIME: 1731213578.984324
[11/09 21:39:38   1174s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 21:39:38   1174s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.001, REAL:0.001, MEM:3208.4M, EPOCH TIME: 1731213578.985469
[11/09 21:39:38   1174s] OPERPROF: Starting npCallHUMEst at level 1, MEM:3208.4M, EPOCH TIME: 1731213578.985693
[11/09 21:39:38   1174s] Starting Early Global Route rough congestion estimation: mem = 3208.4M
[11/09 21:39:38   1174s] (I)      ==================== Layers =====================
[11/09 21:39:38   1174s] (I)      +-----+----+---------+---------+--------+-------+
[11/09 21:39:38   1174s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/09 21:39:38   1174s] (I)      +-----+----+---------+---------+--------+-------+
[11/09 21:39:38   1174s] (I)      |  33 |  0 |    CONT |     cut |      1 |       |
[11/09 21:39:38   1174s] (I)      |   1 |  1 |  METAL1 |    wire |      1 |       |
[11/09 21:39:38   1174s] (I)      |  34 |  1 |   VIA12 |     cut |      1 |       |
[11/09 21:39:38   1174s] (I)      |   2 |  2 |  METAL2 |    wire |      1 |       |
[11/09 21:39:38   1174s] (I)      |  35 |  2 |   VIA23 |     cut |      1 |       |
[11/09 21:39:38   1174s] (I)      |   3 |  3 |  METAL3 |    wire |      1 |       |
[11/09 21:39:38   1174s] (I)      |  36 |  3 |   VIA34 |     cut |      1 |       |
[11/09 21:39:38   1174s] (I)      |   4 |  4 |  METAL4 |    wire |      1 |       |
[11/09 21:39:38   1174s] (I)      |  37 |  4 |   VIA45 |     cut |      1 |       |
[11/09 21:39:38   1174s] (I)      |   5 |  5 |  METAL5 |    wire |      1 |       |
[11/09 21:39:38   1174s] (I)      |  38 |  5 |   VIA56 |     cut |      1 |       |
[11/09 21:39:38   1174s] (I)      |   6 |  6 |  METAL6 |    wire |      1 |       |
[11/09 21:39:38   1174s] (I)      +-----+----+---------+---------+--------+-------+
[11/09 21:39:38   1174s] (I)      |  64 | 64 |   POLY1 |   other |        |    MS |
[11/09 21:39:38   1174s] (I)      |   0 |  0 |   POLY2 |   other |        |    MS |
[11/09 21:39:38   1174s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[11/09 21:39:38   1174s] (I)      +-----+----+---------+---------+--------+-------+
[11/09 21:39:38   1174s] (I)      Started Import and model ( Curr Mem: 3208.39 MB )
[11/09 21:39:38   1174s] (I)      Default pattern map key = soc_top_default.
[11/09 21:39:39   1174s] (I)      == Non-default Options ==
[11/09 21:39:39   1174s] (I)      Print mode                                         : 2
[11/09 21:39:39   1174s] (I)      Stop if highly congested                           : false
[11/09 21:39:39   1174s] (I)      Maximum routing layer                              : 4
[11/09 21:39:39   1174s] (I)      Assign partition pins                              : false
[11/09 21:39:39   1174s] (I)      Support large GCell                                : true
[11/09 21:39:39   1174s] (I)      Number of threads                                  : 2
[11/09 21:39:39   1174s] (I)      Number of rows per GCell                           : 2
[11/09 21:39:39   1174s] (I)      Max num rows per GCell                             : 32
[11/09 21:39:39   1174s] (I)      Method to set GCell size                           : row
[11/09 21:39:39   1174s] (I)      Counted 9181 PG shapes. We will not process PG shapes layer by layer.
[11/09 21:39:39   1174s] (I)      Use row-based GCell size
[11/09 21:39:39   1174s] (I)      Use row-based GCell align
[11/09 21:39:39   1174s] (I)      layer 0 area = 808000
[11/09 21:39:39   1174s] (I)      layer 1 area = 808000
[11/09 21:39:39   1174s] (I)      layer 2 area = 808000
[11/09 21:39:39   1174s] (I)      layer 3 area = 808000
[11/09 21:39:39   1174s] (I)      GCell unit size   : 7840
[11/09 21:39:39   1174s] (I)      GCell multiplier  : 2
[11/09 21:39:39   1174s] (I)      GCell row height  : 7840
[11/09 21:39:39   1174s] (I)      Actual row height : 7840
[11/09 21:39:39   1174s] (I)      GCell align ref   : 626560 626560
[11/09 21:39:39   1174s] [NR-eGR] Track table information for default rule: 
[11/09 21:39:39   1174s] [NR-eGR] METAL1 has single uniform track structure
[11/09 21:39:39   1174s] [NR-eGR] METAL2 has single uniform track structure
[11/09 21:39:39   1174s] [NR-eGR] METAL3 has single uniform track structure
[11/09 21:39:39   1174s] [NR-eGR] METAL4 has single uniform track structure
[11/09 21:39:39   1174s] [NR-eGR] METAL5 has single uniform track structure
[11/09 21:39:39   1174s] [NR-eGR] METAL6 has single uniform track structure
[11/09 21:39:39   1174s] (I)      ============== Default via ===============
[11/09 21:39:39   1174s] (I)      +---+------------------+-----------------+
[11/09 21:39:39   1174s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[11/09 21:39:39   1174s] (I)      +---+------------------+-----------------+
[11/09 21:39:39   1174s] (I)      | 1 |    4  VIA12_VV   |    4  VIA12_VV  |
[11/09 21:39:39   1174s] (I)      | 2 |    5  VIA2       |    5  VIA2      |
[11/09 21:39:39   1174s] (I)      | 3 |    8  VIA3       |    8  VIA3      |
[11/09 21:39:39   1174s] (I)      | 4 |   11  VIA4       |   11  VIA4      |
[11/09 21:39:39   1174s] (I)      | 5 |   14  VIA5       |   15  VIA5EAST  |
[11/09 21:39:39   1174s] (I)      +---+------------------+-----------------+
[11/09 21:39:39   1174s] [NR-eGR] Read 10047 PG shapes
[11/09 21:39:39   1174s] [NR-eGR] Read 0 clock shapes
[11/09 21:39:39   1174s] [NR-eGR] Read 0 other shapes
[11/09 21:39:39   1174s] [NR-eGR] #Routing Blockages  : 0
[11/09 21:39:39   1174s] [NR-eGR] #Instance Blockages : 28804
[11/09 21:39:39   1174s] [NR-eGR] #PG Blockages       : 10047
[11/09 21:39:39   1174s] [NR-eGR] #Halo Blockages     : 0
[11/09 21:39:39   1174s] [NR-eGR] #Boundary Blockages : 0
[11/09 21:39:39   1174s] [NR-eGR] #Clock Blockages    : 0
[11/09 21:39:39   1174s] [NR-eGR] #Other Blockages    : 0
[11/09 21:39:39   1174s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/09 21:39:39   1174s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/09 21:39:39   1174s] [NR-eGR] Read 15124 nets ( ignored 0 )
[11/09 21:39:39   1174s] (I)      early_global_route_priority property id does not exist.
[11/09 21:39:39   1174s] (I)      Read Num Blocks=38851  Num Prerouted Wires=0  Num CS=0
[11/09 21:39:39   1174s] (I)      Layer 1 (V) : #blockages 23209 : #preroutes 0
[11/09 21:39:39   1174s] (I)      Layer 2 (H) : #blockages 9876 : #preroutes 0
[11/09 21:39:39   1174s] (I)      Layer 3 (V) : #blockages 5766 : #preroutes 0
[11/09 21:39:39   1174s] (I)      Number of ignored nets                =      0
[11/09 21:39:39   1174s] (I)      Number of connected nets              =      0
[11/09 21:39:39   1174s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/09 21:39:39   1174s] (I)      Number of clock nets                  =      3.  Ignored: No
[11/09 21:39:39   1174s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/09 21:39:39   1174s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/09 21:39:39   1174s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/09 21:39:39   1174s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/09 21:39:39   1174s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/09 21:39:39   1174s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[11/09 21:39:39   1174s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/09 21:39:39   1174s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[11/09 21:39:39   1174s] (I)      Ndr track 0 does not exist
[11/09 21:39:39   1174s] (I)      ---------------------Grid Graph Info--------------------
[11/09 21:39:39   1174s] (I)      Routing area        : (0, 0) - (3393440, 3073120)
[11/09 21:39:39   1174s] (I)      Core area           : (626560, 626560) - (2766880, 2446560)
[11/09 21:39:39   1174s] (I)      Site width          :  1120  (dbu)
[11/09 21:39:39   1174s] (I)      Row height          :  7840  (dbu)
[11/09 21:39:39   1174s] (I)      GCell row height    :  7840  (dbu)
[11/09 21:39:39   1174s] (I)      GCell width         : 15680  (dbu)
[11/09 21:39:39   1174s] (I)      GCell height        : 15680  (dbu)
[11/09 21:39:39   1174s] (I)      Grid                :   216   196     4
[11/09 21:39:39   1174s] (I)      Layer numbers       :     1     2     3     4
[11/09 21:39:39   1174s] (I)      Vertical capacity   :     0 15680     0 15680
[11/09 21:39:39   1174s] (I)      Horizontal capacity :     0     0 15680     0
[11/09 21:39:39   1174s] (I)      Default wire width  :   460   560   560   560
[11/09 21:39:39   1174s] (I)      Default wire space  :   460   560   560   560
[11/09 21:39:39   1174s] (I)      Default wire pitch  :   920  1120  1120  1120
[11/09 21:39:39   1174s] (I)      Default pitch size  :   920  1120  1120  1120
[11/09 21:39:39   1174s] (I)      First track coord   :  1040  1040  1040  1040
[11/09 21:39:39   1174s] (I)      Num tracks per GCell: 17.04 14.00 14.00 14.00
[11/09 21:39:39   1174s] (I)      Total num of tracks :  2743  3029  2743  3029
[11/09 21:39:39   1174s] (I)      Num of masks        :     1     1     1     1
[11/09 21:39:39   1174s] (I)      Num of trim masks   :     0     0     0     0
[11/09 21:39:39   1174s] (I)      --------------------------------------------------------
[11/09 21:39:39   1174s] 
[11/09 21:39:39   1174s] [NR-eGR] ============ Routing rule table ============
[11/09 21:39:39   1174s] [NR-eGR] Rule id: 0  Nets: 15108
[11/09 21:39:39   1174s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[11/09 21:39:39   1174s] (I)                    Layer     2     3     4 
[11/09 21:39:39   1174s] (I)                    Pitch  1120  1120  1120 
[11/09 21:39:39   1174s] (I)             #Used tracks     1     1     1 
[11/09 21:39:39   1174s] (I)       #Fully used tracks     1     1     1 
[11/09 21:39:39   1174s] [NR-eGR] ========================================
[11/09 21:39:39   1174s] [NR-eGR] 
[11/09 21:39:39   1174s] (I)      =============== Blocked Tracks ===============
[11/09 21:39:39   1174s] (I)      +-------+---------+----------+---------------+
[11/09 21:39:39   1174s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/09 21:39:39   1174s] (I)      +-------+---------+----------+---------------+
[11/09 21:39:39   1174s] (I)      |     1 |       0 |        0 |         0.00% |
[11/09 21:39:39   1174s] (I)      |     2 |  593684 |   433648 |        73.04% |
[11/09 21:39:39   1174s] (I)      |     3 |  592488 |   349099 |        58.92% |
[11/09 21:39:39   1174s] (I)      |     4 |  593684 |   403761 |        68.01% |
[11/09 21:39:39   1174s] (I)      +-------+---------+----------+---------------+
[11/09 21:39:39   1174s] (I)      Finished Import and model ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 3208.39 MB )
[11/09 21:39:39   1174s] (I)      Reset routing kernel
[11/09 21:39:39   1174s] (I)      numLocalWires=15963  numGlobalNetBranches=3651  numLocalNetBranches=4341
[11/09 21:39:39   1174s] (I)      totalPins=46321  totalGlobalPin=34118 (73.66%)
[11/09 21:39:39   1174s] (I)      total 2D Cap : 651856 = (254788 H, 397068 V)
[11/09 21:39:39   1174s] (I)      
[11/09 21:39:39   1174s] (I)      ============  Phase 1a Route ============
[11/09 21:39:39   1174s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 112
[11/09 21:39:39   1174s] (I)      Usage: 85645 = (47966 H, 37679 V) = (18.83% H, 9.49% V) = (3.761e+05um H, 2.954e+05um V)
[11/09 21:39:39   1174s] (I)      
[11/09 21:39:39   1174s] (I)      ============  Phase 1b Route ============
[11/09 21:39:39   1174s] (I)      Usage: 85639 = (47982 H, 37657 V) = (18.83% H, 9.48% V) = (3.762e+05um H, 2.952e+05um V)
[11/09 21:39:39   1174s] (I)      eGR overflow: 0.94% H + 0.31% V
[11/09 21:39:39   1174s] 
[11/09 21:39:39   1174s] [NR-eGR] Overflow after Early Global Route 0.40% H + 0.24% V
[11/09 21:39:39   1174s] Finished Early Global Route rough congestion estimation: mem = 3208.4M
[11/09 21:39:39   1174s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.137, REAL:0.126, MEM:3208.4M, EPOCH TIME: 1731213579.112109
[11/09 21:39:39   1174s] earlyGlobalRoute rough estimation gcell size 2 row height
[11/09 21:39:39   1174s] OPERPROF: Starting CDPad at level 1, MEM:3208.4M, EPOCH TIME: 1731213579.112478
[11/09 21:39:39   1174s] CDPadU 0.576 -> 0.585. R=0.475, N=14970, GS=7.840
[11/09 21:39:39   1174s] OPERPROF: Finished CDPad at level 1, CPU:0.099, REAL:0.061, MEM:3208.4M, EPOCH TIME: 1731213579.173727
[11/09 21:39:39   1174s] OPERPROF: Starting npMain at level 1, MEM:3208.4M, EPOCH TIME: 1731213579.175156
[11/09 21:39:39   1174s] OPERPROF:   Starting npPlace at level 2, MEM:3208.4M, EPOCH TIME: 1731213579.216163
[11/09 21:39:39   1175s] AB param 12.4% (1858/14970).
[11/09 21:39:39   1175s] OPERPROF:   Finished npPlace at level 2, CPU:0.082, REAL:0.069, MEM:3208.4M, EPOCH TIME: 1731213579.284681
[11/09 21:39:39   1175s] OPERPROF: Finished npMain at level 1, CPU:0.163, REAL:0.128, MEM:3208.4M, EPOCH TIME: 1731213579.303534
[11/09 21:39:39   1175s] Global placement CDP is working on the selected area.
[11/09 21:39:39   1175s] OPERPROF: Starting npMain at level 1, MEM:3208.4M, EPOCH TIME: 1731213579.305602
[11/09 21:39:39   1175s] OPERPROF:   Starting npPlace at level 2, MEM:3208.4M, EPOCH TIME: 1731213579.341053
[11/09 21:39:39   1175s] OPERPROF:   Finished npPlace at level 2, CPU:0.748, REAL:0.438, MEM:3240.4M, EPOCH TIME: 1731213579.778888
[11/09 21:39:39   1175s] OPERPROF: Finished npMain at level 1, CPU:0.817, REAL:0.490, MEM:3208.4M, EPOCH TIME: 1731213579.795487
[11/09 21:39:39   1175s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:3208.4M, EPOCH TIME: 1731213579.797835
[11/09 21:39:39   1175s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 21:39:39   1175s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.001, REAL:0.001, MEM:3208.4M, EPOCH TIME: 1731213579.799020
[11/09 21:39:39   1175s] OPERPROF: Starting npCallHUMEst at level 1, MEM:3208.4M, EPOCH TIME: 1731213579.799256
[11/09 21:39:39   1175s] Starting Early Global Route rough congestion estimation: mem = 3208.4M
[11/09 21:39:39   1175s] (I)      ==================== Layers =====================
[11/09 21:39:39   1175s] (I)      +-----+----+---------+---------+--------+-------+
[11/09 21:39:39   1175s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/09 21:39:39   1175s] (I)      +-----+----+---------+---------+--------+-------+
[11/09 21:39:39   1175s] (I)      |  33 |  0 |    CONT |     cut |      1 |       |
[11/09 21:39:39   1175s] (I)      |   1 |  1 |  METAL1 |    wire |      1 |       |
[11/09 21:39:39   1175s] (I)      |  34 |  1 |   VIA12 |     cut |      1 |       |
[11/09 21:39:39   1175s] (I)      |   2 |  2 |  METAL2 |    wire |      1 |       |
[11/09 21:39:39   1175s] (I)      |  35 |  2 |   VIA23 |     cut |      1 |       |
[11/09 21:39:39   1175s] (I)      |   3 |  3 |  METAL3 |    wire |      1 |       |
[11/09 21:39:39   1175s] (I)      |  36 |  3 |   VIA34 |     cut |      1 |       |
[11/09 21:39:39   1175s] (I)      |   4 |  4 |  METAL4 |    wire |      1 |       |
[11/09 21:39:39   1175s] (I)      |  37 |  4 |   VIA45 |     cut |      1 |       |
[11/09 21:39:39   1175s] (I)      |   5 |  5 |  METAL5 |    wire |      1 |       |
[11/09 21:39:39   1175s] (I)      |  38 |  5 |   VIA56 |     cut |      1 |       |
[11/09 21:39:39   1175s] (I)      |   6 |  6 |  METAL6 |    wire |      1 |       |
[11/09 21:39:39   1175s] (I)      +-----+----+---------+---------+--------+-------+
[11/09 21:39:39   1175s] (I)      |  64 | 64 |   POLY1 |   other |        |    MS |
[11/09 21:39:39   1175s] (I)      |   0 |  0 |   POLY2 |   other |        |    MS |
[11/09 21:39:39   1175s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[11/09 21:39:39   1175s] (I)      +-----+----+---------+---------+--------+-------+
[11/09 21:39:39   1175s] (I)      Started Import and model ( Curr Mem: 3208.39 MB )
[11/09 21:39:39   1175s] (I)      Default pattern map key = soc_top_default.
[11/09 21:39:39   1175s] (I)      == Non-default Options ==
[11/09 21:39:39   1175s] (I)      Print mode                                         : 2
[11/09 21:39:39   1175s] (I)      Stop if highly congested                           : false
[11/09 21:39:39   1175s] (I)      Maximum routing layer                              : 4
[11/09 21:39:39   1175s] (I)      Assign partition pins                              : false
[11/09 21:39:39   1175s] (I)      Support large GCell                                : true
[11/09 21:39:39   1175s] (I)      Number of threads                                  : 2
[11/09 21:39:39   1175s] (I)      Number of rows per GCell                           : 2
[11/09 21:39:39   1175s] (I)      Max num rows per GCell                             : 32
[11/09 21:39:39   1175s] (I)      Method to set GCell size                           : row
[11/09 21:39:39   1175s] (I)      Counted 9181 PG shapes. We will not process PG shapes layer by layer.
[11/09 21:39:39   1175s] (I)      Use row-based GCell size
[11/09 21:39:39   1175s] (I)      Use row-based GCell align
[11/09 21:39:39   1175s] (I)      layer 0 area = 808000
[11/09 21:39:39   1175s] (I)      layer 1 area = 808000
[11/09 21:39:39   1175s] (I)      layer 2 area = 808000
[11/09 21:39:39   1175s] (I)      layer 3 area = 808000
[11/09 21:39:39   1175s] (I)      GCell unit size   : 7840
[11/09 21:39:39   1175s] (I)      GCell multiplier  : 2
[11/09 21:39:39   1175s] (I)      GCell row height  : 7840
[11/09 21:39:39   1175s] (I)      Actual row height : 7840
[11/09 21:39:39   1175s] (I)      GCell align ref   : 626560 626560
[11/09 21:39:39   1175s] [NR-eGR] Track table information for default rule: 
[11/09 21:39:39   1175s] [NR-eGR] METAL1 has single uniform track structure
[11/09 21:39:39   1175s] [NR-eGR] METAL2 has single uniform track structure
[11/09 21:39:39   1175s] [NR-eGR] METAL3 has single uniform track structure
[11/09 21:39:39   1175s] [NR-eGR] METAL4 has single uniform track structure
[11/09 21:39:39   1175s] [NR-eGR] METAL5 has single uniform track structure
[11/09 21:39:39   1175s] [NR-eGR] METAL6 has single uniform track structure
[11/09 21:39:39   1175s] (I)      ============== Default via ===============
[11/09 21:39:39   1175s] (I)      +---+------------------+-----------------+
[11/09 21:39:39   1175s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[11/09 21:39:39   1175s] (I)      +---+------------------+-----------------+
[11/09 21:39:39   1175s] (I)      | 1 |    4  VIA12_VV   |    4  VIA12_VV  |
[11/09 21:39:39   1175s] (I)      | 2 |    5  VIA2       |    5  VIA2      |
[11/09 21:39:39   1175s] (I)      | 3 |    8  VIA3       |    8  VIA3      |
[11/09 21:39:39   1175s] (I)      | 4 |   11  VIA4       |   11  VIA4      |
[11/09 21:39:39   1175s] (I)      | 5 |   14  VIA5       |   15  VIA5EAST  |
[11/09 21:39:39   1175s] (I)      +---+------------------+-----------------+
[11/09 21:39:39   1175s] [NR-eGR] Read 10047 PG shapes
[11/09 21:39:39   1175s] [NR-eGR] Read 0 clock shapes
[11/09 21:39:39   1175s] [NR-eGR] Read 0 other shapes
[11/09 21:39:39   1175s] [NR-eGR] #Routing Blockages  : 0
[11/09 21:39:39   1175s] [NR-eGR] #Instance Blockages : 28804
[11/09 21:39:39   1175s] [NR-eGR] #PG Blockages       : 10047
[11/09 21:39:39   1175s] [NR-eGR] #Halo Blockages     : 0
[11/09 21:39:39   1175s] [NR-eGR] #Boundary Blockages : 0
[11/09 21:39:39   1175s] [NR-eGR] #Clock Blockages    : 0
[11/09 21:39:39   1175s] [NR-eGR] #Other Blockages    : 0
[11/09 21:39:39   1175s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/09 21:39:39   1175s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/09 21:39:39   1175s] [NR-eGR] Read 15124 nets ( ignored 0 )
[11/09 21:39:39   1175s] (I)      early_global_route_priority property id does not exist.
[11/09 21:39:39   1175s] (I)      Read Num Blocks=38851  Num Prerouted Wires=0  Num CS=0
[11/09 21:39:39   1175s] (I)      Layer 1 (V) : #blockages 23209 : #preroutes 0
[11/09 21:39:39   1175s] (I)      Layer 2 (H) : #blockages 9876 : #preroutes 0
[11/09 21:39:39   1175s] (I)      Layer 3 (V) : #blockages 5766 : #preroutes 0
[11/09 21:39:39   1175s] (I)      Number of ignored nets                =      0
[11/09 21:39:39   1175s] (I)      Number of connected nets              =      0
[11/09 21:39:39   1175s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/09 21:39:39   1175s] (I)      Number of clock nets                  =      3.  Ignored: No
[11/09 21:39:39   1175s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/09 21:39:39   1175s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/09 21:39:39   1175s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/09 21:39:39   1175s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/09 21:39:39   1175s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/09 21:39:39   1175s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[11/09 21:39:39   1175s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/09 21:39:39   1175s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[11/09 21:39:39   1175s] (I)      Ndr track 0 does not exist
[11/09 21:39:39   1175s] (I)      ---------------------Grid Graph Info--------------------
[11/09 21:39:39   1175s] (I)      Routing area        : (0, 0) - (3393440, 3073120)
[11/09 21:39:39   1175s] (I)      Core area           : (626560, 626560) - (2766880, 2446560)
[11/09 21:39:39   1175s] (I)      Site width          :  1120  (dbu)
[11/09 21:39:39   1175s] (I)      Row height          :  7840  (dbu)
[11/09 21:39:39   1175s] (I)      GCell row height    :  7840  (dbu)
[11/09 21:39:39   1175s] (I)      GCell width         : 15680  (dbu)
[11/09 21:39:39   1175s] (I)      GCell height        : 15680  (dbu)
[11/09 21:39:39   1175s] (I)      Grid                :   216   196     4
[11/09 21:39:39   1175s] (I)      Layer numbers       :     1     2     3     4
[11/09 21:39:39   1175s] (I)      Vertical capacity   :     0 15680     0 15680
[11/09 21:39:39   1175s] (I)      Horizontal capacity :     0     0 15680     0
[11/09 21:39:39   1175s] (I)      Default wire width  :   460   560   560   560
[11/09 21:39:39   1175s] (I)      Default wire space  :   460   560   560   560
[11/09 21:39:39   1175s] (I)      Default wire pitch  :   920  1120  1120  1120
[11/09 21:39:39   1175s] (I)      Default pitch size  :   920  1120  1120  1120
[11/09 21:39:39   1175s] (I)      First track coord   :  1040  1040  1040  1040
[11/09 21:39:39   1175s] (I)      Num tracks per GCell: 17.04 14.00 14.00 14.00
[11/09 21:39:39   1175s] (I)      Total num of tracks :  2743  3029  2743  3029
[11/09 21:39:39   1175s] (I)      Num of masks        :     1     1     1     1
[11/09 21:39:39   1175s] (I)      Num of trim masks   :     0     0     0     0
[11/09 21:39:39   1175s] (I)      --------------------------------------------------------
[11/09 21:39:39   1175s] 
[11/09 21:39:39   1175s] [NR-eGR] ============ Routing rule table ============
[11/09 21:39:39   1175s] [NR-eGR] Rule id: 0  Nets: 15108
[11/09 21:39:39   1175s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[11/09 21:39:39   1175s] (I)                    Layer     2     3     4 
[11/09 21:39:39   1175s] (I)                    Pitch  1120  1120  1120 
[11/09 21:39:39   1175s] (I)             #Used tracks     1     1     1 
[11/09 21:39:39   1175s] (I)       #Fully used tracks     1     1     1 
[11/09 21:39:39   1175s] [NR-eGR] ========================================
[11/09 21:39:39   1175s] [NR-eGR] 
[11/09 21:39:39   1175s] (I)      =============== Blocked Tracks ===============
[11/09 21:39:39   1175s] (I)      +-------+---------+----------+---------------+
[11/09 21:39:39   1175s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/09 21:39:39   1175s] (I)      +-------+---------+----------+---------------+
[11/09 21:39:39   1175s] (I)      |     1 |       0 |        0 |         0.00% |
[11/09 21:39:39   1175s] (I)      |     2 |  593684 |   433633 |        73.04% |
[11/09 21:39:39   1175s] (I)      |     3 |  592488 |   349099 |        58.92% |
[11/09 21:39:39   1175s] (I)      |     4 |  593684 |   403761 |        68.01% |
[11/09 21:39:39   1175s] (I)      +-------+---------+----------+---------------+
[11/09 21:39:39   1175s] (I)      Finished Import and model ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 3208.39 MB )
[11/09 21:39:39   1175s] (I)      Reset routing kernel
[11/09 21:39:39   1175s] (I)      numLocalWires=16049  numGlobalNetBranches=3683  numLocalNetBranches=4352
[11/09 21:39:39   1175s] (I)      totalPins=46321  totalGlobalPin=34065 (73.54%)
[11/09 21:39:39   1175s] (I)      total 2D Cap : 651835 = (254788 H, 397047 V)
[11/09 21:39:39   1175s] (I)      
[11/09 21:39:39   1175s] (I)      ============  Phase 1a Route ============
[11/09 21:39:39   1176s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 113
[11/09 21:39:39   1176s] (I)      Usage: 85460 = (47995 H, 37465 V) = (18.84% H, 9.44% V) = (3.763e+05um H, 2.937e+05um V)
[11/09 21:39:39   1176s] (I)      
[11/09 21:39:39   1176s] (I)      ============  Phase 1b Route ============
[11/09 21:39:39   1176s] (I)      Usage: 85470 = (48012 H, 37458 V) = (18.84% H, 9.43% V) = (3.764e+05um H, 2.937e+05um V)
[11/09 21:39:39   1176s] (I)      eGR overflow: 0.94% H + 0.32% V
[11/09 21:39:39   1176s] 
[11/09 21:39:39   1176s] [NR-eGR] Overflow after Early Global Route 0.39% H + 0.24% V
[11/09 21:39:39   1176s] Finished Early Global Route rough congestion estimation: mem = 3208.4M
[11/09 21:39:39   1176s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.142, REAL:0.132, MEM:3208.4M, EPOCH TIME: 1731213579.931324
[11/09 21:39:39   1176s] earlyGlobalRoute rough estimation gcell size 2 row height
[11/09 21:39:39   1176s] OPERPROF: Starting CDPad at level 1, MEM:3208.4M, EPOCH TIME: 1731213579.931698
[11/09 21:39:39   1176s] CDPadU 0.585 -> 0.593. R=0.475, N=14970, GS=7.840
[11/09 21:39:39   1176s] OPERPROF: Finished CDPad at level 1, CPU:0.098, REAL:0.060, MEM:3208.4M, EPOCH TIME: 1731213579.992195
[11/09 21:39:39   1176s] OPERPROF: Starting npMain at level 1, MEM:3208.4M, EPOCH TIME: 1731213579.993622
[11/09 21:39:40   1176s] OPERPROF:   Starting npPlace at level 2, MEM:3208.4M, EPOCH TIME: 1731213580.036217
[11/09 21:39:40   1176s] AB param 30.5% (4563/14970).
[11/09 21:39:40   1176s] OPERPROF:   Finished npPlace at level 2, CPU:0.087, REAL:0.074, MEM:3208.4M, EPOCH TIME: 1731213580.109897
[11/09 21:39:40   1176s] OPERPROF: Finished npMain at level 1, CPU:0.173, REAL:0.138, MEM:3208.4M, EPOCH TIME: 1731213580.131498
[11/09 21:39:40   1176s] Global placement CDP is working on the selected area.
[11/09 21:39:40   1176s] OPERPROF: Starting npMain at level 1, MEM:3208.4M, EPOCH TIME: 1731213580.133943
[11/09 21:39:40   1176s] OPERPROF:   Starting npPlace at level 2, MEM:3208.4M, EPOCH TIME: 1731213580.171652
[11/09 21:39:40   1177s] OPERPROF:   Finished npPlace at level 2, CPU:1.142, REAL:0.601, MEM:3240.4M, EPOCH TIME: 1731213580.772374
[11/09 21:39:40   1177s] OPERPROF: Finished npMain at level 1, CPU:1.214, REAL:0.656, MEM:3208.4M, EPOCH TIME: 1731213580.789947
[11/09 21:39:40   1177s] Iteration 13: Total net bbox = 5.973e+05 (3.41e+05 2.56e+05)
[11/09 21:39:40   1177s]               Est.  stn bbox = 7.316e+05 (4.15e+05 3.16e+05)
[11/09 21:39:40   1177s]               cpu = 0:00:10.5 real = 0:00:06.0 mem = 3208.4M
[11/09 21:39:40   1177s] Iteration 14: Total net bbox = 5.973e+05 (3.41e+05 2.56e+05)
[11/09 21:39:40   1177s]               Est.  stn bbox = 7.316e+05 (4.15e+05 3.16e+05)
[11/09 21:39:40   1177s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 3208.4M
[11/09 21:39:40   1177s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:3208.4M, EPOCH TIME: 1731213580.824678
[11/09 21:39:40   1177s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 21:39:40   1177s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.002, REAL:0.002, MEM:3208.4M, EPOCH TIME: 1731213580.826502
[11/09 21:39:40   1177s] Legalizing MH Cells... 0 / 0 (level 9)
[11/09 21:39:40   1177s] No instances found in the vector
[11/09 21:39:40   1177s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3208.4M, DRC: 0)
[11/09 21:39:40   1177s] 0 (out of 0) MH cells were successfully legalized.
[11/09 21:39:40   1177s] OPERPROF: Starting npMain at level 1, MEM:3208.4M, EPOCH TIME: 1731213580.828113
[11/09 21:39:40   1177s] OPERPROF:   Starting npPlace at level 2, MEM:3208.4M, EPOCH TIME: 1731213580.877431
[11/09 21:39:43   1182s] GP RA stats: MHOnly 0 nrInst 14970 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[11/09 21:39:45   1186s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:3272.4M, EPOCH TIME: 1731213585.358100
[11/09 21:39:45   1186s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.008, REAL:0.008, MEM:3272.4M, EPOCH TIME: 1731213585.366030
[11/09 21:39:45   1186s] OPERPROF:   Finished npPlace at level 2, CPU:8.646, REAL:4.490, MEM:3240.4M, EPOCH TIME: 1731213585.367390
[11/09 21:39:45   1186s] OPERPROF: Finished npMain at level 1, CPU:8.739, REAL:4.558, MEM:3208.4M, EPOCH TIME: 1731213585.385943
[11/09 21:39:45   1186s] Iteration 15: Total net bbox = 5.908e+05 (3.28e+05 2.63e+05)
[11/09 21:39:45   1186s]               Est.  stn bbox = 7.172e+05 (3.97e+05 3.21e+05)
[11/09 21:39:45   1186s]               cpu = 0:00:08.8 real = 0:00:05.0 mem = 3208.4M
[11/09 21:39:45   1186s] [adp] clock
[11/09 21:39:45   1186s] [adp] weight, nr nets, wire length
[11/09 21:39:45   1186s] [adp]      0        3  1713.358000
[11/09 21:39:45   1186s] [adp] data
[11/09 21:39:45   1186s] [adp] weight, nr nets, wire length
[11/09 21:39:45   1186s] [adp]      0    15121  589096.940000
[11/09 21:39:45   1186s] [adp] 0.000000|0.000000|0.000000
[11/09 21:39:45   1186s] Iteration 16: Total net bbox = 5.908e+05 (3.28e+05 2.63e+05)
[11/09 21:39:45   1186s]               Est.  stn bbox = 7.172e+05 (3.97e+05 3.21e+05)
[11/09 21:39:45   1186s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 3208.4M
[11/09 21:39:45   1186s] *** cost = 5.908e+05 (3.28e+05 2.63e+05) (cpu for global=0:00:51.8) real=0:00:31.0***
[11/09 21:39:45   1186s] Placement multithread real runtime: 0:00:31.0 with 2 threads.
[11/09 21:39:45   1186s] Info: 2 clock gating cells identified, 0 (on average) moved 0/10
[11/09 21:39:45   1186s] Saved padding area to DB
[11/09 21:39:45   1186s] All LLGs are deleted
[11/09 21:39:45   1186s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:163).
[11/09 21:39:45   1186s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:39:45   1186s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3208.4M, EPOCH TIME: 1731213585.466526
[11/09 21:39:45   1186s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3208.4M, EPOCH TIME: 1731213585.466657
[11/09 21:39:45   1186s] Solver runtime cpu: 0:00:38.0 real: 0:00:19.8
[11/09 21:39:45   1186s] Core Placement runtime cpu: 0:00:40.5 real: 0:00:20.0
[11/09 21:39:45   1186s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[11/09 21:39:45   1186s] Type 'man IMPSP-9025' for more detail.
[11/09 21:39:45   1186s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3208.4M, EPOCH TIME: 1731213585.467454
[11/09 21:39:45   1186s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3208.4M, EPOCH TIME: 1731213585.467524
[11/09 21:39:45   1186s] Processing tracks to init pin-track alignment.
[11/09 21:39:45   1186s] z: 2, totalTracks: 1
[11/09 21:39:45   1186s] z: 4, totalTracks: 1
[11/09 21:39:45   1186s] z: 6, totalTracks: 1
[11/09 21:39:45   1186s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/09 21:39:45   1186s] All LLGs are deleted
[11/09 21:39:45   1186s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:39:45   1186s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:39:45   1186s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:3208.4M, EPOCH TIME: 1731213585.473528
[11/09 21:39:45   1186s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:3208.4M, EPOCH TIME: 1731213585.473597
[11/09 21:39:45   1186s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3208.4M, EPOCH TIME: 1731213585.477137
[11/09 21:39:45   1186s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:39:45   1186s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:39:45   1186s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:3208.4M, EPOCH TIME: 1731213585.477809
[11/09 21:39:45   1186s] Max number of tech site patterns supported in site array is 256.
[11/09 21:39:45   1186s] Core basic site is core7T
[11/09 21:39:45   1186s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:3208.4M, EPOCH TIME: 1731213585.479265
[11/09 21:39:45   1186s] After signature check, allow fast init is true, keep pre-filter is true.
[11/09 21:39:45   1186s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/09 21:39:45   1186s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.003, REAL:0.002, MEM:3224.4M, EPOCH TIME: 1731213585.481121
[11/09 21:39:45   1186s] Fast DP-INIT is on for default
[11/09 21:39:45   1186s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:39:45   1186s] Atter site array init, number of instance map data is 0.
[11/09 21:39:45   1186s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.010, REAL:0.007, MEM:3224.4M, EPOCH TIME: 1731213585.485128
[11/09 21:39:45   1186s] 
[11/09 21:39:45   1186s]  Pre_CCE_Colorizing is not ON! (0:0:27:0)
[11/09 21:39:45   1186s] # Found 2 fixed insts to be non-legal.
[11/09 21:39:45   1186s] OPERPROF:       Starting CMU at level 4, MEM:3224.4M, EPOCH TIME: 1731213585.489603
[11/09 21:39:45   1186s] OPERPROF:       Finished CMU at level 4, CPU:0.002, REAL:0.002, MEM:3240.4M, EPOCH TIME: 1731213585.491293
[11/09 21:39:45   1186s] 
[11/09 21:39:45   1186s] Bad Lib Cell Checking (CMU) is done! (0)
[11/09 21:39:45   1186s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.016, MEM:3208.4M, EPOCH TIME: 1731213585.493492
[11/09 21:39:45   1186s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:3208.4M, EPOCH TIME: 1731213585.493542
[11/09 21:39:45   1186s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:3208.4M, EPOCH TIME: 1731213585.493788
[11/09 21:39:45   1186s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3208.4MB).
[11/09 21:39:45   1186s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.037, REAL:0.034, MEM:3208.4M, EPOCH TIME: 1731213585.501463
[11/09 21:39:45   1186s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.038, REAL:0.034, MEM:3208.4M, EPOCH TIME: 1731213585.501495
[11/09 21:39:45   1186s] TDRefine: refinePlace mode is spiral
[11/09 21:39:45   1186s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.4732.6
[11/09 21:39:45   1186s] OPERPROF: Starting RefinePlace at level 1, MEM:3208.4M, EPOCH TIME: 1731213585.501563
[11/09 21:39:45   1186s] *** Starting refinePlace (0:19:46 mem=3208.4M) ***
[11/09 21:39:45   1186s] Total net bbox length = 5.908e+05 (3.283e+05 2.626e+05) (ext = 1.274e+04)
[11/09 21:39:45   1186s] 
[11/09 21:39:45   1186s]  Pre_CCE_Colorizing is not ON! (0:0:27:0)
[11/09 21:39:45   1186s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/09 21:39:45   1186s] OPERPROF:   Starting CellHaloInit at level 2, MEM:3208.4M, EPOCH TIME: 1731213585.518113
[11/09 21:39:45   1186s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.001, REAL:0.001, MEM:3208.4M, EPOCH TIME: 1731213585.518736
[11/09 21:39:45   1186s] (I)      Default pattern map key = soc_top_default.
[11/09 21:39:45   1186s] (I)      Default pattern map key = soc_top_default.
[11/09 21:39:45   1186s] OPERPROF:   Starting CellHaloInit at level 2, MEM:3208.4M, EPOCH TIME: 1731213585.521964
[11/09 21:39:45   1186s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.001, REAL:0.001, MEM:3208.4M, EPOCH TIME: 1731213585.522595
[11/09 21:39:45   1186s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3208.4M, EPOCH TIME: 1731213585.522642
[11/09 21:39:45   1186s] Starting refinePlace ...
[11/09 21:39:45   1186s] (I)      Default pattern map key = soc_top_default.
[11/09 21:39:45   1186s] (I)      Default pattern map key = soc_top_default.
[11/09 21:39:45   1186s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:3208.4M, EPOCH TIME: 1731213585.554338
[11/09 21:39:45   1186s] DDP initSite1 nrRow 232 nrJob 232
[11/09 21:39:45   1186s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:3208.4M, EPOCH TIME: 1731213585.554414
[11/09 21:39:45   1186s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:3208.4M, EPOCH TIME: 1731213585.554665
[11/09 21:39:45   1186s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:3208.4M, EPOCH TIME: 1731213585.554699
[11/09 21:39:45   1186s] DDP markSite nrRow 232 nrJob 232
[11/09 21:39:45   1186s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.001, REAL:0.001, MEM:3208.4M, EPOCH TIME: 1731213585.555356
[11/09 21:39:45   1186s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.002, REAL:0.001, MEM:3208.4M, EPOCH TIME: 1731213585.555388
[11/09 21:39:45   1186s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:3208.4M, EPOCH TIME: 1731213585.559774
[11/09 21:39:45   1186s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:3208.4M, EPOCH TIME: 1731213585.559828
[11/09 21:39:45   1186s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.004, REAL:0.002, MEM:3208.4M, EPOCH TIME: 1731213585.561861
[11/09 21:39:45   1186s] ** Cut row section cpu time 0:00:00.0.
[11/09 21:39:45   1186s]  ** Cut row section real time 0:00:00.0.
[11/09 21:39:45   1186s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.004, REAL:0.002, MEM:3208.4M, EPOCH TIME: 1731213585.561931
[11/09 21:39:45   1186s]   Spread Effort: high, standalone mode, useDDP on.
[11/09 21:39:45   1186s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:00.0, mem=3208.4MB) @(0:19:46 - 0:19:47).
[11/09 21:39:45   1186s] Move report: preRPlace moves 14970 insts, mean move: 0.17 um, max move: 7.60 um 
[11/09 21:39:45   1186s] 	Max move on inst (soc/soc_cpu_add_1802_23_g851): (393.53, 948.73) --> (393.36, 956.16)
[11/09 21:39:45   1186s] 	Length: 11 sites, height: 1 rows, site name: core7T, cell type: XOR2X1
[11/09 21:39:45   1186s] 	Violation at original loc: Placement Blockage Violation
[11/09 21:39:45   1186s] wireLenOptFixPriorityInst 0 inst fixed
[11/09 21:39:45   1186s] tweakage running in 2 threads.
[11/09 21:39:45   1186s] Placement tweakage begins.
[11/09 21:39:45   1186s] wire length = 6.694e+05
[11/09 21:39:46   1187s] wire length = 6.442e+05
[11/09 21:39:46   1187s] Placement tweakage ends.
[11/09 21:39:46   1187s] Move report: tweak moves 1636 insts, mean move: 6.20 um, max move: 45.92 um 
[11/09 21:39:46   1187s] 	Max move on inst (soc/g87573__8246): (946.08, 1042.40) --> (931.52, 1011.04)
[11/09 21:39:46   1187s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:01.0, real=0:00:01.0, mem=3208.4MB) @(0:19:47 - 0:19:48).
[11/09 21:39:46   1187s] 
[11/09 21:39:46   1187s] Running Spiral MT with 2 threads  fetchWidth=143 
[11/09 21:39:46   1188s] Move report: legalization moves 176 insts, mean move: 1.79 um, max move: 14.00 um spiral
[11/09 21:39:46   1188s] 	Max move on inst (soc/soc_cpu_genblk1.pcpi_mul_mul_2402_47_g31039): (1238.96, 999.28) --> (1232.80, 991.44)
[11/09 21:39:46   1188s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[11/09 21:39:46   1188s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[11/09 21:39:46   1188s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=3208.4MB) @(0:19:48 - 0:19:48).
[11/09 21:39:46   1188s] Move report: Detail placement moves 14970 insts, mean move: 0.84 um, max move: 45.77 um 
[11/09 21:39:46   1188s] 	Max move on inst (soc/g125617): (931.66, 1011.05) --> (946.08, 1042.40)
[11/09 21:39:46   1188s] 	Runtime: CPU: 0:00:01.6 REAL: 0:00:01.0 MEM: 3208.4MB
[11/09 21:39:46   1188s] Statistics of distance of Instance movement in refine placement:
[11/09 21:39:46   1188s]   maximum (X+Y) =        45.77 um
[11/09 21:39:46   1188s]   inst (soc/g125617) with max move: (931.662, 1011.05) -> (946.08, 1042.4)
[11/09 21:39:46   1188s]   mean    (X+Y) =         0.84 um
[11/09 21:39:46   1188s] Summary Report:
[11/09 21:39:46   1188s] Instances move: 14970 (out of 14970 movable)
[11/09 21:39:46   1188s] Instances flipped: 0
[11/09 21:39:46   1188s] Mean displacement: 0.84 um
[11/09 21:39:46   1188s] Max displacement: 45.77 um (Instance: soc/g125617) (931.662, 1011.05) -> (946.08, 1042.4)
[11/09 21:39:46   1188s] 	Length: 5 sites, height: 1 rows, site name: core7T, cell type: NAND2X1
[11/09 21:39:46   1188s] Total instances moved : 14970
[11/09 21:39:46   1188s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.586, REAL:1.050, MEM:3208.4M, EPOCH TIME: 1731213586.572795
[11/09 21:39:46   1188s] Total net bbox length = 5.711e+05 (3.076e+05 2.634e+05) (ext = 1.272e+04)
[11/09 21:39:46   1188s] Runtime: CPU: 0:00:01.6 REAL: 0:00:01.0 MEM: 3208.4MB
[11/09 21:39:46   1188s] [CPU] RefinePlace/total (cpu=0:00:01.6, real=0:00:01.0, mem=3208.4MB) @(0:19:46 - 0:19:48).
[11/09 21:39:46   1188s] *** Finished refinePlace (0:19:48 mem=3208.4M) ***
[11/09 21:39:46   1188s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.4732.6
[11/09 21:39:46   1188s] OPERPROF: Finished RefinePlace at level 1, CPU:1.611, REAL:1.075, MEM:3208.4M, EPOCH TIME: 1731213586.576959
[11/09 21:39:46   1188s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3208.4M, EPOCH TIME: 1731213586.576996
[11/09 21:39:46   1188s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:15133).
[11/09 21:39:46   1188s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:39:46   1188s] All LLGs are deleted
[11/09 21:39:46   1188s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:39:46   1188s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:39:46   1188s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3208.4M, EPOCH TIME: 1731213586.586527
[11/09 21:39:46   1188s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3208.4M, EPOCH TIME: 1731213586.586600
[11/09 21:39:46   1188s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.016, REAL:0.015, MEM:3171.4M, EPOCH TIME: 1731213586.592437
[11/09 21:39:46   1188s] *** End of Placement (cpu=0:00:55.1, real=0:00:33.0, mem=3171.4M) ***
[11/09 21:39:46   1188s] Processing tracks to init pin-track alignment.
[11/09 21:39:46   1188s] z: 2, totalTracks: 1
[11/09 21:39:46   1188s] z: 4, totalTracks: 1
[11/09 21:39:46   1188s] z: 6, totalTracks: 1
[11/09 21:39:46   1188s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/09 21:39:46   1188s] All LLGs are deleted
[11/09 21:39:46   1188s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:39:46   1188s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:39:46   1188s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3171.4M, EPOCH TIME: 1731213586.597738
[11/09 21:39:46   1188s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3171.4M, EPOCH TIME: 1731213586.597805
[11/09 21:39:46   1188s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3171.4M, EPOCH TIME: 1731213586.600362
[11/09 21:39:46   1188s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:39:46   1188s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:39:46   1188s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3171.4M, EPOCH TIME: 1731213586.600626
[11/09 21:39:46   1188s] Max number of tech site patterns supported in site array is 256.
[11/09 21:39:46   1188s] Core basic site is core7T
[11/09 21:39:46   1188s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3171.4M, EPOCH TIME: 1731213586.601991
[11/09 21:39:46   1188s] After signature check, allow fast init is true, keep pre-filter is true.
[11/09 21:39:46   1188s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/09 21:39:46   1188s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.002, REAL:0.002, MEM:3187.4M, EPOCH TIME: 1731213586.603764
[11/09 21:39:46   1188s] Fast DP-INIT is on for default
[11/09 21:39:46   1188s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:39:46   1188s] Atter site array init, number of instance map data is 0.
[11/09 21:39:46   1188s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.007, MEM:3187.4M, EPOCH TIME: 1731213586.607629
[11/09 21:39:46   1188s] 
[11/09 21:39:46   1188s]  Pre_CCE_Colorizing is not ON! (0:0:27:0)
[11/09 21:39:46   1188s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.016, REAL:0.013, MEM:3171.4M, EPOCH TIME: 1731213586.613401
[11/09 21:39:46   1188s] OPERPROF: Starting spReportDensityMap (include fixed instaces) at level 1, MEM:3171.4M, EPOCH TIME: 1731213586.618344
[11/09 21:39:46   1188s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:3171.4M, EPOCH TIME: 1731213586.620899
[11/09 21:39:46   1188s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.007, REAL:0.006, MEM:3171.4M, EPOCH TIME: 1731213586.626525
[11/09 21:39:46   1188s] default core: bins with density > 0.750 = 36.61 % ( 246 / 672 )
[11/09 21:39:46   1188s] Density distribution unevenness ratio = 17.372%
[11/09 21:39:46   1188s] Density distribution unevenness ratio (U70) = 17.057%
[11/09 21:39:46   1188s] Density distribution unevenness ratio (U80) = 11.368%
[11/09 21:39:46   1188s] Density distribution unevenness ratio (U90) = 5.684%
[11/09 21:39:46   1188s] OPERPROF: Finished spReportDensityMap (include fixed instaces) at level 1, CPU:0.010, REAL:0.008, MEM:3171.4M, EPOCH TIME: 1731213586.626650
[11/09 21:39:46   1188s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3171.4M, EPOCH TIME: 1731213586.626682
[11/09 21:39:46   1188s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:163).
[11/09 21:39:46   1188s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:39:46   1188s] All LLGs are deleted
[11/09 21:39:46   1188s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:39:46   1188s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:39:46   1188s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3171.4M, EPOCH TIME: 1731213586.633845
[11/09 21:39:46   1188s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3171.4M, EPOCH TIME: 1731213586.633912
[11/09 21:39:46   1188s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.008, REAL:0.008, MEM:3171.4M, EPOCH TIME: 1731213586.634271
[11/09 21:39:46   1188s] *** Free Virtual Timing Model ...(mem=3171.4M)
[11/09 21:39:46   1188s] Starting IO pin assignment...
[11/09 21:39:46   1188s] **INFO: Enable pre-place timing setting for timing analysis
[11/09 21:39:46   1188s] Set Using Default Delay Limit as 101.
[11/09 21:39:46   1188s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[11/09 21:39:46   1188s] Set Default Net Delay as 0 ps.
[11/09 21:39:46   1188s] Set Default Net Load as 0 pF. 
[11/09 21:39:46   1188s] **INFO: Analyzing IO path groups for slack adjustment
[11/09 21:39:47   1188s] Effort level <high> specified for reg2reg_tmp.4732 path_group
[11/09 21:39:47   1188s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/09 21:39:47   1188s] AAE DB initialization (MEM=3121.71 CPU=0:00:00.0 REAL=0:00:00.0) 
[11/09 21:39:47   1188s] #################################################################################
[11/09 21:39:47   1188s] # Design Stage: PreRoute
[11/09 21:39:47   1188s] # Design Name: soc_top
[11/09 21:39:47   1188s] # Design Mode: 180nm
[11/09 21:39:47   1188s] # Analysis Mode: MMMC Non-OCV 
[11/09 21:39:47   1188s] # Parasitics Mode: No SPEF/RCDB 
[11/09 21:39:47   1188s] # Signoff Settings: SI Off 
[11/09 21:39:47   1188s] #################################################################################
[11/09 21:39:47   1188s] Topological Sorting (REAL = 0:00:00.0, MEM = 3121.7M, InitMEM = 3121.7M)
[11/09 21:39:47   1188s] Calculate delays in BcWc mode...
[11/09 21:39:47   1188s] Start delay calculation (fullDC) (2 T). (MEM=3121.71)
[11/09 21:39:47   1188s] Start AAE Lib Loading. (MEM=3133.23)
[11/09 21:39:47   1188s] End AAE Lib Loading. (MEM=3152.31 CPU=0:00:00.0 Real=0:00:00.0)
[11/09 21:39:47   1188s] End AAE Lib Interpolated Model. (MEM=3152.31 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:39:47   1190s] Total number of fetched objects 15128
[11/09 21:39:47   1190s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:39:47   1190s] End delay calculation. (MEM=3250.78 CPU=0:00:01.1 REAL=0:00:00.0)
[11/09 21:39:47   1190s] End delay calculation (fullDC). (MEM=3250.78 CPU=0:00:01.4 REAL=0:00:00.0)
[11/09 21:39:47   1190s] *** CDM Built up (cpu=0:00:01.4  real=0:00:00.0  mem= 3250.8M) ***
[11/09 21:39:48   1190s] **INFO: Disable pre-place timing setting for timing analysis
[11/09 21:39:48   1190s] Set Using Default Delay Limit as 1000.
[11/09 21:39:48   1190s] Set Default Net Delay as 1000 ps.
[11/09 21:39:48   1190s] Set Default Net Load as 0.5 pF. 
[11/09 21:39:48   1190s] Info: Disable timing driven in postCTS congRepair.
[11/09 21:39:48   1190s] 
[11/09 21:39:48   1190s] Starting congRepair ...
[11/09 21:39:48   1190s] User Input Parameters:
[11/09 21:39:48   1190s] - Congestion Driven    : On
[11/09 21:39:48   1190s] - Timing Driven        : Off
[11/09 21:39:48   1190s] - Area-Violation Based : On
[11/09 21:39:48   1190s] - Start Rollback Level : -5
[11/09 21:39:48   1190s] - Legalized            : On
[11/09 21:39:48   1190s] - Window Based         : Off
[11/09 21:39:48   1190s] - eDen incr mode       : Off
[11/09 21:39:48   1190s] - Small incr mode      : Off
[11/09 21:39:48   1190s] 
[11/09 21:39:48   1190s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:3225.3M, EPOCH TIME: 1731213588.302178
[11/09 21:39:48   1190s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.008, REAL:0.008, MEM:3225.3M, EPOCH TIME: 1731213588.309855
[11/09 21:39:48   1190s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3225.3M, EPOCH TIME: 1731213588.309919
[11/09 21:39:48   1190s] Starting Early Global Route congestion estimation: mem = 3225.3M
[11/09 21:39:48   1190s] (I)      ==================== Layers =====================
[11/09 21:39:48   1190s] (I)      +-----+----+---------+---------+--------+-------+
[11/09 21:39:48   1190s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/09 21:39:48   1190s] (I)      +-----+----+---------+---------+--------+-------+
[11/09 21:39:48   1190s] (I)      |  33 |  0 |    CONT |     cut |      1 |       |
[11/09 21:39:48   1190s] (I)      |   1 |  1 |  METAL1 |    wire |      1 |       |
[11/09 21:39:48   1190s] (I)      |  34 |  1 |   VIA12 |     cut |      1 |       |
[11/09 21:39:48   1190s] (I)      |   2 |  2 |  METAL2 |    wire |      1 |       |
[11/09 21:39:48   1190s] (I)      |  35 |  2 |   VIA23 |     cut |      1 |       |
[11/09 21:39:48   1190s] (I)      |   3 |  3 |  METAL3 |    wire |      1 |       |
[11/09 21:39:48   1190s] (I)      |  36 |  3 |   VIA34 |     cut |      1 |       |
[11/09 21:39:48   1190s] (I)      |   4 |  4 |  METAL4 |    wire |      1 |       |
[11/09 21:39:48   1190s] (I)      |  37 |  4 |   VIA45 |     cut |      1 |       |
[11/09 21:39:48   1190s] (I)      |   5 |  5 |  METAL5 |    wire |      1 |       |
[11/09 21:39:48   1190s] (I)      |  38 |  5 |   VIA56 |     cut |      1 |       |
[11/09 21:39:48   1190s] (I)      |   6 |  6 |  METAL6 |    wire |      1 |       |
[11/09 21:39:48   1190s] (I)      +-----+----+---------+---------+--------+-------+
[11/09 21:39:48   1190s] (I)      |  64 | 64 |   POLY1 |   other |        |    MS |
[11/09 21:39:48   1190s] (I)      |   0 |  0 |   POLY2 |   other |        |    MS |
[11/09 21:39:48   1190s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[11/09 21:39:48   1190s] (I)      +-----+----+---------+---------+--------+-------+
[11/09 21:39:48   1190s] (I)      Started Import and model ( Curr Mem: 3225.26 MB )
[11/09 21:39:48   1190s] (I)      Default pattern map key = soc_top_default.
[11/09 21:39:48   1190s] (I)      == Non-default Options ==
[11/09 21:39:48   1190s] (I)      Maximum routing layer                              : 4
[11/09 21:39:48   1190s] (I)      Number of threads                                  : 2
[11/09 21:39:48   1190s] (I)      Use non-blocking free Dbs wires                    : false
[11/09 21:39:48   1190s] (I)      Method to set GCell size                           : row
[11/09 21:39:48   1190s] (I)      Counted 9181 PG shapes. We will not process PG shapes layer by layer.
[11/09 21:39:48   1190s] (I)      Use row-based GCell size
[11/09 21:39:48   1190s] (I)      Use row-based GCell align
[11/09 21:39:48   1190s] (I)      layer 0 area = 808000
[11/09 21:39:48   1190s] (I)      layer 1 area = 808000
[11/09 21:39:48   1190s] (I)      layer 2 area = 808000
[11/09 21:39:48   1190s] (I)      layer 3 area = 808000
[11/09 21:39:48   1190s] (I)      GCell unit size   : 7840
[11/09 21:39:48   1190s] (I)      GCell multiplier  : 1
[11/09 21:39:48   1190s] (I)      GCell row height  : 7840
[11/09 21:39:48   1190s] (I)      Actual row height : 7840
[11/09 21:39:48   1190s] (I)      GCell align ref   : 626560 626560
[11/09 21:39:48   1190s] [NR-eGR] Track table information for default rule: 
[11/09 21:39:48   1190s] [NR-eGR] METAL1 has single uniform track structure
[11/09 21:39:48   1190s] [NR-eGR] METAL2 has single uniform track structure
[11/09 21:39:48   1190s] [NR-eGR] METAL3 has single uniform track structure
[11/09 21:39:48   1190s] [NR-eGR] METAL4 has single uniform track structure
[11/09 21:39:48   1190s] [NR-eGR] METAL5 has single uniform track structure
[11/09 21:39:48   1190s] [NR-eGR] METAL6 has single uniform track structure
[11/09 21:39:48   1190s] (I)      ============== Default via ===============
[11/09 21:39:48   1190s] (I)      +---+------------------+-----------------+
[11/09 21:39:48   1190s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[11/09 21:39:48   1190s] (I)      +---+------------------+-----------------+
[11/09 21:39:48   1190s] (I)      | 1 |    4  VIA12_VV   |    4  VIA12_VV  |
[11/09 21:39:48   1190s] (I)      | 2 |    5  VIA2       |    5  VIA2      |
[11/09 21:39:48   1190s] (I)      | 3 |    8  VIA3       |    8  VIA3      |
[11/09 21:39:48   1190s] (I)      | 4 |   11  VIA4       |   11  VIA4      |
[11/09 21:39:48   1190s] (I)      | 5 |   14  VIA5       |   15  VIA5EAST  |
[11/09 21:39:48   1190s] (I)      +---+------------------+-----------------+
[11/09 21:39:48   1190s] [NR-eGR] Read 10047 PG shapes
[11/09 21:39:48   1190s] [NR-eGR] Read 0 clock shapes
[11/09 21:39:48   1190s] [NR-eGR] Read 0 other shapes
[11/09 21:39:48   1190s] [NR-eGR] #Routing Blockages  : 0
[11/09 21:39:48   1190s] [NR-eGR] #Instance Blockages : 28804
[11/09 21:39:48   1190s] [NR-eGR] #PG Blockages       : 10047
[11/09 21:39:48   1190s] [NR-eGR] #Halo Blockages     : 0
[11/09 21:39:48   1190s] [NR-eGR] #Boundary Blockages : 0
[11/09 21:39:48   1190s] [NR-eGR] #Clock Blockages    : 0
[11/09 21:39:48   1190s] [NR-eGR] #Other Blockages    : 0
[11/09 21:39:48   1190s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/09 21:39:48   1190s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/09 21:39:48   1190s] [NR-eGR] Read 15124 nets ( ignored 0 )
[11/09 21:39:48   1190s] (I)      early_global_route_priority property id does not exist.
[11/09 21:39:48   1190s] (I)      Read Num Blocks=38851  Num Prerouted Wires=0  Num CS=0
[11/09 21:39:48   1190s] (I)      Layer 1 (V) : #blockages 23209 : #preroutes 0
[11/09 21:39:48   1190s] (I)      Layer 2 (H) : #blockages 9876 : #preroutes 0
[11/09 21:39:48   1190s] (I)      Layer 3 (V) : #blockages 5766 : #preroutes 0
[11/09 21:39:48   1190s] (I)      Number of ignored nets                =      0
[11/09 21:39:48   1190s] (I)      Number of connected nets              =      0
[11/09 21:39:48   1190s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/09 21:39:48   1190s] (I)      Number of clock nets                  =      3.  Ignored: No
[11/09 21:39:48   1190s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/09 21:39:48   1190s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/09 21:39:48   1190s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/09 21:39:48   1190s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/09 21:39:48   1190s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/09 21:39:48   1190s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[11/09 21:39:48   1190s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/09 21:39:48   1190s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[11/09 21:39:48   1190s] (I)      Ndr track 0 does not exist
[11/09 21:39:48   1190s] (I)      ---------------------Grid Graph Info--------------------
[11/09 21:39:48   1190s] (I)      Routing area        : (0, 0) - (3393440, 3073120)
[11/09 21:39:48   1190s] (I)      Core area           : (626560, 626560) - (2766880, 2446560)
[11/09 21:39:48   1190s] (I)      Site width          :  1120  (dbu)
[11/09 21:39:48   1190s] (I)      Row height          :  7840  (dbu)
[11/09 21:39:48   1190s] (I)      GCell row height    :  7840  (dbu)
[11/09 21:39:48   1190s] (I)      GCell width         :  7840  (dbu)
[11/09 21:39:48   1190s] (I)      GCell height        :  7840  (dbu)
[11/09 21:39:48   1190s] (I)      Grid                :   432   392     4
[11/09 21:39:48   1190s] (I)      Layer numbers       :     1     2     3     4
[11/09 21:39:48   1190s] (I)      Vertical capacity   :     0  7840     0  7840
[11/09 21:39:48   1190s] (I)      Horizontal capacity :     0     0  7840     0
[11/09 21:39:48   1190s] (I)      Default wire width  :   460   560   560   560
[11/09 21:39:48   1190s] (I)      Default wire space  :   460   560   560   560
[11/09 21:39:48   1190s] (I)      Default wire pitch  :   920  1120  1120  1120
[11/09 21:39:48   1190s] (I)      Default pitch size  :   920  1120  1120  1120
[11/09 21:39:48   1190s] (I)      First track coord   :  1040  1040  1040  1040
[11/09 21:39:48   1190s] (I)      Num tracks per GCell:  8.52  7.00  7.00  7.00
[11/09 21:39:48   1190s] (I)      Total num of tracks :  2743  3029  2743  3029
[11/09 21:39:48   1190s] (I)      Num of masks        :     1     1     1     1
[11/09 21:39:48   1190s] (I)      Num of trim masks   :     0     0     0     0
[11/09 21:39:48   1190s] (I)      --------------------------------------------------------
[11/09 21:39:48   1190s] 
[11/09 21:39:48   1190s] [NR-eGR] ============ Routing rule table ============
[11/09 21:39:48   1190s] [NR-eGR] Rule id: 0  Nets: 15108
[11/09 21:39:48   1190s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[11/09 21:39:48   1190s] (I)                    Layer     2     3     4 
[11/09 21:39:48   1190s] (I)                    Pitch  1120  1120  1120 
[11/09 21:39:48   1190s] (I)             #Used tracks     1     1     1 
[11/09 21:39:48   1190s] (I)       #Fully used tracks     1     1     1 
[11/09 21:39:48   1190s] [NR-eGR] ========================================
[11/09 21:39:48   1190s] [NR-eGR] 
[11/09 21:39:48   1190s] (I)      =============== Blocked Tracks ===============
[11/09 21:39:48   1190s] (I)      +-------+---------+----------+---------------+
[11/09 21:39:48   1190s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/09 21:39:48   1190s] (I)      +-------+---------+----------+---------------+
[11/09 21:39:48   1190s] (I)      |     1 |       0 |        0 |         0.00% |
[11/09 21:39:48   1190s] (I)      |     2 | 1187368 |   858539 |        72.31% |
[11/09 21:39:48   1190s] (I)      |     3 | 1184976 |   681451 |        57.51% |
[11/09 21:39:48   1190s] (I)      |     4 | 1187368 |   799733 |        67.35% |
[11/09 21:39:48   1190s] (I)      +-------+---------+----------+---------------+
[11/09 21:39:48   1190s] (I)      Finished Import and model ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 3225.26 MB )
[11/09 21:39:48   1190s] (I)      Reset routing kernel
[11/09 21:39:48   1190s] (I)      Started Global Routing ( Curr Mem: 3225.26 MB )
[11/09 21:39:48   1190s] (I)      totalPins=46321  totalGlobalPin=44987 (97.12%)
[11/09 21:39:48   1190s] (I)      total 2D Cap : 1289154 = (511789 H, 777365 V)
[11/09 21:39:48   1190s] [NR-eGR] Layer group 1: route 15108 net(s) in layer range [2, 4]
[11/09 21:39:48   1190s] (I)      
[11/09 21:39:48   1190s] (I)      ============  Phase 1a Route ============
[11/09 21:39:48   1190s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 31
[11/09 21:39:48   1190s] (I)      Usage: 162501 = (87179 H, 75322 V) = (17.03% H, 9.69% V) = (3.417e+05um H, 2.953e+05um V)
[11/09 21:39:48   1190s] (I)      
[11/09 21:39:48   1190s] (I)      ============  Phase 1b Route ============
[11/09 21:39:48   1190s] (I)      Usage: 162480 = (87252 H, 75228 V) = (17.05% H, 9.68% V) = (3.420e+05um H, 2.949e+05um V)
[11/09 21:39:48   1190s] (I)      Overflow of layer group 1: 0.55% H + 0.04% V. EstWL: 6.369216e+05um
[11/09 21:39:48   1190s] (I)      Congestion metric : 0.55%H 0.04%V, 0.59%HV
[11/09 21:39:48   1190s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/09 21:39:48   1190s] (I)      
[11/09 21:39:48   1190s] (I)      ============  Phase 1c Route ============
[11/09 21:39:48   1190s] (I)      Level2 Grid: 87 x 79
[11/09 21:39:48   1190s] (I)      Usage: 162747 = (87257 H, 75490 V) = (17.05% H, 9.71% V) = (3.420e+05um H, 2.959e+05um V)
[11/09 21:39:48   1190s] (I)      
[11/09 21:39:48   1190s] (I)      ============  Phase 1d Route ============
[11/09 21:39:48   1190s] (I)      Usage: 162750 = (87257 H, 75493 V) = (17.05% H, 9.71% V) = (3.420e+05um H, 2.959e+05um V)
[11/09 21:39:48   1190s] (I)      
[11/09 21:39:48   1190s] (I)      ============  Phase 1e Route ============
[11/09 21:39:48   1190s] (I)      Usage: 162750 = (87257 H, 75493 V) = (17.05% H, 9.71% V) = (3.420e+05um H, 2.959e+05um V)
[11/09 21:39:48   1190s] [NR-eGR] Early Global Route overflow of layer group 1: 0.26% H + 0.01% V. EstWL: 6.379800e+05um
[11/09 21:39:48   1190s] (I)      
[11/09 21:39:48   1190s] (I)      ============  Phase 1l Route ============
[11/09 21:39:48   1190s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[11/09 21:39:48   1190s] (I)      Layer  2:     369841     56528       181      765793      416591    (64.77%) 
[11/09 21:39:48   1190s] (I)      Layer  3:     516445     90661       305      621075      561589    (52.51%) 
[11/09 21:39:48   1190s] (I)      Layer  4:     415462     42322        28      736134      446250    (62.26%) 
[11/09 21:39:48   1190s] (I)      Total:       1301748    189511       514     2123002     1424430    (59.85%) 
[11/09 21:39:48   1190s] (I)      
[11/09 21:39:48   1190s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/09 21:39:48   1190s] [NR-eGR]                        OverCon           OverCon            
[11/09 21:39:48   1190s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[11/09 21:39:48   1190s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[11/09 21:39:48   1190s] [NR-eGR] ---------------------------------------------------------------
[11/09 21:39:48   1190s] [NR-eGR]  METAL1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/09 21:39:48   1190s] [NR-eGR]  METAL2 ( 2)       174( 0.29%)         0( 0.00%)   ( 0.29%) 
[11/09 21:39:48   1190s] [NR-eGR]  METAL3 ( 3)       183( 0.23%)        28( 0.03%)   ( 0.26%) 
[11/09 21:39:48   1190s] [NR-eGR]  METAL4 ( 4)        28( 0.04%)         0( 0.00%)   ( 0.04%) 
[11/09 21:39:48   1190s] [NR-eGR] ---------------------------------------------------------------
[11/09 21:39:48   1190s] [NR-eGR]        Total       385( 0.19%)        28( 0.01%)   ( 0.20%) 
[11/09 21:39:48   1190s] [NR-eGR] 
[11/09 21:39:48   1190s] (I)      Finished Global Routing ( CPU: 0.23 sec, Real: 0.19 sec, Curr Mem: 3241.26 MB )
[11/09 21:39:48   1190s] (I)      total 2D Cap : 1305215 = (516613 H, 788602 V)
[11/09 21:39:48   1190s] [NR-eGR] Overflow after Early Global Route 0.26% H + 0.00% V
[11/09 21:39:48   1190s] Early Global Route congestion estimation runtime: 0.31 seconds, mem = 3241.3M
[11/09 21:39:48   1190s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.356, REAL:0.311, MEM:3241.3M, EPOCH TIME: 1731213588.620915
[11/09 21:39:48   1190s] OPERPROF: Starting HotSpotCal at level 1, MEM:3241.3M, EPOCH TIME: 1731213588.620956
[11/09 21:39:48   1190s] [hotspot] +------------+---------------+---------------+
[11/09 21:39:48   1190s] [hotspot] |            |   max hotspot | total hotspot |
[11/09 21:39:48   1190s] [hotspot] +------------+---------------+---------------+
[11/09 21:39:48   1190s] [hotspot] | normalized |          0.00 |          0.00 |
[11/09 21:39:48   1190s] [hotspot] +------------+---------------+---------------+
[11/09 21:39:48   1190s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/09 21:39:48   1190s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[11/09 21:39:48   1190s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.009, REAL:0.006, MEM:3257.3M, EPOCH TIME: 1731213588.626989
[11/09 21:39:48   1190s] Skipped repairing congestion.
[11/09 21:39:48   1190s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:3257.3M, EPOCH TIME: 1731213588.627061
[11/09 21:39:48   1190s] Starting Early Global Route wiring: mem = 3257.3M
[11/09 21:39:48   1190s] (I)      ============= Track Assignment ============
[11/09 21:39:48   1190s] (I)      Started Track Assignment (2T) ( Curr Mem: 3257.26 MB )
[11/09 21:39:48   1190s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[11/09 21:39:48   1190s] (I)      Run Multi-thread track assignment
[11/09 21:39:48   1190s] (I)      Finished Track Assignment (2T) ( CPU: 0.17 sec, Real: 0.09 sec, Curr Mem: 3257.26 MB )
[11/09 21:39:48   1190s] (I)      Started Export ( Curr Mem: 3257.26 MB )
[11/09 21:39:48   1191s] [NR-eGR]                 Length (um)    Vias 
[11/09 21:39:48   1191s] [NR-eGR] ------------------------------------
[11/09 21:39:48   1191s] [NR-eGR]  METAL1  (1H)             0   45989 
[11/09 21:39:48   1191s] [NR-eGR]  METAL2  (2V)        148788   60060 
[11/09 21:39:48   1191s] [NR-eGR]  METAL3  (3H)        349087    9840 
[11/09 21:39:48   1191s] [NR-eGR]  METAL4  (4V)        166846       0 
[11/09 21:39:48   1191s] [NR-eGR]  METAL5  (5H)             0       0 
[11/09 21:39:48   1191s] [NR-eGR]  METAL6  (6V)             0       0 
[11/09 21:39:48   1191s] [NR-eGR] ------------------------------------
[11/09 21:39:48   1191s] [NR-eGR]          Total       664721  115889 
[11/09 21:39:48   1191s] [NR-eGR] --------------------------------------------------------------------------
[11/09 21:39:48   1191s] [NR-eGR] Total half perimeter of net bounding box: 571428um
[11/09 21:39:48   1191s] [NR-eGR] Total length: 664721um, number of vias: 115889
[11/09 21:39:48   1191s] [NR-eGR] --------------------------------------------------------------------------
[11/09 21:39:48   1191s] [NR-eGR] Total eGR-routed clock nets wire length: 15021um, number of vias: 4163
[11/09 21:39:48   1191s] [NR-eGR] --------------------------------------------------------------------------
[11/09 21:39:48   1191s] (I)      Finished Export ( CPU: 0.09 sec, Real: 0.07 sec, Curr Mem: 3257.26 MB )
[11/09 21:39:48   1191s] Early Global Route wiring runtime: 0.17 seconds, mem = 3166.3M
[11/09 21:39:48   1191s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.276, REAL:0.166, MEM:3166.3M, EPOCH TIME: 1731213588.792837
[11/09 21:39:48   1191s] Tdgp not successfully inited but do clear! skip clearing
[11/09 21:39:48   1191s] End of congRepair (cpu=0:00:00.7, real=0:00:00.0)
[11/09 21:39:48   1191s] *** Finishing placeDesign default flow ***
[11/09 21:39:48   1191s] **placeDesign ... cpu = 0: 1: 1, real = 0: 0:38, mem = 3149.3M **
[11/09 21:39:48   1191s] Tdgp not successfully inited but do clear! skip clearing
[11/09 21:39:48   1191s] 
[11/09 21:39:48   1191s] *** Summary of all messages that are not suppressed in this session:
[11/09 21:39:48   1191s] Severity  ID               Count  Summary                                  
[11/09 21:39:48   1191s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[11/09 21:39:48   1191s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[11/09 21:39:48   1191s] *** Message Summary: 3 warning(s), 0 error(s)
[11/09 21:39:48   1191s] 
[11/09 21:39:48   1191s] *** placeDesign #2 [finish] : cpu/real = 0:01:01.3/0:00:38.0 (1.6), totSession cpu/real = 0:19:51.1/2:20:40.8 (0.1), mem = 3149.3M
[11/09 21:39:48   1191s] 
[11/09 21:39:48   1191s] =============================================================================================
[11/09 21:39:48   1191s]  Final TAT Report : placeDesign #2                                              21.15-s110_1
[11/09 21:39:48   1191s] =============================================================================================
[11/09 21:39:48   1191s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/09 21:39:48   1191s] ---------------------------------------------------------------------------------------------
[11/09 21:39:48   1191s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 21:39:48   1191s] [ TimingUpdate           ]     12   0:00:01.3  (   3.5 % )     0:00:01.3 /  0:00:02.2    1.7
[11/09 21:39:48   1191s] [ FullDelayCalc          ]      9   0:00:07.9  (  20.8 % )     0:00:07.9 /  0:00:10.4    1.3
[11/09 21:39:48   1191s] [ MISC                   ]          0:00:28.8  (  75.7 % )     0:00:28.8 /  0:00:48.7    1.7
[11/09 21:39:48   1191s] ---------------------------------------------------------------------------------------------
[11/09 21:39:48   1191s]  placeDesign #2 TOTAL               0:00:38.0  ( 100.0 % )     0:00:38.0 /  0:01:01.3    1.6
[11/09 21:39:48   1191s] ---------------------------------------------------------------------------------------------
[11/09 21:39:48   1191s] 
[11/09 21:39:48   1191s] <CMD> setDrawView place
[11/09 21:39:48   1191s] <CMD> checkPlace ./RPT/place.rpt
[11/09 21:39:48   1191s] OPERPROF: Starting checkPlace at level 1, MEM:3149.3M, EPOCH TIME: 1731213588.864510
[11/09 21:39:48   1191s] Processing tracks to init pin-track alignment.
[11/09 21:39:48   1191s] z: 2, totalTracks: 1
[11/09 21:39:48   1191s] z: 4, totalTracks: 1
[11/09 21:39:48   1191s] z: 6, totalTracks: 1
[11/09 21:39:48   1191s] #spOpts: N=180 hrOri=1 hrSnap=1 rpCkHalo=4 
[11/09 21:39:48   1191s] All LLGs are deleted
[11/09 21:39:48   1191s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:39:48   1191s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:39:48   1191s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3149.3M, EPOCH TIME: 1731213588.869740
[11/09 21:39:48   1191s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3149.3M, EPOCH TIME: 1731213588.869824
[11/09 21:39:48   1191s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3149.3M, EPOCH TIME: 1731213588.870252
[11/09 21:39:48   1191s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:39:48   1191s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:39:48   1191s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3149.3M, EPOCH TIME: 1731213588.870996
[11/09 21:39:48   1191s] Max number of tech site patterns supported in site array is 256.
[11/09 21:39:48   1191s] Core basic site is core7T
[11/09 21:39:48   1191s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3149.3M, EPOCH TIME: 1731213588.872310
[11/09 21:39:48   1191s] After signature check, allow fast init is false, keep pre-filter is true.
[11/09 21:39:48   1191s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[11/09 21:39:48   1191s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.003, REAL:0.002, MEM:3165.3M, EPOCH TIME: 1731213588.874324
[11/09 21:39:48   1191s] SiteArray: non-trimmed site array dimensions = 232 x 1911
[11/09 21:39:48   1191s] SiteArray: use 2,375,680 bytes
[11/09 21:39:48   1191s] SiteArray: current memory after site array memory allocation 3165.3M
[11/09 21:39:48   1191s] SiteArray: FP blocked sites are writable
[11/09 21:39:48   1191s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:39:48   1191s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:3149.3M, EPOCH TIME: 1731213588.879092
[11/09 21:39:48   1191s] Process 6919 wires and vias for routing blockage analysis
[11/09 21:39:48   1191s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.011, REAL:0.006, MEM:3165.3M, EPOCH TIME: 1731213588.884822
[11/09 21:39:48   1191s] SiteArray: number of non floorplan blocked sites for llg default is 443352
[11/09 21:39:48   1191s] Atter site array init, number of instance map data is 0.
[11/09 21:39:48   1191s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.039, REAL:0.023, MEM:3165.3M, EPOCH TIME: 1731213588.893766
[11/09 21:39:48   1191s] 
[11/09 21:39:48   1191s]  Pre_CCE_Colorizing is not ON! (0:0:27:0)
[11/09 21:39:48   1191s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.042, REAL:0.026, MEM:3149.3M, EPOCH TIME: 1731213588.896435
[11/09 21:39:48   1191s] Begin checking placement ... (start mem=3149.3M, init mem=3149.3M)
[11/09 21:39:48   1191s] Begin checking exclusive groups violation ...
[11/09 21:39:48   1191s] There are 0 groups to check, max #box is 0, total #box is 0
[11/09 21:39:48   1191s] Finished checking exclusive groups violations. Found 0 Vio.
[11/09 21:39:48   1191s] 
[11/09 21:39:48   1191s] Running CheckPlace using 2 threads!...
[11/09 21:39:49   1191s] 
[11/09 21:39:49   1191s] ...checkPlace MT is done!
[11/09 21:39:49   1191s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:3149.3M, EPOCH TIME: 1731213589.017282
[11/09 21:39:49   1191s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.009, REAL:0.009, MEM:3149.3M, EPOCH TIME: 1731213589.026045
[11/09 21:39:49   1191s] *info: Placed = 14974          (Fixed = 4)
[11/09 21:39:49   1191s] *info: Unplaced = 0           
[11/09 21:39:49   1191s] Placement Density:45.85%(244159/532569)
[11/09 21:39:49   1191s] Placement Density (including fixed std cells):45.85%(244159/532569)
[11/09 21:39:49   1191s] All LLGs are deleted
[11/09 21:39:49   1191s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:15133).
[11/09 21:39:49   1191s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:39:49   1191s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3149.3M, EPOCH TIME: 1731213589.032840
[11/09 21:39:49   1191s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3149.3M, EPOCH TIME: 1731213589.032916
[11/09 21:39:49   1191s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:39:49   1191s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:39:49   1191s] Finished checkPlace (total: cpu=0:00:00.2, real=0:00:01.0; vio checks: cpu=0:00:00.2, real=0:00:01.0; mem=3149.3M)
[11/09 21:39:49   1191s] OPERPROF: Finished checkPlace at level 1, CPU:0.249, REAL:0.169, MEM:3149.3M, EPOCH TIME: 1731213589.033195
[11/09 21:39:49   1191s] <CMD> saveDesign DBS/soc_top-placed.enc
[11/09 21:39:49   1191s] #% Begin save design ... (date=11/09 21:39:49, mem=2252.9M)
[11/09 21:39:49   1191s] % Begin Save ccopt configuration ... (date=11/09 21:39:49, mem=2252.9M)
[11/09 21:39:49   1191s] % End Save ccopt configuration ... (date=11/09 21:39:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=2253.1M, current mem=2253.1M)
[11/09 21:39:49   1191s] % Begin Save netlist data ... (date=11/09 21:39:49, mem=2253.1M)
[11/09 21:39:49   1191s] Writing Binary DB to DBS/soc_top-placed.enc.dat.tmp/vbin/soc_top.v.bin in multi-threaded mode...
[11/09 21:39:49   1191s] % End Save netlist data ... (date=11/09 21:39:49, total cpu=0:00:00.1, real=0:00:00.0, peak res=2253.1M, current mem=2253.1M)
[11/09 21:39:49   1191s] Saving symbol-table file ...
[11/09 21:39:49   1191s] Saving congestion map file DBS/soc_top-placed.enc.dat.tmp/soc_top.route.congmap.gz ...
[11/09 21:39:49   1191s] % Begin Save AAE data ... (date=11/09 21:39:49, mem=2253.2M)
[11/09 21:39:49   1191s] Saving AAE Data ...
[11/09 21:39:49   1191s] % End Save AAE data ... (date=11/09 21:39:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=2253.2M, current mem=2253.2M)
[11/09 21:39:50   1191s] Saving preference file DBS/soc_top-placed.enc.dat.tmp/gui.pref.tcl ...
[11/09 21:39:50   1191s] Saving mode setting ...
[11/09 21:39:50   1191s] Saving global file ...
[11/09 21:39:50   1191s] % Begin Save floorplan data ... (date=11/09 21:39:50, mem=2253.5M)
[11/09 21:39:50   1191s] Saving floorplan file ...
[11/09 21:39:50   1191s] % End Save floorplan data ... (date=11/09 21:39:50, total cpu=0:00:00.1, real=0:00:00.0, peak res=2253.5M, current mem=2253.5M)
[11/09 21:39:50   1191s] Saving PG file DBS/soc_top-placed.enc.dat.tmp/soc_top.pg.gz, version#2, (Created by Innovus v21.15-s110_1 on Sat Nov  9 21:39:50 2024)
[11/09 21:39:50   1191s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=3149.8M) ***
[11/09 21:39:50   1191s] Saving Drc markers ...
[11/09 21:39:50   1191s] ... No Drc file written since there is no markers found.
[11/09 21:39:50   1191s] % Begin Save placement data ... (date=11/09 21:39:50, mem=2253.5M)
[11/09 21:39:50   1191s] ** Saving stdCellPlacement_binary (version# 2) ...
[11/09 21:39:50   1191s] Save Adaptive View Pruning View Names to Binary file
[11/09 21:39:50   1191s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=3152.8M) ***
[11/09 21:39:50   1191s] % End Save placement data ... (date=11/09 21:39:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=2253.5M, current mem=2253.5M)
[11/09 21:39:51   1192s] % Begin Save routing data ... (date=11/09 21:39:50, mem=2253.5M)
[11/09 21:39:51   1192s] Saving route file ...
[11/09 21:39:51   1192s] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=3149.8M) ***
[11/09 21:39:51   1192s] % End Save routing data ... (date=11/09 21:39:51, total cpu=0:00:00.1, real=0:00:00.0, peak res=2253.6M, current mem=2253.6M)
[11/09 21:39:51   1192s] Saving property file DBS/soc_top-placed.enc.dat.tmp/soc_top.prop
[11/09 21:39:51   1192s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3152.8M) ***
[11/09 21:39:51   1192s] % Begin Save power constraints data ... (date=11/09 21:39:51, mem=2253.6M)
[11/09 21:39:51   1192s] % End Save power constraints data ... (date=11/09 21:39:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=2253.6M, current mem=2253.6M)
[11/09 21:39:52   1192s] Generated self-contained design soc_top-placed.enc.dat.tmp
[11/09 21:39:52   1192s] #% End save design ... (date=11/09 21:39:52, total cpu=0:00:00.9, real=0:00:03.0, peak res=2253.6M, current mem=2253.3M)
[11/09 21:39:52   1192s] *** Message Summary: 0 warning(s), 0 error(s)
[11/09 21:39:52   1192s] 
[11/09 21:39:52   1192s] <CMD> setMultiCpuUsage -localCpu 2 -keepLicense true -acquireLicense 2
[11/09 21:39:52   1192s] Setting releaseMultiCpuLicenseMode to false.
[11/09 21:39:52   1192s] <CMD> set_ccopt_property route_type_override_preferred_routing_layer_effort none
[11/09 21:39:52   1192s] <CMD> setDesignMode -topRoutingLayer 4
[11/09 21:39:52   1192s] <CMD> setDesignMode -bottomRoutingLayer 2
[11/09 21:39:52   1192s] <CMD> create_route_type -name clkroute -top_preferred_layer 4
[11/09 21:39:52   1192s] <CMD> set_ccopt_property route_type clkroute -net_type trunk
[11/09 21:39:52   1192s] <CMD> set_ccopt_property route_type clkroute -net_type leaf
[11/09 21:39:52   1192s] <CMD> set_ccopt_property buffer_cells BUFX1
[11/09 21:39:52   1192s] <CMD> set_ccopt_property inverter_cells {INVX1 INVX2 INVX4 INVX8 INVX16 INVX32}
[11/09 21:39:52   1192s] <CMD> create_ccopt_clock_tree_spec -file ccopt.spec
[11/09 21:39:52   1192s] Creating clock tree spec for modes (timing configs): constraint
[11/09 21:39:52   1192s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[11/09 21:39:52   1192s] Reset timing graph...
[11/09 21:39:52   1192s] Ignoring AAE DB Resetting ...
[11/09 21:39:52   1192s] Reset timing graph done.
[11/09 21:39:52   1192s] Ignoring AAE DB Resetting ...
[11/09 21:39:52   1192s] Analyzing clock structure...
[11/09 21:39:53   1192s] Analyzing clock structure done.
[11/09 21:39:53   1192s] Reset timing graph...
[11/09 21:39:53   1192s] Ignoring AAE DB Resetting ...
[11/09 21:39:53   1192s] Reset timing graph done.
[11/09 21:39:53   1192s] Wrote: ccopt.spec
[11/09 21:39:53   1192s] <CMD> get_ccopt_clock_trees
[11/09 21:39:53   1192s] <CMD_INTERNAL> ccopt_check_and_flatten_ilms_no_restore
[11/09 21:39:53   1192s] <CMD> set_ccopt_property cts_is_sdc_clock_root -pin clk true
[11/09 21:39:53   1192s] <CMD> create_ccopt_clock_tree -name clk -source clk -no_skew_group
[11/09 21:39:53   1192s] Extracting original clock gating for clk...
[11/09 21:39:53   1192s]   clock_tree clk contains 1206 sinks and 0 clock gates.
[11/09 21:39:53   1192s] Extracting original clock gating for clk done.
[11/09 21:39:53   1192s] <CMD> set_ccopt_property clock_period -pin clk 100
[11/09 21:39:53   1192s] <CMD> set_ccopt_property timing_connectivity_info {}
[11/09 21:39:53   1192s] <CMD> create_ccopt_skew_group -name clk/constraint -sources clk -auto_sinks
[11/09 21:39:53   1192s] The skew group clk/constraint was created. It contains 1206 sinks and 1 sources.
[11/09 21:39:53   1192s] <CMD> set_ccopt_property include_source_latency -skew_group clk/constraint true
[11/09 21:39:53   1192s] <CMD> set_ccopt_property extracted_from_clock_name -skew_group clk/constraint clk
[11/09 21:39:53   1192s] <CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group clk/constraint constraint
[11/09 21:39:53   1192s] <CMD> set_ccopt_property extracted_from_delay_corners -skew_group clk/constraint {wc bc}
[11/09 21:39:53   1192s] <CMD> check_ccopt_clock_tree_convergence
[11/09 21:39:53   1192s] Checking clock tree convergence...
[11/09 21:39:53   1192s] Checking clock tree convergence done.
[11/09 21:39:53   1192s] <CMD> get_ccopt_property auto_design_state_for_ilms
[11/09 21:39:53   1192s] <CMD> ccopt_design -cts
[11/09 21:39:53   1192s] *** ccopt_design #2 [begin] : totSession cpu/real = 0:19:53.0/2:20:45.1 (0.1), mem = 3160.6M
[11/09 21:39:53   1192s] Runtime...
[11/09 21:39:53   1192s] **INFO: User's settings:
[11/09 21:39:53   1192s] setDesignMode -bottomRoutingLayer         2
[11/09 21:39:53   1192s] setDesignMode -process                    180
[11/09 21:39:53   1192s] setDesignMode -topRoutingLayer            4
[11/09 21:39:53   1192s] setExtractRCMode -coupling_c_th           3
[11/09 21:39:53   1192s] setExtractRCMode -engine                  preRoute
[11/09 21:39:53   1192s] setExtractRCMode -relative_c_th           0.03
[11/09 21:39:53   1192s] setExtractRCMode -total_c_th              5
[11/09 21:39:53   1192s] setDelayCalMode -ignoreNetLoad            false
[11/09 21:39:53   1192s] setPlaceMode -place_global_cong_effort    high
[11/09 21:39:53   1192s] setPlaceMode -place_global_max_density    0.45
[11/09 21:39:53   1192s] setPlaceMode -place_global_place_io_pins  true
[11/09 21:39:53   1192s] setPlaceMode -timingDriven                true
[11/09 21:39:53   1192s] setRouteMode -earlyGlobalRouteSecondPG    false
[11/09 21:39:53   1192s] 
[11/09 21:39:53   1192s] (ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[11/09 21:39:53   1192s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[11/09 21:39:53   1192s] Set place::cacheFPlanSiteMark to 1
[11/09 21:39:53   1192s] CCOpt::Phase::Initialization...
[11/09 21:39:53   1192s] Check Prerequisites...
[11/09 21:39:53   1192s] Leaving CCOpt scope - CheckPlace...
[11/09 21:39:53   1192s] OPERPROF: Starting checkPlace at level 1, MEM:3160.6M, EPOCH TIME: 1731213593.184387
[11/09 21:39:53   1192s] Processing tracks to init pin-track alignment.
[11/09 21:39:53   1192s] z: 2, totalTracks: 1
[11/09 21:39:53   1192s] z: 4, totalTracks: 1
[11/09 21:39:53   1192s] z: 6, totalTracks: 1
[11/09 21:39:53   1192s] #spOpts: N=180 hrOri=1 hrSnap=1 rpCkHalo=4 
[11/09 21:39:53   1192s] All LLGs are deleted
[11/09 21:39:53   1192s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:39:53   1192s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:39:53   1192s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3160.6M, EPOCH TIME: 1731213593.189479
[11/09 21:39:53   1192s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3160.6M, EPOCH TIME: 1731213593.189552
[11/09 21:39:53   1192s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3160.6M, EPOCH TIME: 1731213593.189975
[11/09 21:39:53   1192s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:39:53   1192s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:39:53   1192s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3160.6M, EPOCH TIME: 1731213593.190678
[11/09 21:39:53   1192s] Max number of tech site patterns supported in site array is 256.
[11/09 21:39:53   1192s] Core basic site is core7T
[11/09 21:39:53   1192s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3160.6M, EPOCH TIME: 1731213593.191097
[11/09 21:39:53   1192s] After signature check, allow fast init is false, keep pre-filter is true.
[11/09 21:39:53   1192s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[11/09 21:39:53   1192s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.003, REAL:0.002, MEM:3176.6M, EPOCH TIME: 1731213593.193055
[11/09 21:39:53   1192s] SiteArray: non-trimmed site array dimensions = 232 x 1911
[11/09 21:39:53   1192s] SiteArray: use 2,375,680 bytes
[11/09 21:39:53   1192s] SiteArray: current memory after site array memory allocation 3176.6M
[11/09 21:39:53   1192s] SiteArray: FP blocked sites are writable
[11/09 21:39:53   1193s] SiteArray: number of non floorplan blocked sites for llg default is 443352
[11/09 21:39:53   1193s] Atter site array init, number of instance map data is 0.
[11/09 21:39:53   1193s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.026, REAL:0.015, MEM:3160.6M, EPOCH TIME: 1731213593.205738
[11/09 21:39:53   1193s] 
[11/09 21:39:53   1193s]  Pre_CCE_Colorizing is not ON! (0:0:27:0)
[11/09 21:39:53   1193s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.029, REAL:0.018, MEM:3160.6M, EPOCH TIME: 1731213593.208395
[11/09 21:39:53   1193s] Begin checking placement ... (start mem=3160.6M, init mem=3160.6M)
[11/09 21:39:53   1193s] Begin checking exclusive groups violation ...
[11/09 21:39:53   1193s] There are 0 groups to check, max #box is 0, total #box is 0
[11/09 21:39:53   1193s] Finished checking exclusive groups violations. Found 0 Vio.
[11/09 21:39:53   1193s] 
[11/09 21:39:53   1193s] Running CheckPlace using 2 threads!...
[11/09 21:39:53   1193s] 
[11/09 21:39:53   1193s] ...checkPlace MT is done!
[11/09 21:39:53   1193s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:3160.6M, EPOCH TIME: 1731213593.286658
[11/09 21:39:53   1193s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.008, REAL:0.008, MEM:3160.6M, EPOCH TIME: 1731213593.294884
[11/09 21:39:53   1193s] *info: Placed = 14974          (Fixed = 4)
[11/09 21:39:53   1193s] *info: Unplaced = 0           
[11/09 21:39:53   1193s] Placement Density:45.85%(244159/532569)
[11/09 21:39:53   1193s] Placement Density (including fixed std cells):45.85%(244159/532569)
[11/09 21:39:53   1193s] All LLGs are deleted
[11/09 21:39:53   1193s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:15133).
[11/09 21:39:53   1193s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:39:53   1193s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3160.6M, EPOCH TIME: 1731213593.299774
[11/09 21:39:53   1193s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3160.6M, EPOCH TIME: 1731213593.299860
[11/09 21:39:53   1193s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:39:53   1193s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:39:53   1193s] Finished checkPlace (total: cpu=0:00:00.2, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=3160.6M)
[11/09 21:39:53   1193s] OPERPROF: Finished checkPlace at level 1, CPU:0.171, REAL:0.116, MEM:3160.6M, EPOCH TIME: 1731213593.300164
[11/09 21:39:53   1193s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.2 real=0:00:00.1)
[11/09 21:39:53   1193s] Innovus will update I/O latencies
[11/09 21:39:53   1193s] Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[11/09 21:39:53   1193s] 
[11/09 21:39:53   1193s] 
[11/09 21:39:53   1193s] 
[11/09 21:39:53   1193s] Check Prerequisites done. (took cpu=0:00:00.2 real=0:00:00.1)
[11/09 21:39:53   1193s] CCOpt::Phase::Initialization done. (took cpu=0:00:00.2 real=0:00:00.1)
[11/09 21:39:53   1193s] Info: 2 threads available for lower-level modules during optimization.
[11/09 21:39:53   1193s] Executing ccopt post-processing.
[11/09 21:39:53   1193s] Synthesizing clock trees with CCOpt...
[11/09 21:39:53   1193s] *** CTS #1 [begin] (ccopt_design #2) : totSession cpu/real = 0:19:53.2/2:20:45.2 (0.1), mem = 3160.6M
[11/09 21:39:53   1193s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[11/09 21:39:53   1193s] CCOpt::Phase::PreparingToBalance...
[11/09 21:39:53   1193s] Leaving CCOpt scope - Initializing power interface...
[11/09 21:39:53   1193s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 21:39:53   1193s] 
[11/09 21:39:53   1193s] Positive (advancing) pin insertion delays
[11/09 21:39:53   1193s] =========================================
[11/09 21:39:53   1193s] 
[11/09 21:39:53   1193s] Found 0 advancing pin insertion delay (0.000% of 1206 clock tree sinks)
[11/09 21:39:53   1193s] 
[11/09 21:39:53   1193s] Negative (delaying) pin insertion delays
[11/09 21:39:53   1193s] ========================================
[11/09 21:39:53   1193s] 
[11/09 21:39:53   1193s] Found 0 delaying pin insertion delay (0.000% of 1206 clock tree sinks)
[11/09 21:39:53   1193s] Notify start of optimization...
[11/09 21:39:53   1193s] Notify start of optimization done.
[11/09 21:39:53   1193s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[11/09 21:39:53   1193s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:3160.6M, EPOCH TIME: 1731213593.313953
[11/09 21:39:53   1193s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:39:53   1193s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:39:53   1193s] All LLGs are deleted
[11/09 21:39:53   1193s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:39:53   1193s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:39:53   1193s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3160.6M, EPOCH TIME: 1731213593.314038
[11/09 21:39:53   1193s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3160.6M, EPOCH TIME: 1731213593.314074
[11/09 21:39:53   1193s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.002, REAL:0.002, MEM:3146.6M, EPOCH TIME: 1731213593.315792
[11/09 21:39:53   1193s] ### Creating LA Mngr. totSessionCpu=0:19:53 mem=3146.6M
[11/09 21:39:53   1193s] 
[11/09 21:39:53   1193s] Trim Metal Layers:
[11/09 21:39:53   1193s] LayerId::1 widthSet size::4
[11/09 21:39:53   1193s] LayerId::2 widthSet size::4
[11/09 21:39:53   1193s] LayerId::3 widthSet size::4
[11/09 21:39:53   1193s] LayerId::4 widthSet size::4
[11/09 21:39:53   1193s] LayerId::5 widthSet size::4
[11/09 21:39:53   1193s] LayerId::6 widthSet size::3
[11/09 21:39:53   1193s] Updating RC grid for preRoute extraction ...
[11/09 21:39:53   1193s] eee: pegSigSF::1.070000
[11/09 21:39:53   1193s] Initializing multi-corner capacitance tables ... 
[11/09 21:39:53   1193s] Initializing multi-corner resistance tables ...
[11/09 21:39:53   1193s] eee: l::1 avDens::0.130419 usedTrk::3794.659821 availTrk::29095.804833 sigTrk::3794.659821
[11/09 21:39:53   1193s] eee: l::2 avDens::0.001327 usedTrk::0.185714 availTrk::140.000000 sigTrk::0.185714
[11/09 21:39:53   1193s] eee: l::3 avDens::0.009106 usedTrk::1.912245 availTrk::210.000000 sigTrk::1.912245
[11/09 21:39:53   1193s] eee: l::4 avDens::0.011009 usedTrk::1.549617 availTrk::140.756167 sigTrk::1.549617
[11/09 21:39:53   1193s] eee: l::5 avDens::0.024396 usedTrk::840.185459 availTrk::34440.000000 sigTrk::840.185459
[11/09 21:39:53   1193s] eee: l::6 avDens::0.047566 usedTrk::802.443878 availTrk::16870.000000 sigTrk::802.443878
[11/09 21:39:53   1193s] {RT wc 0 4 4 0}
[11/09 21:39:53   1193s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.837800 pMod=82 wcR=0.555600 newSi=0.001600 wHLS=1.389000 siPrev=0 viaL=0.000000
[11/09 21:39:53   1193s] ### Creating LA Mngr, finished. totSessionCpu=0:19:53 mem=3146.6M
[11/09 21:39:53   1193s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 3146.62 MB )
[11/09 21:39:53   1193s] (I)      ==================== Layers =====================
[11/09 21:39:53   1193s] (I)      +-----+----+---------+---------+--------+-------+
[11/09 21:39:53   1193s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/09 21:39:53   1193s] (I)      +-----+----+---------+---------+--------+-------+
[11/09 21:39:53   1193s] (I)      |  33 |  0 |    CONT |     cut |      1 |       |
[11/09 21:39:53   1193s] (I)      |   1 |  1 |  METAL1 |    wire |      1 |       |
[11/09 21:39:53   1193s] (I)      |  34 |  1 |   VIA12 |     cut |      1 |       |
[11/09 21:39:53   1193s] (I)      |   2 |  2 |  METAL2 |    wire |      1 |       |
[11/09 21:39:53   1193s] (I)      |  35 |  2 |   VIA23 |     cut |      1 |       |
[11/09 21:39:53   1193s] (I)      |   3 |  3 |  METAL3 |    wire |      1 |       |
[11/09 21:39:53   1193s] (I)      |  36 |  3 |   VIA34 |     cut |      1 |       |
[11/09 21:39:53   1193s] (I)      |   4 |  4 |  METAL4 |    wire |      1 |       |
[11/09 21:39:53   1193s] (I)      |  37 |  4 |   VIA45 |     cut |      1 |       |
[11/09 21:39:53   1193s] (I)      |   5 |  5 |  METAL5 |    wire |      1 |       |
[11/09 21:39:53   1193s] (I)      |  38 |  5 |   VIA56 |     cut |      1 |       |
[11/09 21:39:53   1193s] (I)      |   6 |  6 |  METAL6 |    wire |      1 |       |
[11/09 21:39:53   1193s] (I)      +-----+----+---------+---------+--------+-------+
[11/09 21:39:53   1193s] (I)      |  64 | 64 |   POLY1 |   other |        |    MS |
[11/09 21:39:53   1193s] (I)      |   0 |  0 |   POLY2 |   other |        |    MS |
[11/09 21:39:53   1193s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[11/09 21:39:53   1193s] (I)      +-----+----+---------+---------+--------+-------+
[11/09 21:39:53   1193s] (I)      Started Import and model ( Curr Mem: 3146.62 MB )
[11/09 21:39:53   1193s] (I)      Default pattern map key = soc_top_default.
[11/09 21:39:53   1193s] (I)      == Non-default Options ==
[11/09 21:39:53   1193s] (I)      Maximum routing layer                              : 4
[11/09 21:39:53   1193s] (I)      Number of threads                                  : 2
[11/09 21:39:53   1193s] (I)      Method to set GCell size                           : row
[11/09 21:39:53   1193s] (I)      Counted 9181 PG shapes. We will not process PG shapes layer by layer.
[11/09 21:39:53   1193s] (I)      Use row-based GCell size
[11/09 21:39:53   1193s] (I)      Use row-based GCell align
[11/09 21:39:53   1193s] (I)      layer 0 area = 808000
[11/09 21:39:53   1193s] (I)      layer 1 area = 808000
[11/09 21:39:53   1193s] (I)      layer 2 area = 808000
[11/09 21:39:53   1193s] (I)      layer 3 area = 808000
[11/09 21:39:53   1193s] (I)      GCell unit size   : 7840
[11/09 21:39:53   1193s] (I)      GCell multiplier  : 1
[11/09 21:39:53   1193s] (I)      GCell row height  : 7840
[11/09 21:39:53   1193s] (I)      Actual row height : 7840
[11/09 21:39:53   1193s] (I)      GCell align ref   : 626560 626560
[11/09 21:39:53   1193s] [NR-eGR] Track table information for default rule: 
[11/09 21:39:53   1193s] [NR-eGR] METAL1 has single uniform track structure
[11/09 21:39:53   1193s] [NR-eGR] METAL2 has single uniform track structure
[11/09 21:39:53   1193s] [NR-eGR] METAL3 has single uniform track structure
[11/09 21:39:53   1193s] [NR-eGR] METAL4 has single uniform track structure
[11/09 21:39:53   1193s] [NR-eGR] METAL5 has single uniform track structure
[11/09 21:39:53   1193s] [NR-eGR] METAL6 has single uniform track structure
[11/09 21:39:53   1193s] (I)      ============== Default via ===============
[11/09 21:39:53   1193s] (I)      +---+------------------+-----------------+
[11/09 21:39:53   1193s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[11/09 21:39:53   1193s] (I)      +---+------------------+-----------------+
[11/09 21:39:53   1193s] (I)      | 1 |    4  VIA12_VV   |    4  VIA12_VV  |
[11/09 21:39:53   1193s] (I)      | 2 |    5  VIA2       |    5  VIA2      |
[11/09 21:39:53   1193s] (I)      | 3 |    8  VIA3       |    8  VIA3      |
[11/09 21:39:53   1193s] (I)      | 4 |   11  VIA4       |   11  VIA4      |
[11/09 21:39:53   1193s] (I)      | 5 |   14  VIA5       |   15  VIA5EAST  |
[11/09 21:39:53   1193s] (I)      +---+------------------+-----------------+
[11/09 21:39:53   1193s] [NR-eGR] Read 10047 PG shapes
[11/09 21:39:53   1193s] [NR-eGR] Read 0 clock shapes
[11/09 21:39:53   1193s] [NR-eGR] Read 0 other shapes
[11/09 21:39:53   1193s] [NR-eGR] #Routing Blockages  : 0
[11/09 21:39:53   1193s] [NR-eGR] #Instance Blockages : 28804
[11/09 21:39:53   1193s] [NR-eGR] #PG Blockages       : 10047
[11/09 21:39:53   1193s] [NR-eGR] #Halo Blockages     : 0
[11/09 21:39:53   1193s] [NR-eGR] #Boundary Blockages : 0
[11/09 21:39:53   1193s] [NR-eGR] #Clock Blockages    : 0
[11/09 21:39:53   1193s] [NR-eGR] #Other Blockages    : 0
[11/09 21:39:53   1193s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/09 21:39:53   1193s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/09 21:39:53   1193s] [NR-eGR] Read 15124 nets ( ignored 0 )
[11/09 21:39:53   1193s] (I)      early_global_route_priority property id does not exist.
[11/09 21:39:53   1193s] (I)      Read Num Blocks=38851  Num Prerouted Wires=0  Num CS=0
[11/09 21:39:53   1193s] (I)      Layer 1 (V) : #blockages 23209 : #preroutes 0
[11/09 21:39:53   1193s] (I)      Layer 2 (H) : #blockages 9876 : #preroutes 0
[11/09 21:39:53   1193s] (I)      Layer 3 (V) : #blockages 5766 : #preroutes 0
[11/09 21:39:53   1193s] (I)      Number of ignored nets                =      0
[11/09 21:39:53   1193s] (I)      Number of connected nets              =      0
[11/09 21:39:53   1193s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/09 21:39:53   1193s] (I)      Number of clock nets                  =      3.  Ignored: No
[11/09 21:39:53   1193s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/09 21:39:53   1193s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/09 21:39:53   1193s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/09 21:39:53   1193s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/09 21:39:53   1193s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/09 21:39:53   1193s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[11/09 21:39:53   1193s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/09 21:39:53   1193s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[11/09 21:39:53   1193s] (I)      Ndr track 0 does not exist
[11/09 21:39:53   1193s] (I)      ---------------------Grid Graph Info--------------------
[11/09 21:39:53   1193s] (I)      Routing area        : (0, 0) - (3393440, 3073120)
[11/09 21:39:53   1193s] (I)      Core area           : (626560, 626560) - (2766880, 2446560)
[11/09 21:39:53   1193s] (I)      Site width          :  1120  (dbu)
[11/09 21:39:53   1193s] (I)      Row height          :  7840  (dbu)
[11/09 21:39:53   1193s] (I)      GCell row height    :  7840  (dbu)
[11/09 21:39:53   1193s] (I)      GCell width         :  7840  (dbu)
[11/09 21:39:53   1193s] (I)      GCell height        :  7840  (dbu)
[11/09 21:39:53   1193s] (I)      Grid                :   432   392     4
[11/09 21:39:53   1193s] (I)      Layer numbers       :     1     2     3     4
[11/09 21:39:53   1193s] (I)      Vertical capacity   :     0  7840     0  7840
[11/09 21:39:53   1193s] (I)      Horizontal capacity :     0     0  7840     0
[11/09 21:39:53   1193s] (I)      Default wire width  :   460   560   560   560
[11/09 21:39:53   1193s] (I)      Default wire space  :   460   560   560   560
[11/09 21:39:53   1193s] (I)      Default wire pitch  :   920  1120  1120  1120
[11/09 21:39:53   1193s] (I)      Default pitch size  :   920  1120  1120  1120
[11/09 21:39:53   1193s] (I)      First track coord   :  1040  1040  1040  1040
[11/09 21:39:53   1193s] (I)      Num tracks per GCell:  8.52  7.00  7.00  7.00
[11/09 21:39:53   1193s] (I)      Total num of tracks :  2743  3029  2743  3029
[11/09 21:39:53   1193s] (I)      Num of masks        :     1     1     1     1
[11/09 21:39:53   1193s] (I)      Num of trim masks   :     0     0     0     0
[11/09 21:39:53   1193s] (I)      --------------------------------------------------------
[11/09 21:39:53   1193s] 
[11/09 21:39:53   1193s] [NR-eGR] ============ Routing rule table ============
[11/09 21:39:53   1193s] [NR-eGR] Rule id: 0  Nets: 15108
[11/09 21:39:53   1193s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[11/09 21:39:53   1193s] (I)                    Layer     2     3     4 
[11/09 21:39:53   1193s] (I)                    Pitch  1120  1120  1120 
[11/09 21:39:53   1193s] (I)             #Used tracks     1     1     1 
[11/09 21:39:53   1193s] (I)       #Fully used tracks     1     1     1 
[11/09 21:39:53   1193s] [NR-eGR] ========================================
[11/09 21:39:53   1193s] [NR-eGR] 
[11/09 21:39:53   1193s] (I)      =============== Blocked Tracks ===============
[11/09 21:39:53   1193s] (I)      +-------+---------+----------+---------------+
[11/09 21:39:53   1193s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/09 21:39:53   1193s] (I)      +-------+---------+----------+---------------+
[11/09 21:39:53   1193s] (I)      |     1 |       0 |        0 |         0.00% |
[11/09 21:39:53   1193s] (I)      |     2 | 1187368 |   858539 |        72.31% |
[11/09 21:39:53   1193s] (I)      |     3 | 1184976 |   681451 |        57.51% |
[11/09 21:39:53   1193s] (I)      |     4 | 1187368 |   799733 |        67.35% |
[11/09 21:39:53   1193s] (I)      +-------+---------+----------+---------------+
[11/09 21:39:53   1193s] (I)      Finished Import and model ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 3163.82 MB )
[11/09 21:39:53   1193s] (I)      Reset routing kernel
[11/09 21:39:53   1193s] (I)      Started Global Routing ( Curr Mem: 3163.82 MB )
[11/09 21:39:53   1193s] (I)      totalPins=46321  totalGlobalPin=44987 (97.12%)
[11/09 21:39:53   1193s] (I)      total 2D Cap : 1289154 = (511789 H, 777365 V)
[11/09 21:39:53   1193s] [NR-eGR] Layer group 1: route 15108 net(s) in layer range [2, 4]
[11/09 21:39:53   1193s] (I)      
[11/09 21:39:53   1193s] (I)      ============  Phase 1a Route ============
[11/09 21:39:53   1193s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 31
[11/09 21:39:53   1193s] (I)      Usage: 162501 = (87179 H, 75322 V) = (17.03% H, 9.69% V) = (3.417e+05um H, 2.953e+05um V)
[11/09 21:39:53   1193s] (I)      
[11/09 21:39:53   1193s] (I)      ============  Phase 1b Route ============
[11/09 21:39:53   1193s] (I)      Usage: 162480 = (87252 H, 75228 V) = (17.05% H, 9.68% V) = (3.420e+05um H, 2.949e+05um V)
[11/09 21:39:53   1193s] (I)      Overflow of layer group 1: 0.55% H + 0.04% V. EstWL: 6.369216e+05um
[11/09 21:39:53   1193s] (I)      Congestion metric : 0.55%H 0.04%V, 0.59%HV
[11/09 21:39:53   1193s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/09 21:39:53   1193s] (I)      
[11/09 21:39:53   1193s] (I)      ============  Phase 1c Route ============
[11/09 21:39:53   1193s] (I)      Level2 Grid: 87 x 79
[11/09 21:39:53   1193s] (I)      Usage: 162747 = (87257 H, 75490 V) = (17.05% H, 9.71% V) = (3.420e+05um H, 2.959e+05um V)
[11/09 21:39:53   1193s] (I)      
[11/09 21:39:53   1193s] (I)      ============  Phase 1d Route ============
[11/09 21:39:53   1193s] (I)      Usage: 162750 = (87257 H, 75493 V) = (17.05% H, 9.71% V) = (3.420e+05um H, 2.959e+05um V)
[11/09 21:39:53   1193s] (I)      
[11/09 21:39:53   1193s] (I)      ============  Phase 1e Route ============
[11/09 21:39:53   1193s] (I)      Usage: 162750 = (87257 H, 75493 V) = (17.05% H, 9.71% V) = (3.420e+05um H, 2.959e+05um V)
[11/09 21:39:53   1193s] [NR-eGR] Early Global Route overflow of layer group 1: 0.26% H + 0.01% V. EstWL: 6.379800e+05um
[11/09 21:39:53   1193s] (I)      
[11/09 21:39:53   1193s] (I)      ============  Phase 1l Route ============
[11/09 21:39:53   1193s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[11/09 21:39:53   1193s] (I)      Layer  2:     369841     56528       181      765793      416591    (64.77%) 
[11/09 21:39:53   1193s] (I)      Layer  3:     516445     90661       305      621075      561589    (52.51%) 
[11/09 21:39:53   1193s] (I)      Layer  4:     415462     42322        28      736134      446250    (62.26%) 
[11/09 21:39:53   1193s] (I)      Total:       1301748    189511       514     2123002     1424430    (59.85%) 
[11/09 21:39:53   1193s] (I)      
[11/09 21:39:53   1193s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/09 21:39:53   1193s] [NR-eGR]                        OverCon           OverCon            
[11/09 21:39:53   1193s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[11/09 21:39:53   1193s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[11/09 21:39:53   1193s] [NR-eGR] ---------------------------------------------------------------
[11/09 21:39:53   1193s] [NR-eGR]  METAL1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/09 21:39:53   1193s] [NR-eGR]  METAL2 ( 2)       174( 0.29%)         0( 0.00%)   ( 0.29%) 
[11/09 21:39:53   1193s] [NR-eGR]  METAL3 ( 3)       183( 0.23%)        28( 0.03%)   ( 0.26%) 
[11/09 21:39:53   1193s] [NR-eGR]  METAL4 ( 4)        28( 0.04%)         0( 0.00%)   ( 0.04%) 
[11/09 21:39:53   1193s] [NR-eGR] ---------------------------------------------------------------
[11/09 21:39:53   1193s] [NR-eGR]        Total       385( 0.19%)        28( 0.01%)   ( 0.20%) 
[11/09 21:39:53   1193s] [NR-eGR] 
[11/09 21:39:53   1193s] (I)      Finished Global Routing ( CPU: 0.23 sec, Real: 0.19 sec, Curr Mem: 3166.82 MB )
[11/09 21:39:53   1193s] (I)      total 2D Cap : 1305215 = (516613 H, 788602 V)
[11/09 21:39:53   1193s] [NR-eGR] Overflow after Early Global Route 0.26% H + 0.00% V
[11/09 21:39:53   1193s] (I)      ============= Track Assignment ============
[11/09 21:39:53   1193s] (I)      Started Track Assignment (2T) ( Curr Mem: 3166.82 MB )
[11/09 21:39:53   1193s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[11/09 21:39:53   1193s] (I)      Run Multi-thread track assignment
[11/09 21:39:53   1193s] (I)      Finished Track Assignment (2T) ( CPU: 0.18 sec, Real: 0.09 sec, Curr Mem: 3170.71 MB )
[11/09 21:39:53   1193s] (I)      Started Export ( Curr Mem: 3170.71 MB )
[11/09 21:39:53   1193s] [NR-eGR]                 Length (um)    Vias 
[11/09 21:39:53   1193s] [NR-eGR] ------------------------------------
[11/09 21:39:53   1193s] [NR-eGR]  METAL1  (1H)             0   45989 
[11/09 21:39:53   1193s] [NR-eGR]  METAL2  (2V)        148788   60060 
[11/09 21:39:53   1193s] [NR-eGR]  METAL3  (3H)        349087    9840 
[11/09 21:39:53   1193s] [NR-eGR]  METAL4  (4V)        166846       0 
[11/09 21:39:53   1193s] [NR-eGR]  METAL5  (5H)             0       0 
[11/09 21:39:53   1193s] [NR-eGR]  METAL6  (6V)             0       0 
[11/09 21:39:53   1193s] [NR-eGR] ------------------------------------
[11/09 21:39:53   1193s] [NR-eGR]          Total       664721  115889 
[11/09 21:39:53   1193s] [NR-eGR] --------------------------------------------------------------------------
[11/09 21:39:53   1193s] [NR-eGR] Total half perimeter of net bounding box: 571068um
[11/09 21:39:53   1193s] [NR-eGR] Total length: 664721um, number of vias: 115889
[11/09 21:39:53   1193s] [NR-eGR] --------------------------------------------------------------------------
[11/09 21:39:53   1193s] [NR-eGR] Total eGR-routed clock nets wire length: 15021um, number of vias: 4163
[11/09 21:39:53   1193s] [NR-eGR] --------------------------------------------------------------------------
[11/09 21:39:53   1193s] (I)      Finished Export ( CPU: 0.09 sec, Real: 0.06 sec, Curr Mem: 3170.71 MB )
[11/09 21:39:53   1193s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.64 sec, Real: 0.48 sec, Curr Mem: 3168.71 MB )
[11/09 21:39:53   1193s] (I)      ========================================= Runtime Summary =========================================
[11/09 21:39:53   1193s] (I)       Step                                              %        Start       Finish      Real       CPU 
[11/09 21:39:53   1193s] (I)      ---------------------------------------------------------------------------------------------------
[11/09 21:39:53   1193s] (I)       Early Global Route kernel                   100.00%  1330.83 sec  1331.32 sec  0.48 sec  0.64 sec 
[11/09 21:39:53   1193s] (I)       +-Import and model                           21.90%  1330.84 sec  1330.94 sec  0.11 sec  0.11 sec 
[11/09 21:39:53   1193s] (I)       | +-Create place DB                           7.90%  1330.84 sec  1330.88 sec  0.04 sec  0.04 sec 
[11/09 21:39:53   1193s] (I)       | | +-Import place data                       7.89%  1330.84 sec  1330.88 sec  0.04 sec  0.04 sec 
[11/09 21:39:53   1193s] (I)       | | | +-Read instances and placement          2.73%  1330.84 sec  1330.85 sec  0.01 sec  0.01 sec 
[11/09 21:39:53   1193s] (I)       | | | +-Read nets                             5.12%  1330.85 sec  1330.88 sec  0.02 sec  0.02 sec 
[11/09 21:39:53   1193s] (I)       | +-Create route DB                          11.45%  1330.88 sec  1330.93 sec  0.06 sec  0.06 sec 
[11/09 21:39:53   1193s] (I)       | | +-Import route data (2T)                 11.39%  1330.88 sec  1330.93 sec  0.06 sec  0.05 sec 
[11/09 21:39:53   1193s] (I)       | | | +-Read blockages ( Layer 2-4 )          1.21%  1330.88 sec  1330.88 sec  0.01 sec  0.01 sec 
[11/09 21:39:53   1193s] (I)       | | | | +-Read routing blockages              0.00%  1330.88 sec  1330.88 sec  0.00 sec  0.00 sec 
[11/09 21:39:53   1193s] (I)       | | | | +-Read instance blockages             0.84%  1330.88 sec  1330.88 sec  0.00 sec  0.00 sec 
[11/09 21:39:53   1193s] (I)       | | | | +-Read PG blockages                   0.22%  1330.88 sec  1330.88 sec  0.00 sec  0.00 sec 
[11/09 21:39:53   1193s] (I)       | | | | +-Read clock blockages                0.01%  1330.88 sec  1330.88 sec  0.00 sec  0.00 sec 
[11/09 21:39:53   1193s] (I)       | | | | +-Read other blockages                0.00%  1330.88 sec  1330.88 sec  0.00 sec  0.00 sec 
[11/09 21:39:53   1193s] (I)       | | | | +-Read halo blockages                 0.02%  1330.88 sec  1330.88 sec  0.00 sec  0.00 sec 
[11/09 21:39:53   1193s] (I)       | | | | +-Read boundary cut boxes             0.00%  1330.88 sec  1330.88 sec  0.00 sec  0.00 sec 
[11/09 21:39:53   1193s] (I)       | | | +-Read blackboxes                       0.00%  1330.89 sec  1330.89 sec  0.00 sec  0.00 sec 
[11/09 21:39:53   1193s] (I)       | | | +-Read prerouted                        0.11%  1330.89 sec  1330.89 sec  0.00 sec  0.00 sec 
[11/09 21:39:53   1193s] (I)       | | | +-Read unlegalized nets                 0.21%  1330.89 sec  1330.89 sec  0.00 sec  0.00 sec 
[11/09 21:39:53   1193s] (I)       | | | +-Read nets                             1.00%  1330.89 sec  1330.89 sec  0.00 sec  0.00 sec 
[11/09 21:39:53   1193s] (I)       | | | +-Set up via pillars                    0.03%  1330.89 sec  1330.89 sec  0.00 sec  0.00 sec 
[11/09 21:39:53   1193s] (I)       | | | +-Initialize 3D grid graph              0.43%  1330.89 sec  1330.90 sec  0.00 sec  0.00 sec 
[11/09 21:39:53   1193s] (I)       | | | +-Model blockage capacity               7.11%  1330.90 sec  1330.93 sec  0.03 sec  0.03 sec 
[11/09 21:39:53   1193s] (I)       | | | | +-Initialize 3D capacity              6.71%  1330.90 sec  1330.93 sec  0.03 sec  0.03 sec 
[11/09 21:39:53   1193s] (I)       | +-Read aux data                             0.00%  1330.93 sec  1330.93 sec  0.00 sec  0.00 sec 
[11/09 21:39:53   1193s] (I)       | +-Others data preparation                   0.31%  1330.93 sec  1330.93 sec  0.00 sec  0.00 sec 
[11/09 21:39:53   1193s] (I)       | +-Create route kernel                       1.79%  1330.93 sec  1330.94 sec  0.01 sec  0.01 sec 
[11/09 21:39:53   1193s] (I)       +-Global Routing                             38.79%  1330.94 sec  1331.13 sec  0.19 sec  0.23 sec 
[11/09 21:39:53   1193s] (I)       | +-Initialization                            0.83%  1330.94 sec  1330.95 sec  0.00 sec  0.00 sec 
[11/09 21:39:53   1193s] (I)       | +-Net group 1                              35.72%  1330.95 sec  1331.12 sec  0.17 sec  0.22 sec 
[11/09 21:39:53   1193s] (I)       | | +-Generate topology (2T)                  1.53%  1330.95 sec  1330.96 sec  0.01 sec  0.01 sec 
[11/09 21:39:53   1193s] (I)       | | +-Phase 1a                                8.76%  1330.97 sec  1331.01 sec  0.04 sec  0.05 sec 
[11/09 21:39:53   1193s] (I)       | | | +-Pattern routing (2T)                  6.03%  1330.97 sec  1331.00 sec  0.03 sec  0.04 sec 
[11/09 21:39:53   1193s] (I)       | | | +-Pattern Routing Avoiding Blockages    1.54%  1331.00 sec  1331.01 sec  0.01 sec  0.01 sec 
[11/09 21:39:53   1193s] (I)       | | | +-Add via demand to 2D                  1.08%  1331.01 sec  1331.01 sec  0.01 sec  0.01 sec 
[11/09 21:39:53   1193s] (I)       | | +-Phase 1b                                3.92%  1331.01 sec  1331.03 sec  0.02 sec  0.02 sec 
[11/09 21:39:53   1193s] (I)       | | | +-Monotonic routing (2T)                3.77%  1331.01 sec  1331.03 sec  0.02 sec  0.02 sec 
[11/09 21:39:53   1193s] (I)       | | +-Phase 1c                                4.19%  1331.03 sec  1331.05 sec  0.02 sec  0.02 sec 
[11/09 21:39:53   1193s] (I)       | | | +-Two level Routing                     4.17%  1331.03 sec  1331.05 sec  0.02 sec  0.02 sec 
[11/09 21:39:53   1193s] (I)       | | | | +-Two Level Routing (Regular)         2.46%  1331.03 sec  1331.05 sec  0.01 sec  0.01 sec 
[11/09 21:39:53   1193s] (I)       | | | | +-Two Level Routing (Strong)          1.42%  1331.05 sec  1331.05 sec  0.01 sec  0.01 sec 
[11/09 21:39:53   1193s] (I)       | | +-Phase 1d                                1.47%  1331.05 sec  1331.06 sec  0.01 sec  0.01 sec 
[11/09 21:39:53   1193s] (I)       | | | +-Detoured routing (2T)                 1.45%  1331.05 sec  1331.06 sec  0.01 sec  0.01 sec 
[11/09 21:39:53   1193s] (I)       | | +-Phase 1e                                0.67%  1331.06 sec  1331.06 sec  0.00 sec  0.00 sec 
[11/09 21:39:53   1193s] (I)       | | | +-Route legalization                    0.56%  1331.06 sec  1331.06 sec  0.00 sec  0.00 sec 
[11/09 21:39:53   1193s] (I)       | | | | +-Legalize Blockage Violations        0.55%  1331.06 sec  1331.06 sec  0.00 sec  0.00 sec 
[11/09 21:39:53   1193s] (I)       | | +-Phase 1l                               11.76%  1331.06 sec  1331.12 sec  0.06 sec  0.08 sec 
[11/09 21:39:53   1193s] (I)       | | | +-Layer assignment (2T)                10.03%  1331.07 sec  1331.12 sec  0.05 sec  0.07 sec 
[11/09 21:39:53   1193s] (I)       | +-Clean cong LA                             0.00%  1331.12 sec  1331.12 sec  0.00 sec  0.00 sec 
[11/09 21:39:53   1193s] (I)       +-Export 3D cong map                          3.46%  1331.13 sec  1331.15 sec  0.02 sec  0.02 sec 
[11/09 21:39:53   1193s] (I)       | +-Export 2D cong map                        0.67%  1331.15 sec  1331.15 sec  0.00 sec  0.00 sec 
[11/09 21:39:53   1193s] (I)       +-Extract Global 3D Wires                     0.74%  1331.15 sec  1331.15 sec  0.00 sec  0.00 sec 
[11/09 21:39:53   1193s] (I)       +-Track Assignment (2T)                      19.46%  1331.15 sec  1331.25 sec  0.09 sec  0.18 sec 
[11/09 21:39:53   1193s] (I)       | +-Initialization                            0.18%  1331.15 sec  1331.15 sec  0.00 sec  0.00 sec 
[11/09 21:39:53   1193s] (I)       | +-Track Assignment Kernel                  18.77%  1331.15 sec  1331.24 sec  0.09 sec  0.18 sec 
[11/09 21:39:53   1193s] (I)       | +-Free Memory                               0.01%  1331.25 sec  1331.25 sec  0.00 sec  0.00 sec 
[11/09 21:39:53   1193s] (I)       +-Export                                     13.41%  1331.25 sec  1331.31 sec  0.06 sec  0.09 sec 
[11/09 21:39:53   1193s] (I)       | +-Export DB wires                           5.66%  1331.25 sec  1331.27 sec  0.03 sec  0.05 sec 
[11/09 21:39:53   1193s] (I)       | | +-Export all nets (2T)                    4.22%  1331.25 sec  1331.27 sec  0.02 sec  0.04 sec 
[11/09 21:39:53   1193s] (I)       | | +-Set wire vias (2T)                      0.91%  1331.27 sec  1331.27 sec  0.00 sec  0.01 sec 
[11/09 21:39:53   1193s] (I)       | +-Report wirelength                         3.67%  1331.27 sec  1331.29 sec  0.02 sec  0.02 sec 
[11/09 21:39:53   1193s] (I)       | +-Update net boxes                          4.01%  1331.29 sec  1331.31 sec  0.02 sec  0.02 sec 
[11/09 21:39:53   1193s] (I)       | +-Update timing                             0.00%  1331.31 sec  1331.31 sec  0.00 sec  0.00 sec 
[11/09 21:39:53   1193s] (I)       +-Postprocess design                          0.45%  1331.31 sec  1331.31 sec  0.00 sec  0.00 sec 
[11/09 21:39:53   1193s] (I)      ======================= Summary by functions ========================
[11/09 21:39:53   1193s] (I)       Lv  Step                                      %      Real       CPU 
[11/09 21:39:53   1193s] (I)      ---------------------------------------------------------------------
[11/09 21:39:53   1193s] (I)        0  Early Global Route kernel           100.00%  0.48 sec  0.64 sec 
[11/09 21:39:53   1193s] (I)        1  Global Routing                       38.79%  0.19 sec  0.23 sec 
[11/09 21:39:53   1193s] (I)        1  Import and model                     21.90%  0.11 sec  0.11 sec 
[11/09 21:39:53   1193s] (I)        1  Track Assignment (2T)                19.46%  0.09 sec  0.18 sec 
[11/09 21:39:53   1193s] (I)        1  Export                               13.41%  0.06 sec  0.09 sec 
[11/09 21:39:53   1193s] (I)        1  Export 3D cong map                    3.46%  0.02 sec  0.02 sec 
[11/09 21:39:53   1193s] (I)        1  Extract Global 3D Wires               0.74%  0.00 sec  0.00 sec 
[11/09 21:39:53   1193s] (I)        1  Postprocess design                    0.45%  0.00 sec  0.00 sec 
[11/09 21:39:53   1193s] (I)        2  Net group 1                          35.72%  0.17 sec  0.22 sec 
[11/09 21:39:53   1193s] (I)        2  Track Assignment Kernel              18.77%  0.09 sec  0.18 sec 
[11/09 21:39:53   1193s] (I)        2  Create route DB                      11.45%  0.06 sec  0.06 sec 
[11/09 21:39:53   1193s] (I)        2  Create place DB                       7.90%  0.04 sec  0.04 sec 
[11/09 21:39:53   1193s] (I)        2  Export DB wires                       5.66%  0.03 sec  0.05 sec 
[11/09 21:39:53   1193s] (I)        2  Update net boxes                      4.01%  0.02 sec  0.02 sec 
[11/09 21:39:53   1193s] (I)        2  Report wirelength                     3.67%  0.02 sec  0.02 sec 
[11/09 21:39:53   1193s] (I)        2  Create route kernel                   1.79%  0.01 sec  0.01 sec 
[11/09 21:39:53   1193s] (I)        2  Initialization                        1.01%  0.00 sec  0.00 sec 
[11/09 21:39:53   1193s] (I)        2  Export 2D cong map                    0.67%  0.00 sec  0.00 sec 
[11/09 21:39:53   1193s] (I)        2  Others data preparation               0.31%  0.00 sec  0.00 sec 
[11/09 21:39:53   1193s] (I)        2  Free Memory                           0.01%  0.00 sec  0.00 sec 
[11/09 21:39:53   1193s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[11/09 21:39:53   1193s] (I)        2  Update timing                         0.00%  0.00 sec  0.00 sec 
[11/09 21:39:53   1193s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[11/09 21:39:53   1193s] (I)        3  Phase 1l                             11.76%  0.06 sec  0.08 sec 
[11/09 21:39:53   1193s] (I)        3  Import route data (2T)               11.39%  0.06 sec  0.05 sec 
[11/09 21:39:53   1193s] (I)        3  Phase 1a                              8.76%  0.04 sec  0.05 sec 
[11/09 21:39:53   1193s] (I)        3  Import place data                     7.89%  0.04 sec  0.04 sec 
[11/09 21:39:53   1193s] (I)        3  Export all nets (2T)                  4.22%  0.02 sec  0.04 sec 
[11/09 21:39:53   1193s] (I)        3  Phase 1c                              4.19%  0.02 sec  0.02 sec 
[11/09 21:39:53   1193s] (I)        3  Phase 1b                              3.92%  0.02 sec  0.02 sec 
[11/09 21:39:53   1193s] (I)        3  Generate topology (2T)                1.53%  0.01 sec  0.01 sec 
[11/09 21:39:53   1193s] (I)        3  Phase 1d                              1.47%  0.01 sec  0.01 sec 
[11/09 21:39:53   1193s] (I)        3  Set wire vias (2T)                    0.91%  0.00 sec  0.01 sec 
[11/09 21:39:53   1193s] (I)        3  Phase 1e                              0.67%  0.00 sec  0.00 sec 
[11/09 21:39:53   1193s] (I)        4  Layer assignment (2T)                10.03%  0.05 sec  0.07 sec 
[11/09 21:39:53   1193s] (I)        4  Model blockage capacity               7.11%  0.03 sec  0.03 sec 
[11/09 21:39:53   1193s] (I)        4  Read nets                             6.12%  0.03 sec  0.03 sec 
[11/09 21:39:53   1193s] (I)        4  Pattern routing (2T)                  6.03%  0.03 sec  0.04 sec 
[11/09 21:39:53   1193s] (I)        4  Two level Routing                     4.17%  0.02 sec  0.02 sec 
[11/09 21:39:53   1193s] (I)        4  Monotonic routing (2T)                3.77%  0.02 sec  0.02 sec 
[11/09 21:39:53   1193s] (I)        4  Read instances and placement          2.73%  0.01 sec  0.01 sec 
[11/09 21:39:53   1193s] (I)        4  Pattern Routing Avoiding Blockages    1.54%  0.01 sec  0.01 sec 
[11/09 21:39:53   1193s] (I)        4  Detoured routing (2T)                 1.45%  0.01 sec  0.01 sec 
[11/09 21:39:53   1193s] (I)        4  Read blockages ( Layer 2-4 )          1.21%  0.01 sec  0.01 sec 
[11/09 21:39:53   1193s] (I)        4  Add via demand to 2D                  1.08%  0.01 sec  0.01 sec 
[11/09 21:39:53   1193s] (I)        4  Route legalization                    0.56%  0.00 sec  0.00 sec 
[11/09 21:39:53   1193s] (I)        4  Initialize 3D grid graph              0.43%  0.00 sec  0.00 sec 
[11/09 21:39:53   1193s] (I)        4  Read unlegalized nets                 0.21%  0.00 sec  0.00 sec 
[11/09 21:39:53   1193s] (I)        4  Read prerouted                        0.11%  0.00 sec  0.00 sec 
[11/09 21:39:53   1193s] (I)        4  Set up via pillars                    0.03%  0.00 sec  0.00 sec 
[11/09 21:39:53   1193s] (I)        4  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[11/09 21:39:53   1193s] (I)        5  Initialize 3D capacity                6.71%  0.03 sec  0.03 sec 
[11/09 21:39:53   1193s] (I)        5  Two Level Routing (Regular)           2.46%  0.01 sec  0.01 sec 
[11/09 21:39:53   1193s] (I)        5  Two Level Routing (Strong)            1.42%  0.01 sec  0.01 sec 
[11/09 21:39:53   1193s] (I)        5  Read instance blockages               0.84%  0.00 sec  0.00 sec 
[11/09 21:39:53   1193s] (I)        5  Legalize Blockage Violations          0.55%  0.00 sec  0.00 sec 
[11/09 21:39:53   1193s] (I)        5  Read PG blockages                     0.22%  0.00 sec  0.00 sec 
[11/09 21:39:53   1193s] (I)        5  Read halo blockages                   0.02%  0.00 sec  0.00 sec 
[11/09 21:39:53   1193s] (I)        5  Read clock blockages                  0.01%  0.00 sec  0.00 sec 
[11/09 21:39:53   1193s] (I)        5  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[11/09 21:39:53   1193s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[11/09 21:39:53   1193s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[11/09 21:39:53   1193s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.7 real=0:00:00.6)
[11/09 21:39:53   1193s] Legalization setup...
[11/09 21:39:53   1193s] Using cell based legalization.
[11/09 21:39:53   1193s] Leaving CCOpt scope - Initializing placement interface...
[11/09 21:39:53   1193s] OPERPROF: Starting DPlace-Init at level 1, MEM:3146.7M, EPOCH TIME: 1731213593.890122
[11/09 21:39:53   1193s] Processing tracks to init pin-track alignment.
[11/09 21:39:53   1193s] z: 2, totalTracks: 1
[11/09 21:39:53   1193s] z: 4, totalTracks: 1
[11/09 21:39:53   1193s] z: 6, totalTracks: 1
[11/09 21:39:53   1193s] #spOpts: N=180 hrOri=1 hrSnap=1 rpCkHalo=4 
[11/09 21:39:53   1193s] All LLGs are deleted
[11/09 21:39:53   1193s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:39:53   1193s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:39:53   1193s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3146.7M, EPOCH TIME: 1731213593.895685
[11/09 21:39:53   1193s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3146.7M, EPOCH TIME: 1731213593.895758
[11/09 21:39:53   1193s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3146.7M, EPOCH TIME: 1731213593.899321
[11/09 21:39:53   1193s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:39:53   1193s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:39:53   1193s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3146.7M, EPOCH TIME: 1731213593.900053
[11/09 21:39:53   1193s] Max number of tech site patterns supported in site array is 256.
[11/09 21:39:53   1193s] Core basic site is core7T
[11/09 21:39:53   1193s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3146.7M, EPOCH TIME: 1731213593.901319
[11/09 21:39:53   1193s] After signature check, allow fast init is false, keep pre-filter is true.
[11/09 21:39:53   1193s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[11/09 21:39:53   1193s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.003, REAL:0.002, MEM:3162.7M, EPOCH TIME: 1731213593.903293
[11/09 21:39:53   1193s] SiteArray: non-trimmed site array dimensions = 232 x 1911
[11/09 21:39:53   1193s] SiteArray: use 2,375,680 bytes
[11/09 21:39:53   1193s] SiteArray: current memory after site array memory allocation 3162.7M
[11/09 21:39:53   1193s] SiteArray: FP blocked sites are writable
[11/09 21:39:53   1193s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:39:53   1193s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:3146.7M, EPOCH TIME: 1731213593.907917
[11/09 21:39:53   1193s] Process 6919 wires and vias for routing blockage analysis
[11/09 21:39:53   1193s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.011, REAL:0.006, MEM:3162.7M, EPOCH TIME: 1731213593.913780
[11/09 21:39:53   1193s] SiteArray: number of non floorplan blocked sites for llg default is 443352
[11/09 21:39:53   1193s] Atter site array init, number of instance map data is 0.
[11/09 21:39:53   1193s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.036, REAL:0.021, MEM:3162.7M, EPOCH TIME: 1731213593.921225
[11/09 21:39:53   1193s] 
[11/09 21:39:53   1193s]  Pre_CCE_Colorizing is not ON! (0:0:27:0)
[11/09 21:39:53   1193s] OPERPROF:     Starting CMU at level 3, MEM:3162.7M, EPOCH TIME: 1731213593.925775
[11/09 21:39:53   1193s] OPERPROF:     Finished CMU at level 3, CPU:0.002, REAL:0.002, MEM:3178.7M, EPOCH TIME: 1731213593.927415
[11/09 21:39:53   1193s] 
[11/09 21:39:53   1193s] Bad Lib Cell Checking (CMU) is done! (0)
[11/09 21:39:53   1193s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.045, REAL:0.030, MEM:3146.7M, EPOCH TIME: 1731213593.929606
[11/09 21:39:53   1193s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3146.7M, EPOCH TIME: 1731213593.929657
[11/09 21:39:53   1193s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3146.7M, EPOCH TIME: 1731213593.929903
[11/09 21:39:53   1193s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3146.7MB).
[11/09 21:39:53   1193s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.057, REAL:0.042, MEM:3146.7M, EPOCH TIME: 1731213593.931967
[11/09 21:39:53   1193s] Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.0)
[11/09 21:39:53   1193s] (I)      Default pattern map key = soc_top_default.
[11/09 21:39:53   1193s] (I)      Load db... (mem=3146.7M)
[11/09 21:39:53   1193s] (I)      Read data from FE... (mem=3146.7M)
[11/09 21:39:53   1193s] (I)      Number of ignored instance 0
[11/09 21:39:53   1193s] (I)      Number of inbound cells 0
[11/09 21:39:53   1193s] (I)      Number of opened ILM blockages 0
[11/09 21:39:53   1193s] (I)      Number of instances temporarily fixed by detailed placement 12
[11/09 21:39:53   1193s] (I)      numMoveCells=14970, numMacros=348  numPads=16  numMultiRowHeightInsts=0
[11/09 21:39:53   1193s] (I)      cell height: 7840, count: 14970
[11/09 21:39:53   1193s] (I)      Read rows... (mem=3148.8M)
[11/09 21:39:53   1193s] (I)      rowRegion is not equal to core box, resetting core box
[11/09 21:39:53   1193s] (I)      rowRegion : (626560, 626560) - (2766880, 2445440)
[11/09 21:39:53   1193s] (I)      coreBox   : (626560, 626560) - (2766880, 2446560)
[11/09 21:39:53   1193s] (I)      Done Read rows (cpu=0.000s, mem=3148.8M)
[11/09 21:39:53   1193s] (I)      Done Read data from FE (cpu=0.014s, mem=3148.8M)
[11/09 21:39:53   1193s] (I)      Done Load db (cpu=0.015s, mem=3148.8M)
[11/09 21:39:53   1193s] (I)      Constructing placeable region... (mem=3148.8M)
[11/09 21:39:53   1193s] (I)      Constructing bin map
[11/09 21:39:53   1193s] (I)      Initialize bin information with width=78400 height=78400
[11/09 21:39:53   1193s] (I)      Done constructing bin map
[11/09 21:39:53   1193s] (I)      Compute region effective width... (mem=3148.8M)
[11/09 21:39:53   1193s] (I)      Done Compute region effective width (cpu=0.000s, mem=3148.8M)
[11/09 21:39:53   1193s] (I)      Done Constructing placeable region (cpu=0.004s, mem=3148.8M)
[11/09 21:39:53   1193s] Legalization setup done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/09 21:39:53   1193s] Validating CTS configuration...
[11/09 21:39:53   1193s] Checking module port directions...
[11/09 21:39:53   1193s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 21:39:53   1193s] Non-default CCOpt properties:
[11/09 21:39:53   1193s]   Public non-default CCOpt properties:
[11/09 21:39:53   1193s]     buffer_cells is set for at least one object
[11/09 21:39:53   1193s]     inverter_cells is set for at least one object
[11/09 21:39:53   1193s]     route_type is set for at least one object
[11/09 21:39:53   1193s]   Private non-default CCOpt properties:
[11/09 21:39:53   1193s]     route_type_override_preferred_routing_layer_effort: none (default: medium)
[11/09 21:39:53   1193s] Route type trimming info:
[11/09 21:39:53   1193s]   No route type modifications were made.
[11/09 21:39:53   1193s] 
[11/09 21:39:53   1193s] Trim Metal Layers:
[11/09 21:39:53   1193s] LayerId::1 widthSet size::4
[11/09 21:39:53   1193s] LayerId::2 widthSet size::4
[11/09 21:39:53   1193s] LayerId::3 widthSet size::4
[11/09 21:39:53   1193s] LayerId::4 widthSet size::4
[11/09 21:39:53   1193s] LayerId::5 widthSet size::4
[11/09 21:39:53   1193s] LayerId::6 widthSet size::3
[11/09 21:39:53   1193s] Updating RC grid for preRoute extraction ...
[11/09 21:39:53   1193s] eee: pegSigSF::1.070000
[11/09 21:39:53   1193s] Initializing multi-corner capacitance tables ... 
[11/09 21:39:53   1194s] Initializing multi-corner resistance tables ...
[11/09 21:39:54   1194s] eee: l::1 avDens::0.134318 usedTrk::3794.659821 availTrk::28251.354714 sigTrk::3794.659821
[11/09 21:39:54   1194s] eee: l::2 avDens::0.139278 usedTrk::3795.807520 availTrk::27253.491935 sigTrk::3795.807520
[11/09 21:39:54   1194s] eee: l::3 avDens::0.311144 usedTrk::8907.189794 availTrk::28627.183902 sigTrk::8907.189794
[11/09 21:39:54   1194s] eee: l::4 avDens::0.153541 usedTrk::4257.816063 availTrk::27730.788857 sigTrk::4257.816063
[11/09 21:39:54   1194s] eee: l::5 avDens::0.024396 usedTrk::840.185459 availTrk::34440.000000 sigTrk::840.185459
[11/09 21:39:54   1194s] eee: l::6 avDens::0.047566 usedTrk::802.443878 availTrk::16870.000000 sigTrk::802.443878
[11/09 21:39:54   1194s] {RT wc 0 4 4 0}
[11/09 21:39:54   1194s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.294429 uaWl=1.000000 uaWlH=0.251001 aWlH=0.000000 lMod=0 pMax=0.839800 pMod=82 wcR=0.555600 newSi=0.001600 wHLS=1.389000 siPrev=0 viaL=0.000000
[11/09 21:39:54   1194s] End AAE Lib Interpolated Model. (MEM=3148.83 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:39:54   1194s] Accumulated time to calculate placeable region: 0.0106
[11/09 21:39:54   1194s] Accumulated time to calculate placeable region: 0.0109
[11/09 21:39:54   1194s] Accumulated time to calculate placeable region: 0.0111
[11/09 21:39:54   1194s] Accumulated time to calculate placeable region: 0.0113
[11/09 21:39:54   1194s] Accumulated time to calculate placeable region: 0.0115
[11/09 21:39:54   1194s] Accumulated time to calculate placeable region: 0.0117
[11/09 21:39:54   1194s] Accumulated time to calculate placeable region: 0.0158
[11/09 21:39:54   1194s] (I)      Initializing Steiner engine. 
[11/09 21:39:54   1194s] (I)      ==================== Layers =====================
[11/09 21:39:54   1194s] (I)      +-----+----+---------+---------+--------+-------+
[11/09 21:39:54   1194s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/09 21:39:54   1194s] (I)      +-----+----+---------+---------+--------+-------+
[11/09 21:39:54   1194s] (I)      |  33 |  0 |    CONT |     cut |      1 |       |
[11/09 21:39:54   1194s] (I)      |   1 |  1 |  METAL1 |    wire |      1 |       |
[11/09 21:39:54   1194s] (I)      |  34 |  1 |   VIA12 |     cut |      1 |       |
[11/09 21:39:54   1194s] (I)      |   2 |  2 |  METAL2 |    wire |      1 |       |
[11/09 21:39:54   1194s] (I)      |  35 |  2 |   VIA23 |     cut |      1 |       |
[11/09 21:39:54   1194s] (I)      |   3 |  3 |  METAL3 |    wire |      1 |       |
[11/09 21:39:54   1194s] (I)      |  36 |  3 |   VIA34 |     cut |      1 |       |
[11/09 21:39:54   1194s] (I)      |   4 |  4 |  METAL4 |    wire |      1 |       |
[11/09 21:39:54   1194s] (I)      |  37 |  4 |   VIA45 |     cut |      1 |       |
[11/09 21:39:54   1194s] (I)      |   5 |  5 |  METAL5 |    wire |      1 |       |
[11/09 21:39:54   1194s] (I)      |  38 |  5 |   VIA56 |     cut |      1 |       |
[11/09 21:39:54   1194s] (I)      |   6 |  6 |  METAL6 |    wire |      1 |       |
[11/09 21:39:54   1194s] (I)      +-----+----+---------+---------+--------+-------+
[11/09 21:39:54   1194s] (I)      |  64 | 64 |   POLY1 |   other |        |    MS |
[11/09 21:39:54   1194s] (I)      |   0 |  0 |   POLY2 |   other |        |    MS |
[11/09 21:39:54   1194s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[11/09 21:39:54   1194s] (I)      +-----+----+---------+---------+--------+-------+
[11/09 21:39:54   1194s] **WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree clk. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
[11/09 21:39:54   1194s] Library trimming inverters in power domain auto-default and half-corner wc:setup.late removed 1 of 6 cells
[11/09 21:39:54   1194s] Original list had 6 cells:
[11/09 21:39:54   1194s] INVX32 INVX16 INVX8 INVX4 INVX2 INVX1 
[11/09 21:39:54   1194s] New trimmed list has 5 cells:
[11/09 21:39:54   1194s] INVX32 INVX16 INVX8 INVX4 INVX2 
[11/09 21:39:54   1194s] Accumulated time to calculate placeable region: 0.0159
[11/09 21:39:54   1194s] **WARN: (IMPCCOPT-4313):	Innovus cannot determine the drive strength of clk, which drives the root of clock_tree clk. To time this clock tree, Innovus will assume that it is driven by a driver cell with a fixed output slew of 0.000 and a maximum driven capacitance of 0.000. It is recommended that you set the source_driver property on this clock tree appropriately in order to correct this assumption.
[11/09 21:39:54   1194s] Clock tree balancer configuration for clock_tree clk:
[11/09 21:39:54   1194s] Non-default CCOpt properties:
[11/09 21:39:54   1194s]   Public non-default CCOpt properties:
[11/09 21:39:54   1194s]     route_type (leaf): clkroute (default: default)
[11/09 21:39:54   1194s]     route_type (top): default_route_type_nonleaf (default: default)
[11/09 21:39:54   1194s]     route_type (trunk): clkroute (default: default)
[11/09 21:39:54   1194s]   No private non-default CCOpt properties
[11/09 21:39:54   1194s] For power domain auto-default:
[11/09 21:39:54   1194s]   Buffers:     BUFX1 
[11/09 21:39:54   1194s]   Inverters:   {INVX32 INVX16 INVX8 INVX4 INVX2}
[11/09 21:39:54   1194s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 545636.717um^2
[11/09 21:39:54   1194s] Top Routing info:
[11/09 21:39:54   1194s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: METAL4/METAL3; 
[11/09 21:39:54   1194s]   Unshielded; Mask Constraint: 0; Source: route_type.
[11/09 21:39:54   1194s] Trunk/Leaf Routing info:
[11/09 21:39:54   1194s]   Route-type name: clkroute; Top/bottom preferred layer name: METAL4/METAL3; 
[11/09 21:39:54   1194s]   Unshielded; Mask Constraint: 0; Source: route_type.
[11/09 21:39:54   1194s] For timing_corner wc:setup, late and power domain auto-default:
[11/09 21:39:54   1194s]   Slew time target (leaf):    0.886ns
[11/09 21:39:54   1194s]   Slew time target (trunk):   0.886ns
[11/09 21:39:54   1194s]   Slew time target (top):     0.886ns (Note: no nets are considered top nets in this clock tree)
[11/09 21:39:54   1194s]   Buffer unit delay: 0.221ns
[11/09 21:39:54   1194s]   Buffer max distance: 155.964um
[11/09 21:39:54   1194s] Fastest wire driving cells and distances:
[11/09 21:39:54   1194s]   Buffer    : {lib_cell:BUFX1, fastest_considered_half_corner=wc:setup.late, optimalDrivingDistance=155.964um, saturatedSlew=0.626ns, speed=329.455um per ns, cellArea=70.375um^2 per 1000um}
[11/09 21:39:54   1194s]   Inverter  : {lib_cell:INVX32, fastest_considered_half_corner=wc:setup.late, optimalDrivingDistance=1000.000um, saturatedSlew=0.176ns, speed=6349.207um per ns, cellArea=48.294um^2 per 1000um}
[11/09 21:39:54   1194s] 
[11/09 21:39:54   1194s] 
[11/09 21:39:54   1194s] Logic Sizing Table:
[11/09 21:39:54   1194s] 
[11/09 21:39:54   1194s] -----------------------------------------------------------------
[11/09 21:39:54   1194s] Cell      Instance count    Source         Eligible library cells
[11/09 21:39:54   1194s] -----------------------------------------------------------------
[11/09 21:39:54   1194s] pad_in          1           library set    {pad_in}
[11/09 21:39:54   1194s] -----------------------------------------------------------------
[11/09 21:39:54   1194s] 
[11/09 21:39:54   1194s] 
[11/09 21:39:54   1194s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner wc.
[11/09 21:39:54   1194s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
[11/09 21:39:54   1194s] Clock tree timing engine global stage delay update for wc:setup.late...
[11/09 21:39:54   1194s] Clock tree timing engine global stage delay update for wc:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 21:39:54   1194s] Clock tree clk has 1 max_capacitance violation.
[11/09 21:39:54   1194s] Clock tree balancer configuration for skew_group clk/constraint:
[11/09 21:39:54   1194s]   Sources:                     pin clk
[11/09 21:39:54   1194s]   Total number of sinks:       1206
[11/09 21:39:54   1194s]   Delay constrained sinks:     1206
[11/09 21:39:54   1194s]   Constrains:                  default
[11/09 21:39:54   1194s]   Non-leaf sinks:              0
[11/09 21:39:54   1194s]   Ignore pins:                 0
[11/09 21:39:54   1194s]  Timing corner wc:setup.late:
[11/09 21:39:54   1194s]   Skew target:                 0.221ns
[11/09 21:39:54   1194s] 
[11/09 21:39:54   1194s] Clock Tree Violations Report
[11/09 21:39:54   1194s] ============================
[11/09 21:39:54   1194s] 
[11/09 21:39:54   1194s] The clock tree has violations that CCOpt may not be able to correct due to the design settings.
[11/09 21:39:54   1194s] A common cause is that the violation occurs in a part of the design (e.g. an ILM) that CCOpt cannot change.
[11/09 21:39:54   1194s] Consider reviewing your design and relaunching CCOpt.
[11/09 21:39:54   1194s] 
[11/09 21:39:54   1194s] 
[11/09 21:39:54   1194s] Max Capacitance Violations
[11/09 21:39:54   1194s] --------------------------
[11/09 21:39:54   1194s] 
[11/09 21:39:54   1194s] Did not meet the max_capacitance constraint of 0.000pF below the root driver for clock_tree clk at (42.000,884.295), in power domain auto-default, which drives a net clk which has internal don't touch reasons: {is_pad_net}. Achieved capacitance of 1.020pF.
[11/09 21:39:54   1194s] 
[11/09 21:39:54   1194s] 
[11/09 21:39:54   1194s] Primary reporting skew groups are:
[11/09 21:39:54   1194s] skew_group clk/constraint with 1206 clock sinks
[11/09 21:39:54   1194s] 
[11/09 21:39:54   1194s] Clock DAG stats initial state:
[11/09 21:39:54   1194s]   cell counts      : b=0, i=1, icg=0, dcg=0, l=1, total=2
[11/09 21:39:54   1194s]   sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
[11/09 21:39:54   1194s]   misc counts      : r=1, pp=0
[11/09 21:39:54   1194s]   cell areas       : b=0.000um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=20994.586um^2
[11/09 21:39:54   1194s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1954.245um, total=1954.245um
[11/09 21:39:54   1194s] Clock DAG library cell distribution initial state {count}:
[11/09 21:39:54   1194s]    Invs: INVX2: 1 
[11/09 21:39:54   1194s]  Logics: pad_in: 1 
[11/09 21:39:54   1194s] Clock DAG hash initial state: 418652310117971274 1714837489550111899
[11/09 21:39:54   1194s] CTS services accumulated run-time stats initial state:
[11/09 21:39:54   1194s]   delay calculator: calls=2744, total_wall_time=0.092s, mean_wall_time=0.033ms
[11/09 21:39:54   1194s]   legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[11/09 21:39:54   1194s]   steiner router: calls=2744, total_wall_time=0.023s, mean_wall_time=0.008ms
[11/09 21:39:54   1194s] Route-type name: clkroute; Top/bottom preferred layer name: METAL4/METAL3; 
[11/09 21:39:54   1194s] Unshielded; Mask Constraint: 0; Source: route_type.
[11/09 21:39:54   1194s] 
[11/09 21:39:54   1194s] Layer information for route type clkroute:
[11/09 21:39:54   1194s] 
[11/09 21:39:54   1194s] ---------------------------------------------------------------------
[11/09 21:39:54   1194s] Layer     Preferred    Route    Res.          Cap.          RC
[11/09 21:39:54   1194s]                        Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[11/09 21:39:54   1194s] ---------------------------------------------------------------------
[11/09 21:39:54   1194s] METAL1    N            H          0.339         0.244         0.083
[11/09 21:39:54   1194s] METAL2    N            V          0.279         0.251         0.070
[11/09 21:39:54   1194s] METAL3    Y            H          0.279         0.252         0.070
[11/09 21:39:54   1194s] METAL4    Y            V          0.279         0.252         0.070
[11/09 21:39:54   1194s] METAL5    N            H          0.279         0.246         0.069
[11/09 21:39:54   1194s] METAL6    N            V          0.082         0.266         0.022
[11/09 21:39:54   1194s] ---------------------------------------------------------------------
[11/09 21:39:54   1194s] 
[11/09 21:39:54   1194s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: METAL4/METAL3; 
[11/09 21:39:54   1194s] Unshielded; Mask Constraint: 0; Source: route_type.
[11/09 21:39:54   1194s] 
[11/09 21:39:54   1194s] Layer information for route type default_route_type_nonleaf:
[11/09 21:39:54   1194s] 
[11/09 21:39:54   1194s] ---------------------------------------------------------------------
[11/09 21:39:54   1194s] Layer     Preferred    Route    Res.          Cap.          RC
[11/09 21:39:54   1194s]                        Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[11/09 21:39:54   1194s] ---------------------------------------------------------------------
[11/09 21:39:54   1194s] METAL1    N            H          0.339         0.244         0.083
[11/09 21:39:54   1194s] METAL2    N            V          0.279         0.251         0.070
[11/09 21:39:54   1194s] METAL3    Y            H          0.279         0.252         0.070
[11/09 21:39:54   1194s] METAL4    Y            V          0.279         0.252         0.070
[11/09 21:39:54   1194s] METAL5    N            H          0.279         0.246         0.069
[11/09 21:39:54   1194s] METAL6    N            V          0.082         0.266         0.022
[11/09 21:39:54   1194s] ---------------------------------------------------------------------
[11/09 21:39:54   1194s] 
[11/09 21:39:54   1194s] 
[11/09 21:39:54   1194s] Via selection for estimated routes (rule default):
[11/09 21:39:54   1194s] 
[11/09 21:39:54   1194s] --------------------------------------------------------------------
[11/09 21:39:54   1194s] Layer            Via Cell    Res.     Cap.     RC       Top of Stack
[11/09 21:39:54   1194s] Range                        (Ohm)    (fF)     (fs)     Only
[11/09 21:39:54   1194s] --------------------------------------------------------------------
[11/09 21:39:54   1194s] METAL1-METAL2    VIA12_VV    6.400    0.033    0.214    false
[11/09 21:39:54   1194s] METAL2-METAL3    VIA2        6.400    0.025    0.160    false
[11/09 21:39:54   1194s] METAL3-METAL4    VIA3        6.400    0.025    0.160    false
[11/09 21:39:54   1194s] METAL4-METAL5    VIA4        6.400    0.025    0.158    false
[11/09 21:39:54   1194s] METAL5-METAL6    VIA5EAST    2.540    0.051    0.130    false
[11/09 21:39:54   1194s] --------------------------------------------------------------------
[11/09 21:39:54   1194s] 
[11/09 21:39:54   1194s] Have 2 CPUs available for CTS. Selected algorithms will run multithreaded.
[11/09 21:39:54   1194s] No ideal or dont_touch nets found in the clock tree
[11/09 21:39:54   1194s] No dont_touch hnets found in the clock tree
[11/09 21:39:54   1194s] No dont_touch hpins found in the clock network.
[11/09 21:39:54   1194s] Checking for illegal sizes of clock logic instances...
[11/09 21:39:54   1194s] Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 21:39:54   1194s] 
[11/09 21:39:54   1194s] Filtering reasons for cell type: inverter
[11/09 21:39:54   1194s] =========================================
[11/09 21:39:54   1194s] 
[11/09 21:39:54   1194s] ----------------------------------------------------------------
[11/09 21:39:54   1194s] Clock trees    Power domain    Reason              Library cells
[11/09 21:39:54   1194s] ----------------------------------------------------------------
[11/09 21:39:54   1194s] all            auto-default    Library trimming    { INVX1 }
[11/09 21:39:54   1194s] ----------------------------------------------------------------
[11/09 21:39:54   1194s] 
[11/09 21:39:54   1194s] Filtering reasons for cell type: logic cell
[11/09 21:39:54   1194s] ===========================================
[11/09 21:39:54   1194s] 
[11/09 21:39:54   1194s] -------------------------------------------------------------------
[11/09 21:39:54   1194s] Clock trees    Power domain    Reason                 Library cells
[11/09 21:39:54   1194s] -------------------------------------------------------------------
[11/09 21:39:54   1194s] all            auto-default    Cannot be legalized    { pad_in }
[11/09 21:39:54   1194s] -------------------------------------------------------------------
[11/09 21:39:54   1194s] 
[11/09 21:39:54   1194s] 
[11/09 21:39:54   1194s] Validating CTS configuration done. (took cpu=0:00:00.8 real=0:00:00.8)
[11/09 21:39:54   1194s] CCOpt configuration status: all checks passed.
[11/09 21:39:54   1194s] Adding exclusion drivers to pins that are effective_sink_type exclude...
[11/09 21:39:54   1194s]     Adding exclusion drivers (these will be instances of the smallest area library cells).
[11/09 21:39:54   1194s]   No exclusion drivers are needed.
[11/09 21:39:54   1194s] Adding exclusion drivers to pins that are effective_sink_type exclude done.
[11/09 21:39:54   1194s] Antenna diode management...
[11/09 21:39:54   1194s]   Found 0 antenna diodes in the clock trees.
[11/09 21:39:54   1194s]   
[11/09 21:39:54   1194s] Antenna diode management done.
[11/09 21:39:54   1194s] Adding driver cells for primary IOs...
[11/09 21:39:54   1194s]   
[11/09 21:39:54   1194s]   ----------------------------------------------------------------------------------------------
[11/09 21:39:54   1194s]   CCOpt reported the following when adding drivers below input ports and above output ports     
[11/09 21:39:54   1194s]   ----------------------------------------------------------------------------------------------
[11/09 21:39:54   1194s]     (empty table)
[11/09 21:39:54   1194s]   ----------------------------------------------------------------------------------------------
[11/09 21:39:54   1194s]   
[11/09 21:39:54   1194s]   
[11/09 21:39:54   1194s] Adding driver cells for primary IOs done.
[11/09 21:39:54   1194s] Adding driver cell for primary IO roots...
[11/09 21:39:54   1194s] Adding driver cell for primary IO roots done.
[11/09 21:39:54   1194s] Maximizing clock DAG abstraction...
[11/09 21:39:54   1194s]   Removing clock DAG drivers
[11/09 21:39:54   1194s] Maximizing clock DAG abstraction done.
[11/09 21:39:54   1194s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:01.6 real=0:00:01.5)
[11/09 21:39:54   1194s] Synthesizing clock trees...
[11/09 21:39:54   1194s]   Preparing To Balance...
[11/09 21:39:54   1194s]   Leaving CCOpt scope - Cleaning up placement interface...
[11/09 21:39:54   1194s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:4245.7M, EPOCH TIME: 1731213594.780239
[11/09 21:39:54   1194s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:163).
[11/09 21:39:54   1194s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:39:54   1194s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:39:54   1194s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:39:54   1194s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.027, REAL:0.025, MEM:4239.7M, EPOCH TIME: 1731213594.805073
[11/09 21:39:54   1194s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 21:39:54   1194s]   Leaving CCOpt scope - Initializing placement interface...
[11/09 21:39:54   1194s] OPERPROF: Starting DPlace-Init at level 1, MEM:4230.2M, EPOCH TIME: 1731213594.805440
[11/09 21:39:54   1194s] Processing tracks to init pin-track alignment.
[11/09 21:39:54   1194s] z: 2, totalTracks: 1
[11/09 21:39:54   1194s] z: 4, totalTracks: 1
[11/09 21:39:54   1194s] z: 6, totalTracks: 1
[11/09 21:39:54   1194s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/09 21:39:54   1194s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4230.2M, EPOCH TIME: 1731213594.814731
[11/09 21:39:54   1194s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:39:54   1194s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:39:54   1194s] 
[11/09 21:39:54   1194s]  Pre_CCE_Colorizing is not ON! (0:0:27:0)
[11/09 21:39:54   1194s] OPERPROF:     Starting CMU at level 3, MEM:4230.2M, EPOCH TIME: 1731213594.822556
[11/09 21:39:54   1194s] OPERPROF:     Finished CMU at level 3, CPU:0.002, REAL:0.002, MEM:4262.2M, EPOCH TIME: 1731213594.824265
[11/09 21:39:54   1194s] 
[11/09 21:39:54   1194s] Bad Lib Cell Checking (CMU) is done! (0)
[11/09 21:39:54   1194s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.013, REAL:0.012, MEM:4230.2M, EPOCH TIME: 1731213594.826468
[11/09 21:39:54   1194s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:4230.2M, EPOCH TIME: 1731213594.826519
[11/09 21:39:54   1194s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:4230.2M, EPOCH TIME: 1731213594.826770
[11/09 21:39:54   1194s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4230.2MB).
[11/09 21:39:54   1194s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.024, REAL:0.023, MEM:4230.2M, EPOCH TIME: 1731213594.828802
[11/09 21:39:54   1194s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 21:39:54   1194s]   Merging duplicate siblings in DAG...
[11/09 21:39:54   1194s]     Clock DAG stats before merging:
[11/09 21:39:54   1194s]       cell counts      : b=0, i=1, icg=0, dcg=0, l=1, total=2
[11/09 21:39:54   1194s]       sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
[11/09 21:39:54   1194s]       misc counts      : r=1, pp=0
[11/09 21:39:54   1194s]       cell areas       : b=0.000um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=20994.586um^2
[11/09 21:39:54   1194s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1954.245um, total=1954.245um
[11/09 21:39:54   1194s]     Clock DAG library cell distribution before merging {count}:
[11/09 21:39:54   1194s]        Invs: INVX2: 1 
[11/09 21:39:54   1194s]      Logics: pad_in: 1 
[11/09 21:39:54   1194s]     Clock DAG hash before merging: 418652310117971274 1714837489550111899
[11/09 21:39:54   1194s]     CTS services accumulated run-time stats before merging:
[11/09 21:39:54   1194s]       delay calculator: calls=2744, total_wall_time=0.092s, mean_wall_time=0.033ms
[11/09 21:39:54   1194s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[11/09 21:39:54   1194s]       steiner router: calls=2744, total_wall_time=0.023s, mean_wall_time=0.008ms
[11/09 21:39:54   1194s]     Resynthesising clock tree into netlist...
[11/09 21:39:54   1194s]       Reset timing graph...
[11/09 21:39:54   1194s] Ignoring AAE DB Resetting ...
[11/09 21:39:54   1194s]       Reset timing graph done.
[11/09 21:39:54   1194s]     Resynthesising clock tree into netlist done.
[11/09 21:39:54   1194s]     Merging duplicate clock dag driver clones in DAG...
[11/09 21:39:54   1194s]     Merging duplicate clock dag driver clones in DAG done.
[11/09 21:39:54   1194s]     
[11/09 21:39:54   1194s]     Clock logic merging summary:
[11/09 21:39:54   1194s]     
[11/09 21:39:54   1194s]     -----------------------------------------------------------
[11/09 21:39:54   1194s]     Description                           Number of occurrences
[11/09 21:39:54   1194s]     -----------------------------------------------------------
[11/09 21:39:54   1194s]     Total clock logics                              1
[11/09 21:39:54   1194s]     Globally unique logic expressions               1
[11/09 21:39:54   1194s]     Potentially mergeable clock logics              0
[11/09 21:39:54   1194s]     Actually merged clock logics                    0
[11/09 21:39:54   1194s]     -----------------------------------------------------------
[11/09 21:39:54   1194s]     
[11/09 21:39:54   1194s]     --------------------------------------------
[11/09 21:39:54   1194s]     Cannot merge reason    Number of occurrences
[11/09 21:39:54   1194s]     --------------------------------------------
[11/09 21:39:54   1194s]     GloballyUnique                   1
[11/09 21:39:54   1194s]     --------------------------------------------
[11/09 21:39:54   1194s]     
[11/09 21:39:54   1194s]     Disconnecting clock tree from netlist...
[11/09 21:39:54   1194s]     Disconnecting clock tree from netlist done.
[11/09 21:39:54   1194s]   Merging duplicate siblings in DAG done.
[11/09 21:39:54   1194s]   Applying movement limits...
[11/09 21:39:54   1194s]   Applying movement limits done.
[11/09 21:39:54   1194s]   Preparing To Balance done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/09 21:39:54   1194s]   CCOpt::Phase::Construction...
[11/09 21:39:54   1194s]   Stage::Clustering...
[11/09 21:39:54   1194s]   Clustering...
[11/09 21:39:54   1194s]     Clock DAG hash before 'Clustering': 11952733532248789670 9399286819434651551
[11/09 21:39:54   1194s]     CTS services accumulated run-time stats before 'Clustering':
[11/09 21:39:54   1194s]       delay calculator: calls=2744, total_wall_time=0.092s, mean_wall_time=0.033ms
[11/09 21:39:54   1194s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[11/09 21:39:54   1194s]       steiner router: calls=2744, total_wall_time=0.023s, mean_wall_time=0.008ms
[11/09 21:39:54   1194s]     Initialize for clustering...
[11/09 21:39:54   1194s]     Clock DAG stats before clustering:
[11/09 21:39:54   1194s]       cell counts      : b=0, i=1, icg=0, dcg=0, l=1, total=2
[11/09 21:39:54   1194s]       sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
[11/09 21:39:54   1194s]       misc counts      : r=1, pp=0
[11/09 21:39:54   1194s]       cell areas       : b=0.000um^2, i=48.294um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=21036.294um^2
[11/09 21:39:54   1194s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1954.245um, total=1954.245um
[11/09 21:39:54   1194s]     Clock DAG library cell distribution before clustering {count}:
[11/09 21:39:54   1194s]        Invs: INVX32: 1 
[11/09 21:39:54   1194s]      Logics: pad_in: 1 
[11/09 21:39:54   1194s]     Clock DAG hash before clustering: 11952733532248789670 9399286819434651551
[11/09 21:39:54   1194s]     CTS services accumulated run-time stats before clustering:
[11/09 21:39:54   1194s]       delay calculator: calls=2744, total_wall_time=0.092s, mean_wall_time=0.033ms
[11/09 21:39:54   1194s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[11/09 21:39:54   1194s]       steiner router: calls=2744, total_wall_time=0.023s, mean_wall_time=0.008ms
[11/09 21:39:54   1194s]     Computing max distances from locked parents...
[11/09 21:39:54   1194s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[11/09 21:39:54   1194s]     Computing max distances from locked parents done.
[11/09 21:39:54   1194s]     Computing optimal clock node locations...
[11/09 21:39:54   1194s]     : ...20% ...40% ...60% ..End AAE Lib Interpolated Model. (MEM=4230.19 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:39:54   1194s] .80% ...100% 
[11/09 21:39:54   1194s]     Optimal path computation stats:
[11/09 21:39:54   1194s]       Successful          : 14
[11/09 21:39:54   1194s]       Unsuccessful        : 0
[11/09 21:39:54   1194s]       Immovable           : 2
[11/09 21:39:54   1194s]       lockedParentLocation: 0
[11/09 21:39:54   1194s]       Region hash         : 5626188589f66728
[11/09 21:39:54   1194s]     Unsuccessful details:
[11/09 21:39:54   1194s]     
[11/09 21:39:54   1194s]     Computing optimal clock node locations done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 21:39:54   1194s]     Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 21:39:54   1194s]     Bottom-up phase...
[11/09 21:39:54   1194s]     Clustering bottom-up starting from leaves...
[11/09 21:39:56   1196s]       Clustering clock_tree clk...
[11/09 21:39:56   1196s]       Clustering clock_tree clk done.
[11/09 21:39:56   1196s]     Clustering bottom-up starting from leaves done.
[11/09 21:39:56   1196s]     Rebuilding the clock tree after clustering...
[11/09 21:39:56   1196s]     Rebuilding the clock tree after clustering done.
[11/09 21:39:56   1196s]     Clock DAG stats after bottom-up phase:
[11/09 21:39:56   1196s]       cell counts      : b=290, i=1, icg=0, dcg=0, l=1, total=292
[11/09 21:39:56   1196s]       sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
[11/09 21:39:56   1196s]       misc counts      : r=1, pp=0
[11/09 21:39:56   1196s]       cell areas       : b=3183.040um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24177.626um^2
[11/09 21:39:56   1196s]       hp wire lengths  : top=0.000um, trunk=10592.640um, leaf=10550.685um, total=21143.325um
[11/09 21:39:56   1196s]     Clock DAG library cell distribution after bottom-up phase {count}:
[11/09 21:39:56   1196s]        Bufs: BUFX1: 290 
[11/09 21:39:56   1196s]        Invs: INVX2: 1 
[11/09 21:39:56   1196s]      Logics: pad_in: 1 
[11/09 21:39:56   1196s]     Clock DAG hash after bottom-up phase: 17093614638510871985 18004780201258127409
[11/09 21:39:56   1196s]     CTS services accumulated run-time stats after bottom-up phase:
[11/09 21:39:56   1196s]       delay calculator: calls=5440, total_wall_time=0.197s, mean_wall_time=0.036ms
[11/09 21:39:56   1196s]       legalizer: calls=5448, total_wall_time=0.057s, mean_wall_time=0.010ms
[11/09 21:39:56   1196s]       steiner router: calls=5067, total_wall_time=0.249s, mean_wall_time=0.049ms
[11/09 21:39:56   1196s]     Bottom-up phase done. (took cpu=0:00:02.1 real=0:00:01.5)
[11/09 21:39:56   1196s]     Legalizing clock trees...
[11/09 21:39:56   1196s]     Resynthesising clock tree into netlist...
[11/09 21:39:56   1196s]       Reset timing graph...
[11/09 21:39:56   1196s] Ignoring AAE DB Resetting ...
[11/09 21:39:56   1196s]       Reset timing graph done.
[11/09 21:39:56   1196s]     Resynthesising clock tree into netlist done.
[11/09 21:39:56   1196s]     Commiting net attributes....
[11/09 21:39:56   1196s]     Commiting net attributes. done.
[11/09 21:39:56   1196s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'clk_pad'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '90.000um' and height = '233.200um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[11/09 21:39:56   1196s]     Leaving CCOpt scope - ClockRefiner...
[11/09 21:39:56   1196s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:4275.9M, EPOCH TIME: 1731213596.394686
[11/09 21:39:56   1196s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:163).
[11/09 21:39:56   1196s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:39:56   1197s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:39:56   1197s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:39:56   1197s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.027, REAL:0.025, MEM:4196.9M, EPOCH TIME: 1731213596.419689
[11/09 21:39:56   1197s]     Assigned high priority to 1496 instances.
[11/09 21:39:56   1197s]     Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
[11/09 21:39:56   1197s]     Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Short checks only, Datapath : Short checks Only.
[11/09 21:39:56   1197s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:4196.9M, EPOCH TIME: 1731213596.424985
[11/09 21:39:56   1197s] OPERPROF:   Starting DPlace-Init at level 2, MEM:4196.9M, EPOCH TIME: 1731213596.425059
[11/09 21:39:56   1197s] Processing tracks to init pin-track alignment.
[11/09 21:39:56   1197s] z: 2, totalTracks: 1
[11/09 21:39:56   1197s] z: 4, totalTracks: 1
[11/09 21:39:56   1197s] z: 6, totalTracks: 1
[11/09 21:39:56   1197s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/09 21:39:56   1197s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:4196.9M, EPOCH TIME: 1731213596.434046
[11/09 21:39:56   1197s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:39:56   1197s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:39:56   1197s] 
[11/09 21:39:56   1197s]  Pre_CCE_Colorizing is not ON! (0:0:27:0)
[11/09 21:39:56   1197s] # Found 2 fixed insts to be non-legal.
[11/09 21:39:56   1197s] OPERPROF:       Starting CMU at level 4, MEM:4196.9M, EPOCH TIME: 1731213596.441917
[11/09 21:39:56   1197s] OPERPROF:       Finished CMU at level 4, CPU:0.002, REAL:0.002, MEM:4228.9M, EPOCH TIME: 1731213596.443620
[11/09 21:39:56   1197s] 
[11/09 21:39:56   1197s] Bad Lib Cell Checking (CMU) is done! (0)
[11/09 21:39:56   1197s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.013, REAL:0.012, MEM:4196.9M, EPOCH TIME: 1731213596.445856
[11/09 21:39:56   1197s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:4196.9M, EPOCH TIME: 1731213596.445907
[11/09 21:39:56   1197s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:4196.9M, EPOCH TIME: 1731213596.446127
[11/09 21:39:56   1197s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4196.9MB).
[11/09 21:39:56   1197s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.024, REAL:0.023, MEM:4196.9M, EPOCH TIME: 1731213596.448217
[11/09 21:39:56   1197s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.024, REAL:0.023, MEM:4196.9M, EPOCH TIME: 1731213596.448249
[11/09 21:39:56   1197s] TDRefine: refinePlace mode is spiral
[11/09 21:39:56   1197s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.4732.7
[11/09 21:39:56   1197s] OPERPROF: Starting RefinePlace at level 1, MEM:4196.9M, EPOCH TIME: 1731213596.448305
[11/09 21:39:56   1197s] *** Starting refinePlace (0:19:57 mem=4196.9M) ***
[11/09 21:39:56   1197s] Total net bbox length = 5.905e+05 (3.171e+05 2.735e+05) (ext = 1.319e+04)
[11/09 21:39:56   1197s] 
[11/09 21:39:56   1197s]  Pre_CCE_Colorizing is not ON! (0:0:27:0)
[11/09 21:39:56   1197s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/09 21:39:56   1197s] OPERPROF:   Starting CellHaloInit at level 2, MEM:4196.9M, EPOCH TIME: 1731213596.465338
[11/09 21:39:56   1197s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.001, REAL:0.001, MEM:4196.9M, EPOCH TIME: 1731213596.465961
[11/09 21:39:56   1197s] (I)      Default pattern map key = soc_top_default.
[11/09 21:39:56   1197s] (I)      Default pattern map key = soc_top_default.
[11/09 21:39:56   1197s] OPERPROF:   Starting CellHaloInit at level 2, MEM:4196.9M, EPOCH TIME: 1731213596.469264
[11/09 21:39:56   1197s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.001, REAL:0.001, MEM:4196.9M, EPOCH TIME: 1731213596.469892
[11/09 21:39:56   1197s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:4196.9M, EPOCH TIME: 1731213596.469938
[11/09 21:39:56   1197s] Starting refinePlace ...
[11/09 21:39:56   1197s] (I)      Default pattern map key = soc_top_default.
[11/09 21:39:56   1197s] One DDP V2 for no tweak run.
[11/09 21:39:56   1197s] (I)      Default pattern map key = soc_top_default.
[11/09 21:39:56   1197s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:4200.0M, EPOCH TIME: 1731213596.510066
[11/09 21:39:56   1197s] DDP initSite1 nrRow 232 nrJob 232
[11/09 21:39:56   1197s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:4200.0M, EPOCH TIME: 1731213596.510136
[11/09 21:39:56   1197s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:4200.0M, EPOCH TIME: 1731213596.510384
[11/09 21:39:56   1197s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:4200.0M, EPOCH TIME: 1731213596.510418
[11/09 21:39:56   1197s] DDP markSite nrRow 232 nrJob 232
[11/09 21:39:56   1197s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.001, REAL:0.001, MEM:4200.0M, EPOCH TIME: 1731213596.511036
[11/09 21:39:56   1197s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.002, REAL:0.001, MEM:4200.0M, EPOCH TIME: 1731213596.511068
[11/09 21:39:56   1197s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:4202.0M, EPOCH TIME: 1731213596.515060
[11/09 21:39:56   1197s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:4202.0M, EPOCH TIME: 1731213596.515108
[11/09 21:39:56   1197s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.004, REAL:0.002, MEM:4202.0M, EPOCH TIME: 1731213596.517141
[11/09 21:39:56   1197s] ** Cut row section cpu time 0:00:00.0.
[11/09 21:39:56   1197s]  ** Cut row section real time 0:00:00.0.
[11/09 21:39:56   1197s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.004, REAL:0.002, MEM:4202.0M, EPOCH TIME: 1731213596.517236
[11/09 21:39:56   1197s]   Spread Effort: high, standalone mode, useDDP on.
[11/09 21:39:56   1197s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=4202.0MB) @(0:19:57 - 0:19:57).
[11/09 21:39:56   1197s] Move report: preRPlace moves 373 insts, mean move: 2.62 um, max move: 9.52 um 
[11/09 21:39:56   1197s] 	Max move on inst (soc/soc_cpu_mem_wordsize_reg[0]): (830.16, 956.16) --> (831.84, 948.32)
[11/09 21:39:56   1197s] 	Length: 22 sites, height: 1 rows, site name: core7T, cell type: DFFQX1
[11/09 21:39:56   1197s] wireLenOptFixPriorityInst 1200 inst fixed
[11/09 21:39:56   1197s] 
[11/09 21:39:56   1197s] Running Spiral MT with 2 threads  fetchWidth=143 
[11/09 21:39:56   1197s] Move report: legalization moves 2 insts, mean move: 5.88 um, max move: 10.08 um spiral
[11/09 21:39:56   1197s] 	Max move on inst (soc/g126099): (1241.76, 603.36) --> (1235.60, 599.44)
[11/09 21:39:56   1197s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[11/09 21:39:56   1197s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[11/09 21:39:56   1197s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=4205.1MB) @(0:19:57 - 0:19:58).
[11/09 21:39:56   1197s] Move report: Detail placement moves 372 insts, mean move: 2.65 um, max move: 12.88 um 
[11/09 21:39:56   1197s] 	Max move on inst (soc/g126099): (1244.56, 603.36) --> (1235.60, 599.44)
[11/09 21:39:56   1197s] 	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 4205.1MB
[11/09 21:39:56   1197s] Statistics of distance of Instance movement in refine placement:
[11/09 21:39:56   1197s]   maximum (X+Y) =        12.88 um
[11/09 21:39:56   1197s]   inst (soc/g126099) with max move: (1244.56, 603.36) -> (1235.6, 599.44)
[11/09 21:39:56   1197s]   mean    (X+Y) =         2.65 um
[11/09 21:39:56   1197s] Summary Report:
[11/09 21:39:56   1197s] Instances move: 372 (out of 15260 movable)
[11/09 21:39:56   1197s] Instances flipped: 0
[11/09 21:39:56   1197s] Mean displacement: 2.65 um
[11/09 21:39:56   1197s] Max displacement: 12.88 um (Instance: soc/g126099) (1244.56, 603.36) -> (1235.6, 599.44)
[11/09 21:39:56   1197s] 	Length: 5 sites, height: 1 rows, site name: core7T, cell type: NOR2X1
[11/09 21:39:56   1197s] Total instances moved : 372
[11/09 21:39:56   1197s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.491, REAL:0.339, MEM:4205.1M, EPOCH TIME: 1731213596.809345
[11/09 21:39:56   1197s] Total net bbox length = 5.911e+05 (3.174e+05 2.737e+05) (ext = 1.319e+04)
[11/09 21:39:56   1197s] Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 4205.1MB
[11/09 21:39:56   1197s] [CPU] RefinePlace/total (cpu=0:00:00.5, real=0:00:00.0, mem=4205.1MB) @(0:19:57 - 0:19:58).
[11/09 21:39:56   1197s] *** Finished refinePlace (0:19:58 mem=4205.1M) ***
[11/09 21:39:56   1197s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.4732.7
[11/09 21:39:56   1197s] OPERPROF: Finished RefinePlace at level 1, CPU:0.516, REAL:0.365, MEM:4205.1M, EPOCH TIME: 1731213596.813449
[11/09 21:39:56   1197s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:4205.1M, EPOCH TIME: 1731213596.813490
[11/09 21:39:56   1197s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:15423).
[11/09 21:39:56   1197s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:39:56   1197s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:39:56   1197s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:39:56   1197s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.030, REAL:0.027, MEM:4197.1M, EPOCH TIME: 1731213596.840735
[11/09 21:39:56   1197s]     ClockRefiner summary
[11/09 21:39:56   1197s]     All clock instances: Moved 144, flipped 42 and cell swapped 0 (out of a total of 1496).
[11/09 21:39:56   1197s]     The largest move was 9.52 um for soc/soc_cpu_mem_wordsize_reg[0].
[11/09 21:39:56   1197s]     Non-sink clock instances: Moved 59, flipped 2 and cell swapped 0 (out of a total of 292).
[11/09 21:39:56   1197s]     The largest move was 7.84 um for soc/CTS_ccl_buf_00830.
[11/09 21:39:56   1197s]     Clock sinks: Moved 85, flipped 40 and cell swapped 0 (out of a total of 1204).
[11/09 21:39:56   1197s]     The largest move was 9.52 um for soc/soc_cpu_mem_wordsize_reg[0].
[11/09 21:39:56   1197s]     Revert refine place priority changes on 0 instances.
[11/09 21:39:56   1197s] OPERPROF: Starting DPlace-Init at level 1, MEM:4197.1M, EPOCH TIME: 1731213596.847410
[11/09 21:39:56   1197s] Processing tracks to init pin-track alignment.
[11/09 21:39:56   1197s] z: 2, totalTracks: 1
[11/09 21:39:56   1197s] z: 4, totalTracks: 1
[11/09 21:39:56   1197s] z: 6, totalTracks: 1
[11/09 21:39:56   1197s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/09 21:39:56   1197s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4197.1M, EPOCH TIME: 1731213596.856256
[11/09 21:39:56   1197s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:39:56   1197s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:39:56   1197s] 
[11/09 21:39:56   1197s]  Pre_CCE_Colorizing is not ON! (0:0:27:0)
[11/09 21:39:56   1197s] OPERPROF:     Starting CMU at level 3, MEM:4197.1M, EPOCH TIME: 1731213596.864034
[11/09 21:39:56   1197s] OPERPROF:     Finished CMU at level 3, CPU:0.002, REAL:0.002, MEM:4229.1M, EPOCH TIME: 1731213596.865691
[11/09 21:39:56   1197s] 
[11/09 21:39:56   1197s] Bad Lib Cell Checking (CMU) is done! (0)
[11/09 21:39:56   1197s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.012, REAL:0.012, MEM:4197.1M, EPOCH TIME: 1731213596.867869
[11/09 21:39:56   1197s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:4197.1M, EPOCH TIME: 1731213596.867921
[11/09 21:39:56   1197s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:4197.1M, EPOCH TIME: 1731213596.868150
[11/09 21:39:56   1197s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4197.1MB).
[11/09 21:39:56   1197s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.024, REAL:0.023, MEM:4197.1M, EPOCH TIME: 1731213596.870194
[11/09 21:39:56   1197s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.6 real=0:00:00.5)
[11/09 21:39:56   1197s]     Disconnecting clock tree from netlist...
[11/09 21:39:56   1197s]     Disconnecting clock tree from netlist done.
[11/09 21:39:56   1197s]     Leaving CCOpt scope - Cleaning up placement interface...
[11/09 21:39:56   1197s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:4197.1M, EPOCH TIME: 1731213596.875631
[11/09 21:39:56   1197s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:163).
[11/09 21:39:56   1197s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:39:56   1197s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:39:56   1197s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:39:56   1197s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.024, REAL:0.022, MEM:4197.1M, EPOCH TIME: 1731213596.897615
[11/09 21:39:56   1197s]     Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 21:39:56   1197s]     Leaving CCOpt scope - Initializing placement interface...
[11/09 21:39:56   1197s] OPERPROF: Starting DPlace-Init at level 1, MEM:4197.1M, EPOCH TIME: 1731213596.897916
[11/09 21:39:56   1197s] Processing tracks to init pin-track alignment.
[11/09 21:39:56   1197s] z: 2, totalTracks: 1
[11/09 21:39:56   1197s] z: 4, totalTracks: 1
[11/09 21:39:56   1197s] z: 6, totalTracks: 1
[11/09 21:39:56   1197s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/09 21:39:56   1197s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4197.1M, EPOCH TIME: 1731213596.906848
[11/09 21:39:56   1197s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:39:56   1197s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:39:56   1197s] 
[11/09 21:39:56   1197s]  Pre_CCE_Colorizing is not ON! (0:0:27:0)
[11/09 21:39:56   1197s] OPERPROF:     Starting CMU at level 3, MEM:4197.1M, EPOCH TIME: 1731213596.916054
[11/09 21:39:56   1197s] OPERPROF:     Finished CMU at level 3, CPU:0.002, REAL:0.002, MEM:4229.1M, EPOCH TIME: 1731213596.917720
[11/09 21:39:56   1197s] 
[11/09 21:39:56   1197s] Bad Lib Cell Checking (CMU) is done! (0)
[11/09 21:39:56   1197s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.014, REAL:0.013, MEM:4197.1M, EPOCH TIME: 1731213596.919930
[11/09 21:39:56   1197s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:4197.1M, EPOCH TIME: 1731213596.919983
[11/09 21:39:56   1197s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:4197.1M, EPOCH TIME: 1731213596.920201
[11/09 21:39:56   1197s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4197.1MB).
[11/09 21:39:56   1197s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.025, REAL:0.024, MEM:4197.1M, EPOCH TIME: 1731213596.922134
[11/09 21:39:56   1197s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 21:39:56   1197s]     Clock tree timing engine global stage delay update for wc:setup.late...
[11/09 21:39:56   1197s] End AAE Lib Interpolated Model. (MEM=4197.1 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:39:56   1197s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner wc.
[11/09 21:39:56   1197s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
[11/09 21:39:56   1197s]     Clock tree timing engine global stage delay update for wc:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/09 21:39:56   1197s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'clk_pad'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '90.000um' and height = '233.200um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[11/09 21:39:57   1197s]     
[11/09 21:39:57   1197s]     Clock tree legalization - Histogram:
[11/09 21:39:57   1197s]     ====================================
[11/09 21:39:57   1197s]     
[11/09 21:39:57   1197s]     --------------------------------
[11/09 21:39:57   1197s]     Movement (um)    Number of cells
[11/09 21:39:57   1197s]     --------------------------------
[11/09 21:39:57   1197s]     [0.56,1.47)             2
[11/09 21:39:57   1197s]     [1.47,2.38)             1
[11/09 21:39:57   1197s]     [2.38,3.29)             3
[11/09 21:39:57   1197s]     [3.29,4.2)             50
[11/09 21:39:57   1197s]     [4.2,5.11)              1
[11/09 21:39:57   1197s]     [5.11,6.02)             0
[11/09 21:39:57   1197s]     [6.02,6.93)             0
[11/09 21:39:57   1197s]     [6.93,7.84)             2
[11/09 21:39:57   1197s]     --------------------------------
[11/09 21:39:57   1197s]     
[11/09 21:39:57   1197s]     
[11/09 21:39:57   1197s]     Clock tree legalization - Top 10 Movements:
[11/09 21:39:57   1197s]     ===========================================
[11/09 21:39:57   1197s]     
[11/09 21:39:57   1197s]     ------------------------------------------------------------------------------------------------------------------------------------------------------
[11/09 21:39:57   1197s]     Movement (um)    Desired               Achieved              Node
[11/09 21:39:57   1197s]                      location              location              
[11/09 21:39:57   1197s]     ------------------------------------------------------------------------------------------------------------------------------------------------------
[11/09 21:39:57   1197s]         7.84         (1031.760,603.360)    (1039.600,603.360)    CTS_ccl_buf_00829 (a lib_cell BUFX1) at (1039.600,603.360), in power domain auto-default
[11/09 21:39:57   1197s]         7.84         (649.840,952.240)     (657.680,952.240)     CTS_ccl_buf_00830 (a lib_cell BUFX1) at (657.680,952.240), in power domain auto-default
[11/09 21:39:57   1197s]         5.04         (1000.960,607.280)    (995.920,607.280)     CTS_ccl_a_buf_00818 (a lib_cell BUFX1) at (995.920,607.280), in power domain auto-default
[11/09 21:39:57   1197s]         3.92         (721.520,615.120)     (717.600,615.120)     CTS_ccl_a_buf_00809 (a lib_cell BUFX1) at (717.600,615.120), in power domain auto-default
[11/09 21:39:57   1197s]         3.92         (649.840,952.240)     (653.760,952.240)     CTS_ccl_buf_00826 (a lib_cell BUFX1) at (653.760,952.240), in power domain auto-default
[11/09 21:39:57   1197s]         3.92         (649.840,952.240)     (645.920,952.240)     CTS_ccl_a_buf_00813 (a lib_cell BUFX1) at (645.920,952.240), in power domain auto-default
[11/09 21:39:57   1197s]         3.92         (431.440,724.880)     (427.520,724.880)     CTS_ccl_a_buf_00823 (a lib_cell BUFX1) at (427.520,724.880), in power domain auto-default
[11/09 21:39:57   1197s]         3.92         (621.280,615.120)     (625.200,615.120)     CTS_ccl_a_buf_00822 (a lib_cell BUFX1) at (625.200,615.120), in power domain auto-default
[11/09 21:39:57   1197s]         3.92         (431.440,724.880)     (435.360,724.880)     CTS_ccl_buf_00828 (a lib_cell BUFX1) at (435.360,724.880), in power domain auto-default
[11/09 21:39:57   1197s]         3.92         (678.400,728.800)     (674.480,728.800)     CTS_ccl_a_buf_00836 (a lib_cell BUFX1) at (674.480,728.800), in power domain auto-default
[11/09 21:39:57   1197s]     ------------------------------------------------------------------------------------------------------------------------------------------------------
[11/09 21:39:57   1197s]     
[11/09 21:39:57   1197s]     Legalizing clock trees done. (took cpu=0:00:00.9 real=0:00:00.7)
[11/09 21:39:57   1197s]     Clock DAG stats after 'Clustering':
[11/09 21:39:57   1197s]       cell counts      : b=290, i=1, icg=0, dcg=0, l=1, total=292
[11/09 21:39:57   1197s]       sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
[11/09 21:39:57   1197s]       misc counts      : r=1, pp=0
[11/09 21:39:57   1197s]       cell areas       : b=3183.040um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24177.626um^2
[11/09 21:39:57   1197s]       cell capacitance : b=0.334pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.356pF
[11/09 21:39:57   1197s]       sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
[11/09 21:39:57   1197s]       wire capacitance : top=0.000pF, trunk=1.943pF, leaf=2.294pF, total=4.237pF
[11/09 21:39:57   1197s]       wire lengths     : top=0.000um, trunk=11211.062um, leaf=12817.770um, total=24028.832um
[11/09 21:39:57   1197s]       hp wire lengths  : top=0.000um, trunk=10756.160um, leaf=10579.245um, total=21335.405um
[11/09 21:39:57   1197s]     Clock DAG net violations after 'Clustering':
[11/09 21:39:57   1197s]       Remaining Transition : {count=7, worst=[8.180ns, 8.173ns, 2.192ns, 2.030ns, 1.393ns, 1.386ns, 0.032ns]} avg=3.341ns sd=3.376ns sum=23.386ns
[11/09 21:39:57   1197s]       Capacitance          : {count=1, worst=[1.020pF]} avg=1.020pF sd=0.000pF sum=1.020pF
[11/09 21:39:57   1197s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[11/09 21:39:57   1197s]       Trunk : target=0.886ns count=96 avg=0.484ns sd=0.206ns min=0.000ns max=0.918ns {51 <= 0.532ns, 34 <= 0.709ns, 7 <= 0.797ns, 1 <= 0.842ns, 2 <= 0.886ns} {1 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 0 > 1.329ns}
[11/09 21:39:57   1197s]       Leaf  : target=0.886ns count=197 avg=0.835ns sd=0.886ns min=0.224ns max=9.066ns {12 <= 0.532ns, 70 <= 0.709ns, 67 <= 0.797ns, 32 <= 0.842ns, 10 <= 0.886ns} {0 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
[11/09 21:39:57   1197s]     Clock DAG library cell distribution after 'Clustering' {count}:
[11/09 21:39:57   1197s]        Bufs: BUFX1: 290 
[11/09 21:39:57   1197s]        Invs: INVX2: 1 
[11/09 21:39:57   1197s]      Logics: pad_in: 1 
[11/09 21:39:57   1197s]     Clock DAG hash after 'Clustering': 10938775073729604856 10834501662206391144
[11/09 21:39:57   1197s]     CTS services accumulated run-time stats after 'Clustering':
[11/09 21:39:57   1197s]       delay calculator: calls=5733, total_wall_time=0.205s, mean_wall_time=0.036ms
[11/09 21:39:57   1197s]       legalizer: calls=6321, total_wall_time=0.063s, mean_wall_time=0.010ms
[11/09 21:39:57   1197s]       steiner router: calls=5360, total_wall_time=0.274s, mean_wall_time=0.051ms
[11/09 21:39:57   1197s]     Primary reporting skew groups after 'Clustering':
[11/09 21:39:57   1197s]       skew_group clk/constraint: insertion delay [min=3.263, max=4.676, avg=3.876, sd=0.255], skew [1.413 vs 0.221*], 48.5% {3.839, 4.060} (wid=0.913 ws=0.870) (gid=4.297 gs=1.077)
[11/09 21:39:57   1197s]           min path sink: soc/soc_cpu_is_sll_srl_sra_reg/CLK
[11/09 21:39:57   1197s]           max path sink: soc/soc_memory_sram_1/CLK
[11/09 21:39:57   1197s]     Skew group summary after 'Clustering':
[11/09 21:39:57   1197s]       skew_group clk/constraint: insertion delay [min=3.263, max=4.676, avg=3.876, sd=0.255], skew [1.413 vs 0.221*], 48.5% {3.839, 4.060} (wid=0.913 ws=0.870) (gid=4.297 gs=1.077)
[11/09 21:39:57   1197s]     Legalizer API calls during this step: 6321 succeeded with high effort: 6321 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/09 21:39:57   1197s]   Clustering done. (took cpu=0:00:03.0 real=0:00:02.2)
[11/09 21:39:57   1197s]   
[11/09 21:39:57   1197s]   Post-Clustering Statistics Report
[11/09 21:39:57   1197s]   =================================
[11/09 21:39:57   1197s]   
[11/09 21:39:57   1197s]   Fanout Statistics:
[11/09 21:39:57   1197s]   
[11/09 21:39:57   1197s]   ------------------------------------------------------------------------------------------------------------
[11/09 21:39:57   1197s]   Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
[11/09 21:39:57   1197s]                        Fanout    Fanout    Fanout    Fanout       Distribution
[11/09 21:39:57   1197s]   ------------------------------------------------------------------------------------------------------------
[11/09 21:39:57   1197s]   Trunk         97     3.021       1         7         1.458      {39 <= 2, 39 <= 4, 18 <= 6, 1 <= 8}
[11/09 21:39:57   1197s]   Leaf         197     6.122       1         9         1.387      {6 <= 2, 11 <= 4, 94 <= 6, 85 <= 8, 1 <= 10}
[11/09 21:39:57   1197s]   ------------------------------------------------------------------------------------------------------------
[11/09 21:39:57   1197s]   
[11/09 21:39:57   1197s]   Clustering Failure Statistics:
[11/09 21:39:57   1197s]   
[11/09 21:39:57   1197s]   -------------------------------------------------------------
[11/09 21:39:57   1197s]   Net Type    Clusters    Clusters    Capacitance    Transition
[11/09 21:39:57   1197s]               Tried       Failed      Failures       Failures
[11/09 21:39:57   1197s]   -------------------------------------------------------------
[11/09 21:39:57   1197s]   Trunk         1357        350           14            350
[11/09 21:39:57   1197s]   Leaf          6606        789           28            789
[11/09 21:39:57   1197s]   -------------------------------------------------------------
[11/09 21:39:57   1197s]   
[11/09 21:39:57   1197s]   Clustering Partition Statistics:
[11/09 21:39:57   1197s]   
[11/09 21:39:57   1197s]   -------------------------------------------------------------------------------------
[11/09 21:39:57   1197s]   Net Type    Case B      Case C      Partition    Mean       Min     Max     Std. Dev.
[11/09 21:39:57   1197s]               Fraction    Fraction    Count        Size       Size    Size    Size
[11/09 21:39:57   1197s]   -------------------------------------------------------------------------------------
[11/09 21:39:57   1197s]   Trunk        1.000       0.000         14         20.643     1       134      36.656
[11/09 21:39:57   1197s]   Leaf         1.000       0.000          7        171.714     1      1196     451.668
[11/09 21:39:57   1197s]   -------------------------------------------------------------------------------------
[11/09 21:39:57   1197s]   
[11/09 21:39:57   1197s]   
[11/09 21:39:57   1197s]   Looking for fanout violations...
[11/09 21:39:57   1197s]   Looking for fanout violations done.
[11/09 21:39:57   1197s]   CongRepair After Initial Clustering...
[11/09 21:39:57   1197s]   Reset timing graph...
[11/09 21:39:57   1197s] Ignoring AAE DB Resetting ...
[11/09 21:39:57   1197s]   Reset timing graph done.
[11/09 21:39:57   1197s]   Leaving CCOpt scope - Early Global Route...
[11/09 21:39:57   1197s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:4273.4M, EPOCH TIME: 1731213597.084287
[11/09 21:39:57   1197s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1363).
[11/09 21:39:57   1197s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:39:57   1197s] All LLGs are deleted
[11/09 21:39:57   1197s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:39:57   1197s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:39:57   1197s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:4273.4M, EPOCH TIME: 1731213597.108438
[11/09 21:39:57   1197s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:4273.4M, EPOCH TIME: 1731213597.108535
[11/09 21:39:57   1197s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.027, REAL:0.025, MEM:4197.4M, EPOCH TIME: 1731213597.109023
[11/09 21:39:57   1197s]   Clock implementation routing...
[11/09 21:39:57   1197s] Net route status summary:
[11/09 21:39:57   1197s]   Clock:       293 (unrouted=293, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[11/09 21:39:57   1197s]   Non-clock: 15269 (unrouted=163, trialRouted=15106, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=148, (crossesIlmBoundary AND tooFewTerms=0)])
[11/09 21:39:57   1197s]     Routing using eGR only...
[11/09 21:39:57   1197s]       Early Global Route - eGR only step...
[11/09 21:39:57   1197s] (ccopt eGR): There are 293 nets to be routed. 0 nets have skip routing designation.
[11/09 21:39:57   1197s] (ccopt eGR): There are 293 nets for routing of which 292 have one or more fixed wires.
[11/09 21:39:57   1197s] (ccopt eGR): Start to route 293 all nets
[11/09 21:39:57   1198s] [PSP]    Started Early Global Route kernel ( Curr Mem: 4197.41 MB )
[11/09 21:39:57   1198s] (I)      ==================== Layers =====================
[11/09 21:39:57   1198s] (I)      +-----+----+---------+---------+--------+-------+
[11/09 21:39:57   1198s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/09 21:39:57   1198s] (I)      +-----+----+---------+---------+--------+-------+
[11/09 21:39:57   1198s] (I)      |  33 |  0 |    CONT |     cut |      1 |       |
[11/09 21:39:57   1198s] (I)      |   1 |  1 |  METAL1 |    wire |      1 |       |
[11/09 21:39:57   1198s] (I)      |  34 |  1 |   VIA12 |     cut |      1 |       |
[11/09 21:39:57   1198s] (I)      |   2 |  2 |  METAL2 |    wire |      1 |       |
[11/09 21:39:57   1198s] (I)      |  35 |  2 |   VIA23 |     cut |      1 |       |
[11/09 21:39:57   1198s] (I)      |   3 |  3 |  METAL3 |    wire |      1 |       |
[11/09 21:39:57   1198s] (I)      |  36 |  3 |   VIA34 |     cut |      1 |       |
[11/09 21:39:57   1198s] (I)      |   4 |  4 |  METAL4 |    wire |      1 |       |
[11/09 21:39:57   1198s] (I)      |  37 |  4 |   VIA45 |     cut |      1 |       |
[11/09 21:39:57   1198s] (I)      |   5 |  5 |  METAL5 |    wire |      1 |       |
[11/09 21:39:57   1198s] (I)      |  38 |  5 |   VIA56 |     cut |      1 |       |
[11/09 21:39:57   1198s] (I)      |   6 |  6 |  METAL6 |    wire |      1 |       |
[11/09 21:39:57   1198s] (I)      +-----+----+---------+---------+--------+-------+
[11/09 21:39:57   1198s] (I)      |  64 | 64 |   POLY1 |   other |        |    MS |
[11/09 21:39:57   1198s] (I)      |   0 |  0 |   POLY2 |   other |        |    MS |
[11/09 21:39:57   1198s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[11/09 21:39:57   1198s] (I)      +-----+----+---------+---------+--------+-------+
[11/09 21:39:57   1198s] (I)      Started Import and model ( Curr Mem: 4197.41 MB )
[11/09 21:39:57   1198s] (I)      Default pattern map key = soc_top_default.
[11/09 21:39:57   1198s] (I)      == Non-default Options ==
[11/09 21:39:57   1198s] (I)      Clean congestion better                            : true
[11/09 21:39:57   1198s] (I)      Estimate vias on DPT layer                         : true
[11/09 21:39:57   1198s] (I)      Clean congestion layer assignment rounds           : 3
[11/09 21:39:57   1198s] (I)      Layer constraints as soft constraints              : true
[11/09 21:39:57   1198s] (I)      Soft top layer                                     : true
[11/09 21:39:57   1198s] (I)      Skip prospective layer relax nets                  : true
[11/09 21:39:57   1198s] (I)      Better NDR handling                                : true
[11/09 21:39:57   1198s] (I)      Improved NDR modeling in LA                        : true
[11/09 21:39:57   1198s] (I)      Routing cost fix for NDR handling                  : true
[11/09 21:39:57   1198s] (I)      Block tracks for preroutes                         : true
[11/09 21:39:57   1198s] (I)      Assign IRoute by net group key                     : true
[11/09 21:39:57   1198s] (I)      Block unroutable channels                          : true
[11/09 21:39:57   1198s] (I)      Block unroutable channels 3D                       : true
[11/09 21:39:57   1198s] (I)      Bound layer relaxed segment wl                     : true
[11/09 21:39:57   1198s] (I)      Blocked pin reach length threshold                 : 2
[11/09 21:39:57   1198s] (I)      Check blockage within NDR space in TA              : true
[11/09 21:39:57   1198s] (I)      Skip must join for term with via pillar            : true
[11/09 21:39:57   1198s] (I)      Model find APA for IO pin                          : true
[11/09 21:39:57   1198s] (I)      On pin location for off pin term                   : true
[11/09 21:39:57   1198s] (I)      Handle EOL spacing                                 : true
[11/09 21:39:57   1198s] (I)      Merge PG vias by gap                               : true
[11/09 21:39:57   1198s] (I)      Maximum routing layer                              : 4
[11/09 21:39:57   1198s] (I)      Route selected nets only                           : true
[11/09 21:39:57   1198s] (I)      Refine MST                                         : true
[11/09 21:39:57   1198s] (I)      Honor PRL                                          : true
[11/09 21:39:57   1198s] (I)      Strong congestion aware                            : true
[11/09 21:39:57   1198s] (I)      Improved initial location for IRoutes              : true
[11/09 21:39:57   1198s] (I)      Multi panel TA                                     : true
[11/09 21:39:57   1198s] (I)      Penalize wire overlap                              : true
[11/09 21:39:57   1198s] (I)      Expand small instance blockage                     : true
[11/09 21:39:57   1198s] (I)      Reduce via in TA                                   : true
[11/09 21:39:57   1198s] (I)      SS-aware routing                                   : true
[11/09 21:39:57   1198s] (I)      Improve tree edge sharing                          : true
[11/09 21:39:57   1198s] (I)      Improve 2D via estimation                          : true
[11/09 21:39:57   1198s] (I)      Refine Steiner tree                                : true
[11/09 21:39:57   1198s] (I)      Build spine tree                                   : true
[11/09 21:39:57   1198s] (I)      Model pass through capacity                        : true
[11/09 21:39:57   1198s] (I)      Extend blockages by a half GCell                   : true
[11/09 21:39:57   1198s] (I)      Consider pin shapes                                : true
[11/09 21:39:57   1198s] (I)      Consider pin shapes for all nodes                  : true
[11/09 21:39:57   1198s] (I)      Consider NR APA                                    : true
[11/09 21:39:57   1198s] (I)      Consider IO pin shape                              : true
[11/09 21:39:57   1198s] (I)      Fix pin connection bug                             : true
[11/09 21:39:57   1198s] (I)      Consider layer RC for local wires                  : true
[11/09 21:39:57   1198s] (I)      Route to clock mesh pin                            : true
[11/09 21:39:57   1198s] (I)      LA-aware pin escape length                         : 2
[11/09 21:39:57   1198s] (I)      Connect multiple ports                             : true
[11/09 21:39:57   1198s] (I)      Split for must join                                : true
[11/09 21:39:57   1198s] (I)      Number of threads                                  : 2
[11/09 21:39:57   1198s] (I)      Routing effort level                               : 10000
[11/09 21:39:57   1198s] (I)      Prefer layer length threshold                      : 8
[11/09 21:39:57   1198s] (I)      Overflow penalty cost                              : 10
[11/09 21:39:57   1198s] (I)      A-star cost                                        : 0.300000
[11/09 21:39:57   1198s] (I)      Misalignment cost                                  : 10.000000
[11/09 21:39:57   1198s] (I)      Threshold for short IRoute                         : 6
[11/09 21:39:57   1198s] (I)      Via cost during post routing                       : 1.000000
[11/09 21:39:57   1198s] (I)      Layer congestion ratios                            : { { 1.0 } }
[11/09 21:39:57   1198s] (I)      Source-to-sink ratio                               : 0.300000
[11/09 21:39:57   1198s] (I)      Scenic ratio bound                                 : 3.000000
[11/09 21:39:57   1198s] (I)      Segment layer relax scenic ratio                   : 1.250000
[11/09 21:39:57   1198s] (I)      Source-sink aware LA ratio                         : 0.500000
[11/09 21:39:57   1198s] (I)      PG-aware similar topology routing                  : true
[11/09 21:39:57   1198s] (I)      Maze routing via cost fix                          : true
[11/09 21:39:57   1198s] (I)      Apply PRL on PG terms                              : true
[11/09 21:39:57   1198s] (I)      Apply PRL on obs objects                           : true
[11/09 21:39:57   1198s] (I)      Handle range-type spacing rules                    : true
[11/09 21:39:57   1198s] (I)      PG gap threshold multiplier                        : 10.000000
[11/09 21:39:57   1198s] (I)      Parallel spacing query fix                         : true
[11/09 21:39:57   1198s] (I)      Force source to root IR                            : true
[11/09 21:39:57   1198s] (I)      Layer Weights                                      : L2:4 L3:2.5
[11/09 21:39:57   1198s] (I)      Do not relax to DPT layer                          : true
[11/09 21:39:57   1198s] (I)      No DPT in post routing                             : true
[11/09 21:39:57   1198s] (I)      Modeling PG via merging fix                        : true
[11/09 21:39:57   1198s] (I)      Shield aware TA                                    : true
[11/09 21:39:57   1198s] (I)      Strong shield aware TA                             : true
[11/09 21:39:57   1198s] (I)      Overflow calculation fix in LA                     : true
[11/09 21:39:57   1198s] (I)      Post routing fix                                   : true
[11/09 21:39:57   1198s] (I)      Strong post routing                                : true
[11/09 21:39:57   1198s] (I)      Access via pillar from top                         : true
[11/09 21:39:57   1198s] (I)      NDR via pillar fix                                 : true
[11/09 21:39:57   1198s] (I)      Violation on path threshold                        : 1
[11/09 21:39:57   1198s] (I)      Pass through capacity modeling                     : true
[11/09 21:39:57   1198s] (I)      Select the non-relaxed segments in post routing stage : true
[11/09 21:39:57   1198s] (I)      Select term pin box for io pin                     : true
[11/09 21:39:57   1198s] (I)      Penalize NDR sharing                               : true
[11/09 21:39:57   1198s] (I)      Enable special modeling                            : false
[11/09 21:39:57   1198s] (I)      Keep fixed segments                                : true
[11/09 21:39:57   1198s] (I)      Reorder net groups by key                          : true
[11/09 21:39:57   1198s] (I)      Increase net scenic ratio                          : true
[11/09 21:39:57   1198s] (I)      Method to set GCell size                           : row
[11/09 21:39:57   1198s] (I)      Connect multiple ports and must join fix           : true
[11/09 21:39:57   1198s] (I)      Avoid high resistance layers                       : true
[11/09 21:39:57   1198s] (I)      Model find APA for IO pin fix                      : true
[11/09 21:39:57   1198s] (I)      Avoid connecting non-metal layers                  : true
[11/09 21:39:57   1198s] (I)      Use track pitch for NDR                            : true
[11/09 21:39:57   1198s] (I)      Enable layer relax to lower layer                  : true
[11/09 21:39:57   1198s] (I)      Enable layer relax to upper layer                  : true
[11/09 21:39:57   1198s] (I)      Top layer relaxation fix                           : true
[11/09 21:39:57   1198s] (I)      Handle non-default track width                     : false
[11/09 21:39:57   1198s] (I)      Counted 9181 PG shapes. We will not process PG shapes layer by layer.
[11/09 21:39:57   1198s] (I)      Use row-based GCell size
[11/09 21:39:57   1198s] (I)      Use row-based GCell align
[11/09 21:39:57   1198s] (I)      layer 0 area = 808000
[11/09 21:39:57   1198s] (I)      layer 1 area = 808000
[11/09 21:39:57   1198s] (I)      layer 2 area = 808000
[11/09 21:39:57   1198s] (I)      layer 3 area = 808000
[11/09 21:39:57   1198s] (I)      GCell unit size   : 7840
[11/09 21:39:57   1198s] (I)      GCell multiplier  : 1
[11/09 21:39:57   1198s] (I)      GCell row height  : 7840
[11/09 21:39:57   1198s] (I)      Actual row height : 7840
[11/09 21:39:57   1198s] (I)      GCell align ref   : 626560 626560
[11/09 21:39:57   1198s] [NR-eGR] Track table information for default rule: 
[11/09 21:39:57   1198s] [NR-eGR] METAL1 has single uniform track structure
[11/09 21:39:57   1198s] [NR-eGR] METAL2 has single uniform track structure
[11/09 21:39:57   1198s] [NR-eGR] METAL3 has single uniform track structure
[11/09 21:39:57   1198s] [NR-eGR] METAL4 has single uniform track structure
[11/09 21:39:57   1198s] [NR-eGR] METAL5 has single uniform track structure
[11/09 21:39:57   1198s] [NR-eGR] METAL6 has single uniform track structure
[11/09 21:39:57   1198s] (I)      ============== Default via ===============
[11/09 21:39:57   1198s] (I)      +---+------------------+-----------------+
[11/09 21:39:57   1198s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[11/09 21:39:57   1198s] (I)      +---+------------------+-----------------+
[11/09 21:39:57   1198s] (I)      | 1 |    4  VIA12_VV   |    4  VIA12_VV  |
[11/09 21:39:57   1198s] (I)      | 2 |    5  VIA2       |    5  VIA2      |
[11/09 21:39:57   1198s] (I)      | 3 |    8  VIA3       |    8  VIA3      |
[11/09 21:39:57   1198s] (I)      | 4 |   11  VIA4       |   11  VIA4      |
[11/09 21:39:57   1198s] (I)      | 5 |   14  VIA5       |   15  VIA5EAST  |
[11/09 21:39:57   1198s] (I)      +---+------------------+-----------------+
[11/09 21:39:57   1198s] [NR-eGR] Read 5 PG shapes
[11/09 21:39:57   1198s] [NR-eGR] Read 0 clock shapes
[11/09 21:39:57   1198s] [NR-eGR] Read 0 other shapes
[11/09 21:39:57   1198s] [NR-eGR] #Routing Blockages  : 0
[11/09 21:39:57   1198s] [NR-eGR] #Instance Blockages : 28804
[11/09 21:39:57   1198s] [NR-eGR] #PG Blockages       : 5
[11/09 21:39:57   1198s] [NR-eGR] #Halo Blockages     : 0
[11/09 21:39:57   1198s] [NR-eGR] #Boundary Blockages : 0
[11/09 21:39:57   1198s] [NR-eGR] #Clock Blockages    : 0
[11/09 21:39:57   1198s] [NR-eGR] #Other Blockages    : 0
[11/09 21:39:57   1198s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/09 21:39:57   1198s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/09 21:39:57   1198s] [NR-eGR] Read 15414 nets ( ignored 15121 )
[11/09 21:39:57   1198s] [NR-eGR] Connected 0 must-join pins/ports
[11/09 21:39:57   1198s] (I)      early_global_route_priority property id does not exist.
[11/09 21:39:57   1198s] (I)      Read Num Blocks=30664  Num Prerouted Wires=0  Num CS=0
[11/09 21:39:57   1198s] (I)      Layer 1 (V) : #blockages 20039 : #preroutes 0
[11/09 21:39:57   1198s] (I)      Layer 2 (H) : #blockages 8049 : #preroutes 0
[11/09 21:39:57   1198s] (I)      Layer 3 (V) : #blockages 2576 : #preroutes 0
[11/09 21:39:57   1198s] (I)      Moved 7 terms for better access 
[11/09 21:39:57   1198s] (I)      Number of ignored nets                =      0
[11/09 21:39:57   1198s] (I)      Number of connected nets              =      0
[11/09 21:39:57   1198s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/09 21:39:57   1198s] (I)      Number of clock nets                  =    293.  Ignored: No
[11/09 21:39:57   1198s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/09 21:39:57   1198s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/09 21:39:57   1198s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/09 21:39:57   1198s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/09 21:39:57   1198s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/09 21:39:57   1198s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[11/09 21:39:57   1198s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/09 21:39:57   1198s] [NR-eGR] There are 292 clock nets ( 0 with NDR ).
[11/09 21:39:57   1198s] (I)      Ndr track 0 does not exist
[11/09 21:39:57   1198s] (I)      ---------------------Grid Graph Info--------------------
[11/09 21:39:57   1198s] (I)      Routing area        : (0, 0) - (3393440, 3073120)
[11/09 21:39:57   1198s] (I)      Core area           : (626560, 626560) - (2766880, 2446560)
[11/09 21:39:57   1198s] (I)      Site width          :  1120  (dbu)
[11/09 21:39:57   1198s] (I)      Row height          :  7840  (dbu)
[11/09 21:39:57   1198s] (I)      GCell row height    :  7840  (dbu)
[11/09 21:39:57   1198s] (I)      GCell width         :  7840  (dbu)
[11/09 21:39:57   1198s] (I)      GCell height        :  7840  (dbu)
[11/09 21:39:57   1198s] (I)      Grid                :   432   392     4
[11/09 21:39:57   1198s] (I)      Layer numbers       :     1     2     3     4
[11/09 21:39:57   1198s] (I)      Vertical capacity   :     0  7840     0  7840
[11/09 21:39:57   1198s] (I)      Horizontal capacity :     0     0  7840     0
[11/09 21:39:57   1198s] (I)      Default wire width  :   460   560   560   560
[11/09 21:39:57   1198s] (I)      Default wire space  :   460   560   560   560
[11/09 21:39:57   1198s] (I)      Default wire pitch  :   920  1120  1120  1120
[11/09 21:39:57   1198s] (I)      Default pitch size  :   920  1120  1120  1120
[11/09 21:39:57   1198s] (I)      First track coord   :  1040  1040  1040  1040
[11/09 21:39:57   1198s] (I)      Num tracks per GCell:  8.52  7.00  7.00  7.00
[11/09 21:39:57   1198s] (I)      Total num of tracks :  2743  3029  2743  3029
[11/09 21:39:57   1198s] (I)      Num of masks        :     1     1     1     1
[11/09 21:39:57   1198s] (I)      Num of trim masks   :     0     0     0     0
[11/09 21:39:57   1198s] (I)      --------------------------------------------------------
[11/09 21:39:57   1198s] 
[11/09 21:39:57   1198s] [NR-eGR] ============ Routing rule table ============
[11/09 21:39:57   1198s] [NR-eGR] Rule id: 0  Nets: 292
[11/09 21:39:57   1198s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[11/09 21:39:57   1198s] (I)                    Layer     2     3     4 
[11/09 21:39:57   1198s] (I)                    Pitch  1120  1120  1120 
[11/09 21:39:57   1198s] (I)             #Used tracks     1     1     1 
[11/09 21:39:57   1198s] (I)       #Fully used tracks     1     1     1 
[11/09 21:39:57   1198s] [NR-eGR] ========================================
[11/09 21:39:57   1198s] [NR-eGR] 
[11/09 21:39:57   1198s] (I)      =============== Blocked Tracks ===============
[11/09 21:39:57   1198s] (I)      +-------+---------+----------+---------------+
[11/09 21:39:57   1198s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/09 21:39:57   1198s] (I)      +-------+---------+----------+---------------+
[11/09 21:39:57   1198s] (I)      |     1 |       0 |        0 |         0.00% |
[11/09 21:39:57   1198s] (I)      |     2 | 1187368 |   838684 |        70.63% |
[11/09 21:39:57   1198s] (I)      |     3 | 1184976 |   668688 |        56.43% |
[11/09 21:39:57   1198s] (I)      |     4 | 1187368 |   796717 |        67.10% |
[11/09 21:39:57   1198s] (I)      +-------+---------+----------+---------------+
[11/09 21:39:57   1198s] (I)      Finished Import and model ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 4213.35 MB )
[11/09 21:39:57   1198s] (I)      Reset routing kernel
[11/09 21:39:57   1198s] (I)      Started Global Routing ( Curr Mem: 4213.35 MB )
[11/09 21:39:57   1198s] (I)      totalPins=1789  totalGlobalPin=1760 (98.38%)
[11/09 21:39:57   1198s] (I)      total 2D Cap : 918247 = (521779 H, 396468 V)
[11/09 21:39:57   1198s] [NR-eGR] Layer group 1: route 292 net(s) in layer range [3, 4]
[11/09 21:39:57   1198s] (I)      
[11/09 21:39:57   1198s] (I)      ============  Phase 1a Route ============
[11/09 21:39:57   1198s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 19
[11/09 21:39:57   1198s] (I)      Usage: 6090 = (3011 H, 3079 V) = (0.58% H, 0.78% V) = (1.180e+04um H, 1.207e+04um V)
[11/09 21:39:57   1198s] (I)      
[11/09 21:39:57   1198s] (I)      ============  Phase 1b Route ============
[11/09 21:39:57   1198s] (I)      Usage: 6184 = (3136 H, 3048 V) = (0.60% H, 0.77% V) = (1.229e+04um H, 1.195e+04um V)
[11/09 21:39:57   1198s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.424128e+04um
[11/09 21:39:57   1198s] (I)      
[11/09 21:39:57   1198s] (I)      ============  Phase 1c Route ============
[11/09 21:39:57   1198s] (I)      Level2 Grid: 87 x 79
[11/09 21:39:57   1198s] (I)      Usage: 6184 = (3136 H, 3048 V) = (0.60% H, 0.77% V) = (1.229e+04um H, 1.195e+04um V)
[11/09 21:39:57   1198s] (I)      
[11/09 21:39:57   1198s] (I)      ============  Phase 1d Route ============
[11/09 21:39:57   1198s] (I)      Usage: 6184 = (3136 H, 3048 V) = (0.60% H, 0.77% V) = (1.229e+04um H, 1.195e+04um V)
[11/09 21:39:57   1198s] (I)      
[11/09 21:39:57   1198s] (I)      ============  Phase 1e Route ============
[11/09 21:39:57   1198s] (I)      Usage: 6184 = (3136 H, 3048 V) = (0.60% H, 0.77% V) = (1.229e+04um H, 1.195e+04um V)
[11/09 21:39:57   1198s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.424128e+04um
[11/09 21:39:57   1198s] (I)      
[11/09 21:39:57   1198s] (I)      ============  Phase 1f Route ============
[11/09 21:39:57   1198s] (I)      Usage: 6092 = (3013 H, 3079 V) = (0.58% H, 0.78% V) = (1.181e+04um H, 1.207e+04um V)
[11/09 21:39:57   1198s] (I)      
[11/09 21:39:57   1198s] (I)      ============  Phase 1g Route ============
[11/09 21:39:57   1198s] (I)      Usage: 5956 = (2958 H, 2998 V) = (0.57% H, 0.76% V) = (1.160e+04um H, 1.175e+04um V)
[11/09 21:39:57   1198s] (I)      #Nets         : 292
[11/09 21:39:57   1198s] (I)      #Relaxed nets : 16
[11/09 21:39:57   1198s] (I)      Wire length   : 5723
[11/09 21:39:57   1198s] [NR-eGR] Create a new net group with 16 nets and layer range [2, 4]
[11/09 21:39:57   1198s] (I)      
[11/09 21:39:57   1198s] (I)      ============  Phase 1h Route ============
[11/09 21:39:57   1198s] (I)      Usage: 5968 = (2970 H, 2998 V) = (0.57% H, 0.76% V) = (1.164e+04um H, 1.175e+04um V)
[11/09 21:39:57   1198s] (I)      total 2D Cap : 1282437 = (521779 H, 760658 V)
[11/09 21:39:57   1198s] [NR-eGR] Layer group 2: route 16 net(s) in layer range [2, 4]
[11/09 21:39:57   1198s] (I)      
[11/09 21:39:57   1198s] (I)      ============  Phase 1a Route ============
[11/09 21:39:57   1198s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 23
[11/09 21:39:57   1198s] (I)      Usage: 6577 = (3288 H, 3289 V) = (0.63% H, 0.43% V) = (1.289e+04um H, 1.289e+04um V)
[11/09 21:39:57   1198s] (I)      
[11/09 21:39:57   1198s] (I)      ============  Phase 1b Route ============
[11/09 21:39:57   1198s] (I)      Usage: 6577 = (3288 H, 3289 V) = (0.63% H, 0.43% V) = (1.289e+04um H, 1.289e+04um V)
[11/09 21:39:57   1198s] (I)      Overflow of layer group 2: 0.00% H + 0.04% V. EstWL: 2.578184e+04um
[11/09 21:39:57   1198s] (I)      Congestion metric : 0.00%H 0.04%V, 0.04%HV
[11/09 21:39:57   1198s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/09 21:39:57   1198s] (I)      
[11/09 21:39:57   1198s] (I)      ============  Phase 1c Route ============
[11/09 21:39:57   1198s] (I)      Level2 Grid: 87 x 79
[11/09 21:39:57   1198s] (I)      Usage: 6577 = (3288 H, 3289 V) = (0.63% H, 0.43% V) = (1.289e+04um H, 1.289e+04um V)
[11/09 21:39:57   1198s] (I)      
[11/09 21:39:57   1198s] (I)      ============  Phase 1d Route ============
[11/09 21:39:57   1198s] (I)      Usage: 6580 = (3295 H, 3285 V) = (0.63% H, 0.43% V) = (1.292e+04um H, 1.288e+04um V)
[11/09 21:39:57   1198s] (I)      
[11/09 21:39:57   1198s] (I)      ============  Phase 1e Route ============
[11/09 21:39:57   1198s] (I)      Usage: 6580 = (3295 H, 3285 V) = (0.63% H, 0.43% V) = (1.292e+04um H, 1.288e+04um V)
[11/09 21:39:57   1198s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.03% V. EstWL: 2.579360e+04um
[11/09 21:39:57   1198s] (I)      
[11/09 21:39:57   1198s] (I)      ============  Phase 1f Route ============
[11/09 21:39:57   1198s] (I)      Usage: 6580 = (3295 H, 3285 V) = (0.63% H, 0.43% V) = (1.292e+04um H, 1.288e+04um V)
[11/09 21:39:57   1198s] (I)      
[11/09 21:39:57   1198s] (I)      ============  Phase 1g Route ============
[11/09 21:39:57   1198s] (I)      Usage: 6561 = (3279 H, 3282 V) = (0.63% H, 0.43% V) = (1.285e+04um H, 1.287e+04um V)
[11/09 21:39:57   1198s] (I)      
[11/09 21:39:57   1198s] (I)      ============  Phase 1h Route ============
[11/09 21:39:57   1198s] (I)      Usage: 6565 = (3284 H, 3281 V) = (0.63% H, 0.43% V) = (1.287e+04um H, 1.286e+04um V)
[11/09 21:39:57   1198s] (I)      
[11/09 21:39:57   1198s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/09 21:39:57   1198s] [NR-eGR]                        OverCon            
[11/09 21:39:57   1198s] [NR-eGR]                         #Gcell     %Gcell
[11/09 21:39:57   1198s] [NR-eGR]        Layer             (1-2)    OverCon
[11/09 21:39:57   1198s] [NR-eGR] ----------------------------------------------
[11/09 21:39:57   1198s] [NR-eGR]  METAL1 ( 1)         0( 0.00%)   ( 0.00%) 
[11/09 21:39:57   1198s] [NR-eGR]  METAL2 ( 2)         3( 0.01%)   ( 0.01%) 
[11/09 21:39:57   1198s] [NR-eGR]  METAL3 ( 3)         0( 0.00%)   ( 0.00%) 
[11/09 21:39:57   1198s] [NR-eGR]  METAL4 ( 4)         0( 0.00%)   ( 0.00%) 
[11/09 21:39:57   1198s] [NR-eGR] ----------------------------------------------
[11/09 21:39:57   1198s] [NR-eGR]        Total         3( 0.00%)   ( 0.00%) 
[11/09 21:39:57   1198s] [NR-eGR] 
[11/09 21:39:57   1198s] (I)      Finished Global Routing ( CPU: 0.18 sec, Real: 0.17 sec, Curr Mem: 4214.64 MB )
[11/09 21:39:57   1198s] (I)      total 2D Cap : 1298885 = (531191 H, 767694 V)
[11/09 21:39:57   1198s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[11/09 21:39:57   1198s] (I)      ============= Track Assignment ============
[11/09 21:39:57   1198s] (I)      Started Track Assignment (2T) ( Curr Mem: 4214.64 MB )
[11/09 21:39:57   1198s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[11/09 21:39:57   1198s] (I)      Run Multi-thread track assignment
[11/09 21:39:57   1198s] (I)      Finished Track Assignment (2T) ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 4218.53 MB )
[11/09 21:39:57   1198s] (I)      Started Export ( Curr Mem: 4218.53 MB )
[11/09 21:39:57   1198s] [NR-eGR]                 Length (um)    Vias 
[11/09 21:39:57   1198s] [NR-eGR] ------------------------------------
[11/09 21:39:57   1198s] [NR-eGR]  METAL1  (1H)             0   46569 
[11/09 21:39:57   1198s] [NR-eGR]  METAL2  (2V)        147703   60529 
[11/09 21:39:57   1198s] [NR-eGR]  METAL3  (3H)        354411    9978 
[11/09 21:39:57   1198s] [NR-eGR]  METAL4  (4V)        172166       0 
[11/09 21:39:57   1198s] [NR-eGR]  METAL5  (5H)             0       0 
[11/09 21:39:57   1198s] [NR-eGR]  METAL6  (6V)             0       0 
[11/09 21:39:57   1198s] [NR-eGR] ------------------------------------
[11/09 21:39:57   1198s] [NR-eGR]          Total       674280  117076 
[11/09 21:39:57   1198s] [NR-eGR] --------------------------------------------------------------------------
[11/09 21:39:57   1198s] [NR-eGR] Total half perimeter of net bounding box: 591083um
[11/09 21:39:57   1198s] [NR-eGR] Total length: 674280um, number of vias: 117076
[11/09 21:39:57   1198s] [NR-eGR] --------------------------------------------------------------------------
[11/09 21:39:57   1198s] [NR-eGR] Total eGR-routed clock nets wire length: 24579um, number of vias: 5350
[11/09 21:39:57   1198s] [NR-eGR] --------------------------------------------------------------------------
[11/09 21:39:57   1198s] [NR-eGR] Report for selected net(s) only.
[11/09 21:39:57   1198s] [NR-eGR]                 Length (um)  Vias 
[11/09 21:39:57   1198s] [NR-eGR] ----------------------------------
[11/09 21:39:57   1198s] [NR-eGR]  METAL1  (1H)             0  1782 
[11/09 21:39:57   1198s] [NR-eGR]  METAL2  (2V)          2964  2525 
[11/09 21:39:57   1198s] [NR-eGR]  METAL3  (3H)         12326  1043 
[11/09 21:39:57   1198s] [NR-eGR]  METAL4  (4V)          9290     0 
[11/09 21:39:57   1198s] [NR-eGR]  METAL5  (5H)             0     0 
[11/09 21:39:57   1198s] [NR-eGR]  METAL6  (6V)             0     0 
[11/09 21:39:57   1198s] [NR-eGR] ----------------------------------
[11/09 21:39:57   1198s] [NR-eGR]          Total        24579  5350 
[11/09 21:39:57   1198s] [NR-eGR] --------------------------------------------------------------------------
[11/09 21:39:57   1198s] [NR-eGR] Total half perimeter of net bounding box: 21298um
[11/09 21:39:57   1198s] [NR-eGR] Total length: 24579um, number of vias: 5350
[11/09 21:39:57   1198s] [NR-eGR] --------------------------------------------------------------------------
[11/09 21:39:57   1198s] [NR-eGR] Total routed clock nets wire length: 24579um, number of vias: 5350
[11/09 21:39:57   1198s] [NR-eGR] --------------------------------------------------------------------------
[11/09 21:39:57   1198s] (I)      Finished Export ( CPU: 0.05 sec, Real: 0.04 sec, Curr Mem: 4218.53 MB )
[11/09 21:39:57   1198s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.43 sec, Real: 0.40 sec, Curr Mem: 4212.53 MB )
[11/09 21:39:57   1198s] (I)      ========================================= Runtime Summary =========================================
[11/09 21:39:57   1198s] (I)       Step                                              %        Start       Finish      Real       CPU 
[11/09 21:39:57   1198s] (I)      ---------------------------------------------------------------------------------------------------
[11/09 21:39:57   1198s] (I)       Early Global Route kernel                   100.00%  1334.63 sec  1335.04 sec  0.40 sec  0.43 sec 
[11/09 21:39:57   1198s] (I)       +-Import and model                           37.81%  1334.64 sec  1334.79 sec  0.15 sec  0.15 sec 
[11/09 21:39:57   1198s] (I)       | +-Create place DB                           9.75%  1334.64 sec  1334.68 sec  0.04 sec  0.04 sec 
[11/09 21:39:57   1198s] (I)       | | +-Import place data                       9.73%  1334.64 sec  1334.68 sec  0.04 sec  0.04 sec 
[11/09 21:39:57   1198s] (I)       | | | +-Read instances and placement          3.32%  1334.64 sec  1334.65 sec  0.01 sec  0.01 sec 
[11/09 21:39:57   1198s] (I)       | | | +-Read nets                             6.36%  1334.65 sec  1334.68 sec  0.03 sec  0.03 sec 
[11/09 21:39:57   1198s] (I)       | +-Create route DB                          24.87%  1334.68 sec  1334.78 sec  0.10 sec  0.10 sec 
[11/09 21:39:57   1198s] (I)       | | +-Import route data (2T)                 24.53%  1334.68 sec  1334.78 sec  0.10 sec  0.10 sec 
[11/09 21:39:57   1198s] (I)       | | | +-Read blockages ( Layer 2-4 )          1.87%  1334.68 sec  1334.69 sec  0.01 sec  0.01 sec 
[11/09 21:39:57   1198s] (I)       | | | | +-Read routing blockages              0.00%  1334.68 sec  1334.68 sec  0.00 sec  0.00 sec 
[11/09 21:39:57   1198s] (I)       | | | | +-Read instance blockages             1.17%  1334.68 sec  1334.69 sec  0.00 sec  0.00 sec 
[11/09 21:39:57   1198s] (I)       | | | | +-Read PG blockages                   0.52%  1334.69 sec  1334.69 sec  0.00 sec  0.00 sec 
[11/09 21:39:57   1198s] (I)       | | | | +-Read clock blockages                0.01%  1334.69 sec  1334.69 sec  0.00 sec  0.00 sec 
[11/09 21:39:57   1198s] (I)       | | | | +-Read other blockages                0.01%  1334.69 sec  1334.69 sec  0.00 sec  0.00 sec 
[11/09 21:39:57   1198s] (I)       | | | | +-Read halo blockages                 0.03%  1334.69 sec  1334.69 sec  0.00 sec  0.00 sec 
[11/09 21:39:57   1198s] (I)       | | | | +-Read boundary cut boxes             0.00%  1334.69 sec  1334.69 sec  0.00 sec  0.00 sec 
[11/09 21:39:57   1198s] (I)       | | | +-Read blackboxes                       0.00%  1334.69 sec  1334.69 sec  0.00 sec  0.00 sec 
[11/09 21:39:57   1198s] (I)       | | | +-Read prerouted                        0.87%  1334.69 sec  1334.69 sec  0.00 sec  0.00 sec 
[11/09 21:39:57   1198s] (I)       | | | +-Read unlegalized nets                 0.26%  1334.69 sec  1334.69 sec  0.00 sec  0.00 sec 
[11/09 21:39:57   1198s] (I)       | | | +-Read nets                             0.05%  1334.69 sec  1334.69 sec  0.00 sec  0.00 sec 
[11/09 21:39:57   1198s] (I)       | | | +-Set up via pillars                    0.00%  1334.69 sec  1334.69 sec  0.00 sec  0.00 sec 
[11/09 21:39:57   1198s] (I)       | | | +-Initialize 3D grid graph              1.09%  1334.69 sec  1334.70 sec  0.00 sec  0.00 sec 
[11/09 21:39:57   1198s] (I)       | | | +-Model blockage capacity              19.19%  1334.70 sec  1334.78 sec  0.08 sec  0.08 sec 
[11/09 21:39:57   1198s] (I)       | | | | +-Initialize 3D capacity             18.44%  1334.70 sec  1334.77 sec  0.07 sec  0.07 sec 
[11/09 21:39:57   1198s] (I)       | | | +-Move terms for access (2T)            0.14%  1334.78 sec  1334.78 sec  0.00 sec  0.00 sec 
[11/09 21:39:57   1198s] (I)       | +-Read aux data                             0.00%  1334.78 sec  1334.78 sec  0.00 sec  0.00 sec 
[11/09 21:39:57   1198s] (I)       | +-Others data preparation                   0.09%  1334.78 sec  1334.78 sec  0.00 sec  0.00 sec 
[11/09 21:39:57   1198s] (I)       | +-Create route kernel                       2.56%  1334.78 sec  1334.79 sec  0.01 sec  0.01 sec 
[11/09 21:39:57   1198s] (I)       +-Global Routing                             41.20%  1334.79 sec  1334.95 sec  0.17 sec  0.18 sec 
[11/09 21:39:57   1198s] (I)       | +-Initialization                            0.22%  1334.79 sec  1334.79 sec  0.00 sec  0.00 sec 
[11/09 21:39:57   1198s] (I)       | +-Net group 1                              27.22%  1334.79 sec  1334.90 sec  0.11 sec  0.12 sec 
[11/09 21:39:57   1198s] (I)       | | +-Generate topology (2T)                  0.54%  1334.79 sec  1334.79 sec  0.00 sec  0.00 sec 
[11/09 21:39:57   1198s] (I)       | | +-Phase 1a                                1.34%  1334.80 sec  1334.81 sec  0.01 sec  0.01 sec 
[11/09 21:39:57   1198s] (I)       | | | +-Pattern routing (2T)                  0.38%  1334.81 sec  1334.81 sec  0.00 sec  0.00 sec 
[11/09 21:39:57   1198s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.66%  1334.81 sec  1334.81 sec  0.00 sec  0.00 sec 
[11/09 21:39:57   1198s] (I)       | | +-Phase 1b                                1.28%  1334.81 sec  1334.81 sec  0.01 sec  0.01 sec 
[11/09 21:39:57   1198s] (I)       | | | +-Monotonic routing (2T)                0.95%  1334.81 sec  1334.81 sec  0.00 sec  0.00 sec 
[11/09 21:39:57   1198s] (I)       | | +-Phase 1c                                0.76%  1334.82 sec  1334.82 sec  0.00 sec  0.00 sec 
[11/09 21:39:57   1198s] (I)       | | | +-Two level Routing                     0.74%  1334.82 sec  1334.82 sec  0.00 sec  0.00 sec 
[11/09 21:39:57   1198s] (I)       | | | | +-Two Level Routing (Regular)         0.21%  1334.82 sec  1334.82 sec  0.00 sec  0.00 sec 
[11/09 21:39:57   1198s] (I)       | | | | +-Two Level Routing (Strong)          0.18%  1334.82 sec  1334.82 sec  0.00 sec  0.00 sec 
[11/09 21:39:57   1198s] (I)       | | +-Phase 1d                                9.21%  1334.82 sec  1334.86 sec  0.04 sec  0.04 sec 
[11/09 21:39:57   1198s] (I)       | | | +-Detoured routing (2T)                 9.18%  1334.82 sec  1334.86 sec  0.04 sec  0.04 sec 
[11/09 21:39:57   1198s] (I)       | | +-Phase 1e                                0.17%  1334.86 sec  1334.86 sec  0.00 sec  0.00 sec 
[11/09 21:39:57   1198s] (I)       | | | +-Route legalization                    0.04%  1334.86 sec  1334.86 sec  0.00 sec  0.00 sec 
[11/09 21:39:57   1198s] (I)       | | | | +-Legalize Blockage Violations        0.03%  1334.86 sec  1334.86 sec  0.00 sec  0.00 sec 
[11/09 21:39:57   1198s] (I)       | | +-Phase 1f                                4.41%  1334.86 sec  1334.87 sec  0.02 sec  0.02 sec 
[11/09 21:39:57   1198s] (I)       | | | +-Congestion clean                      4.38%  1334.86 sec  1334.87 sec  0.02 sec  0.02 sec 
[11/09 21:39:57   1198s] (I)       | | +-Phase 1g                                2.75%  1334.87 sec  1334.88 sec  0.01 sec  0.01 sec 
[11/09 21:39:57   1198s] (I)       | | | +-Post Routing                          2.72%  1334.87 sec  1334.88 sec  0.01 sec  0.01 sec 
[11/09 21:39:57   1198s] (I)       | | +-Phase 1h                                1.59%  1334.89 sec  1334.89 sec  0.01 sec  0.01 sec 
[11/09 21:39:57   1198s] (I)       | | | +-Post Routing                          1.56%  1334.89 sec  1334.89 sec  0.01 sec  0.01 sec 
[11/09 21:39:57   1198s] (I)       | | +-Layer assignment (2T)                   1.87%  1334.89 sec  1334.90 sec  0.01 sec  0.01 sec 
[11/09 21:39:57   1198s] (I)       | +-Net group 2                              12.18%  1334.90 sec  1334.95 sec  0.05 sec  0.05 sec 
[11/09 21:39:57   1198s] (I)       | | +-Generate topology (2T)                  0.03%  1334.90 sec  1334.90 sec  0.00 sec  0.00 sec 
[11/09 21:39:57   1198s] (I)       | | +-Phase 1a                                1.19%  1334.92 sec  1334.92 sec  0.00 sec  0.00 sec 
[11/09 21:39:57   1198s] (I)       | | | +-Pattern routing (2T)                  0.27%  1334.92 sec  1334.92 sec  0.00 sec  0.00 sec 
[11/09 21:39:57   1198s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.46%  1334.92 sec  1334.92 sec  0.00 sec  0.00 sec 
[11/09 21:39:57   1198s] (I)       | | | +-Add via demand to 2D                  0.40%  1334.92 sec  1334.92 sec  0.00 sec  0.00 sec 
[11/09 21:39:57   1198s] (I)       | | +-Phase 1b                                0.40%  1334.92 sec  1334.92 sec  0.00 sec  0.00 sec 
[11/09 21:39:57   1198s] (I)       | | | +-Monotonic routing (2T)                0.26%  1334.92 sec  1334.92 sec  0.00 sec  0.00 sec 
[11/09 21:39:57   1198s] (I)       | | +-Phase 1c                                0.70%  1334.92 sec  1334.93 sec  0.00 sec  0.00 sec 
[11/09 21:39:57   1198s] (I)       | | | +-Two level Routing                     0.68%  1334.92 sec  1334.93 sec  0.00 sec  0.00 sec 
[11/09 21:39:57   1198s] (I)       | | | | +-Two Level Routing (Regular)         0.17%  1334.93 sec  1334.93 sec  0.00 sec  0.00 sec 
[11/09 21:39:57   1198s] (I)       | | | | +-Two Level Routing (Strong)          0.18%  1334.93 sec  1334.93 sec  0.00 sec  0.00 sec 
[11/09 21:39:57   1198s] (I)       | | +-Phase 1d                                0.63%  1334.93 sec  1334.93 sec  0.00 sec  0.00 sec 
[11/09 21:39:57   1198s] (I)       | | | +-Detoured routing (2T)                 0.60%  1334.93 sec  1334.93 sec  0.00 sec  0.00 sec 
[11/09 21:39:57   1198s] (I)       | | +-Phase 1e                                0.14%  1334.93 sec  1334.93 sec  0.00 sec  0.00 sec 
[11/09 21:39:57   1198s] (I)       | | | +-Route legalization                    0.02%  1334.93 sec  1334.93 sec  0.00 sec  0.00 sec 
[11/09 21:39:57   1198s] (I)       | | | | +-Legalize Blockage Violations        0.00%  1334.93 sec  1334.93 sec  0.00 sec  0.00 sec 
[11/09 21:39:57   1198s] (I)       | | +-Phase 1f                                0.19%  1334.93 sec  1334.93 sec  0.00 sec  0.00 sec 
[11/09 21:39:57   1198s] (I)       | | | +-Congestion clean                      0.17%  1334.93 sec  1334.93 sec  0.00 sec  0.00 sec 
[11/09 21:39:57   1198s] (I)       | | +-Phase 1g                                0.41%  1334.93 sec  1334.93 sec  0.00 sec  0.00 sec 
[11/09 21:39:57   1198s] (I)       | | | +-Post Routing                          0.39%  1334.93 sec  1334.93 sec  0.00 sec  0.00 sec 
[11/09 21:39:57   1198s] (I)       | | +-Phase 1h                                0.38%  1334.93 sec  1334.93 sec  0.00 sec  0.00 sec 
[11/09 21:39:57   1198s] (I)       | | | +-Post Routing                          0.36%  1334.93 sec  1334.93 sec  0.00 sec  0.00 sec 
[11/09 21:39:57   1198s] (I)       | | +-Layer assignment (2T)                   1.50%  1334.94 sec  1334.95 sec  0.01 sec  0.01 sec 
[11/09 21:39:57   1198s] (I)       +-Export 3D cong map                          4.14%  1334.95 sec  1334.97 sec  0.02 sec  0.02 sec 
[11/09 21:39:57   1198s] (I)       | +-Export 2D cong map                        0.75%  1334.97 sec  1334.97 sec  0.00 sec  0.00 sec 
[11/09 21:39:57   1198s] (I)       +-Extract Global 3D Wires                     0.03%  1334.97 sec  1334.97 sec  0.00 sec  0.00 sec 
[11/09 21:39:57   1198s] (I)       +-Track Assignment (2T)                       4.35%  1334.97 sec  1334.99 sec  0.02 sec  0.03 sec 
[11/09 21:39:57   1198s] (I)       | +-Initialization                            0.01%  1334.97 sec  1334.97 sec  0.00 sec  0.00 sec 
[11/09 21:39:57   1198s] (I)       | +-Track Assignment Kernel                   4.27%  1334.97 sec  1334.99 sec  0.02 sec  0.03 sec 
[11/09 21:39:57   1198s] (I)       | +-Free Memory                               0.00%  1334.99 sec  1334.99 sec  0.00 sec  0.00 sec 
[11/09 21:39:57   1198s] (I)       +-Export                                     10.94%  1334.99 sec  1335.03 sec  0.04 sec  0.05 sec 
[11/09 21:39:57   1198s] (I)       | +-Export DB wires                           0.48%  1334.99 sec  1334.99 sec  0.00 sec  0.00 sec 
[11/09 21:39:57   1198s] (I)       | | +-Export all nets (2T)                    0.32%  1334.99 sec  1334.99 sec  0.00 sec  0.00 sec 
[11/09 21:39:57   1198s] (I)       | | +-Set wire vias (2T)                      0.10%  1334.99 sec  1334.99 sec  0.00 sec  0.00 sec 
[11/09 21:39:57   1198s] (I)       | +-Report wirelength                         4.95%  1334.99 sec  1335.01 sec  0.02 sec  0.02 sec 
[11/09 21:39:57   1198s] (I)       | +-Update net boxes                          5.44%  1335.01 sec  1335.03 sec  0.02 sec  0.02 sec 
[11/09 21:39:57   1198s] (I)       | +-Update timing                             0.00%  1335.03 sec  1335.03 sec  0.00 sec  0.00 sec 
[11/09 21:39:57   1198s] (I)       +-Postprocess design                          0.42%  1335.03 sec  1335.04 sec  0.00 sec  0.00 sec 
[11/09 21:39:57   1198s] (I)      ======================= Summary by functions ========================
[11/09 21:39:57   1198s] (I)       Lv  Step                                      %      Real       CPU 
[11/09 21:39:57   1198s] (I)      ---------------------------------------------------------------------
[11/09 21:39:57   1198s] (I)        0  Early Global Route kernel           100.00%  0.40 sec  0.43 sec 
[11/09 21:39:57   1198s] (I)        1  Global Routing                       41.20%  0.17 sec  0.18 sec 
[11/09 21:39:57   1198s] (I)        1  Import and model                     37.81%  0.15 sec  0.15 sec 
[11/09 21:39:57   1198s] (I)        1  Export                               10.94%  0.04 sec  0.05 sec 
[11/09 21:39:57   1198s] (I)        1  Track Assignment (2T)                 4.35%  0.02 sec  0.03 sec 
[11/09 21:39:57   1198s] (I)        1  Export 3D cong map                    4.14%  0.02 sec  0.02 sec 
[11/09 21:39:57   1198s] (I)        1  Postprocess design                    0.42%  0.00 sec  0.00 sec 
[11/09 21:39:57   1198s] (I)        1  Extract Global 3D Wires               0.03%  0.00 sec  0.00 sec 
[11/09 21:39:57   1198s] (I)        2  Net group 1                          27.22%  0.11 sec  0.12 sec 
[11/09 21:39:57   1198s] (I)        2  Create route DB                      24.87%  0.10 sec  0.10 sec 
[11/09 21:39:57   1198s] (I)        2  Net group 2                          12.18%  0.05 sec  0.05 sec 
[11/09 21:39:57   1198s] (I)        2  Create place DB                       9.75%  0.04 sec  0.04 sec 
[11/09 21:39:57   1198s] (I)        2  Update net boxes                      5.44%  0.02 sec  0.02 sec 
[11/09 21:39:57   1198s] (I)        2  Report wirelength                     4.95%  0.02 sec  0.02 sec 
[11/09 21:39:57   1198s] (I)        2  Track Assignment Kernel               4.27%  0.02 sec  0.03 sec 
[11/09 21:39:57   1198s] (I)        2  Create route kernel                   2.56%  0.01 sec  0.01 sec 
[11/09 21:39:57   1198s] (I)        2  Export 2D cong map                    0.75%  0.00 sec  0.00 sec 
[11/09 21:39:57   1198s] (I)        2  Export DB wires                       0.48%  0.00 sec  0.00 sec 
[11/09 21:39:57   1198s] (I)        2  Initialization                        0.23%  0.00 sec  0.00 sec 
[11/09 21:39:57   1198s] (I)        2  Others data preparation               0.09%  0.00 sec  0.00 sec 
[11/09 21:39:57   1198s] (I)        2  Update timing                         0.00%  0.00 sec  0.00 sec 
[11/09 21:39:57   1198s] (I)        2  Free Memory                           0.00%  0.00 sec  0.00 sec 
[11/09 21:39:57   1198s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[11/09 21:39:57   1198s] (I)        3  Import route data (2T)               24.53%  0.10 sec  0.10 sec 
[11/09 21:39:57   1198s] (I)        3  Phase 1d                              9.84%  0.04 sec  0.04 sec 
[11/09 21:39:57   1198s] (I)        3  Import place data                     9.73%  0.04 sec  0.04 sec 
[11/09 21:39:57   1198s] (I)        3  Phase 1f                              4.60%  0.02 sec  0.02 sec 
[11/09 21:39:57   1198s] (I)        3  Layer assignment (2T)                 3.38%  0.01 sec  0.02 sec 
[11/09 21:39:57   1198s] (I)        3  Phase 1g                              3.16%  0.01 sec  0.01 sec 
[11/09 21:39:57   1198s] (I)        3  Phase 1a                              2.54%  0.01 sec  0.01 sec 
[11/09 21:39:57   1198s] (I)        3  Phase 1h                              1.98%  0.01 sec  0.01 sec 
[11/09 21:39:57   1198s] (I)        3  Phase 1b                              1.68%  0.01 sec  0.01 sec 
[11/09 21:39:57   1198s] (I)        3  Phase 1c                              1.46%  0.01 sec  0.01 sec 
[11/09 21:39:57   1198s] (I)        3  Generate topology (2T)                0.57%  0.00 sec  0.00 sec 
[11/09 21:39:57   1198s] (I)        3  Export all nets (2T)                  0.32%  0.00 sec  0.00 sec 
[11/09 21:39:57   1198s] (I)        3  Phase 1e                              0.31%  0.00 sec  0.00 sec 
[11/09 21:39:57   1198s] (I)        3  Set wire vias (2T)                    0.10%  0.00 sec  0.00 sec 
[11/09 21:39:57   1198s] (I)        4  Model blockage capacity              19.19%  0.08 sec  0.08 sec 
[11/09 21:39:57   1198s] (I)        4  Detoured routing (2T)                 9.78%  0.04 sec  0.04 sec 
[11/09 21:39:57   1198s] (I)        4  Read nets                             6.41%  0.03 sec  0.03 sec 
[11/09 21:39:57   1198s] (I)        4  Post Routing                          5.04%  0.02 sec  0.02 sec 
[11/09 21:39:57   1198s] (I)        4  Congestion clean                      4.55%  0.02 sec  0.02 sec 
[11/09 21:39:57   1198s] (I)        4  Read instances and placement          3.32%  0.01 sec  0.01 sec 
[11/09 21:39:57   1198s] (I)        4  Read blockages ( Layer 2-4 )          1.87%  0.01 sec  0.01 sec 
[11/09 21:39:57   1198s] (I)        4  Two level Routing                     1.42%  0.01 sec  0.01 sec 
[11/09 21:39:57   1198s] (I)        4  Monotonic routing (2T)                1.21%  0.00 sec  0.01 sec 
[11/09 21:39:57   1198s] (I)        4  Pattern Routing Avoiding Blockages    1.11%  0.00 sec  0.00 sec 
[11/09 21:39:57   1198s] (I)        4  Initialize 3D grid graph              1.09%  0.00 sec  0.00 sec 
[11/09 21:39:57   1198s] (I)        4  Read prerouted                        0.87%  0.00 sec  0.00 sec 
[11/09 21:39:57   1198s] (I)        4  Pattern routing (2T)                  0.66%  0.00 sec  0.00 sec 
[11/09 21:39:57   1198s] (I)        4  Add via demand to 2D                  0.40%  0.00 sec  0.00 sec 
[11/09 21:39:57   1198s] (I)        4  Read unlegalized nets                 0.26%  0.00 sec  0.00 sec 
[11/09 21:39:57   1198s] (I)        4  Move terms for access (2T)            0.14%  0.00 sec  0.00 sec 
[11/09 21:39:57   1198s] (I)        4  Route legalization                    0.06%  0.00 sec  0.00 sec 
[11/09 21:39:57   1198s] (I)        4  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[11/09 21:39:57   1198s] (I)        4  Set up via pillars                    0.00%  0.00 sec  0.00 sec 
[11/09 21:39:57   1198s] (I)        5  Initialize 3D capacity               18.44%  0.07 sec  0.07 sec 
[11/09 21:39:57   1198s] (I)        5  Read instance blockages               1.17%  0.00 sec  0.00 sec 
[11/09 21:39:57   1198s] (I)        5  Read PG blockages                     0.52%  0.00 sec  0.00 sec 
[11/09 21:39:57   1198s] (I)        5  Two Level Routing (Regular)           0.38%  0.00 sec  0.00 sec 
[11/09 21:39:57   1198s] (I)        5  Two Level Routing (Strong)            0.35%  0.00 sec  0.00 sec 
[11/09 21:39:57   1198s] (I)        5  Legalize Blockage Violations          0.03%  0.00 sec  0.00 sec 
[11/09 21:39:57   1198s] (I)        5  Read halo blockages                   0.03%  0.00 sec  0.00 sec 
[11/09 21:39:57   1198s] (I)        5  Read clock blockages                  0.01%  0.00 sec  0.00 sec 
[11/09 21:39:57   1198s] (I)        5  Read other blockages                  0.01%  0.00 sec  0.00 sec 
[11/09 21:39:57   1198s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[11/09 21:39:57   1198s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[11/09 21:39:57   1198s]       Early Global Route - eGR only step done. (took cpu=0:00:00.5 real=0:00:00.5)
[11/09 21:39:57   1198s]     Routing using eGR only done.
[11/09 21:39:57   1198s] Net route status summary:
[11/09 21:39:57   1198s]   Clock:       293 (unrouted=1, trialRouted=0, noStatus=0, routed=292, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[11/09 21:39:57   1198s]   Non-clock: 15269 (unrouted=163, trialRouted=15106, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=148, (crossesIlmBoundary AND tooFewTerms=0)])
[11/09 21:39:57   1198s] 
[11/09 21:39:57   1198s] CCOPT: Done with clock implementation routing.
[11/09 21:39:57   1198s] 
[11/09 21:39:57   1198s]   Clock implementation routing done.
[11/09 21:39:57   1198s]   Fixed 292 wires.
[11/09 21:39:57   1198s]   CCOpt: Starting congestion repair using flow wrapper...
[11/09 21:39:57   1198s]     Congestion Repair...
[11/09 21:39:57   1198s] *** IncrReplace #1 [begin] (CTS #1 / ccopt_design #2) : totSession cpu/real = 0:19:58.5/2:20:49.5 (0.1), mem = 4212.5M
[11/09 21:39:57   1198s] Info: Disable timing driven in postCTS congRepair.
[11/09 21:39:57   1198s] 
[11/09 21:39:57   1198s] Starting congRepair ...
[11/09 21:39:57   1198s] User Input Parameters:
[11/09 21:39:57   1198s] - Congestion Driven    : On
[11/09 21:39:57   1198s] - Timing Driven        : Off
[11/09 21:39:57   1198s] - Area-Violation Based : On
[11/09 21:39:57   1198s] - Start Rollback Level : -5
[11/09 21:39:57   1198s] - Legalized            : On
[11/09 21:39:57   1198s] - Window Based         : Off
[11/09 21:39:57   1198s] - eDen incr mode       : Off
[11/09 21:39:57   1198s] - Small incr mode      : Off
[11/09 21:39:57   1198s] 
[11/09 21:39:57   1198s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:4212.5M, EPOCH TIME: 1731213597.640241
[11/09 21:39:57   1198s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.007, REAL:0.007, MEM:4212.5M, EPOCH TIME: 1731213597.647588
[11/09 21:39:57   1198s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:4212.5M, EPOCH TIME: 1731213597.647668
[11/09 21:39:57   1198s] Starting Early Global Route congestion estimation: mem = 4212.5M
[11/09 21:39:57   1198s] (I)      ==================== Layers =====================
[11/09 21:39:57   1198s] (I)      +-----+----+---------+---------+--------+-------+
[11/09 21:39:57   1198s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/09 21:39:57   1198s] (I)      +-----+----+---------+---------+--------+-------+
[11/09 21:39:57   1198s] (I)      |  33 |  0 |    CONT |     cut |      1 |       |
[11/09 21:39:57   1198s] (I)      |   1 |  1 |  METAL1 |    wire |      1 |       |
[11/09 21:39:57   1198s] (I)      |  34 |  1 |   VIA12 |     cut |      1 |       |
[11/09 21:39:57   1198s] (I)      |   2 |  2 |  METAL2 |    wire |      1 |       |
[11/09 21:39:57   1198s] (I)      |  35 |  2 |   VIA23 |     cut |      1 |       |
[11/09 21:39:57   1198s] (I)      |   3 |  3 |  METAL3 |    wire |      1 |       |
[11/09 21:39:57   1198s] (I)      |  36 |  3 |   VIA34 |     cut |      1 |       |
[11/09 21:39:57   1198s] (I)      |   4 |  4 |  METAL4 |    wire |      1 |       |
[11/09 21:39:57   1198s] (I)      |  37 |  4 |   VIA45 |     cut |      1 |       |
[11/09 21:39:57   1198s] (I)      |   5 |  5 |  METAL5 |    wire |      1 |       |
[11/09 21:39:57   1198s] (I)      |  38 |  5 |   VIA56 |     cut |      1 |       |
[11/09 21:39:57   1198s] (I)      |   6 |  6 |  METAL6 |    wire |      1 |       |
[11/09 21:39:57   1198s] (I)      +-----+----+---------+---------+--------+-------+
[11/09 21:39:57   1198s] (I)      |  64 | 64 |   POLY1 |   other |        |    MS |
[11/09 21:39:57   1198s] (I)      |   0 |  0 |   POLY2 |   other |        |    MS |
[11/09 21:39:57   1198s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[11/09 21:39:57   1198s] (I)      +-----+----+---------+---------+--------+-------+
[11/09 21:39:57   1198s] (I)      Started Import and model ( Curr Mem: 4212.53 MB )
[11/09 21:39:57   1198s] (I)      Default pattern map key = soc_top_default.
[11/09 21:39:57   1198s] (I)      == Non-default Options ==
[11/09 21:39:57   1198s] (I)      Maximum routing layer                              : 4
[11/09 21:39:57   1198s] (I)      Number of threads                                  : 2
[11/09 21:39:57   1198s] (I)      Use non-blocking free Dbs wires                    : false
[11/09 21:39:57   1198s] (I)      Method to set GCell size                           : row
[11/09 21:39:57   1198s] (I)      Counted 9181 PG shapes. We will not process PG shapes layer by layer.
[11/09 21:39:57   1198s] (I)      Use row-based GCell size
[11/09 21:39:57   1198s] (I)      Use row-based GCell align
[11/09 21:39:57   1198s] (I)      layer 0 area = 808000
[11/09 21:39:57   1198s] (I)      layer 1 area = 808000
[11/09 21:39:57   1198s] (I)      layer 2 area = 808000
[11/09 21:39:57   1198s] (I)      layer 3 area = 808000
[11/09 21:39:57   1198s] (I)      GCell unit size   : 7840
[11/09 21:39:57   1198s] (I)      GCell multiplier  : 1
[11/09 21:39:57   1198s] (I)      GCell row height  : 7840
[11/09 21:39:57   1198s] (I)      Actual row height : 7840
[11/09 21:39:57   1198s] (I)      GCell align ref   : 626560 626560
[11/09 21:39:57   1198s] [NR-eGR] Track table information for default rule: 
[11/09 21:39:57   1198s] [NR-eGR] METAL1 has single uniform track structure
[11/09 21:39:57   1198s] [NR-eGR] METAL2 has single uniform track structure
[11/09 21:39:57   1198s] [NR-eGR] METAL3 has single uniform track structure
[11/09 21:39:57   1198s] [NR-eGR] METAL4 has single uniform track structure
[11/09 21:39:57   1198s] [NR-eGR] METAL5 has single uniform track structure
[11/09 21:39:57   1198s] [NR-eGR] METAL6 has single uniform track structure
[11/09 21:39:57   1198s] (I)      ============== Default via ===============
[11/09 21:39:57   1198s] (I)      +---+------------------+-----------------+
[11/09 21:39:57   1198s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[11/09 21:39:57   1198s] (I)      +---+------------------+-----------------+
[11/09 21:39:57   1198s] (I)      | 1 |    4  VIA12_VV   |    4  VIA12_VV  |
[11/09 21:39:57   1198s] (I)      | 2 |    5  VIA2       |    5  VIA2      |
[11/09 21:39:57   1198s] (I)      | 3 |    8  VIA3       |    8  VIA3      |
[11/09 21:39:57   1198s] (I)      | 4 |   11  VIA4       |   11  VIA4      |
[11/09 21:39:57   1198s] (I)      | 5 |   14  VIA5       |   15  VIA5EAST  |
[11/09 21:39:57   1198s] (I)      +---+------------------+-----------------+
[11/09 21:39:57   1198s] [NR-eGR] Read 10047 PG shapes
[11/09 21:39:57   1198s] [NR-eGR] Read 0 clock shapes
[11/09 21:39:57   1198s] [NR-eGR] Read 0 other shapes
[11/09 21:39:57   1198s] [NR-eGR] #Routing Blockages  : 0
[11/09 21:39:57   1198s] [NR-eGR] #Instance Blockages : 28804
[11/09 21:39:57   1198s] [NR-eGR] #PG Blockages       : 10047
[11/09 21:39:57   1198s] [NR-eGR] #Halo Blockages     : 0
[11/09 21:39:57   1198s] [NR-eGR] #Boundary Blockages : 0
[11/09 21:39:57   1198s] [NR-eGR] #Clock Blockages    : 0
[11/09 21:39:57   1198s] [NR-eGR] #Other Blockages    : 0
[11/09 21:39:57   1198s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/09 21:39:57   1198s] [NR-eGR] Num Prerouted Nets = 292  Num Prerouted Wires = 5887
[11/09 21:39:57   1198s] [NR-eGR] Read 15414 nets ( ignored 292 )
[11/09 21:39:57   1198s] (I)      early_global_route_priority property id does not exist.
[11/09 21:39:57   1198s] (I)      Read Num Blocks=38851  Num Prerouted Wires=5887  Num CS=0
[11/09 21:39:57   1198s] (I)      Layer 1 (V) : #blockages 23209 : #preroutes 3259
[11/09 21:39:57   1198s] (I)      Layer 2 (H) : #blockages 9876 : #preroutes 2254
[11/09 21:39:57   1198s] (I)      Layer 3 (V) : #blockages 5766 : #preroutes 374
[11/09 21:39:57   1198s] (I)      Number of ignored nets                =    292
[11/09 21:39:57   1198s] (I)      Number of connected nets              =      0
[11/09 21:39:57   1198s] (I)      Number of fixed nets                  =    292.  Ignored: Yes
[11/09 21:39:57   1198s] (I)      Number of clock nets                  =    293.  Ignored: No
[11/09 21:39:57   1198s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/09 21:39:57   1198s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/09 21:39:57   1198s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/09 21:39:57   1198s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/09 21:39:57   1198s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/09 21:39:57   1198s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[11/09 21:39:57   1198s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/09 21:39:57   1198s] (I)      Ndr track 0 does not exist
[11/09 21:39:57   1198s] (I)      ---------------------Grid Graph Info--------------------
[11/09 21:39:57   1198s] (I)      Routing area        : (0, 0) - (3393440, 3073120)
[11/09 21:39:57   1198s] (I)      Core area           : (626560, 626560) - (2766880, 2446560)
[11/09 21:39:57   1198s] (I)      Site width          :  1120  (dbu)
[11/09 21:39:57   1198s] (I)      Row height          :  7840  (dbu)
[11/09 21:39:57   1198s] (I)      GCell row height    :  7840  (dbu)
[11/09 21:39:57   1198s] (I)      GCell width         :  7840  (dbu)
[11/09 21:39:57   1198s] (I)      GCell height        :  7840  (dbu)
[11/09 21:39:57   1198s] (I)      Grid                :   432   392     4
[11/09 21:39:57   1198s] (I)      Layer numbers       :     1     2     3     4
[11/09 21:39:57   1198s] (I)      Vertical capacity   :     0  7840     0  7840
[11/09 21:39:57   1198s] (I)      Horizontal capacity :     0     0  7840     0
[11/09 21:39:57   1198s] (I)      Default wire width  :   460   560   560   560
[11/09 21:39:57   1198s] (I)      Default wire space  :   460   560   560   560
[11/09 21:39:57   1198s] (I)      Default wire pitch  :   920  1120  1120  1120
[11/09 21:39:57   1198s] (I)      Default pitch size  :   920  1120  1120  1120
[11/09 21:39:57   1198s] (I)      First track coord   :  1040  1040  1040  1040
[11/09 21:39:57   1198s] (I)      Num tracks per GCell:  8.52  7.00  7.00  7.00
[11/09 21:39:57   1198s] (I)      Total num of tracks :  2743  3029  2743  3029
[11/09 21:39:57   1198s] (I)      Num of masks        :     1     1     1     1
[11/09 21:39:57   1198s] (I)      Num of trim masks   :     0     0     0     0
[11/09 21:39:57   1198s] (I)      --------------------------------------------------------
[11/09 21:39:57   1198s] 
[11/09 21:39:57   1198s] [NR-eGR] ============ Routing rule table ============
[11/09 21:39:57   1198s] [NR-eGR] Rule id: 0  Nets: 15106
[11/09 21:39:57   1198s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[11/09 21:39:57   1198s] (I)                    Layer     2     3     4 
[11/09 21:39:57   1198s] (I)                    Pitch  1120  1120  1120 
[11/09 21:39:57   1198s] (I)             #Used tracks     1     1     1 
[11/09 21:39:57   1198s] (I)       #Fully used tracks     1     1     1 
[11/09 21:39:57   1198s] [NR-eGR] ========================================
[11/09 21:39:57   1198s] [NR-eGR] 
[11/09 21:39:57   1198s] (I)      =============== Blocked Tracks ===============
[11/09 21:39:57   1198s] (I)      +-------+---------+----------+---------------+
[11/09 21:39:57   1198s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/09 21:39:57   1198s] (I)      +-------+---------+----------+---------------+
[11/09 21:39:57   1198s] (I)      |     1 |       0 |        0 |         0.00% |
[11/09 21:39:57   1198s] (I)      |     2 | 1187368 |   858667 |        72.32% |
[11/09 21:39:57   1198s] (I)      |     3 | 1184976 |   681451 |        57.51% |
[11/09 21:39:57   1198s] (I)      |     4 | 1187368 |   799733 |        67.35% |
[11/09 21:39:57   1198s] (I)      +-------+---------+----------+---------------+
[11/09 21:39:57   1198s] (I)      Finished Import and model ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 4219.32 MB )
[11/09 21:39:57   1198s] (I)      Reset routing kernel
[11/09 21:39:57   1198s] (I)      Started Global Routing ( Curr Mem: 4219.32 MB )
[11/09 21:39:57   1198s] (I)      totalPins=45112  totalGlobalPin=43770 (97.03%)
[11/09 21:39:57   1198s] (I)      total 2D Cap : 1289087 = (511789 H, 777298 V)
[11/09 21:39:57   1198s] [NR-eGR] Layer group 1: route 15106 net(s) in layer range [2, 4]
[11/09 21:39:57   1198s] (I)      
[11/09 21:39:57   1198s] (I)      ============  Phase 1a Route ============
[11/09 21:39:57   1198s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 31
[11/09 21:39:57   1198s] (I)      Usage: 159026 = (85579 H, 73447 V) = (16.72% H, 9.45% V) = (3.355e+05um H, 2.879e+05um V)
[11/09 21:39:57   1198s] (I)      
[11/09 21:39:57   1198s] (I)      ============  Phase 1b Route ============
[11/09 21:39:57   1198s] (I)      Usage: 159013 = (85660 H, 73353 V) = (16.74% H, 9.44% V) = (3.358e+05um H, 2.875e+05um V)
[11/09 21:39:57   1198s] (I)      Overflow of layer group 1: 0.54% H + 0.04% V. EstWL: 6.233310e+05um
[11/09 21:39:57   1198s] (I)      Congestion metric : 0.54%H 0.04%V, 0.59%HV
[11/09 21:39:57   1198s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/09 21:39:57   1198s] (I)      
[11/09 21:39:57   1198s] (I)      ============  Phase 1c Route ============
[11/09 21:39:57   1198s] (I)      Level2 Grid: 87 x 79
[11/09 21:39:57   1198s] (I)      Usage: 159252 = (85665 H, 73587 V) = (16.74% H, 9.47% V) = (3.358e+05um H, 2.885e+05um V)
[11/09 21:39:57   1198s] (I)      
[11/09 21:39:57   1198s] (I)      ============  Phase 1d Route ============
[11/09 21:39:57   1198s] (I)      Usage: 159255 = (85665 H, 73590 V) = (16.74% H, 9.47% V) = (3.358e+05um H, 2.885e+05um V)
[11/09 21:39:57   1198s] (I)      
[11/09 21:39:57   1198s] (I)      ============  Phase 1e Route ============
[11/09 21:39:57   1198s] (I)      Usage: 159255 = (85665 H, 73590 V) = (16.74% H, 9.47% V) = (3.358e+05um H, 2.885e+05um V)
[11/09 21:39:57   1198s] [NR-eGR] Early Global Route overflow of layer group 1: 0.31% H + 0.01% V. EstWL: 6.242796e+05um
[11/09 21:39:57   1198s] (I)      
[11/09 21:39:57   1198s] (I)      ============  Phase 1l Route ============
[11/09 21:39:57   1198s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[11/09 21:39:57   1198s] (I)      Layer  2:     369788     55831        82      765772      416612    (64.77%) 
[11/09 21:39:57   1198s] (I)      Layer  3:     516440     92106       349      621096      561568    (52.52%) 
[11/09 21:39:57   1198s] (I)      Layer  4:     415462     43717        30      736134      446250    (62.26%) 
[11/09 21:39:57   1198s] (I)      Total:       1301690    191654       461     2123002     1424430    (59.85%) 
[11/09 21:39:57   1198s] (I)      
[11/09 21:39:57   1198s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/09 21:39:57   1198s] [NR-eGR]                        OverCon           OverCon           OverCon            
[11/09 21:39:57   1198s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[11/09 21:39:57   1198s] [NR-eGR]        Layer             (1-2)             (3-4)               (5)    OverCon
[11/09 21:39:57   1198s] [NR-eGR] --------------------------------------------------------------------------------
[11/09 21:39:57   1198s] [NR-eGR]  METAL1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/09 21:39:57   1198s] [NR-eGR]  METAL2 ( 2)        80( 0.13%)         0( 0.00%)         0( 0.00%)   ( 0.13%) 
[11/09 21:39:57   1198s] [NR-eGR]  METAL3 ( 3)       209( 0.26%)        29( 0.04%)         3( 0.00%)   ( 0.30%) 
[11/09 21:39:57   1198s] [NR-eGR]  METAL4 ( 4)        30( 0.05%)         0( 0.00%)         0( 0.00%)   ( 0.05%) 
[11/09 21:39:57   1198s] [NR-eGR] --------------------------------------------------------------------------------
[11/09 21:39:57   1198s] [NR-eGR]        Total       319( 0.16%)        29( 0.01%)         3( 0.00%)   ( 0.17%) 
[11/09 21:39:57   1198s] [NR-eGR] 
[11/09 21:39:57   1198s] (I)      Finished Global Routing ( CPU: 0.22 sec, Real: 0.18 sec, Curr Mem: 4219.32 MB )
[11/09 21:39:57   1198s] (I)      total 2D Cap : 1305151 = (516608 H, 788543 V)
[11/09 21:39:57   1198s] [NR-eGR] Overflow after Early Global Route 0.30% H + 0.00% V
[11/09 21:39:57   1198s] Early Global Route congestion estimation runtime: 0.31 seconds, mem = 4219.3M
[11/09 21:39:57   1198s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.348, REAL:0.306, MEM:4219.3M, EPOCH TIME: 1731213597.954134
[11/09 21:39:57   1198s] OPERPROF: Starting HotSpotCal at level 1, MEM:4219.3M, EPOCH TIME: 1731213597.954174
[11/09 21:39:57   1198s] [hotspot] +------------+---------------+---------------+
[11/09 21:39:57   1198s] [hotspot] |            |   max hotspot | total hotspot |
[11/09 21:39:57   1198s] [hotspot] +------------+---------------+---------------+
[11/09 21:39:57   1198s] [hotspot] | normalized |          0.52 |          0.79 |
[11/09 21:39:57   1198s] [hotspot] +------------+---------------+---------------+
[11/09 21:39:57   1198s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.52, normalized total congestion hotspot area = 0.79 (area is in unit of 4 std-cell row bins)
[11/09 21:39:57   1198s] [hotspot] max/total 0.52/0.79, big hotspot (>10) total 0.00
[11/09 21:39:57   1198s] [hotspot] top 2 congestion hotspot bounding boxes and scores of normalized hotspot
[11/09 21:39:57   1198s] [hotspot] +-----+-------------------------------------+---------------+
[11/09 21:39:57   1198s] [hotspot] | top |            hotspot bbox             | hotspot score |
[11/09 21:39:57   1198s] [hotspot] +-----+-------------------------------------+---------------+
[11/09 21:39:57   1198s] [hotspot] |  1  |   474.00   693.52   536.72   756.24 |        0.52   |
[11/09 21:39:57   1198s] [hotspot] +-----+-------------------------------------+---------------+
[11/09 21:39:57   1198s] [hotspot] |  2  |   662.16   850.32   724.88   913.04 |        0.26   |
[11/09 21:39:57   1198s] [hotspot] +-----+-------------------------------------+---------------+
[11/09 21:39:57   1198s] Top 2 hotspots total area: 0.79
[11/09 21:39:57   1198s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.012, REAL:0.010, MEM:4219.3M, EPOCH TIME: 1731213597.963731
[11/09 21:39:57   1198s] Skipped repairing congestion.
[11/09 21:39:57   1198s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:4219.3M, EPOCH TIME: 1731213597.963804
[11/09 21:39:57   1198s] Starting Early Global Route wiring: mem = 4219.3M
[11/09 21:39:57   1198s] (I)      ============= Track Assignment ============
[11/09 21:39:57   1198s] (I)      Started Track Assignment (2T) ( Curr Mem: 4219.32 MB )
[11/09 21:39:57   1198s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[11/09 21:39:57   1198s] (I)      Run Multi-thread track assignment
[11/09 21:39:58   1199s] (I)      Finished Track Assignment (2T) ( CPU: 0.16 sec, Real: 0.09 sec, Curr Mem: 4219.32 MB )
[11/09 21:39:58   1199s] (I)      Started Export ( Curr Mem: 4219.32 MB )
[11/09 21:39:58   1199s] [NR-eGR]                 Length (um)    Vias 
[11/09 21:39:58   1199s] [NR-eGR] ------------------------------------
[11/09 21:39:58   1199s] [NR-eGR]  METAL1  (1H)             0   46569 
[11/09 21:39:58   1199s] [NR-eGR]  METAL2  (2V)        147926   60470 
[11/09 21:39:58   1199s] [NR-eGR]  METAL3  (3H)        354435   10006 
[11/09 21:39:58   1199s] [NR-eGR]  METAL4  (4V)        172247       0 
[11/09 21:39:58   1199s] [NR-eGR]  METAL5  (5H)             0       0 
[11/09 21:39:58   1199s] [NR-eGR]  METAL6  (6V)             0       0 
[11/09 21:39:58   1199s] [NR-eGR] ------------------------------------
[11/09 21:39:58   1199s] [NR-eGR]          Total       674608  117045 
[11/09 21:39:58   1199s] [NR-eGR] --------------------------------------------------------------------------
[11/09 21:39:58   1199s] [NR-eGR] Total half perimeter of net bounding box: 591083um
[11/09 21:39:58   1199s] [NR-eGR] Total length: 674608um, number of vias: 117045
[11/09 21:39:58   1199s] [NR-eGR] --------------------------------------------------------------------------
[11/09 21:39:58   1199s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[11/09 21:39:58   1199s] [NR-eGR] --------------------------------------------------------------------------
[11/09 21:39:58   1199s] (I)      Finished Export ( CPU: 0.10 sec, Real: 0.07 sec, Curr Mem: 4219.32 MB )
[11/09 21:39:58   1199s] Early Global Route wiring runtime: 0.18 seconds, mem = 4219.3M
[11/09 21:39:58   1199s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.282, REAL:0.178, MEM:4219.3M, EPOCH TIME: 1731213598.141957
[11/09 21:39:58   1199s] Tdgp not successfully inited but do clear! skip clearing
[11/09 21:39:58   1199s] End of congRepair (cpu=0:00:00.7, real=0:00:01.0)
[11/09 21:39:58   1199s] *** IncrReplace #1 [finish] (CTS #1 / ccopt_design #2) : cpu/real = 0:00:00.7/0:00:00.5 (1.3), totSession cpu/real = 0:19:59.1/2:20:50.1 (0.1), mem = 4219.3M
[11/09 21:39:58   1199s] 
[11/09 21:39:58   1199s] =============================================================================================
[11/09 21:39:58   1199s]  Step TAT Report : IncrReplace #1 / CTS #1 / ccopt_design #2                    21.15-s110_1
[11/09 21:39:58   1199s] =============================================================================================
[11/09 21:39:58   1199s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/09 21:39:58   1199s] ---------------------------------------------------------------------------------------------
[11/09 21:39:58   1199s] [ MISC                   ]          0:00:00.5  ( 100.0 % )     0:00:00.5 /  0:00:00.7    1.3
[11/09 21:39:58   1199s] ---------------------------------------------------------------------------------------------
[11/09 21:39:58   1199s]  IncrReplace #1 TOTAL               0:00:00.5  ( 100.0 % )     0:00:00.5 /  0:00:00.7    1.3
[11/09 21:39:58   1199s] ---------------------------------------------------------------------------------------------
[11/09 21:39:58   1199s] 
[11/09 21:39:58   1199s]     Congestion Repair done. (took cpu=0:00:00.7 real=0:00:00.5)
[11/09 21:39:58   1199s]   CCOpt: Starting congestion repair using flow wrapper done.
[11/09 21:39:58   1199s] OPERPROF: Starting DPlace-Init at level 1, MEM:4219.3M, EPOCH TIME: 1731213598.161416
[11/09 21:39:58   1199s] Processing tracks to init pin-track alignment.
[11/09 21:39:58   1199s] z: 2, totalTracks: 1
[11/09 21:39:58   1199s] z: 4, totalTracks: 1
[11/09 21:39:58   1199s] z: 6, totalTracks: 1
[11/09 21:39:58   1199s] #spOpts: N=180 hrOri=1 hrSnap=1 rpCkHalo=4 
[11/09 21:39:58   1199s] All LLGs are deleted
[11/09 21:39:58   1199s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:39:58   1199s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:39:58   1199s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:4219.3M, EPOCH TIME: 1731213598.166901
[11/09 21:39:58   1199s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:4219.3M, EPOCH TIME: 1731213598.166981
[11/09 21:39:58   1199s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4219.3M, EPOCH TIME: 1731213598.170839
[11/09 21:39:58   1199s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:39:58   1199s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:39:58   1199s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:4219.3M, EPOCH TIME: 1731213598.171618
[11/09 21:39:58   1199s] Max number of tech site patterns supported in site array is 256.
[11/09 21:39:58   1199s] Core basic site is core7T
[11/09 21:39:58   1199s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:4219.3M, EPOCH TIME: 1731213598.172891
[11/09 21:39:58   1199s] After signature check, allow fast init is true, keep pre-filter is true.
[11/09 21:39:58   1199s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/09 21:39:58   1199s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.003, REAL:0.002, MEM:4235.3M, EPOCH TIME: 1731213598.174685
[11/09 21:39:58   1199s] Fast DP-INIT is on for default
[11/09 21:39:58   1199s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:39:58   1199s] Atter site array init, number of instance map data is 0.
[11/09 21:39:58   1199s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.007, MEM:4235.3M, EPOCH TIME: 1731213598.178682
[11/09 21:39:58   1199s] 
[11/09 21:39:58   1199s]  Pre_CCE_Colorizing is not ON! (0:0:27:0)
[11/09 21:39:58   1199s] OPERPROF:     Starting CMU at level 3, MEM:4235.3M, EPOCH TIME: 1731213598.184818
[11/09 21:39:58   1199s] OPERPROF:     Finished CMU at level 3, CPU:0.002, REAL:0.002, MEM:4251.3M, EPOCH TIME: 1731213598.186541
[11/09 21:39:58   1199s] 
[11/09 21:39:58   1199s] Bad Lib Cell Checking (CMU) is done! (0)
[11/09 21:39:58   1199s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.021, REAL:0.018, MEM:4219.3M, EPOCH TIME: 1731213598.188735
[11/09 21:39:58   1199s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:4219.3M, EPOCH TIME: 1731213598.188786
[11/09 21:39:58   1199s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:4219.3M, EPOCH TIME: 1731213598.189048
[11/09 21:39:58   1199s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4219.3MB).
[11/09 21:39:58   1199s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.033, REAL:0.030, MEM:4219.3M, EPOCH TIME: 1731213598.190970
[11/09 21:39:58   1199s]   Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:01.3 real=0:00:01.1)
[11/09 21:39:58   1199s]   Leaving CCOpt scope - extractRC...
[11/09 21:39:58   1199s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[11/09 21:39:58   1199s] Extraction called for design 'soc_top' of instances=15608 and nets=15562 using extraction engine 'preRoute' .
[11/09 21:39:58   1199s] PreRoute RC Extraction called for design soc_top.
[11/09 21:39:58   1199s] RC Extraction called in multi-corner(2) mode.
[11/09 21:39:58   1199s] RCMode: PreRoute
[11/09 21:39:58   1199s]       RC Corner Indexes            0       1   
[11/09 21:39:58   1199s] Capacitance Scaling Factor   : 1.00000 1.00000 
[11/09 21:39:58   1199s] Resistance Scaling Factor    : 1.00000 1.00000 
[11/09 21:39:58   1199s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[11/09 21:39:58   1199s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[11/09 21:39:58   1199s] Shrink Factor                : 1.00000
[11/09 21:39:58   1199s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/09 21:39:58   1199s] Using capacitance table file ...
[11/09 21:39:58   1199s] 
[11/09 21:39:58   1199s] Trim Metal Layers:
[11/09 21:39:58   1199s] LayerId::1 widthSet size::4
[11/09 21:39:58   1199s] LayerId::2 widthSet size::4
[11/09 21:39:58   1199s] LayerId::3 widthSet size::4
[11/09 21:39:58   1199s] LayerId::4 widthSet size::4
[11/09 21:39:58   1199s] LayerId::5 widthSet size::4
[11/09 21:39:58   1199s] LayerId::6 widthSet size::3
[11/09 21:39:58   1199s] Updating RC grid for preRoute extraction ...
[11/09 21:39:58   1199s] eee: pegSigSF::1.070000
[11/09 21:39:58   1199s] Initializing multi-corner capacitance tables ... 
[11/09 21:39:58   1199s] Initializing multi-corner resistance tables ...
[11/09 21:39:58   1199s] eee: l::1 avDens::0.134318 usedTrk::3794.659821 availTrk::28251.354714 sigTrk::3794.659821
[11/09 21:39:58   1199s] eee: l::2 avDens::0.138470 usedTrk::3773.804592 availTrk::27253.491935 sigTrk::3773.804592
[11/09 21:39:58   1199s] eee: l::3 avDens::0.316637 usedTrk::9043.623988 availTrk::28561.478138 sigTrk::9043.623988
[11/09 21:39:58   1199s] eee: l::4 avDens::0.159315 usedTrk::4395.618230 availTrk::27590.788857 sigTrk::4395.618230
[11/09 21:39:58   1199s] eee: l::5 avDens::0.024396 usedTrk::840.185459 availTrk::34440.000000 sigTrk::840.185459
[11/09 21:39:58   1199s] eee: l::6 avDens::0.047566 usedTrk::802.443878 availTrk::16870.000000 sigTrk::802.443878
[11/09 21:39:58   1199s] {RT wc 0 4 4 0}
[11/09 21:39:58   1199s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.292443 uaWl=1.000000 uaWlH=0.250693 aWlH=0.000000 lMod=0 pMax=0.839700 pMod=82 wcR=0.555600 newSi=0.001600 wHLS=1.389000 siPrev=0 viaL=0.000000
[11/09 21:39:58   1199s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 4219.316M)
[11/09 21:39:58   1199s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[11/09 21:39:58   1199s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.2 real=0:00:00.2)
[11/09 21:39:58   1199s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner wc.
[11/09 21:39:58   1199s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
[11/09 21:39:58   1199s]   Clock tree timing engine global stage delay update for wc:setup.late...
[11/09 21:39:58   1199s] End AAE Lib Interpolated Model. (MEM=4219.32 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:39:58   1199s]   Clock tree timing engine global stage delay update for wc:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/09 21:39:58   1199s]   Clock DAG stats after clustering cong repair call:
[11/09 21:39:58   1199s]     cell counts      : b=290, i=1, icg=0, dcg=0, l=1, total=292
[11/09 21:39:58   1199s]     sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
[11/09 21:39:58   1199s]     misc counts      : r=1, pp=0
[11/09 21:39:58   1199s]     cell areas       : b=3183.040um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24177.626um^2
[11/09 21:39:58   1199s]     cell capacitance : b=0.334pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.356pF
[11/09 21:39:58   1199s]     sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
[11/09 21:39:58   1199s]     wire capacitance : top=0.000pF, trunk=1.965pF, leaf=2.310pF, total=4.274pF
[11/09 21:39:58   1199s]     wire lengths     : top=0.000um, trunk=11211.062um, leaf=12817.770um, total=24028.832um
[11/09 21:39:58   1199s]     hp wire lengths  : top=0.000um, trunk=10756.160um, leaf=10579.245um, total=21335.405um
[11/09 21:39:58   1199s]   Clock DAG net violations after clustering cong repair call:
[11/09 21:39:58   1199s]     Remaining Transition : {count=8, worst=[8.184ns, 8.179ns, 2.192ns, 2.031ns, 1.392ns, 1.386ns, 0.034ns, 0.001ns]} avg=2.925ns sd=3.343ns sum=23.400ns
[11/09 21:39:58   1199s]     Capacitance          : {count=1, worst=[1.020pF]} avg=1.020pF sd=0.000pF sum=1.020pF
[11/09 21:39:58   1199s]   Clock DAG primary half-corner transition distribution after clustering cong repair call:
[11/09 21:39:58   1199s]     Trunk : target=0.886ns count=96 avg=0.488ns sd=0.208ns min=0.000ns max=0.920ns {50 <= 0.532ns, 34 <= 0.709ns, 8 <= 0.797ns, 1 <= 0.842ns, 2 <= 0.886ns} {1 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 0 > 1.329ns}
[11/09 21:39:58   1199s]     Leaf  : target=0.886ns count=197 avg=0.837ns sd=0.886ns min=0.224ns max=9.070ns {10 <= 0.532ns, 72 <= 0.709ns, 67 <= 0.797ns, 32 <= 0.842ns, 9 <= 0.886ns} {1 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
[11/09 21:39:58   1199s]   Clock DAG library cell distribution after clustering cong repair call {count}:
[11/09 21:39:58   1199s]      Bufs: BUFX1: 290 
[11/09 21:39:58   1199s]      Invs: INVX2: 1 
[11/09 21:39:58   1199s]    Logics: pad_in: 1 
[11/09 21:39:58   1199s]   Clock DAG hash after clustering cong repair call: 10938775073729604856 10834501662206391144
[11/09 21:39:58   1199s]   CTS services accumulated run-time stats after clustering cong repair call:
[11/09 21:39:58   1199s]     delay calculator: calls=6026, total_wall_time=0.211s, mean_wall_time=0.035ms
[11/09 21:39:58   1199s]     legalizer: calls=6321, total_wall_time=0.063s, mean_wall_time=0.010ms
[11/09 21:39:58   1199s]     steiner router: calls=5946, total_wall_time=0.310s, mean_wall_time=0.052ms
[11/09 21:39:58   1199s]   Primary reporting skew groups after clustering cong repair call:
[11/09 21:39:58   1199s]     skew_group clk/constraint: insertion delay [min=3.291, max=4.676, avg=3.904, sd=0.255], skew [1.385 vs 0.221*], 48.5% {3.889, 4.110} (wid=0.914 ws=0.870) (gid=4.326 gs=1.078)
[11/09 21:39:58   1199s]         min path sink: soc/soc_cpu_is_sll_srl_sra_reg/CLK
[11/09 21:39:58   1199s]         max path sink: soc/soc_memory_sram_1/CLK
[11/09 21:39:58   1199s]   Skew group summary after clustering cong repair call:
[11/09 21:39:58   1199s]     skew_group clk/constraint: insertion delay [min=3.291, max=4.676, avg=3.904, sd=0.255], skew [1.385 vs 0.221*], 48.5% {3.889, 4.110} (wid=0.914 ws=0.870) (gid=4.326 gs=1.078)
[11/09 21:39:58   1199s]   CongRepair After Initial Clustering done. (took cpu=0:00:01.6 real=0:00:01.4)
[11/09 21:39:58   1199s]   Stage::Clustering done. (took cpu=0:00:04.7 real=0:00:03.6)
[11/09 21:39:58   1199s]   Stage::DRV Fixing...
[11/09 21:39:58   1199s]   Fixing clock tree slew time and max cap violations...
[11/09 21:39:58   1199s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations': 10938775073729604856 10834501662206391144
[11/09 21:39:58   1199s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations':
[11/09 21:39:58   1199s]       delay calculator: calls=6026, total_wall_time=0.211s, mean_wall_time=0.035ms
[11/09 21:39:58   1199s]       legalizer: calls=6321, total_wall_time=0.063s, mean_wall_time=0.010ms
[11/09 21:39:58   1199s]       steiner router: calls=5946, total_wall_time=0.310s, mean_wall_time=0.052ms
[11/09 21:39:58   1199s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[11/09 21:39:59   1200s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[11/09 21:39:59   1200s]       cell counts      : b=293, i=1, icg=0, dcg=0, l=1, total=295
[11/09 21:39:59   1200s]       sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
[11/09 21:39:59   1200s]       misc counts      : r=1, pp=0
[11/09 21:39:59   1200s]       cell areas       : b=3215.968um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24210.554um^2
[11/09 21:39:59   1200s]       cell capacitance : b=0.338pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.360pF
[11/09 21:39:59   1200s]       sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
[11/09 21:39:59   1200s]       wire capacitance : top=0.000pF, trunk=2.015pF, leaf=2.309pF, total=4.324pF
[11/09 21:39:59   1200s]       wire lengths     : top=0.000um, trunk=11545.610um, leaf=12814.285um, total=24359.895um
[11/09 21:39:59   1200s]       hp wire lengths  : top=0.000um, trunk=11150.960um, leaf=10575.965um, total=21726.925um
[11/09 21:39:59   1200s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations':
[11/09 21:39:59   1200s]       Remaining Transition : {count=6, worst=[8.067ns, 8.066ns, 2.027ns, 2.024ns, 1.393ns, 1.383ns]} avg=3.827ns sd=3.296ns sum=22.959ns
[11/09 21:39:59   1200s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[11/09 21:39:59   1200s]       Trunk : target=0.886ns count=99 avg=0.497ns sd=0.205ns min=0.000ns max=0.881ns {51 <= 0.532ns, 34 <= 0.709ns, 9 <= 0.797ns, 1 <= 0.842ns, 4 <= 0.886ns}
[11/09 21:39:59   1200s]       Leaf  : target=0.886ns count=197 avg=0.835ns sd=0.873ns min=0.224ns max=8.953ns {10 <= 0.532ns, 72 <= 0.709ns, 67 <= 0.797ns, 32 <= 0.842ns, 10 <= 0.886ns} {0 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
[11/09 21:39:59   1200s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
[11/09 21:39:59   1200s]        Bufs: BUFX1: 293 
[11/09 21:39:59   1200s]        Invs: INVX2: 1 
[11/09 21:39:59   1200s]      Logics: pad_in: 1 
[11/09 21:39:59   1200s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations': 15446718715945921741 3828803600589342265
[11/09 21:39:59   1200s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations':
[11/09 21:39:59   1200s]       delay calculator: calls=8924, total_wall_time=0.316s, mean_wall_time=0.035ms
[11/09 21:39:59   1200s]       legalizer: calls=7114, total_wall_time=0.079s, mean_wall_time=0.011ms
[11/09 21:39:59   1200s]       steiner router: calls=7474, total_wall_time=0.433s, mean_wall_time=0.058ms
[11/09 21:39:59   1200s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
[11/09 21:39:59   1200s]       skew_group clk/constraint: insertion delay [min=3.787, max=5.092], skew [1.306 vs 0.221*]
[11/09 21:39:59   1200s]           min path sink: soc/soc_cpu_is_sll_srl_sra_reg/CLK
[11/09 21:39:59   1200s]           max path sink: soc/soc_memory_sram_2/CLK
[11/09 21:39:59   1200s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[11/09 21:39:59   1200s]       skew_group clk/constraint: insertion delay [min=3.787, max=5.092], skew [1.306 vs 0.221*]
[11/09 21:39:59   1200s]     Legalizer API calls during this step: 793 succeeded with high effort: 793 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/09 21:39:59   1200s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.7 real=0:00:00.7)
[11/09 21:39:59   1200s]   Fixing clock tree slew time and max cap violations - detailed pass...
[11/09 21:39:59   1200s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations - detailed pass': 15446718715945921741 3828803600589342265
[11/09 21:39:59   1200s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations - detailed pass':
[11/09 21:39:59   1200s]       delay calculator: calls=8924, total_wall_time=0.316s, mean_wall_time=0.035ms
[11/09 21:39:59   1200s]       legalizer: calls=7114, total_wall_time=0.079s, mean_wall_time=0.011ms
[11/09 21:39:59   1200s]       steiner router: calls=7474, total_wall_time=0.433s, mean_wall_time=0.058ms
[11/09 21:39:59   1200s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[11/09 21:39:59   1200s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[11/09 21:39:59   1200s]       cell counts      : b=293, i=1, icg=0, dcg=0, l=1, total=295
[11/09 21:39:59   1200s]       sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
[11/09 21:39:59   1200s]       misc counts      : r=1, pp=0
[11/09 21:39:59   1200s]       cell areas       : b=3215.968um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24210.554um^2
[11/09 21:39:59   1200s]       cell capacitance : b=0.338pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.360pF
[11/09 21:39:59   1200s]       sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
[11/09 21:39:59   1200s]       wire capacitance : top=0.000pF, trunk=2.015pF, leaf=2.309pF, total=4.324pF
[11/09 21:39:59   1200s]       wire lengths     : top=0.000um, trunk=11545.610um, leaf=12814.285um, total=24359.895um
[11/09 21:39:59   1200s]       hp wire lengths  : top=0.000um, trunk=11150.960um, leaf=10575.965um, total=21726.925um
[11/09 21:39:59   1200s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass':
[11/09 21:39:59   1200s]       Remaining Transition : {count=6, worst=[8.067ns, 8.066ns, 2.027ns, 2.024ns, 1.393ns, 1.383ns]} avg=3.827ns sd=3.296ns sum=22.959ns
[11/09 21:39:59   1200s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[11/09 21:39:59   1200s]       Trunk : target=0.886ns count=99 avg=0.497ns sd=0.205ns min=0.000ns max=0.881ns {51 <= 0.532ns, 34 <= 0.709ns, 9 <= 0.797ns, 1 <= 0.842ns, 4 <= 0.886ns}
[11/09 21:39:59   1200s]       Leaf  : target=0.886ns count=197 avg=0.835ns sd=0.873ns min=0.224ns max=8.953ns {10 <= 0.532ns, 72 <= 0.709ns, 67 <= 0.797ns, 32 <= 0.842ns, 10 <= 0.886ns} {0 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
[11/09 21:39:59   1200s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
[11/09 21:39:59   1200s]        Bufs: BUFX1: 293 
[11/09 21:39:59   1200s]        Invs: INVX2: 1 
[11/09 21:39:59   1200s]      Logics: pad_in: 1 
[11/09 21:39:59   1200s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations - detailed pass': 15446718715945921741 3828803600589342265
[11/09 21:39:59   1200s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[11/09 21:39:59   1200s]       delay calculator: calls=9036, total_wall_time=0.320s, mean_wall_time=0.035ms
[11/09 21:39:59   1200s]       legalizer: calls=7194, total_wall_time=0.081s, mean_wall_time=0.011ms
[11/09 21:39:59   1200s]       steiner router: calls=7604, total_wall_time=0.436s, mean_wall_time=0.057ms
[11/09 21:39:59   1200s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
[11/09 21:39:59   1200s]       skew_group clk/constraint: insertion delay [min=3.787, max=5.092, avg=4.374, sd=0.239], skew [1.306 vs 0.221*], 48% {4.348, 4.569} (wid=0.899 ws=0.867) (gid=4.796 gs=1.150)
[11/09 21:39:59   1200s]           min path sink: soc/soc_cpu_is_sll_srl_sra_reg/CLK
[11/09 21:39:59   1200s]           max path sink: soc/soc_memory_sram_2/CLK
[11/09 21:39:59   1200s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[11/09 21:39:59   1200s]       skew_group clk/constraint: insertion delay [min=3.787, max=5.092, avg=4.374, sd=0.239], skew [1.306 vs 0.221*], 48% {4.348, 4.569} (wid=0.899 ws=0.867) (gid=4.796 gs=1.150)
[11/09 21:39:59   1200s]     Legalizer API calls during this step: 80 succeeded with high effort: 80 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/09 21:39:59   1200s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/09 21:39:59   1200s]   Stage::DRV Fixing done. (took cpu=0:00:00.9 real=0:00:00.9)
[11/09 21:39:59   1200s]   Stage::Insertion Delay Reduction...
[11/09 21:39:59   1200s]   Removing unnecessary root buffering...
[11/09 21:39:59   1200s]     Clock DAG hash before 'Removing unnecessary root buffering': 15446718715945921741 3828803600589342265
[11/09 21:39:59   1200s]     CTS services accumulated run-time stats before 'Removing unnecessary root buffering':
[11/09 21:39:59   1200s]       delay calculator: calls=9036, total_wall_time=0.320s, mean_wall_time=0.035ms
[11/09 21:39:59   1200s]       legalizer: calls=7194, total_wall_time=0.081s, mean_wall_time=0.011ms
[11/09 21:39:59   1200s]       steiner router: calls=7604, total_wall_time=0.436s, mean_wall_time=0.057ms
[11/09 21:39:59   1200s]     Clock DAG stats after 'Removing unnecessary root buffering':
[11/09 21:39:59   1200s]       cell counts      : b=293, i=1, icg=0, dcg=0, l=1, total=295
[11/09 21:39:59   1200s]       sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
[11/09 21:39:59   1200s]       misc counts      : r=1, pp=0
[11/09 21:39:59   1200s]       cell areas       : b=3215.968um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24210.554um^2
[11/09 21:39:59   1200s]       cell capacitance : b=0.338pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.360pF
[11/09 21:39:59   1200s]       sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
[11/09 21:39:59   1200s]       wire capacitance : top=0.000pF, trunk=2.015pF, leaf=2.309pF, total=4.324pF
[11/09 21:39:59   1200s]       wire lengths     : top=0.000um, trunk=11545.610um, leaf=12814.285um, total=24359.895um
[11/09 21:39:59   1200s]       hp wire lengths  : top=0.000um, trunk=11150.960um, leaf=10575.965um, total=21726.925um
[11/09 21:39:59   1200s]     Clock DAG net violations after 'Removing unnecessary root buffering':
[11/09 21:39:59   1200s]       Remaining Transition : {count=6, worst=[8.067ns, 8.066ns, 2.027ns, 2.024ns, 1.393ns, 1.383ns]} avg=3.827ns sd=3.296ns sum=22.959ns
[11/09 21:39:59   1200s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[11/09 21:39:59   1200s]       Trunk : target=0.886ns count=99 avg=0.497ns sd=0.205ns min=0.000ns max=0.881ns {51 <= 0.532ns, 34 <= 0.709ns, 9 <= 0.797ns, 1 <= 0.842ns, 4 <= 0.886ns}
[11/09 21:39:59   1200s]       Leaf  : target=0.886ns count=197 avg=0.835ns sd=0.873ns min=0.224ns max=8.953ns {10 <= 0.532ns, 72 <= 0.709ns, 67 <= 0.797ns, 32 <= 0.842ns, 10 <= 0.886ns} {0 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
[11/09 21:39:59   1200s]     Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
[11/09 21:39:59   1200s]        Bufs: BUFX1: 293 
[11/09 21:39:59   1200s]        Invs: INVX2: 1 
[11/09 21:39:59   1200s]      Logics: pad_in: 1 
[11/09 21:39:59   1200s]     Clock DAG hash after 'Removing unnecessary root buffering': 15446718715945921741 3828803600589342265
[11/09 21:39:59   1200s]     CTS services accumulated run-time stats after 'Removing unnecessary root buffering':
[11/09 21:39:59   1200s]       delay calculator: calls=9036, total_wall_time=0.320s, mean_wall_time=0.035ms
[11/09 21:39:59   1200s]       legalizer: calls=7194, total_wall_time=0.081s, mean_wall_time=0.011ms
[11/09 21:39:59   1200s]       steiner router: calls=7604, total_wall_time=0.436s, mean_wall_time=0.057ms
[11/09 21:39:59   1200s]     Primary reporting skew groups after 'Removing unnecessary root buffering':
[11/09 21:39:59   1200s]       skew_group clk/constraint: insertion delay [min=3.787, max=5.092], skew [1.306 vs 0.221*]
[11/09 21:39:59   1200s]           min path sink: soc/soc_cpu_is_sll_srl_sra_reg/CLK
[11/09 21:39:59   1200s]           max path sink: soc/soc_memory_sram_2/CLK
[11/09 21:39:59   1200s]     Skew group summary after 'Removing unnecessary root buffering':
[11/09 21:39:59   1200s]       skew_group clk/constraint: insertion delay [min=3.787, max=5.092], skew [1.306 vs 0.221*]
[11/09 21:39:59   1200s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/09 21:39:59   1200s]   Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 21:39:59   1200s]   Removing unconstrained drivers...
[11/09 21:39:59   1200s]     Clock DAG hash before 'Removing unconstrained drivers': 15446718715945921741 3828803600589342265
[11/09 21:39:59   1200s]     CTS services accumulated run-time stats before 'Removing unconstrained drivers':
[11/09 21:39:59   1200s]       delay calculator: calls=9036, total_wall_time=0.320s, mean_wall_time=0.035ms
[11/09 21:39:59   1200s]       legalizer: calls=7194, total_wall_time=0.081s, mean_wall_time=0.011ms
[11/09 21:39:59   1200s]       steiner router: calls=7604, total_wall_time=0.436s, mean_wall_time=0.057ms
[11/09 21:39:59   1200s]     Clock DAG stats after 'Removing unconstrained drivers':
[11/09 21:39:59   1200s]       cell counts      : b=293, i=1, icg=0, dcg=0, l=1, total=295
[11/09 21:39:59   1200s]       sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
[11/09 21:39:59   1200s]       misc counts      : r=1, pp=0
[11/09 21:39:59   1200s]       cell areas       : b=3215.968um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24210.554um^2
[11/09 21:39:59   1200s]       cell capacitance : b=0.338pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.360pF
[11/09 21:39:59   1200s]       sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
[11/09 21:39:59   1200s]       wire capacitance : top=0.000pF, trunk=2.015pF, leaf=2.309pF, total=4.324pF
[11/09 21:39:59   1200s]       wire lengths     : top=0.000um, trunk=11545.610um, leaf=12814.285um, total=24359.895um
[11/09 21:39:59   1200s]       hp wire lengths  : top=0.000um, trunk=11150.960um, leaf=10575.965um, total=21726.925um
[11/09 21:39:59   1200s]     Clock DAG net violations after 'Removing unconstrained drivers':
[11/09 21:39:59   1200s]       Remaining Transition : {count=6, worst=[8.067ns, 8.066ns, 2.027ns, 2.024ns, 1.393ns, 1.383ns]} avg=3.827ns sd=3.296ns sum=22.959ns
[11/09 21:39:59   1200s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[11/09 21:39:59   1200s]       Trunk : target=0.886ns count=99 avg=0.497ns sd=0.205ns min=0.000ns max=0.881ns {51 <= 0.532ns, 34 <= 0.709ns, 9 <= 0.797ns, 1 <= 0.842ns, 4 <= 0.886ns}
[11/09 21:39:59   1200s]       Leaf  : target=0.886ns count=197 avg=0.835ns sd=0.873ns min=0.224ns max=8.953ns {10 <= 0.532ns, 72 <= 0.709ns, 67 <= 0.797ns, 32 <= 0.842ns, 10 <= 0.886ns} {0 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
[11/09 21:39:59   1200s]     Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
[11/09 21:39:59   1200s]        Bufs: BUFX1: 293 
[11/09 21:39:59   1200s]        Invs: INVX2: 1 
[11/09 21:39:59   1200s]      Logics: pad_in: 1 
[11/09 21:39:59   1200s]     Clock DAG hash after 'Removing unconstrained drivers': 15446718715945921741 3828803600589342265
[11/09 21:39:59   1200s]     CTS services accumulated run-time stats after 'Removing unconstrained drivers':
[11/09 21:39:59   1200s]       delay calculator: calls=9036, total_wall_time=0.320s, mean_wall_time=0.035ms
[11/09 21:39:59   1200s]       legalizer: calls=7194, total_wall_time=0.081s, mean_wall_time=0.011ms
[11/09 21:39:59   1200s]       steiner router: calls=7604, total_wall_time=0.436s, mean_wall_time=0.057ms
[11/09 21:39:59   1200s]     Primary reporting skew groups after 'Removing unconstrained drivers':
[11/09 21:39:59   1200s]       skew_group clk/constraint: insertion delay [min=3.787, max=5.092], skew [1.306 vs 0.221*]
[11/09 21:39:59   1200s]           min path sink: soc/soc_cpu_is_sll_srl_sra_reg/CLK
[11/09 21:39:59   1200s]           max path sink: soc/soc_memory_sram_2/CLK
[11/09 21:39:59   1200s]     Skew group summary after 'Removing unconstrained drivers':
[11/09 21:39:59   1200s]       skew_group clk/constraint: insertion delay [min=3.787, max=5.092], skew [1.306 vs 0.221*]
[11/09 21:39:59   1200s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/09 21:39:59   1200s]   Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 21:39:59   1200s]   Reducing insertion delay 1...
[11/09 21:39:59   1200s]     Clock DAG hash before 'Reducing insertion delay 1': 15446718715945921741 3828803600589342265
[11/09 21:39:59   1200s]     CTS services accumulated run-time stats before 'Reducing insertion delay 1':
[11/09 21:39:59   1200s]       delay calculator: calls=9036, total_wall_time=0.320s, mean_wall_time=0.035ms
[11/09 21:39:59   1200s]       legalizer: calls=7194, total_wall_time=0.081s, mean_wall_time=0.011ms
[11/09 21:39:59   1200s]       steiner router: calls=7604, total_wall_time=0.436s, mean_wall_time=0.057ms
[11/09 21:39:59   1200s]     Clock DAG stats after 'Reducing insertion delay 1':
[11/09 21:39:59   1200s]       cell counts      : b=293, i=1, icg=0, dcg=0, l=1, total=295
[11/09 21:39:59   1200s]       sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
[11/09 21:39:59   1200s]       misc counts      : r=1, pp=0
[11/09 21:39:59   1200s]       cell areas       : b=3215.968um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24210.554um^2
[11/09 21:39:59   1200s]       cell capacitance : b=0.338pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.360pF
[11/09 21:39:59   1200s]       sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
[11/09 21:39:59   1200s]       wire capacitance : top=0.000pF, trunk=2.015pF, leaf=2.309pF, total=4.324pF
[11/09 21:39:59   1200s]       wire lengths     : top=0.000um, trunk=11545.610um, leaf=12814.285um, total=24359.895um
[11/09 21:39:59   1200s]       hp wire lengths  : top=0.000um, trunk=11150.960um, leaf=10575.965um, total=21726.925um
[11/09 21:39:59   1200s]     Clock DAG net violations after 'Reducing insertion delay 1':
[11/09 21:39:59   1200s]       Remaining Transition : {count=6, worst=[8.067ns, 8.066ns, 2.027ns, 2.024ns, 1.393ns, 1.383ns]} avg=3.827ns sd=3.296ns sum=22.959ns
[11/09 21:39:59   1200s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[11/09 21:39:59   1200s]       Trunk : target=0.886ns count=99 avg=0.497ns sd=0.205ns min=0.000ns max=0.881ns {51 <= 0.532ns, 34 <= 0.709ns, 9 <= 0.797ns, 1 <= 0.842ns, 4 <= 0.886ns}
[11/09 21:39:59   1200s]       Leaf  : target=0.886ns count=197 avg=0.835ns sd=0.873ns min=0.224ns max=8.953ns {10 <= 0.532ns, 72 <= 0.709ns, 67 <= 0.797ns, 32 <= 0.842ns, 10 <= 0.886ns} {0 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
[11/09 21:39:59   1200s]     Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
[11/09 21:39:59   1200s]        Bufs: BUFX1: 293 
[11/09 21:39:59   1200s]        Invs: INVX2: 1 
[11/09 21:39:59   1200s]      Logics: pad_in: 1 
[11/09 21:39:59   1200s]     Clock DAG hash after 'Reducing insertion delay 1': 15446718715945921741 3828803600589342265
[11/09 21:39:59   1200s]     CTS services accumulated run-time stats after 'Reducing insertion delay 1':
[11/09 21:39:59   1200s]       delay calculator: calls=9051, total_wall_time=0.321s, mean_wall_time=0.035ms
[11/09 21:39:59   1200s]       legalizer: calls=7195, total_wall_time=0.081s, mean_wall_time=0.011ms
[11/09 21:39:59   1200s]       steiner router: calls=7607, total_wall_time=0.437s, mean_wall_time=0.057ms
[11/09 21:39:59   1200s]     Primary reporting skew groups after 'Reducing insertion delay 1':
[11/09 21:39:59   1200s]       skew_group clk/constraint: insertion delay [min=3.787, max=5.092], skew [1.306 vs 0.221*]
[11/09 21:39:59   1200s]           min path sink: soc/soc_cpu_is_sll_srl_sra_reg/CLK
[11/09 21:39:59   1200s]           max path sink: soc/soc_memory_sram_2/CLK
[11/09 21:39:59   1200s]     Skew group summary after 'Reducing insertion delay 1':
[11/09 21:39:59   1200s]       skew_group clk/constraint: insertion delay [min=3.787, max=5.092], skew [1.306 vs 0.221*]
[11/09 21:39:59   1200s]     Legalizer API calls during this step: 1 succeeded with high effort: 1 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/09 21:39:59   1200s]   Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 21:39:59   1200s]   Removing longest path buffering...
[11/09 21:39:59   1200s]     Clock DAG hash before 'Removing longest path buffering': 15446718715945921741 3828803600589342265
[11/09 21:39:59   1200s]     CTS services accumulated run-time stats before 'Removing longest path buffering':
[11/09 21:39:59   1200s]       delay calculator: calls=9051, total_wall_time=0.321s, mean_wall_time=0.035ms
[11/09 21:39:59   1200s]       legalizer: calls=7195, total_wall_time=0.081s, mean_wall_time=0.011ms
[11/09 21:39:59   1200s]       steiner router: calls=7607, total_wall_time=0.437s, mean_wall_time=0.057ms
[11/09 21:39:59   1200s]     Clock DAG stats after 'Removing longest path buffering':
[11/09 21:39:59   1200s]       cell counts      : b=293, i=1, icg=0, dcg=0, l=1, total=295
[11/09 21:39:59   1200s]       sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
[11/09 21:39:59   1200s]       misc counts      : r=1, pp=0
[11/09 21:39:59   1200s]       cell areas       : b=3215.968um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24210.554um^2
[11/09 21:39:59   1200s]       cell capacitance : b=0.338pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.360pF
[11/09 21:39:59   1200s]       sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
[11/09 21:39:59   1200s]       wire capacitance : top=0.000pF, trunk=2.015pF, leaf=2.309pF, total=4.324pF
[11/09 21:39:59   1200s]       wire lengths     : top=0.000um, trunk=11545.610um, leaf=12814.285um, total=24359.895um
[11/09 21:39:59   1200s]       hp wire lengths  : top=0.000um, trunk=11150.960um, leaf=10575.965um, total=21726.925um
[11/09 21:39:59   1200s]     Clock DAG net violations after 'Removing longest path buffering':
[11/09 21:39:59   1200s]       Remaining Transition : {count=6, worst=[8.067ns, 8.066ns, 2.027ns, 2.024ns, 1.393ns, 1.383ns]} avg=3.827ns sd=3.296ns sum=22.959ns
[11/09 21:39:59   1200s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[11/09 21:39:59   1200s]       Trunk : target=0.886ns count=99 avg=0.497ns sd=0.205ns min=0.000ns max=0.881ns {51 <= 0.532ns, 34 <= 0.709ns, 9 <= 0.797ns, 1 <= 0.842ns, 4 <= 0.886ns}
[11/09 21:39:59   1200s]       Leaf  : target=0.886ns count=197 avg=0.835ns sd=0.873ns min=0.224ns max=8.953ns {10 <= 0.532ns, 72 <= 0.709ns, 67 <= 0.797ns, 32 <= 0.842ns, 10 <= 0.886ns} {0 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
[11/09 21:39:59   1200s]     Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
[11/09 21:39:59   1200s]        Bufs: BUFX1: 293 
[11/09 21:39:59   1200s]        Invs: INVX2: 1 
[11/09 21:39:59   1200s]      Logics: pad_in: 1 
[11/09 21:39:59   1200s]     Clock DAG hash after 'Removing longest path buffering': 15446718715945921741 3828803600589342265
[11/09 21:39:59   1200s]     CTS services accumulated run-time stats after 'Removing longest path buffering':
[11/09 21:39:59   1200s]       delay calculator: calls=9173, total_wall_time=0.326s, mean_wall_time=0.036ms
[11/09 21:39:59   1200s]       legalizer: calls=7218, total_wall_time=0.081s, mean_wall_time=0.011ms
[11/09 21:39:59   1200s]       steiner router: calls=7664, total_wall_time=0.444s, mean_wall_time=0.058ms
[11/09 21:39:59   1200s]     Primary reporting skew groups after 'Removing longest path buffering':
[11/09 21:39:59   1200s]       skew_group clk/constraint: insertion delay [min=3.787, max=5.092], skew [1.306 vs 0.221*]
[11/09 21:39:59   1200s]           min path sink: soc/soc_cpu_is_sll_srl_sra_reg/CLK
[11/09 21:39:59   1200s]           max path sink: soc/soc_memory_sram_2/CLK
[11/09 21:39:59   1200s]     Skew group summary after 'Removing longest path buffering':
[11/09 21:39:59   1200s]       skew_group clk/constraint: insertion delay [min=3.787, max=5.092], skew [1.306 vs 0.221*]
[11/09 21:39:59   1200s]     Legalizer API calls during this step: 23 succeeded with high effort: 23 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/09 21:39:59   1200s]   Removing longest path buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 21:39:59   1200s]   Reducing insertion delay 2...
[11/09 21:39:59   1200s]     Clock DAG hash before 'Reducing insertion delay 2': 15446718715945921741 3828803600589342265
[11/09 21:39:59   1200s]     CTS services accumulated run-time stats before 'Reducing insertion delay 2':
[11/09 21:39:59   1200s]       delay calculator: calls=9173, total_wall_time=0.326s, mean_wall_time=0.036ms
[11/09 21:39:59   1200s]       legalizer: calls=7218, total_wall_time=0.081s, mean_wall_time=0.011ms
[11/09 21:39:59   1200s]       steiner router: calls=7664, total_wall_time=0.444s, mean_wall_time=0.058ms
[11/09 21:39:59   1200s]     Path optimization required 212 stage delay updates 
[11/09 21:39:59   1200s]     Clock DAG stats after 'Reducing insertion delay 2':
[11/09 21:39:59   1200s]       cell counts      : b=293, i=1, icg=0, dcg=0, l=1, total=295
[11/09 21:39:59   1200s]       sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
[11/09 21:39:59   1200s]       misc counts      : r=1, pp=0
[11/09 21:39:59   1200s]       cell areas       : b=3215.968um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24210.554um^2
[11/09 21:39:59   1200s]       cell capacitance : b=0.338pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.360pF
[11/09 21:39:59   1200s]       sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
[11/09 21:39:59   1200s]       wire capacitance : top=0.000pF, trunk=2.014pF, leaf=2.309pF, total=4.324pF
[11/09 21:39:59   1200s]       wire lengths     : top=0.000um, trunk=11543.875um, leaf=12814.285um, total=24358.160um
[11/09 21:39:59   1200s]       hp wire lengths  : top=0.000um, trunk=11150.960um, leaf=10575.965um, total=21726.925um
[11/09 21:39:59   1200s]     Clock DAG net violations after 'Reducing insertion delay 2':
[11/09 21:39:59   1200s]       Remaining Transition : {count=6, worst=[8.066ns, 8.060ns, 2.027ns, 2.024ns, 1.393ns, 1.383ns]} avg=3.825ns sd=3.295ns sum=22.953ns
[11/09 21:39:59   1200s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
[11/09 21:39:59   1200s]       Trunk : target=0.886ns count=99 avg=0.496ns sd=0.204ns min=0.000ns max=0.881ns {52 <= 0.532ns, 33 <= 0.709ns, 9 <= 0.797ns, 1 <= 0.842ns, 4 <= 0.886ns}
[11/09 21:39:59   1200s]       Leaf  : target=0.886ns count=197 avg=0.835ns sd=0.873ns min=0.224ns max=8.951ns {10 <= 0.532ns, 72 <= 0.709ns, 67 <= 0.797ns, 32 <= 0.842ns, 10 <= 0.886ns} {0 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
[11/09 21:39:59   1200s]     Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
[11/09 21:39:59   1200s]        Bufs: BUFX1: 293 
[11/09 21:39:59   1200s]        Invs: INVX2: 1 
[11/09 21:39:59   1200s]      Logics: pad_in: 1 
[11/09 21:39:59   1200s]     Clock DAG hash after 'Reducing insertion delay 2': 2094590825004079159 1655500281226947075
[11/09 21:39:59   1200s]     CTS services accumulated run-time stats after 'Reducing insertion delay 2':
[11/09 21:39:59   1200s]       delay calculator: calls=9504, total_wall_time=0.339s, mean_wall_time=0.036ms
[11/09 21:39:59   1200s]       legalizer: calls=7322, total_wall_time=0.083s, mean_wall_time=0.011ms
[11/09 21:39:59   1200s]       steiner router: calls=7876, total_wall_time=0.460s, mean_wall_time=0.058ms
[11/09 21:39:59   1200s]     Primary reporting skew groups after 'Reducing insertion delay 2':
[11/09 21:39:59   1200s]       skew_group clk/constraint: insertion delay [min=3.788, max=5.069, avg=4.376, sd=0.239], skew [1.281 vs 0.221*], 48% {4.349, 4.570} (wid=0.900 ws=0.867) (gid=4.797 gs=1.150)
[11/09 21:39:59   1200s]           min path sink: soc/soc_cpu_is_sll_srl_sra_reg/CLK
[11/09 21:39:59   1200s]           max path sink: soc/soc_memory_sram_1/CLK
[11/09 21:39:59   1200s]     Skew group summary after 'Reducing insertion delay 2':
[11/09 21:39:59   1200s]       skew_group clk/constraint: insertion delay [min=3.788, max=5.069, avg=4.376, sd=0.239], skew [1.281 vs 0.221*], 48% {4.349, 4.570} (wid=0.900 ws=0.867) (gid=4.797 gs=1.150)
[11/09 21:39:59   1200s]     Legalizer API calls during this step: 104 succeeded with high effort: 104 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/09 21:39:59   1200s]   Reducing insertion delay 2 done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/09 21:39:59   1200s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:00.2 real=0:00:00.2)
[11/09 21:39:59   1200s]   CCOpt::Phase::Construction done. (took cpu=0:00:05.7 real=0:00:04.7)
[11/09 21:39:59   1200s]   CCOpt::Phase::Implementation...
[11/09 21:39:59   1200s]   Stage::Reducing Power...
[11/09 21:39:59   1200s]   Improving clock tree routing...
[11/09 21:39:59   1200s]     Clock DAG hash before 'Improving clock tree routing': 2094590825004079159 1655500281226947075
[11/09 21:39:59   1200s]     CTS services accumulated run-time stats before 'Improving clock tree routing':
[11/09 21:39:59   1200s]       delay calculator: calls=9504, total_wall_time=0.339s, mean_wall_time=0.036ms
[11/09 21:39:59   1200s]       legalizer: calls=7322, total_wall_time=0.083s, mean_wall_time=0.011ms
[11/09 21:39:59   1200s]       steiner router: calls=7876, total_wall_time=0.460s, mean_wall_time=0.058ms
[11/09 21:39:59   1200s]     Iteration 1...
[11/09 21:39:59   1200s]     Iteration 1 done.
[11/09 21:39:59   1200s]     Clock DAG stats after 'Improving clock tree routing':
[11/09 21:39:59   1200s]       cell counts      : b=293, i=1, icg=0, dcg=0, l=1, total=295
[11/09 21:39:59   1200s]       sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
[11/09 21:39:59   1200s]       misc counts      : r=1, pp=0
[11/09 21:39:59   1200s]       cell areas       : b=3215.968um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24210.554um^2
[11/09 21:39:59   1200s]       cell capacitance : b=0.338pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.360pF
[11/09 21:39:59   1200s]       sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
[11/09 21:39:59   1200s]       wire capacitance : top=0.000pF, trunk=2.009pF, leaf=2.309pF, total=4.318pF
[11/09 21:39:59   1200s]       wire lengths     : top=0.000um, trunk=11522.290um, leaf=12814.285um, total=24336.575um
[11/09 21:39:59   1200s]       hp wire lengths  : top=0.000um, trunk=11127.440um, leaf=10575.965um, total=21703.405um
[11/09 21:39:59   1200s]     Clock DAG net violations after 'Improving clock tree routing':
[11/09 21:39:59   1200s]       Remaining Transition : {count=6, worst=[8.066ns, 8.060ns, 2.027ns, 2.024ns, 1.393ns, 1.383ns]} avg=3.825ns sd=3.295ns sum=22.953ns
[11/09 21:39:59   1200s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
[11/09 21:39:59   1200s]       Trunk : target=0.886ns count=99 avg=0.495ns sd=0.206ns min=0.000ns max=0.881ns {53 <= 0.532ns, 32 <= 0.709ns, 9 <= 0.797ns, 1 <= 0.842ns, 4 <= 0.886ns}
[11/09 21:39:59   1200s]       Leaf  : target=0.886ns count=197 avg=0.835ns sd=0.873ns min=0.224ns max=8.951ns {10 <= 0.532ns, 72 <= 0.709ns, 67 <= 0.797ns, 32 <= 0.842ns, 10 <= 0.886ns} {0 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
[11/09 21:39:59   1200s]     Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
[11/09 21:39:59   1200s]        Bufs: BUFX1: 293 
[11/09 21:39:59   1200s]        Invs: INVX2: 1 
[11/09 21:39:59   1200s]      Logics: pad_in: 1 
[11/09 21:39:59   1200s]     Clock DAG hash after 'Improving clock tree routing': 9713585519153090010 10896758746295834102
[11/09 21:39:59   1200s]     CTS services accumulated run-time stats after 'Improving clock tree routing':
[11/09 21:39:59   1200s]       delay calculator: calls=9888, total_wall_time=0.345s, mean_wall_time=0.035ms
[11/09 21:39:59   1200s]       legalizer: calls=7683, total_wall_time=0.089s, mean_wall_time=0.012ms
[11/09 21:39:59   1200s]       steiner router: calls=8042, total_wall_time=0.469s, mean_wall_time=0.058ms
[11/09 21:39:59   1200s]     Primary reporting skew groups after 'Improving clock tree routing':
[11/09 21:39:59   1200s]       skew_group clk/constraint: insertion delay [min=3.788, max=5.069], skew [1.281 vs 0.221*]
[11/09 21:39:59   1200s]           min path sink: soc/soc_cpu_is_sll_srl_sra_reg/CLK
[11/09 21:39:59   1200s]           max path sink: soc/soc_memory_sram_1/CLK
[11/09 21:39:59   1200s]     Skew group summary after 'Improving clock tree routing':
[11/09 21:39:59   1200s]       skew_group clk/constraint: insertion delay [min=3.788, max=5.069], skew [1.281 vs 0.221*]
[11/09 21:39:59   1200s]     Legalizer API calls during this step: 361 succeeded with high effort: 361 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/09 21:39:59   1200s]   Improving clock tree routing done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/09 21:39:59   1200s]   Reducing clock tree power 1...
[11/09 21:39:59   1200s]     Clock DAG hash before 'Reducing clock tree power 1': 9713585519153090010 10896758746295834102
[11/09 21:39:59   1200s]     CTS services accumulated run-time stats before 'Reducing clock tree power 1':
[11/09 21:39:59   1200s]       delay calculator: calls=9888, total_wall_time=0.345s, mean_wall_time=0.035ms
[11/09 21:39:59   1200s]       legalizer: calls=7683, total_wall_time=0.089s, mean_wall_time=0.012ms
[11/09 21:39:59   1200s]       steiner router: calls=8042, total_wall_time=0.469s, mean_wall_time=0.058ms
[11/09 21:39:59   1200s]     Resizing gates: 
[11/09 21:39:59   1200s]     Legalizer releasing space for clock trees
[11/09 21:39:59   1200s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[11/09 21:39:59   1200s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'clk_pad'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '90.000um' and height = '233.200um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[11/09 21:39:59   1200s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 21:39:59   1200s]     100% 
[11/09 21:39:59   1200s]     Clock DAG stats after 'Reducing clock tree power 1':
[11/09 21:39:59   1200s]       cell counts      : b=293, i=1, icg=0, dcg=0, l=1, total=295
[11/09 21:39:59   1200s]       sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
[11/09 21:39:59   1200s]       misc counts      : r=1, pp=0
[11/09 21:39:59   1200s]       cell areas       : b=3215.968um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24210.554um^2
[11/09 21:39:59   1200s]       cell capacitance : b=0.338pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.360pF
[11/09 21:39:59   1200s]       sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
[11/09 21:39:59   1200s]       wire capacitance : top=0.000pF, trunk=2.009pF, leaf=2.309pF, total=4.318pF
[11/09 21:39:59   1200s]       wire lengths     : top=0.000um, trunk=11522.290um, leaf=12814.285um, total=24336.575um
[11/09 21:39:59   1200s]       hp wire lengths  : top=0.000um, trunk=11127.440um, leaf=10575.965um, total=21703.405um
[11/09 21:39:59   1200s]     Clock DAG net violations after 'Reducing clock tree power 1':
[11/09 21:39:59   1200s]       Remaining Transition : {count=6, worst=[8.066ns, 8.060ns, 2.027ns, 2.024ns, 1.393ns, 1.383ns]} avg=3.825ns sd=3.295ns sum=22.953ns
[11/09 21:39:59   1200s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[11/09 21:39:59   1200s]       Trunk : target=0.886ns count=99 avg=0.495ns sd=0.206ns min=0.000ns max=0.881ns {53 <= 0.532ns, 32 <= 0.709ns, 9 <= 0.797ns, 1 <= 0.842ns, 4 <= 0.886ns}
[11/09 21:39:59   1200s]       Leaf  : target=0.886ns count=197 avg=0.835ns sd=0.873ns min=0.224ns max=8.951ns {10 <= 0.532ns, 72 <= 0.709ns, 67 <= 0.797ns, 32 <= 0.842ns, 10 <= 0.886ns} {0 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
[11/09 21:39:59   1200s]     Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
[11/09 21:39:59   1200s]        Bufs: BUFX1: 293 
[11/09 21:39:59   1200s]        Invs: INVX2: 1 
[11/09 21:39:59   1200s]      Logics: pad_in: 1 
[11/09 21:39:59   1200s]     Clock DAG hash after 'Reducing clock tree power 1': 9713585519153090010 10896758746295834102
[11/09 21:39:59   1200s]     CTS services accumulated run-time stats after 'Reducing clock tree power 1':
[11/09 21:39:59   1200s]       delay calculator: calls=10182, total_wall_time=0.351s, mean_wall_time=0.034ms
[11/09 21:39:59   1200s]       legalizer: calls=8271, total_wall_time=0.094s, mean_wall_time=0.011ms
[11/09 21:39:59   1200s]       steiner router: calls=8042, total_wall_time=0.469s, mean_wall_time=0.058ms
[11/09 21:39:59   1200s]     Primary reporting skew groups after 'Reducing clock tree power 1':
[11/09 21:39:59   1200s]       skew_group clk/constraint: insertion delay [min=3.788, max=5.069], skew [1.281 vs 0.221*]
[11/09 21:39:59   1200s]           min path sink: soc/soc_cpu_is_sll_srl_sra_reg/CLK
[11/09 21:39:59   1200s]           max path sink: soc/soc_memory_sram_1/CLK
[11/09 21:39:59   1200s]     Skew group summary after 'Reducing clock tree power 1':
[11/09 21:39:59   1200s]       skew_group clk/constraint: insertion delay [min=3.788, max=5.069], skew [1.281 vs 0.221*]
[11/09 21:39:59   1200s]     Legalizer API calls during this step: 588 succeeded with high effort: 588 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/09 21:39:59   1200s]   Reducing clock tree power 1 done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/09 21:39:59   1200s]   Reducing clock tree power 2...
[11/09 21:39:59   1200s]     Clock DAG hash before 'Reducing clock tree power 2': 9713585519153090010 10896758746295834102
[11/09 21:39:59   1200s]     CTS services accumulated run-time stats before 'Reducing clock tree power 2':
[11/09 21:39:59   1200s]       delay calculator: calls=10182, total_wall_time=0.351s, mean_wall_time=0.034ms
[11/09 21:39:59   1200s]       legalizer: calls=8271, total_wall_time=0.094s, mean_wall_time=0.011ms
[11/09 21:39:59   1200s]       steiner router: calls=8042, total_wall_time=0.469s, mean_wall_time=0.058ms
[11/09 21:40:01   1202s]     Path optimization required 2410 stage delay updates 
[11/09 21:40:01   1202s]     Clock DAG stats after 'Reducing clock tree power 2':
[11/09 21:40:01   1202s]       cell counts      : b=293, i=1, icg=0, dcg=0, l=1, total=295
[11/09 21:40:01   1202s]       sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
[11/09 21:40:01   1202s]       misc counts      : r=1, pp=0
[11/09 21:40:01   1202s]       cell areas       : b=3215.968um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24210.554um^2
[11/09 21:40:01   1202s]       cell capacitance : b=0.338pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.360pF
[11/09 21:40:01   1202s]       sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
[11/09 21:40:01   1202s]       wire capacitance : top=0.000pF, trunk=2.123pF, leaf=2.319pF, total=4.441pF
[11/09 21:40:01   1202s]       wire lengths     : top=0.000um, trunk=12215.892um, leaf=12872.115um, total=25088.007um
[11/09 21:40:01   1202s]       hp wire lengths  : top=0.000um, trunk=11822.960um, leaf=10640.365um, total=22463.325um
[11/09 21:40:01   1202s]     Clock DAG net violations after 'Reducing clock tree power 2':
[11/09 21:40:01   1202s]       Remaining Transition : {count=6, worst=[8.066ns, 8.060ns, 2.032ns, 2.024ns, 1.393ns, 1.381ns]} avg=3.826ns sd=3.294ns sum=22.956ns
[11/09 21:40:01   1202s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[11/09 21:40:01   1202s]       Trunk : target=0.886ns count=99 avg=0.519ns sd=0.214ns min=0.000ns max=0.886ns {51 <= 0.532ns, 27 <= 0.709ns, 11 <= 0.797ns, 2 <= 0.842ns, 8 <= 0.886ns}
[11/09 21:40:01   1202s]       Leaf  : target=0.886ns count=197 avg=0.836ns sd=0.872ns min=0.224ns max=8.951ns {10 <= 0.532ns, 72 <= 0.709ns, 67 <= 0.797ns, 32 <= 0.842ns, 10 <= 0.886ns} {0 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
[11/09 21:40:01   1202s]     Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
[11/09 21:40:01   1202s]        Bufs: BUFX1: 293 
[11/09 21:40:01   1202s]        Invs: INVX2: 1 
[11/09 21:40:01   1202s]      Logics: pad_in: 1 
[11/09 21:40:01   1202s]     Clock DAG hash after 'Reducing clock tree power 2': 2830755091917547832 8545971238092675044
[11/09 21:40:01   1202s]     CTS services accumulated run-time stats after 'Reducing clock tree power 2':
[11/09 21:40:01   1202s]       delay calculator: calls=16986, total_wall_time=0.460s, mean_wall_time=0.027ms
[11/09 21:40:01   1202s]       legalizer: calls=9343, total_wall_time=0.118s, mean_wall_time=0.013ms
[11/09 21:40:01   1202s]       steiner router: calls=10452, total_wall_time=0.610s, mean_wall_time=0.058ms
[11/09 21:40:01   1202s]     Primary reporting skew groups after 'Reducing clock tree power 2':
[11/09 21:40:01   1202s]       skew_group clk/constraint: insertion delay [min=4.593, max=5.069, avg=4.821, sd=0.119], skew [0.476 vs 0.221*], 62.7% {4.725, 4.946} (wid=0.900 ws=0.867) (gid=5.034 gs=0.868)
[11/09 21:40:01   1202s]           min path sink: soc/soc_cpu_is_lui_auipc_jal_reg/CLK
[11/09 21:40:01   1202s]           max path sink: soc/soc_memory_sram_1/CLK
[11/09 21:40:01   1202s]     Skew group summary after 'Reducing clock tree power 2':
[11/09 21:40:01   1202s]       skew_group clk/constraint: insertion delay [min=4.593, max=5.069, avg=4.821, sd=0.119], skew [0.476 vs 0.221*], 62.7% {4.725, 4.946} (wid=0.900 ws=0.867) (gid=5.034 gs=0.868)
[11/09 21:40:01   1202s]     Legalizer API calls during this step: 1072 succeeded with high effort: 1072 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/09 21:40:01   1202s]   Reducing clock tree power 2 done. (took cpu=0:00:01.3 real=0:00:01.4)
[11/09 21:40:01   1202s]   Stage::Reducing Power done. (took cpu=0:00:01.6 real=0:00:01.6)
[11/09 21:40:01   1202s]   Stage::Balancing...
[11/09 21:40:01   1202s]   Approximately balancing fragments step...
[11/09 21:40:01   1202s]     Clock DAG hash before 'Approximately balancing fragments step': 2830755091917547832 8545971238092675044
[11/09 21:40:01   1202s]     CTS services accumulated run-time stats before 'Approximately balancing fragments step':
[11/09 21:40:01   1202s]       delay calculator: calls=16986, total_wall_time=0.460s, mean_wall_time=0.027ms
[11/09 21:40:01   1202s]       legalizer: calls=9343, total_wall_time=0.118s, mean_wall_time=0.013ms
[11/09 21:40:01   1202s]       steiner router: calls=10452, total_wall_time=0.610s, mean_wall_time=0.058ms
[11/09 21:40:01   1202s]     Resolve constraints - Approximately balancing fragments...
[11/09 21:40:01   1202s]     Resolving skew group constraints...
[11/09 21:40:01   1202s]       Solving LP: 1 skew groups; 2 fragments, 14 fraglets and 16 vertices; 95 variables and 300 constraints; tolerance 1
[11/09 21:40:01   1202s]     Resolving skew group constraints done.
[11/09 21:40:01   1202s]     Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/09 21:40:01   1202s]     Estimate delay to be added in balancing - Approximately balancing fragments...
[11/09 21:40:01   1202s]     Trial balancer estimated the amount of delay to be added in balancing: 1.992ns
[11/09 21:40:01   1202s]     Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 21:40:01   1202s]     Approximately balancing fragments...
[11/09 21:40:01   1202s]       Moving gates to improve sub-tree skew...
[11/09 21:40:01   1202s]         Clock DAG hash before 'Moving gates to improve sub-tree skew': 2830755091917547832 8545971238092675044
[11/09 21:40:01   1202s]         CTS services accumulated run-time stats before 'Moving gates to improve sub-tree skew':
[11/09 21:40:01   1202s]           delay calculator: calls=17014, total_wall_time=0.461s, mean_wall_time=0.027ms
[11/09 21:40:01   1202s]           legalizer: calls=9343, total_wall_time=0.118s, mean_wall_time=0.013ms
[11/09 21:40:01   1202s]           steiner router: calls=10480, total_wall_time=0.610s, mean_wall_time=0.058ms
[11/09 21:40:01   1202s]         Tried: 297 Succeeded: 0
[11/09 21:40:01   1202s]         Topology Tried: 0 Succeeded: 0
[11/09 21:40:01   1202s]         0 Succeeded with SS ratio
[11/09 21:40:01   1202s]         0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
[11/09 21:40:01   1202s]         Total reducing skew: 0 Average reducing skew for 0 nets : 0
[11/09 21:40:01   1202s]         Clock DAG stats after 'Moving gates to improve sub-tree skew':
[11/09 21:40:01   1202s]           cell counts      : b=293, i=1, icg=0, dcg=0, l=1, total=295
[11/09 21:40:01   1202s]           sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
[11/09 21:40:01   1202s]           misc counts      : r=1, pp=0
[11/09 21:40:01   1202s]           cell areas       : b=3215.968um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24210.554um^2
[11/09 21:40:01   1202s]           cell capacitance : b=0.338pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.360pF
[11/09 21:40:01   1202s]           sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
[11/09 21:40:01   1202s]           wire capacitance : top=0.000pF, trunk=2.123pF, leaf=2.319pF, total=4.441pF
[11/09 21:40:01   1202s]           wire lengths     : top=0.000um, trunk=12215.892um, leaf=12872.115um, total=25088.007um
[11/09 21:40:01   1202s]           hp wire lengths  : top=0.000um, trunk=11822.960um, leaf=10640.365um, total=22463.325um
[11/09 21:40:01   1202s]         Clock DAG net violations after 'Moving gates to improve sub-tree skew':
[11/09 21:40:01   1202s]           Remaining Transition : {count=6, worst=[8.066ns, 8.060ns, 2.032ns, 2.024ns, 1.393ns, 1.381ns]} avg=3.826ns sd=3.294ns sum=22.956ns
[11/09 21:40:01   1202s]         Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
[11/09 21:40:01   1202s]           Trunk : target=0.886ns count=99 avg=0.519ns sd=0.214ns min=0.000ns max=0.886ns {51 <= 0.532ns, 27 <= 0.709ns, 11 <= 0.797ns, 2 <= 0.842ns, 8 <= 0.886ns}
[11/09 21:40:01   1202s]           Leaf  : target=0.886ns count=197 avg=0.836ns sd=0.872ns min=0.224ns max=8.951ns {10 <= 0.532ns, 72 <= 0.709ns, 67 <= 0.797ns, 32 <= 0.842ns, 10 <= 0.886ns} {0 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
[11/09 21:40:01   1202s]         Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
[11/09 21:40:01   1202s]            Bufs: BUFX1: 293 
[11/09 21:40:01   1202s]            Invs: INVX2: 1 
[11/09 21:40:01   1202s]          Logics: pad_in: 1 
[11/09 21:40:01   1202s]         Clock DAG hash after 'Moving gates to improve sub-tree skew': 2830755091917547832 8545971238092675044
[11/09 21:40:01   1202s]         CTS services accumulated run-time stats after 'Moving gates to improve sub-tree skew':
[11/09 21:40:01   1202s]           delay calculator: calls=17014, total_wall_time=0.461s, mean_wall_time=0.027ms
[11/09 21:40:01   1202s]           legalizer: calls=9343, total_wall_time=0.118s, mean_wall_time=0.013ms
[11/09 21:40:01   1202s]           steiner router: calls=10480, total_wall_time=0.610s, mean_wall_time=0.058ms
[11/09 21:40:01   1202s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/09 21:40:01   1202s]       Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 21:40:01   1202s]       Approximately balancing fragments bottom up...
[11/09 21:40:01   1202s]         Clock DAG hash before 'Approximately balancing fragments bottom up': 2830755091917547832 8545971238092675044
[11/09 21:40:01   1202s]         CTS services accumulated run-time stats before 'Approximately balancing fragments bottom up':
[11/09 21:40:01   1202s]           delay calculator: calls=17014, total_wall_time=0.461s, mean_wall_time=0.027ms
[11/09 21:40:01   1202s]           legalizer: calls=9343, total_wall_time=0.118s, mean_wall_time=0.013ms
[11/09 21:40:01   1202s]           steiner router: calls=10480, total_wall_time=0.610s, mean_wall_time=0.058ms
[11/09 21:40:01   1202s]         bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
[11/09 21:40:01   1202s]         Clock DAG stats after 'Approximately balancing fragments bottom up':
[11/09 21:40:01   1202s]           cell counts      : b=305, i=1, icg=0, dcg=0, l=1, total=307
[11/09 21:40:01   1202s]           sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
[11/09 21:40:01   1202s]           misc counts      : r=1, pp=0
[11/09 21:40:01   1202s]           cell areas       : b=3347.680um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24342.266um^2
[11/09 21:40:01   1202s]           cell capacitance : b=0.352pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.373pF
[11/09 21:40:01   1202s]           sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
[11/09 21:40:01   1202s]           wire capacitance : top=0.000pF, trunk=2.150pF, leaf=2.319pF, total=4.469pF
[11/09 21:40:01   1202s]           wire lengths     : top=0.000um, trunk=12355.065um, leaf=12872.115um, total=25227.180um
[11/09 21:40:01   1202s]           hp wire lengths  : top=0.000um, trunk=12026.800um, leaf=10640.365um, total=22667.165um
[11/09 21:40:01   1202s]         Clock DAG net violations after 'Approximately balancing fragments bottom up':
[11/09 21:40:01   1202s]           Remaining Transition : {count=6, worst=[8.066ns, 8.060ns, 2.032ns, 2.024ns, 1.393ns, 1.381ns]} avg=3.826ns sd=3.294ns sum=22.956ns
[11/09 21:40:01   1202s]         Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[11/09 21:40:01   1202s]           Trunk : target=0.886ns count=111 avg=0.474ns sd=0.220ns min=0.000ns max=0.886ns {68 <= 0.532ns, 24 <= 0.709ns, 9 <= 0.797ns, 2 <= 0.842ns, 8 <= 0.886ns}
[11/09 21:40:01   1202s]           Leaf  : target=0.886ns count=197 avg=0.836ns sd=0.872ns min=0.224ns max=8.951ns {10 <= 0.532ns, 72 <= 0.709ns, 67 <= 0.797ns, 32 <= 0.842ns, 10 <= 0.886ns} {0 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
[11/09 21:40:01   1202s]         Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
[11/09 21:40:01   1202s]            Bufs: BUFX1: 305 
[11/09 21:40:01   1202s]            Invs: INVX2: 1 
[11/09 21:40:01   1202s]          Logics: pad_in: 1 
[11/09 21:40:01   1202s]         Clock DAG hash after 'Approximately balancing fragments bottom up': 1779400806141095772 7854859882181261620
[11/09 21:40:01   1202s]         CTS services accumulated run-time stats after 'Approximately balancing fragments bottom up':
[11/09 21:40:01   1202s]           delay calculator: calls=17756, total_wall_time=0.473s, mean_wall_time=0.027ms
[11/09 21:40:01   1202s]           legalizer: calls=9370, total_wall_time=0.119s, mean_wall_time=0.013ms
[11/09 21:40:01   1202s]           steiner router: calls=10627, total_wall_time=0.617s, mean_wall_time=0.058ms
[11/09 21:40:01   1202s]         Legalizer API calls during this step: 27 succeeded with high effort: 27 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/09 21:40:01   1202s]       Approximately balancing fragments bottom up done. (took cpu=0:00:00.2 real=0:00:00.2)
[11/09 21:40:01   1202s]       Approximately balancing fragments, wire and cell delays...
[11/09 21:40:01   1202s]       Approximately balancing fragments, wire and cell delays, iteration 1...
[11/09 21:40:01   1203s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[11/09 21:40:01   1203s]           cell counts      : b=325, i=1, icg=0, dcg=0, l=1, total=327
[11/09 21:40:01   1203s]           sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
[11/09 21:40:01   1203s]           misc counts      : r=1, pp=0
[11/09 21:40:01   1203s]           cell areas       : b=3567.200um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24561.786um^2
[11/09 21:40:01   1203s]           cell capacitance : b=0.375pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.396pF
[11/09 21:40:01   1203s]           sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
[11/09 21:40:01   1203s]           wire capacitance : top=0.000pF, trunk=2.280pF, leaf=2.318pF, total=4.598pF
[11/09 21:40:01   1203s]           wire lengths     : top=0.000um, trunk=13101.944um, leaf=12868.195um, total=25970.139um
[11/09 21:40:01   1203s]           hp wire lengths  : top=0.000um, trunk=12762.080um, leaf=10636.445um, total=23398.525um
[11/09 21:40:01   1203s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1:
[11/09 21:40:01   1203s]           Remaining Transition : {count=6, worst=[8.066ns, 8.060ns, 2.024ns, 2.010ns, 1.393ns, 1.381ns]} avg=3.822ns sd=3.297ns sum=22.934ns
[11/09 21:40:01   1203s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[11/09 21:40:01   1203s]           Trunk : target=0.886ns count=131 avg=0.431ns sd=0.226ns min=0.000ns max=0.884ns {89 <= 0.532ns, 24 <= 0.709ns, 10 <= 0.797ns, 2 <= 0.842ns, 6 <= 0.886ns}
[11/09 21:40:01   1203s]           Leaf  : target=0.886ns count=197 avg=0.836ns sd=0.872ns min=0.224ns max=8.951ns {10 <= 0.532ns, 72 <= 0.709ns, 67 <= 0.797ns, 32 <= 0.842ns, 10 <= 0.886ns} {0 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
[11/09 21:40:01   1203s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
[11/09 21:40:01   1203s]            Bufs: BUFX1: 325 
[11/09 21:40:01   1203s]            Invs: INVX2: 1 
[11/09 21:40:01   1203s]          Logics: pad_in: 1 
[11/09 21:40:01   1203s]         Clock DAG hash after Approximately balancing fragments, wire and cell delays, iteration 1: 9596174958075592432 15386585885869331949
[11/09 21:40:01   1203s]         CTS services accumulated run-time stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[11/09 21:40:01   1203s]           delay calculator: calls=20419, total_wall_time=0.512s, mean_wall_time=0.025ms
[11/09 21:40:01   1203s]           legalizer: calls=9845, total_wall_time=0.131s, mean_wall_time=0.013ms
[11/09 21:40:01   1203s]           steiner router: calls=11643, total_wall_time=0.662s, mean_wall_time=0.057ms
[11/09 21:40:01   1203s]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[11/09 21:40:01   1203s]       Approximately balancing fragments, wire and cell delays, iteration 2...
[11/09 21:40:01   1203s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 2:
[11/09 21:40:01   1203s]           cell counts      : b=325, i=1, icg=0, dcg=0, l=1, total=327
[11/09 21:40:01   1203s]           sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
[11/09 21:40:01   1203s]           misc counts      : r=1, pp=0
[11/09 21:40:01   1203s]           cell areas       : b=3567.200um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24561.786um^2
[11/09 21:40:01   1203s]           cell capacitance : b=0.375pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.396pF
[11/09 21:40:01   1203s]           sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
[11/09 21:40:01   1203s]           wire capacitance : top=0.000pF, trunk=2.280pF, leaf=2.318pF, total=4.598pF
[11/09 21:40:01   1203s]           wire lengths     : top=0.000um, trunk=13101.944um, leaf=12868.195um, total=25970.139um
[11/09 21:40:01   1203s]           hp wire lengths  : top=0.000um, trunk=12762.080um, leaf=10636.445um, total=23398.525um
[11/09 21:40:01   1203s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 2:
[11/09 21:40:01   1203s]           Remaining Transition : {count=6, worst=[8.066ns, 8.060ns, 2.024ns, 2.010ns, 1.393ns, 1.381ns]} avg=3.822ns sd=3.297ns sum=22.934ns
[11/09 21:40:01   1203s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 2:
[11/09 21:40:01   1203s]           Trunk : target=0.886ns count=131 avg=0.431ns sd=0.226ns min=0.000ns max=0.884ns {89 <= 0.532ns, 24 <= 0.709ns, 10 <= 0.797ns, 2 <= 0.842ns, 6 <= 0.886ns}
[11/09 21:40:01   1203s]           Leaf  : target=0.886ns count=197 avg=0.836ns sd=0.872ns min=0.224ns max=8.951ns {10 <= 0.532ns, 72 <= 0.709ns, 67 <= 0.797ns, 32 <= 0.842ns, 10 <= 0.886ns} {0 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
[11/09 21:40:01   1203s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 2 {count}:
[11/09 21:40:01   1203s]            Bufs: BUFX1: 325 
[11/09 21:40:01   1203s]            Invs: INVX2: 1 
[11/09 21:40:01   1203s]          Logics: pad_in: 1 
[11/09 21:40:01   1203s]         Clock DAG hash after Approximately balancing fragments, wire and cell delays, iteration 2: 9596174958075592432 15386585885869331949
[11/09 21:40:01   1203s]         CTS services accumulated run-time stats after Approximately balancing fragments, wire and cell delays, iteration 2:
[11/09 21:40:01   1203s]           delay calculator: calls=20419, total_wall_time=0.512s, mean_wall_time=0.025ms
[11/09 21:40:01   1203s]           legalizer: calls=9845, total_wall_time=0.131s, mean_wall_time=0.013ms
[11/09 21:40:01   1203s]           steiner router: calls=11643, total_wall_time=0.662s, mean_wall_time=0.057ms
[11/09 21:40:01   1203s]       Approximately balancing fragments, wire and cell delays, iteration 2 done.
[11/09 21:40:01   1203s]       Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.6 real=0:00:00.6)
[11/09 21:40:01   1203s]     Approximately balancing fragments done.
[11/09 21:40:02   1203s]     Clock DAG stats after 'Approximately balancing fragments step':
[11/09 21:40:02   1203s]       cell counts      : b=325, i=1, icg=0, dcg=0, l=1, total=327
[11/09 21:40:02   1203s]       sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
[11/09 21:40:02   1203s]       misc counts      : r=1, pp=0
[11/09 21:40:02   1203s]       cell areas       : b=3567.200um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24561.786um^2
[11/09 21:40:02   1203s]       cell capacitance : b=0.375pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.396pF
[11/09 21:40:02   1203s]       sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
[11/09 21:40:02   1203s]       wire capacitance : top=0.000pF, trunk=2.280pF, leaf=2.318pF, total=4.598pF
[11/09 21:40:02   1203s]       wire lengths     : top=0.000um, trunk=13101.944um, leaf=12868.195um, total=25970.139um
[11/09 21:40:02   1203s]       hp wire lengths  : top=0.000um, trunk=12762.080um, leaf=10636.445um, total=23398.525um
[11/09 21:40:02   1203s]     Clock DAG net violations after 'Approximately balancing fragments step':
[11/09 21:40:02   1203s]       Remaining Transition : {count=6, worst=[8.066ns, 8.060ns, 2.024ns, 2.010ns, 1.393ns, 1.381ns]} avg=3.822ns sd=3.297ns sum=22.934ns
[11/09 21:40:02   1203s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[11/09 21:40:02   1203s]       Trunk : target=0.886ns count=131 avg=0.431ns sd=0.226ns min=0.000ns max=0.884ns {89 <= 0.532ns, 24 <= 0.709ns, 10 <= 0.797ns, 2 <= 0.842ns, 6 <= 0.886ns}
[11/09 21:40:02   1203s]       Leaf  : target=0.886ns count=197 avg=0.836ns sd=0.872ns min=0.224ns max=8.951ns {10 <= 0.532ns, 72 <= 0.709ns, 67 <= 0.797ns, 32 <= 0.842ns, 10 <= 0.886ns} {0 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
[11/09 21:40:02   1203s]     Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
[11/09 21:40:02   1203s]        Bufs: BUFX1: 325 
[11/09 21:40:02   1203s]        Invs: INVX2: 1 
[11/09 21:40:02   1203s]      Logics: pad_in: 1 
[11/09 21:40:02   1203s]     Clock DAG hash after 'Approximately balancing fragments step': 9596174958075592432 15386585885869331949
[11/09 21:40:02   1203s]     CTS services accumulated run-time stats after 'Approximately balancing fragments step':
[11/09 21:40:02   1203s]       delay calculator: calls=20419, total_wall_time=0.512s, mean_wall_time=0.025ms
[11/09 21:40:02   1203s]       legalizer: calls=9845, total_wall_time=0.131s, mean_wall_time=0.013ms
[11/09 21:40:02   1203s]       steiner router: calls=11643, total_wall_time=0.662s, mean_wall_time=0.057ms
[11/09 21:40:02   1203s]     Legalizer API calls during this step: 502 succeeded with high effort: 502 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/09 21:40:02   1203s]   Approximately balancing fragments step done. (took cpu=0:00:00.9 real=0:00:00.9)
[11/09 21:40:02   1203s]   Clock DAG stats after Approximately balancing fragments:
[11/09 21:40:02   1203s]     cell counts      : b=325, i=1, icg=0, dcg=0, l=1, total=327
[11/09 21:40:02   1203s]     sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
[11/09 21:40:02   1203s]     misc counts      : r=1, pp=0
[11/09 21:40:02   1203s]     cell areas       : b=3567.200um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24561.786um^2
[11/09 21:40:02   1203s]     cell capacitance : b=0.375pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.396pF
[11/09 21:40:02   1203s]     sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
[11/09 21:40:02   1203s]     wire capacitance : top=0.000pF, trunk=2.280pF, leaf=2.318pF, total=4.598pF
[11/09 21:40:02   1203s]     wire lengths     : top=0.000um, trunk=13101.944um, leaf=12868.195um, total=25970.139um
[11/09 21:40:02   1203s]     hp wire lengths  : top=0.000um, trunk=12762.080um, leaf=10636.445um, total=23398.525um
[11/09 21:40:02   1203s]   Clock DAG net violations after Approximately balancing fragments:
[11/09 21:40:02   1203s]     Remaining Transition : {count=6, worst=[8.066ns, 8.060ns, 2.024ns, 2.010ns, 1.393ns, 1.381ns]} avg=3.822ns sd=3.297ns sum=22.934ns
[11/09 21:40:02   1203s]   Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[11/09 21:40:02   1203s]     Trunk : target=0.886ns count=131 avg=0.431ns sd=0.226ns min=0.000ns max=0.884ns {89 <= 0.532ns, 24 <= 0.709ns, 10 <= 0.797ns, 2 <= 0.842ns, 6 <= 0.886ns}
[11/09 21:40:02   1203s]     Leaf  : target=0.886ns count=197 avg=0.836ns sd=0.872ns min=0.224ns max=8.951ns {10 <= 0.532ns, 72 <= 0.709ns, 67 <= 0.797ns, 32 <= 0.842ns, 10 <= 0.886ns} {0 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
[11/09 21:40:02   1203s]   Clock DAG library cell distribution after Approximately balancing fragments {count}:
[11/09 21:40:02   1203s]      Bufs: BUFX1: 325 
[11/09 21:40:02   1203s]      Invs: INVX2: 1 
[11/09 21:40:02   1203s]    Logics: pad_in: 1 
[11/09 21:40:02   1203s]   Clock DAG hash after Approximately balancing fragments: 9596174958075592432 15386585885869331949
[11/09 21:40:02   1203s]   CTS services accumulated run-time stats after Approximately balancing fragments:
[11/09 21:40:02   1203s]     delay calculator: calls=20419, total_wall_time=0.512s, mean_wall_time=0.025ms
[11/09 21:40:02   1203s]     legalizer: calls=9845, total_wall_time=0.131s, mean_wall_time=0.013ms
[11/09 21:40:02   1203s]     steiner router: calls=11643, total_wall_time=0.662s, mean_wall_time=0.057ms
[11/09 21:40:02   1203s]   Primary reporting skew groups after Approximately balancing fragments:
[11/09 21:40:02   1203s]     skew_group clk/constraint: insertion delay [min=4.849, max=5.069], skew [0.220 vs 0.221]
[11/09 21:40:02   1203s]         min path sink: soc/soc_simpleuart_send_dummy_reg/CLK
[11/09 21:40:02   1203s]         max path sink: soc/soc_cpu_cpuregs_reg_2/CLKA
[11/09 21:40:02   1203s]   Skew group summary after Approximately balancing fragments:
[11/09 21:40:02   1203s]     skew_group clk/constraint: insertion delay [min=4.849, max=5.069], skew [0.220 vs 0.221]
[11/09 21:40:02   1203s]   Improving fragments clock skew...
[11/09 21:40:02   1203s]     Clock DAG hash before 'Improving fragments clock skew': 9596174958075592432 15386585885869331949
[11/09 21:40:02   1203s]     CTS services accumulated run-time stats before 'Improving fragments clock skew':
[11/09 21:40:02   1203s]       delay calculator: calls=20419, total_wall_time=0.512s, mean_wall_time=0.025ms
[11/09 21:40:02   1203s]       legalizer: calls=9845, total_wall_time=0.131s, mean_wall_time=0.013ms
[11/09 21:40:02   1203s]       steiner router: calls=11643, total_wall_time=0.662s, mean_wall_time=0.057ms
[11/09 21:40:02   1203s]     Clock DAG stats after 'Improving fragments clock skew':
[11/09 21:40:02   1203s]       cell counts      : b=325, i=1, icg=0, dcg=0, l=1, total=327
[11/09 21:40:02   1203s]       sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
[11/09 21:40:02   1203s]       misc counts      : r=1, pp=0
[11/09 21:40:02   1203s]       cell areas       : b=3567.200um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24561.786um^2
[11/09 21:40:02   1203s]       cell capacitance : b=0.375pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.396pF
[11/09 21:40:02   1203s]       sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
[11/09 21:40:02   1203s]       wire capacitance : top=0.000pF, trunk=2.280pF, leaf=2.318pF, total=4.598pF
[11/09 21:40:02   1203s]       wire lengths     : top=0.000um, trunk=13101.944um, leaf=12868.195um, total=25970.139um
[11/09 21:40:02   1203s]       hp wire lengths  : top=0.000um, trunk=12762.080um, leaf=10636.445um, total=23398.525um
[11/09 21:40:02   1203s]     Clock DAG net violations after 'Improving fragments clock skew':
[11/09 21:40:02   1203s]       Remaining Transition : {count=6, worst=[8.066ns, 8.060ns, 2.024ns, 2.010ns, 1.393ns, 1.381ns]} avg=3.822ns sd=3.297ns sum=22.934ns
[11/09 21:40:02   1203s]     Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[11/09 21:40:02   1203s]       Trunk : target=0.886ns count=131 avg=0.431ns sd=0.226ns min=0.000ns max=0.884ns {89 <= 0.532ns, 24 <= 0.709ns, 10 <= 0.797ns, 2 <= 0.842ns, 6 <= 0.886ns}
[11/09 21:40:02   1203s]       Leaf  : target=0.886ns count=197 avg=0.836ns sd=0.872ns min=0.224ns max=8.951ns {10 <= 0.532ns, 72 <= 0.709ns, 67 <= 0.797ns, 32 <= 0.842ns, 10 <= 0.886ns} {0 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
[11/09 21:40:02   1203s]     Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
[11/09 21:40:02   1203s]        Bufs: BUFX1: 325 
[11/09 21:40:02   1203s]        Invs: INVX2: 1 
[11/09 21:40:02   1203s]      Logics: pad_in: 1 
[11/09 21:40:02   1203s]     Clock DAG hash after 'Improving fragments clock skew': 9596174958075592432 15386585885869331949
[11/09 21:40:02   1203s]     CTS services accumulated run-time stats after 'Improving fragments clock skew':
[11/09 21:40:02   1203s]       delay calculator: calls=20419, total_wall_time=0.512s, mean_wall_time=0.025ms
[11/09 21:40:02   1203s]       legalizer: calls=9845, total_wall_time=0.131s, mean_wall_time=0.013ms
[11/09 21:40:02   1203s]       steiner router: calls=11643, total_wall_time=0.662s, mean_wall_time=0.057ms
[11/09 21:40:02   1203s]     Primary reporting skew groups after 'Improving fragments clock skew':
[11/09 21:40:02   1203s]       skew_group clk/constraint: insertion delay [min=4.849, max=5.069], skew [0.220 vs 0.221]
[11/09 21:40:02   1203s]           min path sink: soc/soc_simpleuart_send_dummy_reg/CLK
[11/09 21:40:02   1203s]           max path sink: soc/soc_cpu_cpuregs_reg_2/CLKA
[11/09 21:40:02   1203s]     Skew group summary after 'Improving fragments clock skew':
[11/09 21:40:02   1203s]       skew_group clk/constraint: insertion delay [min=4.849, max=5.069], skew [0.220 vs 0.221]
[11/09 21:40:02   1203s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/09 21:40:02   1203s]   Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 21:40:02   1203s]   Approximately balancing step...
[11/09 21:40:02   1203s]     Clock DAG hash before 'Approximately balancing step': 9596174958075592432 15386585885869331949
[11/09 21:40:02   1203s]     CTS services accumulated run-time stats before 'Approximately balancing step':
[11/09 21:40:02   1203s]       delay calculator: calls=20419, total_wall_time=0.512s, mean_wall_time=0.025ms
[11/09 21:40:02   1203s]       legalizer: calls=9845, total_wall_time=0.131s, mean_wall_time=0.013ms
[11/09 21:40:02   1203s]       steiner router: calls=11643, total_wall_time=0.662s, mean_wall_time=0.057ms
[11/09 21:40:02   1203s]     Resolve constraints - Approximately balancing...
[11/09 21:40:02   1203s]     Resolving skew group constraints...
[11/09 21:40:02   1203s]       Solving LP: 1 skew groups; 2 fragments, 16 fraglets and 18 vertices; 107 variables and 340 constraints; tolerance 1
[11/09 21:40:02   1203s]     Resolving skew group constraints done.
[11/09 21:40:02   1203s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/09 21:40:02   1203s]     Approximately balancing...
[11/09 21:40:02   1203s]       Approximately balancing, wire and cell delays...
[11/09 21:40:02   1203s]       Approximately balancing, wire and cell delays, iteration 1...
[11/09 21:40:02   1203s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[11/09 21:40:02   1203s]           cell counts      : b=325, i=1, icg=0, dcg=0, l=1, total=327
[11/09 21:40:02   1203s]           sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
[11/09 21:40:02   1203s]           misc counts      : r=1, pp=0
[11/09 21:40:02   1203s]           cell areas       : b=3567.200um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24561.786um^2
[11/09 21:40:02   1203s]           cell capacitance : b=0.375pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.396pF
[11/09 21:40:02   1203s]           sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
[11/09 21:40:02   1203s]           wire capacitance : top=0.000pF, trunk=2.280pF, leaf=2.318pF, total=4.598pF
[11/09 21:40:02   1203s]           wire lengths     : top=0.000um, trunk=13101.944um, leaf=12868.195um, total=25970.139um
[11/09 21:40:02   1203s]           hp wire lengths  : top=0.000um, trunk=12762.080um, leaf=10636.445um, total=23398.525um
[11/09 21:40:02   1203s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1:
[11/09 21:40:02   1203s]           Remaining Transition : {count=6, worst=[8.066ns, 8.060ns, 2.024ns, 2.010ns, 1.393ns, 1.381ns]} avg=3.822ns sd=3.297ns sum=22.934ns
[11/09 21:40:02   1203s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[11/09 21:40:02   1203s]           Trunk : target=0.886ns count=131 avg=0.431ns sd=0.226ns min=0.000ns max=0.884ns {89 <= 0.532ns, 24 <= 0.709ns, 10 <= 0.797ns, 2 <= 0.842ns, 6 <= 0.886ns}
[11/09 21:40:02   1203s]           Leaf  : target=0.886ns count=197 avg=0.836ns sd=0.872ns min=0.224ns max=8.951ns {10 <= 0.532ns, 72 <= 0.709ns, 67 <= 0.797ns, 32 <= 0.842ns, 10 <= 0.886ns} {0 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
[11/09 21:40:02   1203s]         Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
[11/09 21:40:02   1203s]            Bufs: BUFX1: 325 
[11/09 21:40:02   1203s]            Invs: INVX2: 1 
[11/09 21:40:02   1203s]          Logics: pad_in: 1 
[11/09 21:40:02   1203s]         Clock DAG hash after Approximately balancing, wire and cell delays, iteration 1: 9596174958075592432 15386585885869331949
[11/09 21:40:02   1203s]         CTS services accumulated run-time stats after Approximately balancing, wire and cell delays, iteration 1:
[11/09 21:40:02   1203s]           delay calculator: calls=20419, total_wall_time=0.512s, mean_wall_time=0.025ms
[11/09 21:40:02   1203s]           legalizer: calls=9845, total_wall_time=0.131s, mean_wall_time=0.013ms
[11/09 21:40:02   1203s]           steiner router: calls=11643, total_wall_time=0.662s, mean_wall_time=0.057ms
[11/09 21:40:02   1203s]       Approximately balancing, wire and cell delays, iteration 1 done.
[11/09 21:40:02   1203s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 21:40:02   1203s]     Approximately balancing done.
[11/09 21:40:02   1203s]     Clock DAG stats after 'Approximately balancing step':
[11/09 21:40:02   1203s]       cell counts      : b=325, i=1, icg=0, dcg=0, l=1, total=327
[11/09 21:40:02   1203s]       sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
[11/09 21:40:02   1203s]       misc counts      : r=1, pp=0
[11/09 21:40:02   1203s]       cell areas       : b=3567.200um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24561.786um^2
[11/09 21:40:02   1203s]       cell capacitance : b=0.375pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.396pF
[11/09 21:40:02   1203s]       sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
[11/09 21:40:02   1203s]       wire capacitance : top=0.000pF, trunk=2.280pF, leaf=2.318pF, total=4.598pF
[11/09 21:40:02   1203s]       wire lengths     : top=0.000um, trunk=13101.944um, leaf=12868.195um, total=25970.139um
[11/09 21:40:02   1203s]       hp wire lengths  : top=0.000um, trunk=12762.080um, leaf=10636.445um, total=23398.525um
[11/09 21:40:02   1203s]     Clock DAG net violations after 'Approximately balancing step':
[11/09 21:40:02   1203s]       Remaining Transition : {count=6, worst=[8.066ns, 8.060ns, 2.024ns, 2.010ns, 1.393ns, 1.381ns]} avg=3.822ns sd=3.297ns sum=22.934ns
[11/09 21:40:02   1203s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[11/09 21:40:02   1203s]       Trunk : target=0.886ns count=131 avg=0.431ns sd=0.226ns min=0.000ns max=0.884ns {89 <= 0.532ns, 24 <= 0.709ns, 10 <= 0.797ns, 2 <= 0.842ns, 6 <= 0.886ns}
[11/09 21:40:02   1203s]       Leaf  : target=0.886ns count=197 avg=0.836ns sd=0.872ns min=0.224ns max=8.951ns {10 <= 0.532ns, 72 <= 0.709ns, 67 <= 0.797ns, 32 <= 0.842ns, 10 <= 0.886ns} {0 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
[11/09 21:40:02   1203s]     Clock DAG library cell distribution after 'Approximately balancing step' {count}:
[11/09 21:40:02   1203s]        Bufs: BUFX1: 325 
[11/09 21:40:02   1203s]        Invs: INVX2: 1 
[11/09 21:40:02   1203s]      Logics: pad_in: 1 
[11/09 21:40:02   1203s]     Clock DAG hash after 'Approximately balancing step': 9596174958075592432 15386585885869331949
[11/09 21:40:02   1203s]     CTS services accumulated run-time stats after 'Approximately balancing step':
[11/09 21:40:02   1203s]       delay calculator: calls=20419, total_wall_time=0.512s, mean_wall_time=0.025ms
[11/09 21:40:02   1203s]       legalizer: calls=9845, total_wall_time=0.131s, mean_wall_time=0.013ms
[11/09 21:40:02   1203s]       steiner router: calls=11643, total_wall_time=0.662s, mean_wall_time=0.057ms
[11/09 21:40:02   1203s]     Primary reporting skew groups after 'Approximately balancing step':
[11/09 21:40:02   1203s]       skew_group clk/constraint: insertion delay [min=4.849, max=5.069], skew [0.220 vs 0.221]
[11/09 21:40:02   1203s]           min path sink: soc/soc_simpleuart_send_dummy_reg/CLK
[11/09 21:40:02   1203s]           max path sink: soc/soc_cpu_cpuregs_reg_2/CLKA
[11/09 21:40:02   1203s]     Skew group summary after 'Approximately balancing step':
[11/09 21:40:02   1203s]       skew_group clk/constraint: insertion delay [min=4.849, max=5.069], skew [0.220 vs 0.221]
[11/09 21:40:02   1203s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/09 21:40:02   1203s]   Approximately balancing step done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/09 21:40:02   1203s]   Fixing clock tree overload...
[11/09 21:40:02   1203s]     Clock DAG hash before 'Fixing clock tree overload': 9596174958075592432 15386585885869331949
[11/09 21:40:02   1203s]     CTS services accumulated run-time stats before 'Fixing clock tree overload':
[11/09 21:40:02   1203s]       delay calculator: calls=20419, total_wall_time=0.512s, mean_wall_time=0.025ms
[11/09 21:40:02   1203s]       legalizer: calls=9845, total_wall_time=0.131s, mean_wall_time=0.013ms
[11/09 21:40:02   1203s]       steiner router: calls=11643, total_wall_time=0.662s, mean_wall_time=0.057ms
[11/09 21:40:02   1203s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[11/09 21:40:02   1203s]     Clock DAG stats after 'Fixing clock tree overload':
[11/09 21:40:02   1203s]       cell counts      : b=325, i=1, icg=0, dcg=0, l=1, total=327
[11/09 21:40:02   1203s]       sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
[11/09 21:40:02   1203s]       misc counts      : r=1, pp=0
[11/09 21:40:02   1203s]       cell areas       : b=3567.200um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24561.786um^2
[11/09 21:40:02   1203s]       cell capacitance : b=0.375pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.396pF
[11/09 21:40:02   1203s]       sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
[11/09 21:40:02   1203s]       wire capacitance : top=0.000pF, trunk=2.280pF, leaf=2.318pF, total=4.598pF
[11/09 21:40:02   1203s]       wire lengths     : top=0.000um, trunk=13101.944um, leaf=12868.195um, total=25970.139um
[11/09 21:40:02   1203s]       hp wire lengths  : top=0.000um, trunk=12762.080um, leaf=10636.445um, total=23398.525um
[11/09 21:40:02   1203s]     Clock DAG net violations after 'Fixing clock tree overload':
[11/09 21:40:02   1203s]       Remaining Transition : {count=6, worst=[8.066ns, 8.060ns, 2.024ns, 2.010ns, 1.393ns, 1.381ns]} avg=3.822ns sd=3.297ns sum=22.934ns
[11/09 21:40:02   1203s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
[11/09 21:40:02   1203s]       Trunk : target=0.886ns count=131 avg=0.431ns sd=0.226ns min=0.000ns max=0.884ns {89 <= 0.532ns, 24 <= 0.709ns, 10 <= 0.797ns, 2 <= 0.842ns, 6 <= 0.886ns}
[11/09 21:40:02   1203s]       Leaf  : target=0.886ns count=197 avg=0.836ns sd=0.872ns min=0.224ns max=8.951ns {10 <= 0.532ns, 72 <= 0.709ns, 67 <= 0.797ns, 32 <= 0.842ns, 10 <= 0.886ns} {0 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
[11/09 21:40:02   1203s]     Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
[11/09 21:40:02   1203s]        Bufs: BUFX1: 325 
[11/09 21:40:02   1203s]        Invs: INVX2: 1 
[11/09 21:40:02   1203s]      Logics: pad_in: 1 
[11/09 21:40:02   1203s]     Clock DAG hash after 'Fixing clock tree overload': 9596174958075592432 15386585885869331949
[11/09 21:40:02   1203s]     CTS services accumulated run-time stats after 'Fixing clock tree overload':
[11/09 21:40:02   1203s]       delay calculator: calls=20419, total_wall_time=0.512s, mean_wall_time=0.025ms
[11/09 21:40:02   1203s]       legalizer: calls=9845, total_wall_time=0.131s, mean_wall_time=0.013ms
[11/09 21:40:02   1203s]       steiner router: calls=11643, total_wall_time=0.662s, mean_wall_time=0.057ms
[11/09 21:40:02   1203s]     Primary reporting skew groups after 'Fixing clock tree overload':
[11/09 21:40:02   1203s]       skew_group clk/constraint: insertion delay [min=4.849, max=5.069], skew [0.220 vs 0.221]
[11/09 21:40:02   1203s]           min path sink: soc/soc_simpleuart_send_dummy_reg/CLK
[11/09 21:40:02   1203s]           max path sink: soc/soc_cpu_cpuregs_reg_2/CLKA
[11/09 21:40:02   1203s]     Skew group summary after 'Fixing clock tree overload':
[11/09 21:40:02   1203s]       skew_group clk/constraint: insertion delay [min=4.849, max=5.069], skew [0.220 vs 0.221]
[11/09 21:40:02   1203s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/09 21:40:02   1203s]   Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 21:40:02   1203s]   Approximately balancing paths...
[11/09 21:40:02   1203s]     Clock DAG hash before 'Approximately balancing paths': 9596174958075592432 15386585885869331949
[11/09 21:40:02   1203s]     CTS services accumulated run-time stats before 'Approximately balancing paths':
[11/09 21:40:02   1203s]       delay calculator: calls=20419, total_wall_time=0.512s, mean_wall_time=0.025ms
[11/09 21:40:02   1203s]       legalizer: calls=9845, total_wall_time=0.131s, mean_wall_time=0.013ms
[11/09 21:40:02   1203s]       steiner router: calls=11643, total_wall_time=0.662s, mean_wall_time=0.057ms
[11/09 21:40:02   1203s]     Added 0 buffers.
[11/09 21:40:02   1203s]     Clock DAG stats after 'Approximately balancing paths':
[11/09 21:40:02   1203s]       cell counts      : b=325, i=1, icg=0, dcg=0, l=1, total=327
[11/09 21:40:02   1203s]       sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
[11/09 21:40:02   1203s]       misc counts      : r=1, pp=0
[11/09 21:40:02   1203s]       cell areas       : b=3567.200um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24561.786um^2
[11/09 21:40:02   1203s]       cell capacitance : b=0.375pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.396pF
[11/09 21:40:02   1203s]       sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
[11/09 21:40:02   1203s]       wire capacitance : top=0.000pF, trunk=2.280pF, leaf=2.318pF, total=4.598pF
[11/09 21:40:02   1203s]       wire lengths     : top=0.000um, trunk=13101.944um, leaf=12868.195um, total=25970.139um
[11/09 21:40:02   1203s]       hp wire lengths  : top=0.000um, trunk=12762.080um, leaf=10636.445um, total=23398.525um
[11/09 21:40:02   1203s]     Clock DAG net violations after 'Approximately balancing paths':
[11/09 21:40:02   1203s]       Remaining Transition : {count=6, worst=[8.066ns, 8.060ns, 2.024ns, 2.010ns, 1.393ns, 1.381ns]} avg=3.822ns sd=3.297ns sum=22.934ns
[11/09 21:40:02   1203s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[11/09 21:40:02   1203s]       Trunk : target=0.886ns count=131 avg=0.431ns sd=0.226ns min=0.000ns max=0.884ns {89 <= 0.532ns, 24 <= 0.709ns, 10 <= 0.797ns, 2 <= 0.842ns, 6 <= 0.886ns}
[11/09 21:40:02   1203s]       Leaf  : target=0.886ns count=197 avg=0.836ns sd=0.872ns min=0.224ns max=8.951ns {10 <= 0.532ns, 72 <= 0.709ns, 67 <= 0.797ns, 32 <= 0.842ns, 10 <= 0.886ns} {0 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
[11/09 21:40:02   1203s]     Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
[11/09 21:40:02   1203s]        Bufs: BUFX1: 325 
[11/09 21:40:02   1203s]        Invs: INVX2: 1 
[11/09 21:40:02   1203s]      Logics: pad_in: 1 
[11/09 21:40:02   1203s]     Clock DAG hash after 'Approximately balancing paths': 9596174958075592432 15386585885869331949
[11/09 21:40:02   1203s]     CTS services accumulated run-time stats after 'Approximately balancing paths':
[11/09 21:40:02   1203s]       delay calculator: calls=20419, total_wall_time=0.512s, mean_wall_time=0.025ms
[11/09 21:40:02   1203s]       legalizer: calls=9845, total_wall_time=0.131s, mean_wall_time=0.013ms
[11/09 21:40:02   1203s]       steiner router: calls=11643, total_wall_time=0.662s, mean_wall_time=0.057ms
[11/09 21:40:02   1203s]     Primary reporting skew groups after 'Approximately balancing paths':
[11/09 21:40:02   1203s]       skew_group clk/constraint: insertion delay [min=4.849, max=5.069, avg=4.961, sd=0.050], skew [0.220 vs 0.221], 100% {4.849, 5.069} (wid=0.900 ws=0.866) (gid=5.030 gs=0.865)
[11/09 21:40:02   1203s]           min path sink: soc/soc_simpleuart_send_dummy_reg/CLK
[11/09 21:40:02   1203s]           max path sink: soc/soc_cpu_cpuregs_reg_2/CLKA
[11/09 21:40:02   1203s]     Skew group summary after 'Approximately balancing paths':
[11/09 21:40:02   1203s]       skew_group clk/constraint: insertion delay [min=4.849, max=5.069, avg=4.961, sd=0.050], skew [0.220 vs 0.221], 100% {4.849, 5.069} (wid=0.900 ws=0.866) (gid=5.030 gs=0.865)
[11/09 21:40:02   1203s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/09 21:40:02   1203s]   Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 21:40:02   1203s]   Stage::Balancing done. (took cpu=0:00:01.1 real=0:00:01.1)
[11/09 21:40:02   1203s]   Stage::Polishing...
[11/09 21:40:02   1203s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner wc.
[11/09 21:40:02   1203s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
[11/09 21:40:02   1203s]   Clock tree timing engine global stage delay update for wc:setup.late...
[11/09 21:40:02   1203s]   Clock tree timing engine global stage delay update for wc:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/09 21:40:02   1203s]   Clock DAG stats before polishing:
[11/09 21:40:02   1203s]     cell counts      : b=325, i=1, icg=0, dcg=0, l=1, total=327
[11/09 21:40:02   1203s]     sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
[11/09 21:40:02   1203s]     misc counts      : r=1, pp=0
[11/09 21:40:02   1203s]     cell areas       : b=3567.200um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24561.786um^2
[11/09 21:40:02   1203s]     cell capacitance : b=0.375pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.396pF
[11/09 21:40:02   1203s]     sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
[11/09 21:40:02   1203s]     wire capacitance : top=0.000pF, trunk=2.280pF, leaf=2.318pF, total=4.598pF
[11/09 21:40:02   1203s]     wire lengths     : top=0.000um, trunk=13101.944um, leaf=12868.195um, total=25970.139um
[11/09 21:40:02   1203s]     hp wire lengths  : top=0.000um, trunk=12762.080um, leaf=10636.445um, total=23398.525um
[11/09 21:40:02   1203s]   Clock DAG net violations before polishing:
[11/09 21:40:02   1203s]     Remaining Transition : {count=6, worst=[8.066ns, 8.060ns, 2.024ns, 2.010ns, 1.393ns, 1.381ns]} avg=3.822ns sd=3.297ns sum=22.934ns
[11/09 21:40:02   1203s]   Clock DAG primary half-corner transition distribution before polishing:
[11/09 21:40:02   1203s]     Trunk : target=0.886ns count=131 avg=0.431ns sd=0.226ns min=0.000ns max=0.884ns {89 <= 0.532ns, 24 <= 0.709ns, 10 <= 0.797ns, 2 <= 0.842ns, 6 <= 0.886ns}
[11/09 21:40:02   1203s]     Leaf  : target=0.886ns count=197 avg=0.836ns sd=0.872ns min=0.224ns max=8.951ns {10 <= 0.532ns, 72 <= 0.709ns, 67 <= 0.797ns, 32 <= 0.842ns, 10 <= 0.886ns} {0 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
[11/09 21:40:02   1203s]   Clock DAG library cell distribution before polishing {count}:
[11/09 21:40:02   1203s]      Bufs: BUFX1: 325 
[11/09 21:40:02   1203s]      Invs: INVX2: 1 
[11/09 21:40:02   1203s]    Logics: pad_in: 1 
[11/09 21:40:02   1203s]   Clock DAG hash before polishing: 9596174958075592432 15386585885869331949
[11/09 21:40:02   1203s]   CTS services accumulated run-time stats before polishing:
[11/09 21:40:02   1203s]     delay calculator: calls=20747, total_wall_time=0.519s, mean_wall_time=0.025ms
[11/09 21:40:02   1203s]     legalizer: calls=9845, total_wall_time=0.131s, mean_wall_time=0.013ms
[11/09 21:40:02   1203s]     steiner router: calls=11971, total_wall_time=0.685s, mean_wall_time=0.057ms
[11/09 21:40:02   1203s]   Primary reporting skew groups before polishing:
[11/09 21:40:02   1203s]     skew_group clk/constraint: insertion delay [min=4.850, max=5.070], skew [0.221 vs 0.221]
[11/09 21:40:02   1203s]         min path sink: soc/soc_simpleuart_send_dummy_reg/CLK
[11/09 21:40:02   1203s]         max path sink: soc/soc_cpu_cpuregs_reg_2/CLKA
[11/09 21:40:02   1203s]   Skew group summary before polishing:
[11/09 21:40:02   1203s]     skew_group clk/constraint: insertion delay [min=4.850, max=5.070], skew [0.221 vs 0.221]
[11/09 21:40:02   1203s]   Merging balancing drivers for power...
[11/09 21:40:02   1203s]     Clock DAG hash before 'Merging balancing drivers for power': 9596174958075592432 15386585885869331949
[11/09 21:40:02   1203s]     CTS services accumulated run-time stats before 'Merging balancing drivers for power':
[11/09 21:40:02   1203s]       delay calculator: calls=20747, total_wall_time=0.519s, mean_wall_time=0.025ms
[11/09 21:40:02   1203s]       legalizer: calls=9845, total_wall_time=0.131s, mean_wall_time=0.013ms
[11/09 21:40:02   1203s]       steiner router: calls=11971, total_wall_time=0.685s, mean_wall_time=0.057ms
[11/09 21:40:02   1203s]     Tried: 329 Succeeded: 0
[11/09 21:40:02   1203s]     Clock DAG stats after 'Merging balancing drivers for power':
[11/09 21:40:02   1203s]       cell counts      : b=325, i=1, icg=0, dcg=0, l=1, total=327
[11/09 21:40:02   1203s]       sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
[11/09 21:40:02   1203s]       misc counts      : r=1, pp=0
[11/09 21:40:02   1203s]       cell areas       : b=3567.200um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24561.786um^2
[11/09 21:40:02   1203s]       cell capacitance : b=0.375pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.396pF
[11/09 21:40:02   1203s]       sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
[11/09 21:40:02   1203s]       wire capacitance : top=0.000pF, trunk=2.280pF, leaf=2.318pF, total=4.598pF
[11/09 21:40:02   1203s]       wire lengths     : top=0.000um, trunk=13101.944um, leaf=12868.195um, total=25970.139um
[11/09 21:40:02   1203s]       hp wire lengths  : top=0.000um, trunk=12762.080um, leaf=10636.445um, total=23398.525um
[11/09 21:40:02   1203s]     Clock DAG net violations after 'Merging balancing drivers for power':
[11/09 21:40:02   1203s]       Remaining Transition : {count=6, worst=[8.066ns, 8.060ns, 2.024ns, 2.010ns, 1.393ns, 1.381ns]} avg=3.822ns sd=3.297ns sum=22.934ns
[11/09 21:40:02   1203s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
[11/09 21:40:02   1203s]       Trunk : target=0.886ns count=131 avg=0.431ns sd=0.226ns min=0.000ns max=0.884ns {89 <= 0.532ns, 24 <= 0.709ns, 10 <= 0.797ns, 2 <= 0.842ns, 6 <= 0.886ns}
[11/09 21:40:02   1203s]       Leaf  : target=0.886ns count=197 avg=0.836ns sd=0.872ns min=0.224ns max=8.951ns {10 <= 0.532ns, 72 <= 0.709ns, 67 <= 0.797ns, 32 <= 0.842ns, 10 <= 0.886ns} {0 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
[11/09 21:40:02   1203s]     Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
[11/09 21:40:02   1203s]        Bufs: BUFX1: 325 
[11/09 21:40:02   1203s]        Invs: INVX2: 1 
[11/09 21:40:02   1203s]      Logics: pad_in: 1 
[11/09 21:40:02   1203s]     Clock DAG hash after 'Merging balancing drivers for power': 9596174958075592432 15386585885869331949
[11/09 21:40:02   1203s]     CTS services accumulated run-time stats after 'Merging balancing drivers for power':
[11/09 21:40:02   1203s]       delay calculator: calls=20933, total_wall_time=0.522s, mean_wall_time=0.025ms
[11/09 21:40:02   1203s]       legalizer: calls=9852, total_wall_time=0.131s, mean_wall_time=0.013ms
[11/09 21:40:02   1203s]       steiner router: calls=12006, total_wall_time=0.686s, mean_wall_time=0.057ms
[11/09 21:40:02   1203s]     Primary reporting skew groups after 'Merging balancing drivers for power':
[11/09 21:40:02   1203s]       skew_group clk/constraint: insertion delay [min=4.850, max=5.070], skew [0.221 vs 0.221]
[11/09 21:40:02   1203s]           min path sink: soc/soc_simpleuart_send_dummy_reg/CLK
[11/09 21:40:02   1203s]           max path sink: soc/soc_cpu_cpuregs_reg_2/CLKA
[11/09 21:40:02   1203s]     Skew group summary after 'Merging balancing drivers for power':
[11/09 21:40:02   1203s]       skew_group clk/constraint: insertion delay [min=4.850, max=5.070], skew [0.221 vs 0.221]
[11/09 21:40:02   1203s]     Legalizer API calls during this step: 7 succeeded with high effort: 7 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/09 21:40:02   1203s]   Merging balancing drivers for power done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/09 21:40:02   1203s]   Improving clock skew...
[11/09 21:40:02   1203s]     Clock DAG hash before 'Improving clock skew': 9596174958075592432 15386585885869331949
[11/09 21:40:02   1203s]     CTS services accumulated run-time stats before 'Improving clock skew':
[11/09 21:40:02   1203s]       delay calculator: calls=20933, total_wall_time=0.522s, mean_wall_time=0.025ms
[11/09 21:40:02   1203s]       legalizer: calls=9852, total_wall_time=0.131s, mean_wall_time=0.013ms
[11/09 21:40:02   1203s]       steiner router: calls=12006, total_wall_time=0.686s, mean_wall_time=0.057ms
[11/09 21:40:02   1203s]     Clock DAG stats after 'Improving clock skew':
[11/09 21:40:02   1203s]       cell counts      : b=325, i=1, icg=0, dcg=0, l=1, total=327
[11/09 21:40:02   1203s]       sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
[11/09 21:40:02   1203s]       misc counts      : r=1, pp=0
[11/09 21:40:02   1203s]       cell areas       : b=3567.200um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24561.786um^2
[11/09 21:40:02   1203s]       cell capacitance : b=0.375pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.396pF
[11/09 21:40:02   1203s]       sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
[11/09 21:40:02   1203s]       wire capacitance : top=0.000pF, trunk=2.280pF, leaf=2.318pF, total=4.598pF
[11/09 21:40:02   1203s]       wire lengths     : top=0.000um, trunk=13101.944um, leaf=12868.195um, total=25970.139um
[11/09 21:40:02   1203s]       hp wire lengths  : top=0.000um, trunk=12762.080um, leaf=10636.445um, total=23398.525um
[11/09 21:40:02   1203s]     Clock DAG net violations after 'Improving clock skew':
[11/09 21:40:02   1203s]       Remaining Transition : {count=6, worst=[8.066ns, 8.060ns, 2.024ns, 2.010ns, 1.393ns, 1.381ns]} avg=3.822ns sd=3.297ns sum=22.934ns
[11/09 21:40:02   1203s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[11/09 21:40:02   1203s]       Trunk : target=0.886ns count=131 avg=0.431ns sd=0.226ns min=0.000ns max=0.884ns {89 <= 0.532ns, 24 <= 0.709ns, 10 <= 0.797ns, 2 <= 0.842ns, 6 <= 0.886ns}
[11/09 21:40:02   1203s]       Leaf  : target=0.886ns count=197 avg=0.836ns sd=0.872ns min=0.224ns max=8.951ns {10 <= 0.532ns, 72 <= 0.709ns, 67 <= 0.797ns, 32 <= 0.842ns, 10 <= 0.886ns} {0 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
[11/09 21:40:02   1203s]     Clock DAG library cell distribution after 'Improving clock skew' {count}:
[11/09 21:40:02   1203s]        Bufs: BUFX1: 325 
[11/09 21:40:02   1203s]        Invs: INVX2: 1 
[11/09 21:40:02   1203s]      Logics: pad_in: 1 
[11/09 21:40:02   1203s]     Clock DAG hash after 'Improving clock skew': 9596174958075592432 15386585885869331949
[11/09 21:40:02   1203s]     CTS services accumulated run-time stats after 'Improving clock skew':
[11/09 21:40:02   1203s]       delay calculator: calls=20933, total_wall_time=0.522s, mean_wall_time=0.025ms
[11/09 21:40:02   1203s]       legalizer: calls=9852, total_wall_time=0.131s, mean_wall_time=0.013ms
[11/09 21:40:02   1203s]       steiner router: calls=12006, total_wall_time=0.686s, mean_wall_time=0.057ms
[11/09 21:40:02   1203s]     Primary reporting skew groups after 'Improving clock skew':
[11/09 21:40:02   1203s]       skew_group clk/constraint: insertion delay [min=4.850, max=5.070, avg=4.962, sd=0.050], skew [0.221 vs 0.221], 100% {4.850, 5.070} (wid=0.900 ws=0.866) (gid=5.030 gs=0.865)
[11/09 21:40:02   1203s]           min path sink: soc/soc_simpleuart_send_dummy_reg/CLK
[11/09 21:40:02   1203s]           max path sink: soc/soc_cpu_cpuregs_reg_2/CLKA
[11/09 21:40:02   1203s]     Skew group summary after 'Improving clock skew':
[11/09 21:40:02   1203s]       skew_group clk/constraint: insertion delay [min=4.850, max=5.070, avg=4.962, sd=0.050], skew [0.221 vs 0.221], 100% {4.850, 5.070} (wid=0.900 ws=0.866) (gid=5.030 gs=0.865)
[11/09 21:40:02   1203s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/09 21:40:02   1203s]   Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 21:40:02   1203s]   Moving gates to reduce wire capacitance...
[11/09 21:40:02   1203s]     Clock DAG hash before 'Moving gates to reduce wire capacitance': 9596174958075592432 15386585885869331949
[11/09 21:40:02   1203s]     CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance':
[11/09 21:40:02   1203s]       delay calculator: calls=20933, total_wall_time=0.522s, mean_wall_time=0.025ms
[11/09 21:40:02   1203s]       legalizer: calls=9852, total_wall_time=0.131s, mean_wall_time=0.013ms
[11/09 21:40:02   1203s]       steiner router: calls=12006, total_wall_time=0.686s, mean_wall_time=0.057ms
[11/09 21:40:02   1203s]     Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
[11/09 21:40:02   1203s]     Iteration 1...
[11/09 21:40:02   1203s]       Artificially removing short and long paths...
[11/09 21:40:02   1203s]         Clock DAG hash before 'Artificially removing short and long paths': 9596174958075592432 15386585885869331949
[11/09 21:40:02   1203s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[11/09 21:40:02   1203s]           delay calculator: calls=20933, total_wall_time=0.522s, mean_wall_time=0.025ms
[11/09 21:40:02   1203s]           legalizer: calls=9852, total_wall_time=0.131s, mean_wall_time=0.013ms
[11/09 21:40:02   1203s]           steiner router: calls=12006, total_wall_time=0.686s, mean_wall_time=0.057ms
[11/09 21:40:02   1203s]         For skew_group clk/constraint target band (4.850, 5.070)
[11/09 21:40:02   1203s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/09 21:40:02   1203s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 21:40:02   1203s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
[11/09 21:40:02   1203s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction': 9596174958075592432 15386585885869331949
[11/09 21:40:02   1203s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction':
[11/09 21:40:02   1203s]           delay calculator: calls=20933, total_wall_time=0.522s, mean_wall_time=0.025ms
[11/09 21:40:02   1203s]           legalizer: calls=9852, total_wall_time=0.131s, mean_wall_time=0.013ms
[11/09 21:40:02   1203s]           steiner router: calls=12006, total_wall_time=0.686s, mean_wall_time=0.057ms
[11/09 21:40:02   1203s]         Legalizer releasing space for clock trees
[11/09 21:40:02   1204s]         Legalizing clock trees...
[11/09 21:40:02   1204s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'clk_pad'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '90.000um' and height = '233.200um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[11/09 21:40:02   1204s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 21:40:02   1204s]         Legalizer API calls during this step: 2016 succeeded with high effort: 2016 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/09 21:40:02   1204s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.6 real=0:00:00.3)
[11/09 21:40:02   1204s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates...
[11/09 21:40:02   1204s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates': 11222424676766460018 4623036590271754783
[11/09 21:40:02   1204s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates':
[11/09 21:40:02   1204s]           delay calculator: calls=22758, total_wall_time=0.552s, mean_wall_time=0.024ms
[11/09 21:40:02   1204s]           legalizer: calls=11868, total_wall_time=0.153s, mean_wall_time=0.013ms
[11/09 21:40:02   1204s]           steiner router: calls=13030, total_wall_time=0.745s, mean_wall_time=0.057ms
[11/09 21:40:02   1204s]         Moving gates: 
[11/09 21:40:02   1204s]         Legalizer releasing space for clock trees
[11/09 21:40:02   1204s]         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[11/09 21:40:04   1206s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'clk_pad'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '90.000um' and height = '233.200um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[11/09 21:40:04   1206s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 21:40:04   1206s]         100% 
[11/09 21:40:04   1206s]         Legalizer API calls during this step: 4564 succeeded with high effort: 4564 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/09 21:40:04   1206s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:02.4 real=0:00:01.3)
[11/09 21:40:04   1206s]     Iteration 1 done.
[11/09 21:40:04   1206s]     Iteration 2...
[11/09 21:40:04   1206s]       Artificially removing short and long paths...
[11/09 21:40:04   1206s]         Clock DAG hash before 'Artificially removing short and long paths': 6796125172941881275 7038041772376292470
[11/09 21:40:04   1206s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[11/09 21:40:04   1206s]           delay calculator: calls=30242, total_wall_time=0.678s, mean_wall_time=0.022ms
[11/09 21:40:04   1206s]           legalizer: calls=16432, total_wall_time=0.217s, mean_wall_time=0.013ms
[11/09 21:40:04   1206s]           steiner router: calls=17410, total_wall_time=1.005s, mean_wall_time=0.058ms
[11/09 21:40:04   1206s]         For skew_group clk/constraint target band (4.836, 5.056)
[11/09 21:40:04   1206s]         For skew group clk/constraint, artificially shortened or lengthened 2 paths.
[11/09 21:40:04   1206s]         	The smallest offset applied was 0.007ns.
[11/09 21:40:04   1206s]         	The largest offset applied was 0.012ns.
[11/09 21:40:04   1206s]         
[11/09 21:40:04   1206s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/09 21:40:04   1206s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 21:40:04   1206s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
[11/09 21:40:04   1206s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 2: WireCapReduction': 6796125172941881275 7038041772376292470
[11/09 21:40:04   1206s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 2: WireCapReduction':
[11/09 21:40:04   1206s]           delay calculator: calls=30338, total_wall_time=0.680s, mean_wall_time=0.022ms
[11/09 21:40:04   1206s]           legalizer: calls=16432, total_wall_time=0.217s, mean_wall_time=0.013ms
[11/09 21:40:04   1206s]           steiner router: calls=17451, total_wall_time=1.007s, mean_wall_time=0.058ms
[11/09 21:40:04   1206s]         Legalizer releasing space for clock trees
[11/09 21:40:04   1207s]         Legalizing clock trees...
[11/09 21:40:04   1207s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'clk_pad'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '90.000um' and height = '233.200um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[11/09 21:40:04   1207s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 21:40:04   1207s]         Legalizer API calls during this step: 1801 succeeded with high effort: 1801 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/09 21:40:04   1207s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:00.7 real=0:00:00.4)
[11/09 21:40:04   1207s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates...
[11/09 21:40:04   1207s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 2: MoveGates': 8992609425518542115 14911564169220412462
[11/09 21:40:04   1207s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 2: MoveGates':
[11/09 21:40:04   1207s]           delay calculator: calls=32313, total_wall_time=0.713s, mean_wall_time=0.022ms
[11/09 21:40:04   1207s]           legalizer: calls=18233, total_wall_time=0.238s, mean_wall_time=0.013ms
[11/09 21:40:04   1207s]           steiner router: calls=18907, total_wall_time=1.093s, mean_wall_time=0.058ms
[11/09 21:40:04   1207s]         Moving gates: 
[11/09 21:40:04   1207s]         Legalizer releasing space for clock trees
[11/09 21:40:04   1207s]         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[11/09 21:40:05   1209s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'clk_pad'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '90.000um' and height = '233.200um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[11/09 21:40:05   1209s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 21:40:05   1209s]         100% 
[11/09 21:40:05   1209s]         Legalizer API calls during this step: 4564 succeeded with high effort: 4564 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/09 21:40:05   1209s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:02.1 real=0:00:01.1)
[11/09 21:40:05   1209s]       Reverting Artificially removing short and long paths...
[11/09 21:40:05   1209s]         Clock DAG hash before 'Reverting Artificially removing short and long paths': 4074681452666493089 12022629209740369220
[11/09 21:40:05   1209s]         CTS services accumulated run-time stats before 'Reverting Artificially removing short and long paths':
[11/09 21:40:05   1209s]           delay calculator: calls=38190, total_wall_time=0.814s, mean_wall_time=0.021ms
[11/09 21:40:05   1209s]           legalizer: calls=22797, total_wall_time=0.304s, mean_wall_time=0.013ms
[11/09 21:40:05   1209s]           steiner router: calls=23200, total_wall_time=1.347s, mean_wall_time=0.058ms
[11/09 21:40:05   1209s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/09 21:40:05   1209s]       Reverting Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 21:40:05   1209s]     Iteration 2 done.
[11/09 21:40:05   1209s]     Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
[11/09 21:40:05   1209s]     Clock DAG stats after 'Moving gates to reduce wire capacitance':
[11/09 21:40:05   1209s]       cell counts      : b=325, i=1, icg=0, dcg=0, l=1, total=327
[11/09 21:40:05   1209s]       sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
[11/09 21:40:05   1209s]       misc counts      : r=1, pp=0
[11/09 21:40:05   1209s]       cell areas       : b=3567.200um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24561.786um^2
[11/09 21:40:05   1209s]       cell capacitance : b=0.375pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.396pF
[11/09 21:40:05   1209s]       sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
[11/09 21:40:05   1209s]       wire capacitance : top=0.000pF, trunk=2.113pF, leaf=2.295pF, total=4.408pF
[11/09 21:40:05   1209s]       wire lengths     : top=0.000um, trunk=12128.378um, leaf=12761.579um, total=24889.957um
[11/09 21:40:05   1209s]       hp wire lengths  : top=0.000um, trunk=11970.800um, leaf=10883.125um, total=22853.925um
[11/09 21:40:05   1209s]     Clock DAG net violations after 'Moving gates to reduce wire capacitance':
[11/09 21:40:05   1209s]       Remaining Transition : {count=7, worst=[8.066ns, 8.060ns, 2.024ns, 1.993ns, 1.392ns, 1.381ns, 0.034ns]} avg=3.279ns sd=3.334ns sum=22.950ns
[11/09 21:40:05   1209s]     Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
[11/09 21:40:05   1209s]       Trunk : target=0.886ns count=131 avg=0.404ns sd=0.221ns min=0.000ns max=0.920ns {91 <= 0.532ns, 27 <= 0.709ns, 7 <= 0.797ns, 2 <= 0.842ns, 3 <= 0.886ns} {1 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 0 > 1.329ns}
[11/09 21:40:05   1209s]       Leaf  : target=0.886ns count=197 avg=0.833ns sd=0.872ns min=0.223ns max=8.951ns {10 <= 0.532ns, 67 <= 0.709ns, 81 <= 0.797ns, 26 <= 0.842ns, 7 <= 0.886ns} {0 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
[11/09 21:40:05   1209s]     Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
[11/09 21:40:05   1209s]        Bufs: BUFX1: 325 
[11/09 21:40:05   1209s]        Invs: INVX2: 1 
[11/09 21:40:05   1209s]      Logics: pad_in: 1 
[11/09 21:40:05   1209s]     Clock DAG hash after 'Moving gates to reduce wire capacitance': 4074681452666493089 12022629209740369220
[11/09 21:40:05   1209s]     CTS services accumulated run-time stats after 'Moving gates to reduce wire capacitance':
[11/09 21:40:05   1209s]       delay calculator: calls=38289, total_wall_time=0.816s, mean_wall_time=0.021ms
[11/09 21:40:05   1209s]       legalizer: calls=22797, total_wall_time=0.304s, mean_wall_time=0.013ms
[11/09 21:40:05   1209s]       steiner router: calls=23241, total_wall_time=1.349s, mean_wall_time=0.058ms
[11/09 21:40:05   1209s]     Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
[11/09 21:40:05   1209s]       skew_group clk/constraint: insertion delay [min=4.811, max=5.068, avg=4.892, sd=0.046], skew [0.258 vs 0.221*], 99.5% {4.824, 5.045} (wid=0.900 ws=0.866) (gid=5.004 gs=0.839)
[11/09 21:40:05   1209s]           min path sink: soc/iomem_rdata_reg[20]/CLK
[11/09 21:40:05   1209s]           max path sink: soc/soc_memory_sram_1/CLK
[11/09 21:40:05   1209s]     Skew group summary after 'Moving gates to reduce wire capacitance':
[11/09 21:40:05   1209s]       skew_group clk/constraint: insertion delay [min=4.811, max=5.068, avg=4.892, sd=0.046], skew [0.258 vs 0.221*], 99.5% {4.824, 5.045} (wid=0.900 ws=0.866) (gid=5.004 gs=0.839)
[11/09 21:40:05   1209s]     Legalizer API calls during this step: 12945 succeeded with high effort: 12945 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/09 21:40:05   1209s]   Moving gates to reduce wire capacitance done. (took cpu=0:00:05.9 real=0:00:03.2)
[11/09 21:40:05   1209s]   Reducing clock tree power 3...
[11/09 21:40:05   1209s]     Clock DAG hash before 'Reducing clock tree power 3': 4074681452666493089 12022629209740369220
[11/09 21:40:05   1209s]     CTS services accumulated run-time stats before 'Reducing clock tree power 3':
[11/09 21:40:05   1209s]       delay calculator: calls=38289, total_wall_time=0.816s, mean_wall_time=0.021ms
[11/09 21:40:05   1209s]       legalizer: calls=22797, total_wall_time=0.304s, mean_wall_time=0.013ms
[11/09 21:40:05   1209s]       steiner router: calls=23241, total_wall_time=1.349s, mean_wall_time=0.058ms
[11/09 21:40:05   1209s]     Artificially removing short and long paths...
[11/09 21:40:05   1209s]       Clock DAG hash before 'Artificially removing short and long paths': 4074681452666493089 12022629209740369220
[11/09 21:40:05   1209s]       CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[11/09 21:40:05   1209s]         delay calculator: calls=38289, total_wall_time=0.816s, mean_wall_time=0.021ms
[11/09 21:40:05   1209s]         legalizer: calls=22797, total_wall_time=0.304s, mean_wall_time=0.013ms
[11/09 21:40:05   1209s]         steiner router: calls=23241, total_wall_time=1.349s, mean_wall_time=0.058ms
[11/09 21:40:05   1209s]       For skew_group clk/constraint target band (4.824, 5.045)
[11/09 21:40:05   1209s]       For skew group clk/constraint, artificially shortened or lengthened 6 paths.
[11/09 21:40:05   1209s]       	The smallest offset applied was -0.014ns.
[11/09 21:40:05   1209s]       	The largest offset applied was 0.023ns.
[11/09 21:40:05   1209s]       
[11/09 21:40:05   1209s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/09 21:40:05   1209s]     Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 21:40:05   1209s]     Initial gate capacitance is (rise=6.167pF fall=6.011pF).
[11/09 21:40:05   1209s]     Resizing gates: 
[11/09 21:40:05   1209s]     Legalizer releasing space for clock trees
[11/09 21:40:05   1209s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[11/09 21:40:05   1209s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'clk_pad'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '90.000um' and height = '233.200um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[11/09 21:40:05   1209s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 21:40:05   1209s]     100% 
[11/09 21:40:05   1209s]     Reverting Artificially removing short and long paths...
[11/09 21:40:05   1209s]       Clock DAG hash before 'Reverting Artificially removing short and long paths': 4074681452666493089 12022629209740369220
[11/09 21:40:05   1209s]       CTS services accumulated run-time stats before 'Reverting Artificially removing short and long paths':
[11/09 21:40:05   1209s]         delay calculator: calls=38615, total_wall_time=0.822s, mean_wall_time=0.021ms
[11/09 21:40:05   1209s]         legalizer: calls=23449, total_wall_time=0.308s, mean_wall_time=0.013ms
[11/09 21:40:05   1209s]         steiner router: calls=23241, total_wall_time=1.349s, mean_wall_time=0.058ms
[11/09 21:40:05   1209s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/09 21:40:05   1209s]     Reverting Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 21:40:05   1209s]     Clock DAG stats after 'Reducing clock tree power 3':
[11/09 21:40:05   1209s]       cell counts      : b=325, i=1, icg=0, dcg=0, l=1, total=327
[11/09 21:40:05   1209s]       sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
[11/09 21:40:05   1209s]       misc counts      : r=1, pp=0
[11/09 21:40:05   1209s]       cell areas       : b=3567.200um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24561.786um^2
[11/09 21:40:05   1209s]       cell capacitance : b=0.375pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.396pF
[11/09 21:40:05   1209s]       sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
[11/09 21:40:05   1209s]       wire capacitance : top=0.000pF, trunk=2.113pF, leaf=2.295pF, total=4.408pF
[11/09 21:40:05   1209s]       wire lengths     : top=0.000um, trunk=12128.378um, leaf=12761.579um, total=24889.957um
[11/09 21:40:05   1209s]       hp wire lengths  : top=0.000um, trunk=11970.800um, leaf=10883.125um, total=22853.925um
[11/09 21:40:05   1209s]     Clock DAG net violations after 'Reducing clock tree power 3':
[11/09 21:40:05   1209s]       Remaining Transition : {count=7, worst=[8.066ns, 8.060ns, 2.024ns, 1.993ns, 1.392ns, 1.381ns, 0.034ns]} avg=3.279ns sd=3.334ns sum=22.950ns
[11/09 21:40:05   1209s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[11/09 21:40:05   1209s]       Trunk : target=0.886ns count=131 avg=0.404ns sd=0.221ns min=0.000ns max=0.920ns {91 <= 0.532ns, 27 <= 0.709ns, 7 <= 0.797ns, 2 <= 0.842ns, 3 <= 0.886ns} {1 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 0 > 1.329ns}
[11/09 21:40:05   1209s]       Leaf  : target=0.886ns count=197 avg=0.833ns sd=0.872ns min=0.223ns max=8.951ns {10 <= 0.532ns, 67 <= 0.709ns, 81 <= 0.797ns, 26 <= 0.842ns, 7 <= 0.886ns} {0 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
[11/09 21:40:05   1209s]     Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
[11/09 21:40:05   1209s]        Bufs: BUFX1: 325 
[11/09 21:40:05   1209s]        Invs: INVX2: 1 
[11/09 21:40:05   1209s]      Logics: pad_in: 1 
[11/09 21:40:05   1209s]     Clock DAG hash after 'Reducing clock tree power 3': 4074681452666493089 12022629209740369220
[11/09 21:40:05   1209s]     CTS services accumulated run-time stats after 'Reducing clock tree power 3':
[11/09 21:40:05   1209s]       delay calculator: calls=38615, total_wall_time=0.822s, mean_wall_time=0.021ms
[11/09 21:40:05   1209s]       legalizer: calls=23449, total_wall_time=0.308s, mean_wall_time=0.013ms
[11/09 21:40:05   1209s]       steiner router: calls=23241, total_wall_time=1.349s, mean_wall_time=0.058ms
[11/09 21:40:05   1209s]     Primary reporting skew groups after 'Reducing clock tree power 3':
[11/09 21:40:05   1209s]       skew_group clk/constraint: insertion delay [min=4.811, max=5.068, avg=4.892, sd=0.046], skew [0.258 vs 0.221*], 99.5% {4.824, 5.045} (wid=0.900 ws=0.866) (gid=5.004 gs=0.839)
[11/09 21:40:05   1209s]           min path sink: soc/iomem_rdata_reg[20]/CLK
[11/09 21:40:05   1209s]           max path sink: soc/soc_memory_sram_1/CLK
[11/09 21:40:05   1209s]     Skew group summary after 'Reducing clock tree power 3':
[11/09 21:40:05   1209s]       skew_group clk/constraint: insertion delay [min=4.811, max=5.068, avg=4.892, sd=0.046], skew [0.258 vs 0.221*], 99.5% {4.824, 5.045} (wid=0.900 ws=0.866) (gid=5.004 gs=0.839)
[11/09 21:40:05   1209s]     Legalizer API calls during this step: 652 succeeded with high effort: 652 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/09 21:40:05   1209s]   Reducing clock tree power 3 done. (took cpu=0:00:00.2 real=0:00:00.1)
[11/09 21:40:05   1209s]   Improving insertion delay...
[11/09 21:40:05   1209s]     Clock DAG hash before 'Improving insertion delay': 4074681452666493089 12022629209740369220
[11/09 21:40:05   1209s]     CTS services accumulated run-time stats before 'Improving insertion delay':
[11/09 21:40:05   1209s]       delay calculator: calls=38615, total_wall_time=0.822s, mean_wall_time=0.021ms
[11/09 21:40:05   1209s]       legalizer: calls=23449, total_wall_time=0.308s, mean_wall_time=0.013ms
[11/09 21:40:05   1209s]       steiner router: calls=23241, total_wall_time=1.349s, mean_wall_time=0.058ms
[11/09 21:40:05   1209s]     Clock DAG stats after 'Improving insertion delay':
[11/09 21:40:05   1209s]       cell counts      : b=325, i=1, icg=0, dcg=0, l=1, total=327
[11/09 21:40:05   1209s]       sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
[11/09 21:40:05   1209s]       misc counts      : r=1, pp=0
[11/09 21:40:05   1209s]       cell areas       : b=3567.200um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24561.786um^2
[11/09 21:40:05   1209s]       cell capacitance : b=0.375pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.396pF
[11/09 21:40:05   1209s]       sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
[11/09 21:40:05   1209s]       wire capacitance : top=0.000pF, trunk=2.113pF, leaf=2.295pF, total=4.408pF
[11/09 21:40:05   1209s]       wire lengths     : top=0.000um, trunk=12128.378um, leaf=12761.579um, total=24889.957um
[11/09 21:40:05   1209s]       hp wire lengths  : top=0.000um, trunk=11970.800um, leaf=10883.125um, total=22853.925um
[11/09 21:40:05   1209s]     Clock DAG net violations after 'Improving insertion delay':
[11/09 21:40:05   1209s]       Remaining Transition : {count=7, worst=[8.066ns, 8.060ns, 2.024ns, 1.993ns, 1.392ns, 1.381ns, 0.034ns]} avg=3.279ns sd=3.334ns sum=22.950ns
[11/09 21:40:05   1209s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[11/09 21:40:05   1209s]       Trunk : target=0.886ns count=131 avg=0.404ns sd=0.221ns min=0.000ns max=0.920ns {91 <= 0.532ns, 27 <= 0.709ns, 7 <= 0.797ns, 2 <= 0.842ns, 3 <= 0.886ns} {1 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 0 > 1.329ns}
[11/09 21:40:05   1209s]       Leaf  : target=0.886ns count=197 avg=0.833ns sd=0.872ns min=0.223ns max=8.951ns {10 <= 0.532ns, 67 <= 0.709ns, 81 <= 0.797ns, 26 <= 0.842ns, 7 <= 0.886ns} {0 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
[11/09 21:40:05   1209s]     Clock DAG library cell distribution after 'Improving insertion delay' {count}:
[11/09 21:40:05   1209s]        Bufs: BUFX1: 325 
[11/09 21:40:05   1209s]        Invs: INVX2: 1 
[11/09 21:40:05   1209s]      Logics: pad_in: 1 
[11/09 21:40:05   1209s]     Clock DAG hash after 'Improving insertion delay': 4074681452666493089 12022629209740369220
[11/09 21:40:05   1209s]     CTS services accumulated run-time stats after 'Improving insertion delay':
[11/09 21:40:05   1209s]       delay calculator: calls=38615, total_wall_time=0.822s, mean_wall_time=0.021ms
[11/09 21:40:05   1209s]       legalizer: calls=23449, total_wall_time=0.308s, mean_wall_time=0.013ms
[11/09 21:40:05   1209s]       steiner router: calls=23241, total_wall_time=1.349s, mean_wall_time=0.058ms
[11/09 21:40:05   1209s]     Primary reporting skew groups after 'Improving insertion delay':
[11/09 21:40:05   1209s]       skew_group clk/constraint: insertion delay [min=4.811, max=5.068, avg=4.892, sd=0.046], skew [0.258 vs 0.221*], 99.5% {4.824, 5.045} (wid=0.900 ws=0.866) (gid=5.004 gs=0.839)
[11/09 21:40:05   1209s]           min path sink: soc/iomem_rdata_reg[20]/CLK
[11/09 21:40:05   1209s]           max path sink: soc/soc_memory_sram_1/CLK
[11/09 21:40:05   1209s]     Skew group summary after 'Improving insertion delay':
[11/09 21:40:05   1209s]       skew_group clk/constraint: insertion delay [min=4.811, max=5.068, avg=4.892, sd=0.046], skew [0.258 vs 0.221*], 99.5% {4.824, 5.045} (wid=0.900 ws=0.866) (gid=5.004 gs=0.839)
[11/09 21:40:05   1209s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/09 21:40:05   1209s]   Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 21:40:05   1209s]   Wire Opt OverFix...
[11/09 21:40:05   1209s]     Clock DAG hash before 'Wire Opt OverFix': 4074681452666493089 12022629209740369220
[11/09 21:40:05   1209s]     CTS services accumulated run-time stats before 'Wire Opt OverFix':
[11/09 21:40:05   1209s]       delay calculator: calls=38615, total_wall_time=0.822s, mean_wall_time=0.021ms
[11/09 21:40:05   1209s]       legalizer: calls=23449, total_wall_time=0.308s, mean_wall_time=0.013ms
[11/09 21:40:05   1209s]       steiner router: calls=23241, total_wall_time=1.349s, mean_wall_time=0.058ms
[11/09 21:40:05   1209s]     Wire Reduction extra effort...
[11/09 21:40:05   1209s]       Clock DAG hash before 'Wire Reduction extra effort': 4074681452666493089 12022629209740369220
[11/09 21:40:05   1209s]       CTS services accumulated run-time stats before 'Wire Reduction extra effort':
[11/09 21:40:05   1209s]         delay calculator: calls=38615, total_wall_time=0.822s, mean_wall_time=0.021ms
[11/09 21:40:05   1209s]         legalizer: calls=23449, total_wall_time=0.308s, mean_wall_time=0.013ms
[11/09 21:40:05   1209s]         steiner router: calls=23241, total_wall_time=1.349s, mean_wall_time=0.058ms
[11/09 21:40:05   1209s]       Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
[11/09 21:40:05   1209s]       Artificially removing short and long paths...
[11/09 21:40:05   1209s]         Clock DAG hash before 'Artificially removing short and long paths': 4074681452666493089 12022629209740369220
[11/09 21:40:05   1209s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[11/09 21:40:05   1209s]           delay calculator: calls=38615, total_wall_time=0.822s, mean_wall_time=0.021ms
[11/09 21:40:05   1209s]           legalizer: calls=23449, total_wall_time=0.308s, mean_wall_time=0.013ms
[11/09 21:40:05   1209s]           steiner router: calls=23241, total_wall_time=1.349s, mean_wall_time=0.058ms
[11/09 21:40:05   1209s]         For skew_group clk/constraint target band (4.824, 5.045)
[11/09 21:40:05   1209s]         For skew group clk/constraint, artificially shortened or lengthened 6 paths.
[11/09 21:40:05   1209s]         	The smallest offset applied was -0.014ns.
[11/09 21:40:05   1209s]         	The largest offset applied was 0.023ns.
[11/09 21:40:05   1209s]         
[11/09 21:40:05   1209s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/09 21:40:05   1209s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 21:40:05   1209s]       Global shorten wires A0...
[11/09 21:40:05   1209s]         Clock DAG hash before 'Global shorten wires A0': 4074681452666493089 12022629209740369220
[11/09 21:40:05   1209s]         CTS services accumulated run-time stats before 'Global shorten wires A0':
[11/09 21:40:05   1209s]           delay calculator: calls=38615, total_wall_time=0.822s, mean_wall_time=0.021ms
[11/09 21:40:05   1209s]           legalizer: calls=23449, total_wall_time=0.308s, mean_wall_time=0.013ms
[11/09 21:40:05   1209s]           steiner router: calls=23241, total_wall_time=1.349s, mean_wall_time=0.058ms
[11/09 21:40:05   1209s]         Legalizer API calls during this step: 437 succeeded with high effort: 437 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/09 21:40:05   1209s]       Global shorten wires A0 done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/09 21:40:05   1209s]       Move For Wirelength - core...
[11/09 21:40:05   1209s]         Clock DAG hash before 'Move For Wirelength - core': 4074681452666493089 12022629209740369220
[11/09 21:40:05   1209s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[11/09 21:40:05   1209s]           delay calculator: calls=38814, total_wall_time=0.825s, mean_wall_time=0.021ms
[11/09 21:40:05   1209s]           legalizer: calls=23886, total_wall_time=0.314s, mean_wall_time=0.013ms
[11/09 21:40:05   1209s]           steiner router: calls=23307, total_wall_time=1.352s, mean_wall_time=0.058ms
[11/09 21:40:06   1210s]         Move for wirelength. considered=328, filtered=328, permitted=326, cannotCompute=44, computed=282, moveTooSmall=723, resolved=0, predictFail=91, currentlyIllegal=0, legalizationFail=12, legalizedMoveTooSmall=51, ignoredLeafDriver=0, worse=688, accepted=33
[11/09 21:40:06   1210s]         Max accepted move=29.120um, total accepted move=341.040um, average move=10.335um
[11/09 21:40:07   1211s]         Move for wirelength. considered=328, filtered=328, permitted=326, cannotCompute=47, computed=279, moveTooSmall=744, resolved=0, predictFail=90, currentlyIllegal=0, legalizationFail=14, legalizedMoveTooSmall=58, ignoredLeafDriver=0, worse=719, accepted=6
[11/09 21:40:07   1211s]         Max accepted move=14.000um, total accepted move=41.440um, average move=6.907um
[11/09 21:40:07   1211s]         Move for wirelength. considered=328, filtered=328, permitted=326, cannotCompute=50, computed=276, moveTooSmall=756, resolved=0, predictFail=93, currentlyIllegal=0, legalizationFail=13, legalizedMoveTooSmall=60, ignoredLeafDriver=0, worse=719, accepted=2
[11/09 21:40:07   1211s]         Max accepted move=7.840um, total accepted move=12.320um, average move=6.160um
[11/09 21:40:07   1211s]         Legalizer API calls during this step: 2649 succeeded with high effort: 2649 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/09 21:40:07   1211s]       Move For Wirelength - core done. (took cpu=0:00:02.0 real=0:00:02.0)
[11/09 21:40:07   1211s]       Global shorten wires A1...
[11/09 21:40:07   1211s]         Clock DAG hash before 'Global shorten wires A1': 5343559458568877159 8683548238276784082
[11/09 21:40:07   1211s]         CTS services accumulated run-time stats before 'Global shorten wires A1':
[11/09 21:40:07   1211s]           delay calculator: calls=44935, total_wall_time=0.933s, mean_wall_time=0.021ms
[11/09 21:40:07   1211s]           legalizer: calls=26535, total_wall_time=0.369s, mean_wall_time=0.014ms
[11/09 21:40:07   1211s]           steiner router: calls=29179, total_wall_time=1.674s, mean_wall_time=0.057ms
[11/09 21:40:07   1211s]         Legalizer API calls during this step: 443 succeeded with high effort: 443 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/09 21:40:07   1211s]       Global shorten wires A1 done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/09 21:40:07   1211s]       Move For Wirelength - core...
[11/09 21:40:07   1211s]         Clock DAG hash before 'Move For Wirelength - core': 5343559458568877159 8683548238276784082
[11/09 21:40:07   1211s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[11/09 21:40:07   1211s]           delay calculator: calls=45121, total_wall_time=0.935s, mean_wall_time=0.021ms
[11/09 21:40:07   1211s]           legalizer: calls=26978, total_wall_time=0.375s, mean_wall_time=0.014ms
[11/09 21:40:07   1211s]           steiner router: calls=29243, total_wall_time=1.677s, mean_wall_time=0.057ms
[11/09 21:40:07   1211s]         Move for wirelength. considered=328, filtered=328, permitted=326, cannotCompute=302, computed=24, moveTooSmall=496, resolved=0, predictFail=1, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=2, ignoredLeafDriver=0, worse=34, accepted=0
[11/09 21:40:07   1211s]         Max accepted move=0.000um, total accepted move=0.000um
[11/09 21:40:07   1211s]         Legalizer API calls during this step: 37 succeeded with high effort: 37 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/09 21:40:07   1211s]       Move For Wirelength - core done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/09 21:40:07   1211s]       Global shorten wires B...
[11/09 21:40:07   1211s]         Clock DAG hash before 'Global shorten wires B': 5343559458568877159 8683548238276784082
[11/09 21:40:07   1211s]         CTS services accumulated run-time stats before 'Global shorten wires B':
[11/09 21:40:07   1211s]           delay calculator: calls=45374, total_wall_time=0.939s, mean_wall_time=0.021ms
[11/09 21:40:07   1211s]           legalizer: calls=27015, total_wall_time=0.376s, mean_wall_time=0.014ms
[11/09 21:40:07   1211s]           steiner router: calls=29355, total_wall_time=1.683s, mean_wall_time=0.057ms
[11/09 21:40:08   1212s]         Legalizer API calls during this step: 1393 succeeded with high effort: 1393 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/09 21:40:08   1212s]       Global shorten wires B done. (took cpu=0:00:00.2 real=0:00:00.2)
[11/09 21:40:08   1212s]       Move For Wirelength - branch...
[11/09 21:40:08   1212s]         Clock DAG hash before 'Move For Wirelength - branch': 17810109569692447090 5746957418898595471
[11/09 21:40:08   1212s]         CTS services accumulated run-time stats before 'Move For Wirelength - branch':
[11/09 21:40:08   1212s]           delay calculator: calls=45916, total_wall_time=0.948s, mean_wall_time=0.021ms
[11/09 21:40:08   1212s]           legalizer: calls=28408, total_wall_time=0.394s, mean_wall_time=0.014ms
[11/09 21:40:08   1212s]           steiner router: calls=29845, total_wall_time=1.711s, mean_wall_time=0.057ms
[11/09 21:40:08   1212s]         Move for wirelength. considered=328, filtered=328, permitted=326, cannotCompute=0, computed=326, moveTooSmall=0, resolved=0, predictFail=2, currentlyIllegal=0, legalizationFail=4, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=347, accepted=12
[11/09 21:40:08   1212s]         Max accepted move=3.360um, total accepted move=19.040um, average move=1.587um
[11/09 21:40:08   1212s]         Move for wirelength. considered=328, filtered=328, permitted=326, cannotCompute=313, computed=13, moveTooSmall=0, resolved=0, predictFail=507, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=12, accepted=0
[11/09 21:40:08   1212s]         Max accepted move=0.000um, total accepted move=0.000um
[11/09 21:40:08   1212s]         Legalizer API calls during this step: 378 succeeded with high effort: 378 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/09 21:40:08   1212s]       Move For Wirelength - branch done. (took cpu=0:00:00.2 real=0:00:00.2)
[11/09 21:40:08   1212s]       Reverting Artificially removing short and long paths...
[11/09 21:40:08   1212s]         Clock DAG hash before 'Reverting Artificially removing short and long paths': 11476588975724730694 13014547205040286083
[11/09 21:40:08   1212s]         CTS services accumulated run-time stats before 'Reverting Artificially removing short and long paths':
[11/09 21:40:08   1212s]           delay calculator: calls=46345, total_wall_time=0.955s, mean_wall_time=0.021ms
[11/09 21:40:08   1212s]           legalizer: calls=28786, total_wall_time=0.399s, mean_wall_time=0.014ms
[11/09 21:40:08   1212s]           steiner router: calls=30059, total_wall_time=1.722s, mean_wall_time=0.057ms
[11/09 21:40:08   1212s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/09 21:40:08   1212s]       Reverting Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 21:40:08   1212s]       Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
[11/09 21:40:08   1212s]       Clock DAG stats after 'Wire Reduction extra effort':
[11/09 21:40:08   1212s]         cell counts      : b=325, i=1, icg=0, dcg=0, l=1, total=327
[11/09 21:40:08   1212s]         sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
[11/09 21:40:08   1212s]         misc counts      : r=1, pp=0
[11/09 21:40:08   1212s]         cell areas       : b=3567.200um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24561.786um^2
[11/09 21:40:08   1212s]         cell capacitance : b=0.375pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.396pF
[11/09 21:40:08   1212s]         sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
[11/09 21:40:08   1212s]         wire capacitance : top=0.000pF, trunk=2.090pF, leaf=2.296pF, total=4.387pF
[11/09 21:40:08   1212s]         wire lengths     : top=0.000um, trunk=11992.900um, leaf=12765.937um, total=24758.838um
[11/09 21:40:08   1212s]         hp wire lengths  : top=0.000um, trunk=11913.680um, leaf=10920.085um, total=22833.765um
[11/09 21:40:08   1212s]       Clock DAG net violations after 'Wire Reduction extra effort':
[11/09 21:40:08   1212s]         Remaining Transition : {count=7, worst=[8.066ns, 8.060ns, 2.024ns, 1.993ns, 1.392ns, 1.381ns, 0.034ns]} avg=3.279ns sd=3.334ns sum=22.950ns
[11/09 21:40:08   1212s]       Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
[11/09 21:40:08   1212s]         Trunk : target=0.886ns count=131 avg=0.400ns sd=0.217ns min=0.000ns max=0.920ns {95 <= 0.532ns, 23 <= 0.709ns, 7 <= 0.797ns, 2 <= 0.842ns, 3 <= 0.886ns} {1 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 0 > 1.329ns}
[11/09 21:40:08   1212s]         Leaf  : target=0.886ns count=197 avg=0.833ns sd=0.872ns min=0.223ns max=8.951ns {10 <= 0.532ns, 66 <= 0.709ns, 81 <= 0.797ns, 26 <= 0.842ns, 8 <= 0.886ns} {0 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
[11/09 21:40:08   1212s]       Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
[11/09 21:40:08   1212s]          Bufs: BUFX1: 325 
[11/09 21:40:08   1212s]          Invs: INVX2: 1 
[11/09 21:40:08   1212s]        Logics: pad_in: 1 
[11/09 21:40:08   1212s]       Clock DAG hash after 'Wire Reduction extra effort': 11476588975724730694 13014547205040286083
[11/09 21:40:08   1212s]       CTS services accumulated run-time stats after 'Wire Reduction extra effort':
[11/09 21:40:08   1212s]         delay calculator: calls=46345, total_wall_time=0.955s, mean_wall_time=0.021ms
[11/09 21:40:08   1212s]         legalizer: calls=28786, total_wall_time=0.399s, mean_wall_time=0.014ms
[11/09 21:40:08   1212s]         steiner router: calls=30059, total_wall_time=1.722s, mean_wall_time=0.057ms
[11/09 21:40:08   1212s]       Primary reporting skew groups after 'Wire Reduction extra effort':
[11/09 21:40:08   1212s]         skew_group clk/constraint: insertion delay [min=4.817, max=5.068, avg=4.889, sd=0.049], skew [0.252 vs 0.221*], 99.8% {4.817, 5.038} (wid=0.900 ws=0.866) (gid=4.997 gs=0.832)
[11/09 21:40:08   1212s]             min path sink: soc/iomem_rdata_reg[20]/CLK
[11/09 21:40:08   1212s]             max path sink: soc/soc_memory_sram_1/CLK
[11/09 21:40:08   1212s]       Skew group summary after 'Wire Reduction extra effort':
[11/09 21:40:08   1212s]         skew_group clk/constraint: insertion delay [min=4.817, max=5.068, avg=4.889, sd=0.049], skew [0.252 vs 0.221*], 99.8% {4.817, 5.038} (wid=0.900 ws=0.866) (gid=4.997 gs=0.832)
[11/09 21:40:08   1212s]       Legalizer API calls during this step: 5337 succeeded with high effort: 5337 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/09 21:40:08   1212s]     Wire Reduction extra effort done. (took cpu=0:00:02.6 real=0:00:02.6)
[11/09 21:40:08   1212s]     Optimizing orientation...
[11/09 21:40:08   1212s]     FlipOpt...
[11/09 21:40:08   1212s]     Disconnecting clock tree from netlist...
[11/09 21:40:08   1212s]     Disconnecting clock tree from netlist done.
[11/09 21:40:08   1212s]     Performing Single Threaded FlipOpt
[11/09 21:40:08   1212s]     Optimizing orientation on clock cells...
[11/09 21:40:08   1212s]       Orientation Wirelength Optimization: Attempted = 329 , Succeeded = 63 , Constraints Broken = 263 , CannotMove = 3 , Illegal = 0 , Other = 0
[11/09 21:40:08   1212s]     Optimizing orientation on clock cells done.
[11/09 21:40:08   1212s]     Resynthesising clock tree into netlist...
[11/09 21:40:08   1212s]       Reset timing graph...
[11/09 21:40:08   1212s] Ignoring AAE DB Resetting ...
[11/09 21:40:08   1212s]       Reset timing graph done.
[11/09 21:40:08   1212s]     Resynthesising clock tree into netlist done.
[11/09 21:40:08   1212s]     FlipOpt done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/09 21:40:08   1212s]     Optimizing orientation done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/09 21:40:08   1212s] End AAE Lib Interpolated Model. (MEM=4295.63 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:40:08   1212s]     Clock DAG stats after 'Wire Opt OverFix':
[11/09 21:40:08   1212s]       cell counts      : b=325, i=1, icg=0, dcg=0, l=1, total=327
[11/09 21:40:08   1212s]       sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
[11/09 21:40:08   1212s]       misc counts      : r=1, pp=0
[11/09 21:40:08   1212s]       cell areas       : b=3567.200um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24561.786um^2
[11/09 21:40:08   1212s]       cell capacitance : b=0.375pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.396pF
[11/09 21:40:08   1212s]       sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
[11/09 21:40:08   1212s]       wire capacitance : top=0.000pF, trunk=2.069pF, leaf=2.289pF, total=4.358pF
[11/09 21:40:08   1212s]       wire lengths     : top=0.000um, trunk=11869.967um, leaf=12725.967um, total=24595.935um
[11/09 21:40:08   1212s]       hp wire lengths  : top=0.000um, trunk=11913.680um, leaf=10920.085um, total=22833.765um
[11/09 21:40:08   1212s]     Clock DAG net violations after 'Wire Opt OverFix':
[11/09 21:40:08   1212s]       Remaining Transition : {count=7, worst=[8.066ns, 8.060ns, 2.149ns, 2.024ns, 1.392ns, 1.381ns, 0.025ns]} avg=3.300ns sd=3.326ns sum=23.097ns
[11/09 21:40:08   1212s]     Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
[11/09 21:40:08   1212s]       Trunk : target=0.886ns count=131 avg=0.397ns sd=0.216ns min=0.000ns max=0.911ns {96 <= 0.532ns, 23 <= 0.709ns, 7 <= 0.797ns, 1 <= 0.842ns, 3 <= 0.886ns} {1 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 0 > 1.329ns}
[11/09 21:40:08   1212s]       Leaf  : target=0.886ns count=197 avg=0.833ns sd=0.874ns min=0.221ns max=8.951ns {10 <= 0.532ns, 68 <= 0.709ns, 79 <= 0.797ns, 26 <= 0.842ns, 8 <= 0.886ns} {0 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
[11/09 21:40:08   1212s]     Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
[11/09 21:40:08   1212s]        Bufs: BUFX1: 325 
[11/09 21:40:08   1212s]        Invs: INVX2: 1 
[11/09 21:40:08   1212s]      Logics: pad_in: 1 
[11/09 21:40:08   1212s]     Clock DAG hash after 'Wire Opt OverFix': 8969402255337504761 15190744025456136004
[11/09 21:40:08   1212s]     CTS services accumulated run-time stats after 'Wire Opt OverFix':
[11/09 21:40:08   1212s]       delay calculator: calls=46672, total_wall_time=0.962s, mean_wall_time=0.021ms
[11/09 21:40:08   1212s]       legalizer: calls=28786, total_wall_time=0.399s, mean_wall_time=0.014ms
[11/09 21:40:08   1212s]       steiner router: calls=31296, total_wall_time=1.784s, mean_wall_time=0.057ms
[11/09 21:40:08   1212s]     Primary reporting skew groups after 'Wire Opt OverFix':
[11/09 21:40:08   1212s]       skew_group clk/constraint: insertion delay [min=4.789, max=5.068, avg=4.869, sd=0.049], skew [0.279 vs 0.221*], 99.3% {4.789, 5.010} (wid=0.900 ws=0.866) (gid=4.983 gs=0.818)
[11/09 21:40:08   1212s]           min path sink: soc/iomem_rdata_reg[20]/CLK
[11/09 21:40:08   1212s]           max path sink: soc/soc_memory_sram_1/CLK
[11/09 21:40:08   1212s]     Skew group summary after 'Wire Opt OverFix':
[11/09 21:40:08   1212s]       skew_group clk/constraint: insertion delay [min=4.789, max=5.068, avg=4.869, sd=0.049], skew [0.279 vs 0.221*], 99.3% {4.789, 5.010} (wid=0.900 ws=0.866) (gid=4.983 gs=0.818)
[11/09 21:40:08   1212s]     Legalizer API calls during this step: 5337 succeeded with high effort: 5337 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/09 21:40:08   1212s]   Wire Opt OverFix done. (took cpu=0:00:02.9 real=0:00:02.9)
[11/09 21:40:08   1212s]   Total capacitance is (rise=10.525pF fall=10.369pF), of which (rise=4.358pF fall=4.358pF) is wire, and (rise=6.167pF fall=6.011pF) is gate.
[11/09 21:40:08   1212s]   Stage::Polishing done. (took cpu=0:00:09.2 real=0:00:06.4)
[11/09 21:40:08   1212s]   Stage::Updating netlist...
[11/09 21:40:08   1212s]   Reset timing graph...
[11/09 21:40:08   1212s] Ignoring AAE DB Resetting ...
[11/09 21:40:08   1212s]   Reset timing graph done.
[11/09 21:40:08   1212s]   Setting non-default rules before calling refine place.
[11/09 21:40:08   1212s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'clk_pad'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '90.000um' and height = '233.200um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[11/09 21:40:08   1212s]   Leaving CCOpt scope - Cleaning up placement interface...
[11/09 21:40:08   1212s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:4295.6M, EPOCH TIME: 1731213608.651765
[11/09 21:40:08   1212s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1363).
[11/09 21:40:08   1212s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:40:08   1212s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:40:08   1212s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:40:08   1212s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.032, REAL:0.030, MEM:4202.6M, EPOCH TIME: 1731213608.681389
[11/09 21:40:08   1212s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 21:40:08   1212s]   Leaving CCOpt scope - ClockRefiner...
[11/09 21:40:08   1212s]   Assigned high priority to 326 instances.
[11/09 21:40:08   1212s]   Soft fixed 327 clock instances.
[11/09 21:40:08   1212s]   Performing Clock Only Refine Place.
[11/09 21:40:08   1212s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Skipped, Datapath : Skipped.
[11/09 21:40:08   1212s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:4202.6M, EPOCH TIME: 1731213608.687264
[11/09 21:40:08   1212s] OPERPROF:   Starting DPlace-Init at level 2, MEM:4202.6M, EPOCH TIME: 1731213608.687340
[11/09 21:40:08   1212s] Processing tracks to init pin-track alignment.
[11/09 21:40:08   1212s] z: 2, totalTracks: 1
[11/09 21:40:08   1212s] z: 4, totalTracks: 1
[11/09 21:40:08   1212s] z: 6, totalTracks: 1
[11/09 21:40:08   1212s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/09 21:40:08   1212s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:4202.6M, EPOCH TIME: 1731213608.696887
[11/09 21:40:08   1212s] Info: 326 insts are soft-fixed.
[11/09 21:40:08   1212s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:40:08   1212s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:40:08   1212s] 
[11/09 21:40:08   1212s]  Pre_CCE_Colorizing is not ON! (0:0:27:0)
[11/09 21:40:08   1212s] # Found 2 fixed insts to be non-legal.
[11/09 21:40:08   1212s] OPERPROF:       Starting CMU at level 4, MEM:4202.6M, EPOCH TIME: 1731213608.705338
[11/09 21:40:08   1212s] OPERPROF:       Finished CMU at level 4, CPU:0.002, REAL:0.002, MEM:4234.6M, EPOCH TIME: 1731213608.707112
[11/09 21:40:08   1212s] 
[11/09 21:40:08   1212s] Bad Lib Cell Checking (CMU) is done! (0)
[11/09 21:40:08   1212s] Info: 326 insts are soft-fixed.
[11/09 21:40:08   1212s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.014, REAL:0.013, MEM:4202.6M, EPOCH TIME: 1731213608.709868
[11/09 21:40:08   1212s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:4202.6M, EPOCH TIME: 1731213608.709918
[11/09 21:40:08   1212s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:4202.6M, EPOCH TIME: 1731213608.710141
[11/09 21:40:08   1212s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4202.6MB).
[11/09 21:40:08   1212s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.026, REAL:0.025, MEM:4202.6M, EPOCH TIME: 1731213608.712161
[11/09 21:40:08   1212s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.026, REAL:0.025, MEM:4202.6M, EPOCH TIME: 1731213608.712192
[11/09 21:40:08   1212s] TDRefine: refinePlace mode is spiral
[11/09 21:40:08   1212s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.4732.8
[11/09 21:40:08   1212s] OPERPROF: Starting RefinePlace at level 1, MEM:4202.6M, EPOCH TIME: 1731213608.712253
[11/09 21:40:08   1212s] *** Starting refinePlace (0:20:13 mem=4202.6M) ***
[11/09 21:40:08   1212s] Total net bbox length = 5.922e+05 (3.178e+05 2.744e+05) (ext = 1.297e+04)
[11/09 21:40:08   1212s] 
[11/09 21:40:08   1212s]  Pre_CCE_Colorizing is not ON! (0:0:27:0)
[11/09 21:40:08   1212s] Info: 326 insts are soft-fixed.
[11/09 21:40:08   1212s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/09 21:40:08   1212s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/09 21:40:08   1212s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/09 21:40:08   1212s] OPERPROF:   Starting CellHaloInit at level 2, MEM:4202.6M, EPOCH TIME: 1731213608.735006
[11/09 21:40:08   1212s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.001, REAL:0.001, MEM:4202.6M, EPOCH TIME: 1731213608.735629
[11/09 21:40:08   1212s] (I)      Default pattern map key = soc_top_default.
[11/09 21:40:08   1212s] (I)      Default pattern map key = soc_top_default.
[11/09 21:40:08   1212s] OPERPROF:   Starting CellHaloInit at level 2, MEM:4202.6M, EPOCH TIME: 1731213608.738969
[11/09 21:40:08   1212s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.001, REAL:0.001, MEM:4202.6M, EPOCH TIME: 1731213608.739601
[11/09 21:40:08   1212s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:4202.6M, EPOCH TIME: 1731213608.739646
[11/09 21:40:08   1212s] Starting refinePlace ...
[11/09 21:40:08   1212s] (I)      Default pattern map key = soc_top_default.
[11/09 21:40:08   1212s] One DDP V2 for no tweak run.
[11/09 21:40:08   1212s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/09 21:40:08   1212s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 4202.6MB
[11/09 21:40:08   1212s] Statistics of distance of Instance movement in refine placement:
[11/09 21:40:08   1212s]   maximum (X+Y) =         0.00 um
[11/09 21:40:08   1212s]   mean    (X+Y) =         0.00 um
[11/09 21:40:08   1212s] Summary Report:
[11/09 21:40:08   1212s] Instances move: 0 (out of 15295 movable)
[11/09 21:40:08   1212s] Instances flipped: 0
[11/09 21:40:08   1212s] Mean displacement: 0.00 um
[11/09 21:40:08   1212s] Max displacement: 0.00 um 
[11/09 21:40:08   1212s] Total instances moved : 0
[11/09 21:40:08   1212s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.007, REAL:0.007, MEM:4202.6M, EPOCH TIME: 1731213608.747018
[11/09 21:40:08   1212s] Total net bbox length = 5.922e+05 (3.178e+05 2.744e+05) (ext = 1.297e+04)
[11/09 21:40:08   1212s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 4202.6MB
[11/09 21:40:08   1212s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=4202.6MB) @(0:20:13 - 0:20:13).
[11/09 21:40:08   1212s] *** Finished refinePlace (0:20:13 mem=4202.6M) ***
[11/09 21:40:08   1212s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.4732.8
[11/09 21:40:08   1212s] OPERPROF: Finished RefinePlace at level 1, CPU:0.039, REAL:0.039, MEM:4202.6M, EPOCH TIME: 1731213608.751120
[11/09 21:40:08   1212s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:4202.6M, EPOCH TIME: 1731213608.751157
[11/09 21:40:08   1212s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:489).
[11/09 21:40:08   1212s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:40:08   1212s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:40:08   1212s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:40:08   1212s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.025, REAL:0.023, MEM:4202.6M, EPOCH TIME: 1731213608.773688
[11/09 21:40:08   1212s]   ClockRefiner summary
[11/09 21:40:08   1212s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 1531).
[11/09 21:40:08   1212s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 327).
[11/09 21:40:08   1212s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 1204).
[11/09 21:40:08   1212s]   Restoring pStatusCts on 327 clock instances.
[11/09 21:40:08   1212s]   Revert refine place priority changes on 0 instances.
[11/09 21:40:08   1212s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/09 21:40:08   1212s]   Stage::Updating netlist done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/09 21:40:08   1212s]   CCOpt::Phase::Implementation done. (took cpu=0:00:12.1 real=0:00:09.2)
[11/09 21:40:08   1212s]   CCOpt::Phase::eGRPC...
[11/09 21:40:08   1212s]   eGR Post Conditioning loop iteration 0...
[11/09 21:40:08   1212s]     Clock implementation routing...
[11/09 21:40:08   1212s]       Leaving CCOpt scope - Routing Tools...
[11/09 21:40:08   1212s] Net route status summary:
[11/09 21:40:08   1212s]   Clock:       328 (unrouted=328, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[11/09 21:40:08   1212s]   Non-clock: 15269 (unrouted=163, trialRouted=15106, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=148, (crossesIlmBoundary AND tooFewTerms=0)])
[11/09 21:40:08   1212s]       Routing using eGR only...
[11/09 21:40:08   1212s]         Early Global Route - eGR only step...
[11/09 21:40:08   1212s] (ccopt eGR): There are 328 nets to be routed. 0 nets have skip routing designation.
[11/09 21:40:08   1212s] (ccopt eGR): There are 328 nets for routing of which 327 have one or more fixed wires.
[11/09 21:40:08   1212s] (ccopt eGR): Start to route 328 all nets
[11/09 21:40:08   1212s] [PSP]    Started Early Global Route kernel ( Curr Mem: 4202.63 MB )
[11/09 21:40:08   1212s] (I)      ==================== Layers =====================
[11/09 21:40:08   1212s] (I)      +-----+----+---------+---------+--------+-------+
[11/09 21:40:08   1212s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/09 21:40:08   1212s] (I)      +-----+----+---------+---------+--------+-------+
[11/09 21:40:08   1212s] (I)      |  33 |  0 |    CONT |     cut |      1 |       |
[11/09 21:40:08   1212s] (I)      |   1 |  1 |  METAL1 |    wire |      1 |       |
[11/09 21:40:08   1212s] (I)      |  34 |  1 |   VIA12 |     cut |      1 |       |
[11/09 21:40:08   1212s] (I)      |   2 |  2 |  METAL2 |    wire |      1 |       |
[11/09 21:40:08   1212s] (I)      |  35 |  2 |   VIA23 |     cut |      1 |       |
[11/09 21:40:08   1212s] (I)      |   3 |  3 |  METAL3 |    wire |      1 |       |
[11/09 21:40:08   1212s] (I)      |  36 |  3 |   VIA34 |     cut |      1 |       |
[11/09 21:40:08   1212s] (I)      |   4 |  4 |  METAL4 |    wire |      1 |       |
[11/09 21:40:08   1212s] (I)      |  37 |  4 |   VIA45 |     cut |      1 |       |
[11/09 21:40:08   1212s] (I)      |   5 |  5 |  METAL5 |    wire |      1 |       |
[11/09 21:40:08   1212s] (I)      |  38 |  5 |   VIA56 |     cut |      1 |       |
[11/09 21:40:08   1212s] (I)      |   6 |  6 |  METAL6 |    wire |      1 |       |
[11/09 21:40:08   1212s] (I)      +-----+----+---------+---------+--------+-------+
[11/09 21:40:08   1212s] (I)      |  64 | 64 |   POLY1 |   other |        |    MS |
[11/09 21:40:08   1212s] (I)      |   0 |  0 |   POLY2 |   other |        |    MS |
[11/09 21:40:08   1212s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[11/09 21:40:08   1212s] (I)      +-----+----+---------+---------+--------+-------+
[11/09 21:40:08   1212s] (I)      Started Import and model ( Curr Mem: 4202.63 MB )
[11/09 21:40:08   1212s] (I)      Default pattern map key = soc_top_default.
[11/09 21:40:08   1212s] (I)      == Non-default Options ==
[11/09 21:40:08   1212s] (I)      Clean congestion better                            : true
[11/09 21:40:08   1212s] (I)      Estimate vias on DPT layer                         : true
[11/09 21:40:08   1212s] (I)      Clean congestion layer assignment rounds           : 3
[11/09 21:40:08   1212s] (I)      Layer constraints as soft constraints              : true
[11/09 21:40:08   1212s] (I)      Soft top layer                                     : true
[11/09 21:40:08   1212s] (I)      Skip prospective layer relax nets                  : true
[11/09 21:40:08   1212s] (I)      Better NDR handling                                : true
[11/09 21:40:08   1212s] (I)      Improved NDR modeling in LA                        : true
[11/09 21:40:08   1212s] (I)      Routing cost fix for NDR handling                  : true
[11/09 21:40:08   1212s] (I)      Block tracks for preroutes                         : true
[11/09 21:40:08   1212s] (I)      Assign IRoute by net group key                     : true
[11/09 21:40:08   1212s] (I)      Block unroutable channels                          : true
[11/09 21:40:08   1212s] (I)      Block unroutable channels 3D                       : true
[11/09 21:40:08   1212s] (I)      Bound layer relaxed segment wl                     : true
[11/09 21:40:08   1212s] (I)      Blocked pin reach length threshold                 : 2
[11/09 21:40:08   1212s] (I)      Check blockage within NDR space in TA              : true
[11/09 21:40:08   1212s] (I)      Skip must join for term with via pillar            : true
[11/09 21:40:08   1212s] (I)      Model find APA for IO pin                          : true
[11/09 21:40:08   1212s] (I)      On pin location for off pin term                   : true
[11/09 21:40:08   1212s] (I)      Handle EOL spacing                                 : true
[11/09 21:40:08   1212s] (I)      Merge PG vias by gap                               : true
[11/09 21:40:08   1212s] (I)      Maximum routing layer                              : 4
[11/09 21:40:08   1212s] (I)      Route selected nets only                           : true
[11/09 21:40:08   1212s] (I)      Refine MST                                         : true
[11/09 21:40:08   1212s] (I)      Honor PRL                                          : true
[11/09 21:40:08   1212s] (I)      Strong congestion aware                            : true
[11/09 21:40:08   1212s] (I)      Improved initial location for IRoutes              : true
[11/09 21:40:08   1212s] (I)      Multi panel TA                                     : true
[11/09 21:40:08   1212s] (I)      Penalize wire overlap                              : true
[11/09 21:40:08   1212s] (I)      Expand small instance blockage                     : true
[11/09 21:40:08   1212s] (I)      Reduce via in TA                                   : true
[11/09 21:40:08   1212s] (I)      SS-aware routing                                   : true
[11/09 21:40:08   1212s] (I)      Improve tree edge sharing                          : true
[11/09 21:40:08   1212s] (I)      Improve 2D via estimation                          : true
[11/09 21:40:08   1212s] (I)      Refine Steiner tree                                : true
[11/09 21:40:08   1212s] (I)      Build spine tree                                   : true
[11/09 21:40:08   1212s] (I)      Model pass through capacity                        : true
[11/09 21:40:08   1212s] (I)      Extend blockages by a half GCell                   : true
[11/09 21:40:08   1212s] (I)      Consider pin shapes                                : true
[11/09 21:40:08   1212s] (I)      Consider pin shapes for all nodes                  : true
[11/09 21:40:08   1212s] (I)      Consider NR APA                                    : true
[11/09 21:40:08   1212s] (I)      Consider IO pin shape                              : true
[11/09 21:40:08   1212s] (I)      Fix pin connection bug                             : true
[11/09 21:40:08   1212s] (I)      Consider layer RC for local wires                  : true
[11/09 21:40:08   1212s] (I)      Route to clock mesh pin                            : true
[11/09 21:40:08   1212s] (I)      LA-aware pin escape length                         : 2
[11/09 21:40:08   1212s] (I)      Connect multiple ports                             : true
[11/09 21:40:08   1212s] (I)      Split for must join                                : true
[11/09 21:40:08   1212s] (I)      Number of threads                                  : 2
[11/09 21:40:08   1212s] (I)      Routing effort level                               : 10000
[11/09 21:40:08   1212s] (I)      Prefer layer length threshold                      : 8
[11/09 21:40:08   1212s] (I)      Overflow penalty cost                              : 10
[11/09 21:40:08   1212s] (I)      A-star cost                                        : 0.300000
[11/09 21:40:08   1212s] (I)      Misalignment cost                                  : 10.000000
[11/09 21:40:08   1212s] (I)      Threshold for short IRoute                         : 6
[11/09 21:40:08   1212s] (I)      Via cost during post routing                       : 1.000000
[11/09 21:40:08   1212s] (I)      Layer congestion ratios                            : { { 1.0 } }
[11/09 21:40:08   1212s] (I)      Source-to-sink ratio                               : 0.300000
[11/09 21:40:08   1212s] (I)      Scenic ratio bound                                 : 3.000000
[11/09 21:40:08   1212s] (I)      Segment layer relax scenic ratio                   : 1.250000
[11/09 21:40:08   1212s] (I)      Source-sink aware LA ratio                         : 0.500000
[11/09 21:40:08   1212s] (I)      PG-aware similar topology routing                  : true
[11/09 21:40:08   1212s] (I)      Maze routing via cost fix                          : true
[11/09 21:40:08   1212s] (I)      Apply PRL on PG terms                              : true
[11/09 21:40:08   1212s] (I)      Apply PRL on obs objects                           : true
[11/09 21:40:08   1212s] (I)      Handle range-type spacing rules                    : true
[11/09 21:40:08   1212s] (I)      PG gap threshold multiplier                        : 10.000000
[11/09 21:40:08   1212s] (I)      Parallel spacing query fix                         : true
[11/09 21:40:08   1212s] (I)      Force source to root IR                            : true
[11/09 21:40:08   1212s] (I)      Layer Weights                                      : L2:4 L3:2.5
[11/09 21:40:08   1212s] (I)      Do not relax to DPT layer                          : true
[11/09 21:40:08   1212s] (I)      No DPT in post routing                             : true
[11/09 21:40:08   1212s] (I)      Modeling PG via merging fix                        : true
[11/09 21:40:08   1212s] (I)      Shield aware TA                                    : true
[11/09 21:40:08   1212s] (I)      Strong shield aware TA                             : true
[11/09 21:40:08   1212s] (I)      Overflow calculation fix in LA                     : true
[11/09 21:40:08   1212s] (I)      Post routing fix                                   : true
[11/09 21:40:08   1212s] (I)      Strong post routing                                : true
[11/09 21:40:08   1212s] (I)      Access via pillar from top                         : true
[11/09 21:40:08   1212s] (I)      NDR via pillar fix                                 : true
[11/09 21:40:08   1212s] (I)      Violation on path threshold                        : 1
[11/09 21:40:08   1212s] (I)      Pass through capacity modeling                     : true
[11/09 21:40:08   1212s] (I)      Select the non-relaxed segments in post routing stage : true
[11/09 21:40:08   1212s] (I)      Select term pin box for io pin                     : true
[11/09 21:40:08   1212s] (I)      Penalize NDR sharing                               : true
[11/09 21:40:08   1212s] (I)      Enable special modeling                            : false
[11/09 21:40:08   1212s] (I)      Keep fixed segments                                : true
[11/09 21:40:08   1212s] (I)      Reorder net groups by key                          : true
[11/09 21:40:08   1212s] (I)      Increase net scenic ratio                          : true
[11/09 21:40:08   1212s] (I)      Method to set GCell size                           : row
[11/09 21:40:08   1212s] (I)      Connect multiple ports and must join fix           : true
[11/09 21:40:08   1212s] (I)      Avoid high resistance layers                       : true
[11/09 21:40:08   1212s] (I)      Model find APA for IO pin fix                      : true
[11/09 21:40:08   1212s] (I)      Avoid connecting non-metal layers                  : true
[11/09 21:40:08   1212s] (I)      Use track pitch for NDR                            : true
[11/09 21:40:08   1212s] (I)      Enable layer relax to lower layer                  : true
[11/09 21:40:08   1212s] (I)      Enable layer relax to upper layer                  : true
[11/09 21:40:08   1212s] (I)      Top layer relaxation fix                           : true
[11/09 21:40:08   1212s] (I)      Handle non-default track width                     : false
[11/09 21:40:08   1212s] (I)      Counted 9181 PG shapes. We will not process PG shapes layer by layer.
[11/09 21:40:08   1212s] (I)      Use row-based GCell size
[11/09 21:40:08   1212s] (I)      Use row-based GCell align
[11/09 21:40:08   1212s] (I)      layer 0 area = 808000
[11/09 21:40:08   1212s] (I)      layer 1 area = 808000
[11/09 21:40:08   1212s] (I)      layer 2 area = 808000
[11/09 21:40:08   1212s] (I)      layer 3 area = 808000
[11/09 21:40:08   1212s] (I)      GCell unit size   : 7840
[11/09 21:40:08   1212s] (I)      GCell multiplier  : 1
[11/09 21:40:08   1212s] (I)      GCell row height  : 7840
[11/09 21:40:08   1212s] (I)      Actual row height : 7840
[11/09 21:40:08   1212s] (I)      GCell align ref   : 626560 626560
[11/09 21:40:08   1212s] [NR-eGR] Track table information for default rule: 
[11/09 21:40:08   1212s] [NR-eGR] METAL1 has single uniform track structure
[11/09 21:40:08   1212s] [NR-eGR] METAL2 has single uniform track structure
[11/09 21:40:08   1212s] [NR-eGR] METAL3 has single uniform track structure
[11/09 21:40:08   1212s] [NR-eGR] METAL4 has single uniform track structure
[11/09 21:40:08   1212s] [NR-eGR] METAL5 has single uniform track structure
[11/09 21:40:08   1212s] [NR-eGR] METAL6 has single uniform track structure
[11/09 21:40:08   1212s] (I)      ============== Default via ===============
[11/09 21:40:08   1212s] (I)      +---+------------------+-----------------+
[11/09 21:40:08   1212s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[11/09 21:40:08   1212s] (I)      +---+------------------+-----------------+
[11/09 21:40:08   1212s] (I)      | 1 |    4  VIA12_VV   |    4  VIA12_VV  |
[11/09 21:40:08   1212s] (I)      | 2 |    5  VIA2       |    5  VIA2      |
[11/09 21:40:08   1212s] (I)      | 3 |    8  VIA3       |    8  VIA3      |
[11/09 21:40:08   1212s] (I)      | 4 |   11  VIA4       |   11  VIA4      |
[11/09 21:40:08   1212s] (I)      | 5 |   14  VIA5       |   15  VIA5EAST  |
[11/09 21:40:08   1212s] (I)      +---+------------------+-----------------+
[11/09 21:40:08   1212s] [NR-eGR] Read 5 PG shapes
[11/09 21:40:08   1212s] [NR-eGR] Read 0 clock shapes
[11/09 21:40:08   1212s] [NR-eGR] Read 0 other shapes
[11/09 21:40:08   1212s] [NR-eGR] #Routing Blockages  : 0
[11/09 21:40:08   1212s] [NR-eGR] #Instance Blockages : 28804
[11/09 21:40:08   1212s] [NR-eGR] #PG Blockages       : 5
[11/09 21:40:08   1212s] [NR-eGR] #Halo Blockages     : 0
[11/09 21:40:08   1212s] [NR-eGR] #Boundary Blockages : 0
[11/09 21:40:08   1212s] [NR-eGR] #Clock Blockages    : 0
[11/09 21:40:08   1212s] [NR-eGR] #Other Blockages    : 0
[11/09 21:40:08   1212s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/09 21:40:08   1212s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/09 21:40:08   1212s] [NR-eGR] Read 15449 nets ( ignored 15121 )
[11/09 21:40:08   1212s] [NR-eGR] Connected 0 must-join pins/ports
[11/09 21:40:08   1212s] (I)      early_global_route_priority property id does not exist.
[11/09 21:40:08   1212s] (I)      Read Num Blocks=30664  Num Prerouted Wires=0  Num CS=0
[11/09 21:40:08   1212s] (I)      Layer 1 (V) : #blockages 20039 : #preroutes 0
[11/09 21:40:08   1212s] (I)      Layer 2 (H) : #blockages 8049 : #preroutes 0
[11/09 21:40:09   1212s] (I)      Layer 3 (V) : #blockages 2576 : #preroutes 0
[11/09 21:40:09   1212s] (I)      Moved 7 terms for better access 
[11/09 21:40:09   1212s] (I)      Number of ignored nets                =      0
[11/09 21:40:09   1212s] (I)      Number of connected nets              =      0
[11/09 21:40:09   1212s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/09 21:40:09   1212s] (I)      Number of clock nets                  =    328.  Ignored: No
[11/09 21:40:09   1212s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/09 21:40:09   1212s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/09 21:40:09   1212s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/09 21:40:09   1212s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/09 21:40:09   1212s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/09 21:40:09   1212s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[11/09 21:40:09   1212s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/09 21:40:09   1212s] [NR-eGR] There are 327 clock nets ( 0 with NDR ).
[11/09 21:40:09   1212s] (I)      Ndr track 0 does not exist
[11/09 21:40:09   1212s] (I)      ---------------------Grid Graph Info--------------------
[11/09 21:40:09   1212s] (I)      Routing area        : (0, 0) - (3393440, 3073120)
[11/09 21:40:09   1212s] (I)      Core area           : (626560, 626560) - (2766880, 2446560)
[11/09 21:40:09   1212s] (I)      Site width          :  1120  (dbu)
[11/09 21:40:09   1212s] (I)      Row height          :  7840  (dbu)
[11/09 21:40:09   1212s] (I)      GCell row height    :  7840  (dbu)
[11/09 21:40:09   1212s] (I)      GCell width         :  7840  (dbu)
[11/09 21:40:09   1212s] (I)      GCell height        :  7840  (dbu)
[11/09 21:40:09   1212s] (I)      Grid                :   432   392     4
[11/09 21:40:09   1212s] (I)      Layer numbers       :     1     2     3     4
[11/09 21:40:09   1212s] (I)      Vertical capacity   :     0  7840     0  7840
[11/09 21:40:09   1212s] (I)      Horizontal capacity :     0     0  7840     0
[11/09 21:40:09   1212s] (I)      Default wire width  :   460   560   560   560
[11/09 21:40:09   1212s] (I)      Default wire space  :   460   560   560   560
[11/09 21:40:09   1212s] (I)      Default wire pitch  :   920  1120  1120  1120
[11/09 21:40:09   1212s] (I)      Default pitch size  :   920  1120  1120  1120
[11/09 21:40:09   1212s] (I)      First track coord   :  1040  1040  1040  1040
[11/09 21:40:09   1212s] (I)      Num tracks per GCell:  8.52  7.00  7.00  7.00
[11/09 21:40:09   1212s] (I)      Total num of tracks :  2743  3029  2743  3029
[11/09 21:40:09   1212s] (I)      Num of masks        :     1     1     1     1
[11/09 21:40:09   1212s] (I)      Num of trim masks   :     0     0     0     0
[11/09 21:40:09   1212s] (I)      --------------------------------------------------------
[11/09 21:40:09   1212s] 
[11/09 21:40:09   1212s] [NR-eGR] ============ Routing rule table ============
[11/09 21:40:09   1212s] [NR-eGR] Rule id: 0  Nets: 327
[11/09 21:40:09   1212s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[11/09 21:40:09   1212s] (I)                    Layer     2     3     4 
[11/09 21:40:09   1212s] (I)                    Pitch  1120  1120  1120 
[11/09 21:40:09   1212s] (I)             #Used tracks     1     1     1 
[11/09 21:40:09   1212s] (I)       #Fully used tracks     1     1     1 
[11/09 21:40:09   1212s] [NR-eGR] ========================================
[11/09 21:40:09   1212s] [NR-eGR] 
[11/09 21:40:09   1212s] (I)      =============== Blocked Tracks ===============
[11/09 21:40:09   1212s] (I)      +-------+---------+----------+---------------+
[11/09 21:40:09   1212s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/09 21:40:09   1212s] (I)      +-------+---------+----------+---------------+
[11/09 21:40:09   1212s] (I)      |     1 |       0 |        0 |         0.00% |
[11/09 21:40:09   1212s] (I)      |     2 | 1187368 |   838684 |        70.63% |
[11/09 21:40:09   1212s] (I)      |     3 | 1184976 |   668688 |        56.43% |
[11/09 21:40:09   1212s] (I)      |     4 | 1187368 |   796717 |        67.10% |
[11/09 21:40:09   1212s] (I)      +-------+---------+----------+---------------+
[11/09 21:40:09   1212s] (I)      Finished Import and model ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 4217.27 MB )
[11/09 21:40:09   1212s] (I)      Reset routing kernel
[11/09 21:40:09   1212s] (I)      Started Global Routing ( Curr Mem: 4217.27 MB )
[11/09 21:40:09   1212s] (I)      totalPins=1859  totalGlobalPin=1824 (98.12%)
[11/09 21:40:09   1212s] (I)      total 2D Cap : 918247 = (521779 H, 396468 V)
[11/09 21:40:09   1212s] [NR-eGR] Layer group 1: route 327 net(s) in layer range [3, 4]
[11/09 21:40:09   1212s] (I)      
[11/09 21:40:09   1212s] (I)      ============  Phase 1a Route ============
[11/09 21:40:09   1212s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 17
[11/09 21:40:09   1212s] (I)      Usage: 6268 = (3078 H, 3190 V) = (0.59% H, 0.80% V) = (1.207e+04um H, 1.250e+04um V)
[11/09 21:40:09   1212s] (I)      
[11/09 21:40:09   1212s] (I)      ============  Phase 1b Route ============
[11/09 21:40:09   1212s] (I)      Usage: 6358 = (3183 H, 3175 V) = (0.61% H, 0.80% V) = (1.248e+04um H, 1.245e+04um V)
[11/09 21:40:09   1212s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.492336e+04um
[11/09 21:40:09   1212s] (I)      
[11/09 21:40:09   1212s] (I)      ============  Phase 1c Route ============
[11/09 21:40:09   1212s] (I)      Level2 Grid: 87 x 79
[11/09 21:40:09   1212s] (I)      Usage: 6358 = (3183 H, 3175 V) = (0.61% H, 0.80% V) = (1.248e+04um H, 1.245e+04um V)
[11/09 21:40:09   1212s] (I)      
[11/09 21:40:09   1212s] (I)      ============  Phase 1d Route ============
[11/09 21:40:09   1213s] (I)      Usage: 6359 = (3183 H, 3176 V) = (0.61% H, 0.80% V) = (1.248e+04um H, 1.245e+04um V)
[11/09 21:40:09   1213s] (I)      
[11/09 21:40:09   1213s] (I)      ============  Phase 1e Route ============
[11/09 21:40:09   1213s] (I)      Usage: 6359 = (3183 H, 3176 V) = (0.61% H, 0.80% V) = (1.248e+04um H, 1.245e+04um V)
[11/09 21:40:09   1213s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.492728e+04um
[11/09 21:40:09   1213s] (I)      
[11/09 21:40:09   1213s] (I)      ============  Phase 1f Route ============
[11/09 21:40:09   1213s] (I)      Usage: 6269 = (3078 H, 3191 V) = (0.59% H, 0.80% V) = (1.207e+04um H, 1.251e+04um V)
[11/09 21:40:09   1213s] (I)      
[11/09 21:40:09   1213s] (I)      ============  Phase 1g Route ============
[11/09 21:40:09   1213s] (I)      Usage: 6169 = (3046 H, 3123 V) = (0.58% H, 0.79% V) = (1.194e+04um H, 1.224e+04um V)
[11/09 21:40:09   1213s] (I)      #Nets         : 327
[11/09 21:40:09   1213s] (I)      #Relaxed nets : 12
[11/09 21:40:09   1213s] (I)      Wire length   : 6035
[11/09 21:40:09   1213s] [NR-eGR] Create a new net group with 12 nets and layer range [2, 4]
[11/09 21:40:09   1213s] (I)      
[11/09 21:40:09   1213s] (I)      ============  Phase 1h Route ============
[11/09 21:40:09   1213s] (I)      Usage: 6170 = (3056 H, 3114 V) = (0.59% H, 0.79% V) = (1.198e+04um H, 1.221e+04um V)
[11/09 21:40:09   1213s] (I)      total 2D Cap : 1282437 = (521779 H, 760658 V)
[11/09 21:40:09   1213s] [NR-eGR] Layer group 2: route 12 net(s) in layer range [2, 4]
[11/09 21:40:09   1213s] (I)      
[11/09 21:40:09   1213s] (I)      ============  Phase 1a Route ============
[11/09 21:40:09   1213s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 16
[11/09 21:40:09   1213s] (I)      Usage: 6545 = (3225 H, 3320 V) = (0.62% H, 0.44% V) = (1.264e+04um H, 1.301e+04um V)
[11/09 21:40:09   1213s] (I)      
[11/09 21:40:09   1213s] (I)      ============  Phase 1b Route ============
[11/09 21:40:09   1213s] (I)      Usage: 6545 = (3225 H, 3320 V) = (0.62% H, 0.44% V) = (1.264e+04um H, 1.301e+04um V)
[11/09 21:40:09   1213s] (I)      Overflow of layer group 2: 0.00% H + 0.04% V. EstWL: 2.565640e+04um
[11/09 21:40:09   1213s] (I)      Congestion metric : 0.00%H 0.04%V, 0.04%HV
[11/09 21:40:09   1213s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/09 21:40:09   1213s] (I)      
[11/09 21:40:09   1213s] (I)      ============  Phase 1c Route ============
[11/09 21:40:09   1213s] (I)      Level2 Grid: 87 x 79
[11/09 21:40:09   1213s] (I)      Usage: 6545 = (3225 H, 3320 V) = (0.62% H, 0.44% V) = (1.264e+04um H, 1.301e+04um V)
[11/09 21:40:09   1213s] (I)      
[11/09 21:40:09   1213s] (I)      ============  Phase 1d Route ============
[11/09 21:40:09   1213s] (I)      Usage: 6546 = (3228 H, 3318 V) = (0.62% H, 0.44% V) = (1.265e+04um H, 1.301e+04um V)
[11/09 21:40:09   1213s] (I)      
[11/09 21:40:09   1213s] (I)      ============  Phase 1e Route ============
[11/09 21:40:09   1213s] (I)      Usage: 6546 = (3228 H, 3318 V) = (0.62% H, 0.44% V) = (1.265e+04um H, 1.301e+04um V)
[11/09 21:40:09   1213s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.04% V. EstWL: 2.566032e+04um
[11/09 21:40:09   1213s] (I)      
[11/09 21:40:09   1213s] (I)      ============  Phase 1f Route ============
[11/09 21:40:09   1213s] (I)      Usage: 6546 = (3228 H, 3318 V) = (0.62% H, 0.44% V) = (1.265e+04um H, 1.301e+04um V)
[11/09 21:40:09   1213s] (I)      
[11/09 21:40:09   1213s] (I)      ============  Phase 1g Route ============
[11/09 21:40:09   1213s] (I)      Usage: 6532 = (3222 H, 3310 V) = (0.62% H, 0.44% V) = (1.263e+04um H, 1.298e+04um V)
[11/09 21:40:09   1213s] (I)      
[11/09 21:40:09   1213s] (I)      ============  Phase 1h Route ============
[11/09 21:40:09   1213s] (I)      Usage: 6536 = (3227 H, 3309 V) = (0.62% H, 0.44% V) = (1.265e+04um H, 1.297e+04um V)
[11/09 21:40:09   1213s] (I)      
[11/09 21:40:09   1213s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/09 21:40:09   1213s] [NR-eGR]                        OverCon            
[11/09 21:40:09   1213s] [NR-eGR]                         #Gcell     %Gcell
[11/09 21:40:09   1213s] [NR-eGR]        Layer             (1-2)    OverCon
[11/09 21:40:09   1213s] [NR-eGR] ----------------------------------------------
[11/09 21:40:09   1213s] [NR-eGR]  METAL1 ( 1)         0( 0.00%)   ( 0.00%) 
[11/09 21:40:09   1213s] [NR-eGR]  METAL2 ( 2)         7( 0.01%)   ( 0.01%) 
[11/09 21:40:09   1213s] [NR-eGR]  METAL3 ( 3)         0( 0.00%)   ( 0.00%) 
[11/09 21:40:09   1213s] [NR-eGR]  METAL4 ( 4)         0( 0.00%)   ( 0.00%) 
[11/09 21:40:09   1213s] [NR-eGR] ----------------------------------------------
[11/09 21:40:09   1213s] [NR-eGR]        Total         7( 0.00%)   ( 0.00%) 
[11/09 21:40:09   1213s] [NR-eGR] 
[11/09 21:40:09   1213s] (I)      Finished Global Routing ( CPU: 0.15 sec, Real: 0.14 sec, Curr Mem: 4217.27 MB )
[11/09 21:40:09   1213s] (I)      total 2D Cap : 1298885 = (531191 H, 767694 V)
[11/09 21:40:09   1213s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[11/09 21:40:09   1213s] (I)      ============= Track Assignment ============
[11/09 21:40:09   1213s] (I)      Started Track Assignment (2T) ( Curr Mem: 4217.27 MB )
[11/09 21:40:09   1213s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[11/09 21:40:09   1213s] (I)      Run Multi-thread track assignment
[11/09 21:40:09   1213s] (I)      Finished Track Assignment (2T) ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 4221.15 MB )
[11/09 21:40:09   1213s] (I)      Started Export ( Curr Mem: 4221.15 MB )
[11/09 21:40:09   1213s] [NR-eGR]                 Length (um)    Vias 
[11/09 21:40:09   1213s] [NR-eGR] ------------------------------------
[11/09 21:40:09   1213s] [NR-eGR]  METAL1  (1H)             0   46639 
[11/09 21:40:09   1213s] [NR-eGR]  METAL2  (2V)        148182   60577 
[11/09 21:40:09   1213s] [NR-eGR]  METAL3  (3H)        354777    9967 
[11/09 21:40:09   1213s] [NR-eGR]  METAL4  (4V)        172415       0 
[11/09 21:40:09   1213s] [NR-eGR]  METAL5  (5H)             0       0 
[11/09 21:40:09   1213s] [NR-eGR]  METAL6  (6V)             0       0 
[11/09 21:40:09   1213s] [NR-eGR] ------------------------------------
[11/09 21:40:09   1213s] [NR-eGR]          Total       675375  117183 
[11/09 21:40:09   1213s] [NR-eGR] --------------------------------------------------------------------------
[11/09 21:40:09   1213s] [NR-eGR] Total half perimeter of net bounding box: 592199um
[11/09 21:40:09   1213s] [NR-eGR] Total length: 675375um, number of vias: 117183
[11/09 21:40:09   1213s] [NR-eGR] --------------------------------------------------------------------------
[11/09 21:40:09   1213s] [NR-eGR] Total eGR-routed clock nets wire length: 25346um, number of vias: 5488
[11/09 21:40:09   1213s] [NR-eGR] --------------------------------------------------------------------------
[11/09 21:40:09   1213s] [NR-eGR] Report for selected net(s) only.
[11/09 21:40:09   1213s] [NR-eGR]                 Length (um)  Vias 
[11/09 21:40:09   1213s] [NR-eGR] ----------------------------------
[11/09 21:40:09   1213s] [NR-eGR]  METAL1  (1H)             0  1852 
[11/09 21:40:09   1213s] [NR-eGR]  METAL2  (2V)          3220  2632 
[11/09 21:40:09   1213s] [NR-eGR]  METAL3  (3H)         12668  1004 
[11/09 21:40:09   1213s] [NR-eGR]  METAL4  (4V)          9458     0 
[11/09 21:40:09   1213s] [NR-eGR]  METAL5  (5H)             0     0 
[11/09 21:40:09   1213s] [NR-eGR]  METAL6  (6V)             0     0 
[11/09 21:40:09   1213s] [NR-eGR] ----------------------------------
[11/09 21:40:09   1213s] [NR-eGR]          Total        25346  5488 
[11/09 21:40:09   1213s] [NR-eGR] --------------------------------------------------------------------------
[11/09 21:40:09   1213s] [NR-eGR] Total half perimeter of net bounding box: 22414um
[11/09 21:40:09   1213s] [NR-eGR] Total length: 25346um, number of vias: 5488
[11/09 21:40:09   1213s] [NR-eGR] --------------------------------------------------------------------------
[11/09 21:40:09   1213s] [NR-eGR] Total routed clock nets wire length: 25346um, number of vias: 5488
[11/09 21:40:09   1213s] [NR-eGR] --------------------------------------------------------------------------
[11/09 21:40:09   1213s] (I)      Finished Export ( CPU: 0.05 sec, Real: 0.04 sec, Curr Mem: 4221.15 MB )
[11/09 21:40:09   1213s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.41 sec, Real: 0.39 sec, Curr Mem: 4217.15 MB )
[11/09 21:40:09   1213s] (I)      ========================================= Runtime Summary =========================================
[11/09 21:40:09   1213s] (I)       Step                                              %        Start       Finish      Real       CPU 
[11/09 21:40:09   1213s] (I)      ---------------------------------------------------------------------------------------------------
[11/09 21:40:09   1213s] (I)       Early Global Route kernel                   100.00%  1346.30 sec  1346.69 sec  0.39 sec  0.41 sec 
[11/09 21:40:09   1213s] (I)       +-Import and model                           40.70%  1346.31 sec  1346.46 sec  0.16 sec  0.16 sec 
[11/09 21:40:09   1213s] (I)       | +-Create place DB                          10.54%  1346.31 sec  1346.35 sec  0.04 sec  0.04 sec 
[11/09 21:40:09   1213s] (I)       | | +-Import place data                      10.52%  1346.31 sec  1346.35 sec  0.04 sec  0.04 sec 
[11/09 21:40:09   1213s] (I)       | | | +-Read instances and placement          3.61%  1346.31 sec  1346.32 sec  0.01 sec  0.01 sec 
[11/09 21:40:09   1213s] (I)       | | | +-Read nets                             6.86%  1346.32 sec  1346.35 sec  0.03 sec  0.03 sec 
[11/09 21:40:09   1213s] (I)       | +-Create route DB                          26.72%  1346.35 sec  1346.45 sec  0.10 sec  0.10 sec 
[11/09 21:40:09   1213s] (I)       | | +-Import route data (2T)                 26.34%  1346.35 sec  1346.45 sec  0.10 sec  0.10 sec 
[11/09 21:40:09   1213s] (I)       | | | +-Read blockages ( Layer 2-4 )          1.99%  1346.35 sec  1346.36 sec  0.01 sec  0.01 sec 
[11/09 21:40:09   1213s] (I)       | | | | +-Read routing blockages              0.00%  1346.35 sec  1346.35 sec  0.00 sec  0.00 sec 
[11/09 21:40:09   1213s] (I)       | | | | +-Read instance blockages             1.27%  1346.35 sec  1346.36 sec  0.00 sec  0.00 sec 
[11/09 21:40:09   1213s] (I)       | | | | +-Read PG blockages                   0.54%  1346.36 sec  1346.36 sec  0.00 sec  0.00 sec 
[11/09 21:40:09   1213s] (I)       | | | | +-Read clock blockages                0.01%  1346.36 sec  1346.36 sec  0.00 sec  0.00 sec 
[11/09 21:40:09   1213s] (I)       | | | | +-Read other blockages                0.01%  1346.36 sec  1346.36 sec  0.00 sec  0.00 sec 
[11/09 21:40:09   1213s] (I)       | | | | +-Read halo blockages                 0.03%  1346.36 sec  1346.36 sec  0.00 sec  0.00 sec 
[11/09 21:40:09   1213s] (I)       | | | | +-Read boundary cut boxes             0.00%  1346.36 sec  1346.36 sec  0.00 sec  0.00 sec 
[11/09 21:40:09   1213s] (I)       | | | +-Read blackboxes                       0.01%  1346.36 sec  1346.36 sec  0.00 sec  0.00 sec 
[11/09 21:40:09   1213s] (I)       | | | +-Read prerouted                        1.07%  1346.36 sec  1346.37 sec  0.00 sec  0.00 sec 
[11/09 21:40:09   1213s] (I)       | | | +-Read unlegalized nets                 0.27%  1346.37 sec  1346.37 sec  0.00 sec  0.00 sec 
[11/09 21:40:09   1213s] (I)       | | | +-Read nets                             0.07%  1346.37 sec  1346.37 sec  0.00 sec  0.00 sec 
[11/09 21:40:09   1213s] (I)       | | | +-Set up via pillars                    0.00%  1346.37 sec  1346.37 sec  0.00 sec  0.00 sec 
[11/09 21:40:09   1213s] (I)       | | | +-Initialize 3D grid graph              1.13%  1346.37 sec  1346.37 sec  0.00 sec  0.00 sec 
[11/09 21:40:09   1213s] (I)       | | | +-Model blockage capacity              20.48%  1346.37 sec  1346.45 sec  0.08 sec  0.08 sec 
[11/09 21:40:09   1213s] (I)       | | | | +-Initialize 3D capacity             19.69%  1346.37 sec  1346.45 sec  0.08 sec  0.08 sec 
[11/09 21:40:09   1213s] (I)       | | | +-Move terms for access (2T)            0.17%  1346.45 sec  1346.45 sec  0.00 sec  0.00 sec 
[11/09 21:40:09   1213s] (I)       | +-Read aux data                             0.00%  1346.45 sec  1346.45 sec  0.00 sec  0.00 sec 
[11/09 21:40:09   1213s] (I)       | +-Others data preparation                   0.17%  1346.45 sec  1346.45 sec  0.00 sec  0.00 sec 
[11/09 21:40:09   1213s] (I)       | +-Create route kernel                       2.66%  1346.45 sec  1346.46 sec  0.01 sec  0.01 sec 
[11/09 21:40:09   1213s] (I)       +-Global Routing                             37.04%  1346.46 sec  1346.61 sec  0.14 sec  0.15 sec 
[11/09 21:40:09   1213s] (I)       | +-Initialization                            0.24%  1346.46 sec  1346.47 sec  0.00 sec  0.00 sec 
[11/09 21:40:09   1213s] (I)       | +-Net group 1                              23.85%  1346.47 sec  1346.56 sec  0.09 sec  0.10 sec 
[11/09 21:40:09   1213s] (I)       | | +-Generate topology (2T)                  0.58%  1346.47 sec  1346.47 sec  0.00 sec  0.00 sec 
[11/09 21:40:09   1213s] (I)       | | +-Phase 1a                                1.37%  1346.48 sec  1346.49 sec  0.01 sec  0.01 sec 
[11/09 21:40:09   1213s] (I)       | | | +-Pattern routing (2T)                  0.41%  1346.48 sec  1346.48 sec  0.00 sec  0.00 sec 
[11/09 21:40:09   1213s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.66%  1346.48 sec  1346.49 sec  0.00 sec  0.00 sec 
[11/09 21:40:09   1213s] (I)       | | +-Phase 1b                                1.14%  1346.49 sec  1346.49 sec  0.00 sec  0.01 sec 
[11/09 21:40:09   1213s] (I)       | | | +-Monotonic routing (2T)                0.80%  1346.49 sec  1346.49 sec  0.00 sec  0.00 sec 
[11/09 21:40:09   1213s] (I)       | | +-Phase 1c                                0.79%  1346.49 sec  1346.49 sec  0.00 sec  0.00 sec 
[11/09 21:40:09   1213s] (I)       | | | +-Two level Routing                     0.77%  1346.49 sec  1346.49 sec  0.00 sec  0.00 sec 
[11/09 21:40:09   1213s] (I)       | | | | +-Two Level Routing (Regular)         0.21%  1346.49 sec  1346.49 sec  0.00 sec  0.00 sec 
[11/09 21:40:09   1213s] (I)       | | | | +-Two Level Routing (Strong)          0.19%  1346.49 sec  1346.49 sec  0.00 sec  0.00 sec 
[11/09 21:40:09   1213s] (I)       | | +-Phase 1d                                7.61%  1346.49 sec  1346.52 sec  0.03 sec  0.03 sec 
[11/09 21:40:09   1213s] (I)       | | | +-Detoured routing (2T)                 7.58%  1346.49 sec  1346.52 sec  0.03 sec  0.03 sec 
[11/09 21:40:09   1213s] (I)       | | +-Phase 1e                                0.18%  1346.52 sec  1346.52 sec  0.00 sec  0.00 sec 
[11/09 21:40:09   1213s] (I)       | | | +-Route legalization                    0.04%  1346.52 sec  1346.52 sec  0.00 sec  0.00 sec 
[11/09 21:40:09   1213s] (I)       | | | | +-Legalize Blockage Violations        0.03%  1346.52 sec  1346.52 sec  0.00 sec  0.00 sec 
[11/09 21:40:09   1213s] (I)       | | +-Phase 1f                                2.53%  1346.52 sec  1346.53 sec  0.01 sec  0.01 sec 
[11/09 21:40:09   1213s] (I)       | | | +-Congestion clean                      2.50%  1346.52 sec  1346.53 sec  0.01 sec  0.01 sec 
[11/09 21:40:09   1213s] (I)       | | +-Phase 1g                                2.60%  1346.53 sec  1346.54 sec  0.01 sec  0.01 sec 
[11/09 21:40:09   1213s] (I)       | | | +-Post Routing                          2.57%  1346.53 sec  1346.54 sec  0.01 sec  0.01 sec 
[11/09 21:40:09   1213s] (I)       | | +-Phase 1h                                1.63%  1346.54 sec  1346.55 sec  0.01 sec  0.01 sec 
[11/09 21:40:09   1213s] (I)       | | | +-Post Routing                          1.60%  1346.54 sec  1346.55 sec  0.01 sec  0.01 sec 
[11/09 21:40:09   1213s] (I)       | | +-Layer assignment (2T)                   1.97%  1346.55 sec  1346.56 sec  0.01 sec  0.01 sec 
[11/09 21:40:09   1213s] (I)       | +-Net group 2                              11.27%  1346.56 sec  1346.60 sec  0.04 sec  0.04 sec 
[11/09 21:40:09   1213s] (I)       | | +-Generate topology (2T)                  0.03%  1346.56 sec  1346.56 sec  0.00 sec  0.00 sec 
[11/09 21:40:09   1213s] (I)       | | +-Phase 1a                                1.19%  1346.58 sec  1346.58 sec  0.00 sec  0.00 sec 
[11/09 21:40:09   1213s] (I)       | | | +-Pattern routing (2T)                  0.31%  1346.58 sec  1346.58 sec  0.00 sec  0.00 sec 
[11/09 21:40:09   1213s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.46%  1346.58 sec  1346.58 sec  0.00 sec  0.00 sec 
[11/09 21:40:09   1213s] (I)       | | | +-Add via demand to 2D                  0.35%  1346.58 sec  1346.58 sec  0.00 sec  0.00 sec 
[11/09 21:40:09   1213s] (I)       | | +-Phase 1b                                0.41%  1346.58 sec  1346.58 sec  0.00 sec  0.00 sec 
[11/09 21:40:09   1213s] (I)       | | | +-Monotonic routing (2T)                0.26%  1346.58 sec  1346.58 sec  0.00 sec  0.00 sec 
[11/09 21:40:09   1213s] (I)       | | +-Phase 1c                                0.73%  1346.58 sec  1346.59 sec  0.00 sec  0.00 sec 
[11/09 21:40:09   1213s] (I)       | | | +-Two level Routing                     0.71%  1346.58 sec  1346.59 sec  0.00 sec  0.00 sec 
[11/09 21:40:09   1213s] (I)       | | | | +-Two Level Routing (Regular)         0.18%  1346.58 sec  1346.58 sec  0.00 sec  0.00 sec 
[11/09 21:40:09   1213s] (I)       | | | | +-Two Level Routing (Strong)          0.18%  1346.58 sec  1346.59 sec  0.00 sec  0.00 sec 
[11/09 21:40:09   1213s] (I)       | | +-Phase 1d                                0.67%  1346.59 sec  1346.59 sec  0.00 sec  0.00 sec 
[11/09 21:40:09   1213s] (I)       | | | +-Detoured routing (2T)                 0.65%  1346.59 sec  1346.59 sec  0.00 sec  0.00 sec 
[11/09 21:40:09   1213s] (I)       | | +-Phase 1e                                0.15%  1346.59 sec  1346.59 sec  0.00 sec  0.00 sec 
[11/09 21:40:09   1213s] (I)       | | | +-Route legalization                    0.02%  1346.59 sec  1346.59 sec  0.00 sec  0.00 sec 
[11/09 21:40:09   1213s] (I)       | | | | +-Legalize Blockage Violations        0.00%  1346.59 sec  1346.59 sec  0.00 sec  0.00 sec 
[11/09 21:40:09   1213s] (I)       | | +-Phase 1f                                0.21%  1346.59 sec  1346.59 sec  0.00 sec  0.00 sec 
[11/09 21:40:09   1213s] (I)       | | | +-Congestion clean                      0.18%  1346.59 sec  1346.59 sec  0.00 sec  0.00 sec 
[11/09 21:40:09   1213s] (I)       | | +-Phase 1g                                0.44%  1346.59 sec  1346.59 sec  0.00 sec  0.00 sec 
[11/09 21:40:09   1213s] (I)       | | | +-Post Routing                          0.41%  1346.59 sec  1346.59 sec  0.00 sec  0.00 sec 
[11/09 21:40:09   1213s] (I)       | | +-Phase 1h                                0.40%  1346.59 sec  1346.59 sec  0.00 sec  0.00 sec 
[11/09 21:40:09   1213s] (I)       | | | +-Post Routing                          0.38%  1346.59 sec  1346.59 sec  0.00 sec  0.00 sec 
[11/09 21:40:09   1213s] (I)       | | +-Layer assignment (2T)                   0.12%  1346.60 sec  1346.60 sec  0.00 sec  0.00 sec 
[11/09 21:40:09   1213s] (I)       +-Export 3D cong map                          4.19%  1346.61 sec  1346.62 sec  0.02 sec  0.02 sec 
[11/09 21:40:09   1213s] (I)       | +-Export 2D cong map                        0.78%  1346.62 sec  1346.62 sec  0.00 sec  0.00 sec 
[11/09 21:40:09   1213s] (I)       +-Extract Global 3D Wires                     0.04%  1346.62 sec  1346.62 sec  0.00 sec  0.00 sec 
[11/09 21:40:09   1213s] (I)       +-Track Assignment (2T)                       4.63%  1346.62 sec  1346.64 sec  0.02 sec  0.03 sec 
[11/09 21:40:09   1213s] (I)       | +-Initialization                            0.02%  1346.62 sec  1346.62 sec  0.00 sec  0.00 sec 
[11/09 21:40:09   1213s] (I)       | +-Track Assignment Kernel                   4.54%  1346.62 sec  1346.64 sec  0.02 sec  0.03 sec 
[11/09 21:40:09   1213s] (I)       | +-Free Memory                               0.00%  1346.64 sec  1346.64 sec  0.00 sec  0.00 sec 
[11/09 21:40:09   1213s] (I)       +-Export                                     11.63%  1346.64 sec  1346.69 sec  0.04 sec  0.05 sec 
[11/09 21:40:09   1213s] (I)       | +-Export DB wires                           0.63%  1346.64 sec  1346.64 sec  0.00 sec  0.00 sec 
[11/09 21:40:09   1213s] (I)       | | +-Export all nets (2T)                    0.47%  1346.64 sec  1346.64 sec  0.00 sec  0.00 sec 
[11/09 21:40:09   1213s] (I)       | | +-Set wire vias (2T)                      0.09%  1346.64 sec  1346.64 sec  0.00 sec  0.00 sec 
[11/09 21:40:09   1213s] (I)       | +-Report wirelength                         5.29%  1346.64 sec  1346.66 sec  0.02 sec  0.02 sec 
[11/09 21:40:09   1213s] (I)       | +-Update net boxes                          5.64%  1346.66 sec  1346.69 sec  0.02 sec  0.02 sec 
[11/09 21:40:09   1213s] (I)       | +-Update timing                             0.00%  1346.69 sec  1346.69 sec  0.00 sec  0.00 sec 
[11/09 21:40:09   1213s] (I)       +-Postprocess design                          0.63%  1346.69 sec  1346.69 sec  0.00 sec  0.00 sec 
[11/09 21:40:09   1213s] (I)      ======================= Summary by functions ========================
[11/09 21:40:09   1213s] (I)       Lv  Step                                      %      Real       CPU 
[11/09 21:40:09   1213s] (I)      ---------------------------------------------------------------------
[11/09 21:40:09   1213s] (I)        0  Early Global Route kernel           100.00%  0.39 sec  0.41 sec 
[11/09 21:40:09   1213s] (I)        1  Import and model                     40.70%  0.16 sec  0.16 sec 
[11/09 21:40:09   1213s] (I)        1  Global Routing                       37.04%  0.14 sec  0.15 sec 
[11/09 21:40:09   1213s] (I)        1  Export                               11.63%  0.04 sec  0.05 sec 
[11/09 21:40:09   1213s] (I)        1  Track Assignment (2T)                 4.63%  0.02 sec  0.03 sec 
[11/09 21:40:09   1213s] (I)        1  Export 3D cong map                    4.19%  0.02 sec  0.02 sec 
[11/09 21:40:09   1213s] (I)        1  Postprocess design                    0.63%  0.00 sec  0.00 sec 
[11/09 21:40:09   1213s] (I)        1  Extract Global 3D Wires               0.04%  0.00 sec  0.00 sec 
[11/09 21:40:09   1213s] (I)        2  Create route DB                      26.72%  0.10 sec  0.10 sec 
[11/09 21:40:09   1213s] (I)        2  Net group 1                          23.85%  0.09 sec  0.10 sec 
[11/09 21:40:09   1213s] (I)        2  Net group 2                          11.27%  0.04 sec  0.04 sec 
[11/09 21:40:09   1213s] (I)        2  Create place DB                      10.54%  0.04 sec  0.04 sec 
[11/09 21:40:09   1213s] (I)        2  Update net boxes                      5.64%  0.02 sec  0.02 sec 
[11/09 21:40:09   1213s] (I)        2  Report wirelength                     5.29%  0.02 sec  0.02 sec 
[11/09 21:40:09   1213s] (I)        2  Track Assignment Kernel               4.54%  0.02 sec  0.03 sec 
[11/09 21:40:09   1213s] (I)        2  Create route kernel                   2.66%  0.01 sec  0.01 sec 
[11/09 21:40:09   1213s] (I)        2  Export 2D cong map                    0.78%  0.00 sec  0.00 sec 
[11/09 21:40:09   1213s] (I)        2  Export DB wires                       0.63%  0.00 sec  0.00 sec 
[11/09 21:40:09   1213s] (I)        2  Initialization                        0.26%  0.00 sec  0.00 sec 
[11/09 21:40:09   1213s] (I)        2  Others data preparation               0.17%  0.00 sec  0.00 sec 
[11/09 21:40:09   1213s] (I)        2  Free Memory                           0.00%  0.00 sec  0.00 sec 
[11/09 21:40:09   1213s] (I)        2  Update timing                         0.00%  0.00 sec  0.00 sec 
[11/09 21:40:09   1213s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[11/09 21:40:09   1213s] (I)        3  Import route data (2T)               26.34%  0.10 sec  0.10 sec 
[11/09 21:40:09   1213s] (I)        3  Import place data                    10.52%  0.04 sec  0.04 sec 
[11/09 21:40:09   1213s] (I)        3  Phase 1d                              8.29%  0.03 sec  0.03 sec 
[11/09 21:40:09   1213s] (I)        3  Phase 1g                              3.04%  0.01 sec  0.01 sec 
[11/09 21:40:09   1213s] (I)        3  Phase 1f                              2.73%  0.01 sec  0.01 sec 
[11/09 21:40:09   1213s] (I)        3  Phase 1a                              2.55%  0.01 sec  0.01 sec 
[11/09 21:40:09   1213s] (I)        3  Layer assignment (2T)                 2.09%  0.01 sec  0.01 sec 
[11/09 21:40:09   1213s] (I)        3  Phase 1h                              2.03%  0.01 sec  0.01 sec 
[11/09 21:40:09   1213s] (I)        3  Phase 1b                              1.55%  0.01 sec  0.01 sec 
[11/09 21:40:09   1213s] (I)        3  Phase 1c                              1.52%  0.01 sec  0.01 sec 
[11/09 21:40:09   1213s] (I)        3  Generate topology (2T)                0.61%  0.00 sec  0.00 sec 
[11/09 21:40:09   1213s] (I)        3  Export all nets (2T)                  0.47%  0.00 sec  0.00 sec 
[11/09 21:40:09   1213s] (I)        3  Phase 1e                              0.33%  0.00 sec  0.00 sec 
[11/09 21:40:09   1213s] (I)        3  Set wire vias (2T)                    0.09%  0.00 sec  0.00 sec 
[11/09 21:40:09   1213s] (I)        4  Model blockage capacity              20.48%  0.08 sec  0.08 sec 
[11/09 21:40:09   1213s] (I)        4  Detoured routing (2T)                 8.23%  0.03 sec  0.03 sec 
[11/09 21:40:09   1213s] (I)        4  Read nets                             6.93%  0.03 sec  0.03 sec 
[11/09 21:40:09   1213s] (I)        4  Post Routing                          4.96%  0.02 sec  0.02 sec 
[11/09 21:40:09   1213s] (I)        4  Read instances and placement          3.61%  0.01 sec  0.01 sec 
[11/09 21:40:09   1213s] (I)        4  Congestion clean                      2.68%  0.01 sec  0.01 sec 
[11/09 21:40:09   1213s] (I)        4  Read blockages ( Layer 2-4 )          1.99%  0.01 sec  0.01 sec 
[11/09 21:40:09   1213s] (I)        4  Two level Routing                     1.48%  0.01 sec  0.01 sec 
[11/09 21:40:09   1213s] (I)        4  Initialize 3D grid graph              1.13%  0.00 sec  0.00 sec 
[11/09 21:40:09   1213s] (I)        4  Pattern Routing Avoiding Blockages    1.12%  0.00 sec  0.00 sec 
[11/09 21:40:09   1213s] (I)        4  Read prerouted                        1.07%  0.00 sec  0.00 sec 
[11/09 21:40:09   1213s] (I)        4  Monotonic routing (2T)                1.06%  0.00 sec  0.01 sec 
[11/09 21:40:09   1213s] (I)        4  Pattern routing (2T)                  0.72%  0.00 sec  0.00 sec 
[11/09 21:40:09   1213s] (I)        4  Add via demand to 2D                  0.35%  0.00 sec  0.00 sec 
[11/09 21:40:09   1213s] (I)        4  Read unlegalized nets                 0.27%  0.00 sec  0.00 sec 
[11/09 21:40:09   1213s] (I)        4  Move terms for access (2T)            0.17%  0.00 sec  0.00 sec 
[11/09 21:40:09   1213s] (I)        4  Route legalization                    0.06%  0.00 sec  0.00 sec 
[11/09 21:40:09   1213s] (I)        4  Read blackboxes                       0.01%  0.00 sec  0.00 sec 
[11/09 21:40:09   1213s] (I)        4  Set up via pillars                    0.00%  0.00 sec  0.00 sec 
[11/09 21:40:09   1213s] (I)        5  Initialize 3D capacity               19.69%  0.08 sec  0.08 sec 
[11/09 21:40:09   1213s] (I)        5  Read instance blockages               1.27%  0.00 sec  0.00 sec 
[11/09 21:40:09   1213s] (I)        5  Read PG blockages                     0.54%  0.00 sec  0.00 sec 
[11/09 21:40:09   1213s] (I)        5  Two Level Routing (Regular)           0.39%  0.00 sec  0.00 sec 
[11/09 21:40:09   1213s] (I)        5  Two Level Routing (Strong)            0.37%  0.00 sec  0.00 sec 
[11/09 21:40:09   1213s] (I)        5  Read halo blockages                   0.03%  0.00 sec  0.00 sec 
[11/09 21:40:09   1213s] (I)        5  Legalize Blockage Violations          0.03%  0.00 sec  0.00 sec 
[11/09 21:40:09   1213s] (I)        5  Read clock blockages                  0.01%  0.00 sec  0.00 sec 
[11/09 21:40:09   1213s] (I)        5  Read other blockages                  0.01%  0.00 sec  0.00 sec 
[11/09 21:40:09   1213s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[11/09 21:40:09   1213s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[11/09 21:40:09   1213s]         Early Global Route - eGR only step done. (took cpu=0:00:00.5 real=0:00:00.4)
[11/09 21:40:09   1213s]       Routing using eGR only done.
[11/09 21:40:09   1213s] Net route status summary:
[11/09 21:40:09   1213s]   Clock:       328 (unrouted=1, trialRouted=0, noStatus=0, routed=327, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[11/09 21:40:09   1213s]   Non-clock: 15269 (unrouted=163, trialRouted=15106, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=148, (crossesIlmBoundary AND tooFewTerms=0)])
[11/09 21:40:09   1213s] 
[11/09 21:40:09   1213s] CCOPT: Done with clock implementation routing.
[11/09 21:40:09   1213s] 
[11/09 21:40:09   1213s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.5 real=0:00:00.5)
[11/09 21:40:09   1213s]     Clock implementation routing done.
[11/09 21:40:09   1213s]     Leaving CCOpt scope - extractRC...
[11/09 21:40:09   1213s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[11/09 21:40:09   1213s] Extraction called for design 'soc_top' of instances=15643 and nets=15597 using extraction engine 'preRoute' .
[11/09 21:40:09   1213s] PreRoute RC Extraction called for design soc_top.
[11/09 21:40:09   1213s] RC Extraction called in multi-corner(2) mode.
[11/09 21:40:09   1213s] RCMode: PreRoute
[11/09 21:40:09   1213s]       RC Corner Indexes            0       1   
[11/09 21:40:09   1213s] Capacitance Scaling Factor   : 1.00000 1.00000 
[11/09 21:40:09   1213s] Resistance Scaling Factor    : 1.00000 1.00000 
[11/09 21:40:09   1213s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[11/09 21:40:09   1213s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[11/09 21:40:09   1213s] Shrink Factor                : 1.00000
[11/09 21:40:09   1213s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/09 21:40:09   1213s] Using capacitance table file ...
[11/09 21:40:09   1213s] 
[11/09 21:40:09   1213s] Trim Metal Layers:
[11/09 21:40:09   1213s] LayerId::1 widthSet size::4
[11/09 21:40:09   1213s] LayerId::2 widthSet size::4
[11/09 21:40:09   1213s] LayerId::3 widthSet size::4
[11/09 21:40:09   1213s] LayerId::4 widthSet size::4
[11/09 21:40:09   1213s] LayerId::5 widthSet size::4
[11/09 21:40:09   1213s] LayerId::6 widthSet size::3
[11/09 21:40:09   1213s] Updating RC grid for preRoute extraction ...
[11/09 21:40:09   1213s] eee: pegSigSF::1.070000
[11/09 21:40:09   1213s] Initializing multi-corner capacitance tables ... 
[11/09 21:40:09   1213s] Initializing multi-corner resistance tables ...
[11/09 21:40:09   1213s] eee: l::1 avDens::0.130419 usedTrk::3794.659821 availTrk::29095.804833 sigTrk::3794.659821
[11/09 21:40:09   1213s] eee: l::2 avDens::0.134654 usedTrk::3780.344771 availTrk::28074.435177 sigTrk::3780.344771
[11/09 21:40:09   1213s] eee: l::3 avDens::0.307904 usedTrk::9052.354608 availTrk::29399.961936 sigTrk::9052.354608
[11/09 21:40:09   1213s] eee: l::4 avDens::0.153842 usedTrk::4399.902030 availTrk::28600.043657 sigTrk::4399.902030
[11/09 21:40:09   1213s] eee: l::5 avDens::0.024396 usedTrk::840.185459 availTrk::34440.000000 sigTrk::840.185459
[11/09 21:40:09   1213s] eee: l::6 avDens::0.047566 usedTrk::802.443878 availTrk::16870.000000 sigTrk::802.443878
[11/09 21:40:09   1213s] {RT wc 0 4 4 0}
[11/09 21:40:09   1213s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.294209 uaWl=1.000000 uaWlH=0.250693 aWlH=0.000000 lMod=0 pMax=0.839700 pMod=82 wcR=0.555600 newSi=0.001600 wHLS=1.389000 siPrev=0 viaL=0.000000
[11/09 21:40:09   1213s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 4217.152M)
[11/09 21:40:09   1213s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[11/09 21:40:09   1213s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.2 real=0:00:00.2)
[11/09 21:40:09   1213s]     Leaving CCOpt scope - Initializing placement interface...
[11/09 21:40:09   1213s] OPERPROF: Starting DPlace-Init at level 1, MEM:4217.2M, EPOCH TIME: 1731213609.482634
[11/09 21:40:09   1213s] Processing tracks to init pin-track alignment.
[11/09 21:40:09   1213s] z: 2, totalTracks: 1
[11/09 21:40:09   1213s] z: 4, totalTracks: 1
[11/09 21:40:09   1213s] z: 6, totalTracks: 1
[11/09 21:40:09   1213s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/09 21:40:09   1213s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4217.2M, EPOCH TIME: 1731213609.492541
[11/09 21:40:09   1213s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:40:09   1213s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:40:09   1213s] 
[11/09 21:40:09   1213s]  Pre_CCE_Colorizing is not ON! (0:0:27:0)
[11/09 21:40:09   1213s] OPERPROF:     Starting CMU at level 3, MEM:4217.2M, EPOCH TIME: 1731213609.501485
[11/09 21:40:09   1213s] OPERPROF:     Finished CMU at level 3, CPU:0.002, REAL:0.002, MEM:4249.2M, EPOCH TIME: 1731213609.503474
[11/09 21:40:09   1213s] 
[11/09 21:40:09   1213s] Bad Lib Cell Checking (CMU) is done! (0)
[11/09 21:40:09   1213s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.015, REAL:0.013, MEM:4217.2M, EPOCH TIME: 1731213609.505761
[11/09 21:40:09   1213s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:4217.2M, EPOCH TIME: 1731213609.505816
[11/09 21:40:09   1213s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:4217.2M, EPOCH TIME: 1731213609.506090
[11/09 21:40:09   1213s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4217.2MB).
[11/09 21:40:09   1213s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.027, REAL:0.026, MEM:4217.2M, EPOCH TIME: 1731213609.508342
[11/09 21:40:09   1213s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 21:40:09   1213s]     Legalizer reserving space for clock trees
[11/09 21:40:09   1213s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'clk_pad'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '90.000um' and height = '233.200um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[11/09 21:40:09   1213s]     Calling post conditioning for eGRPC...
[11/09 21:40:09   1213s]       eGRPC...
[11/09 21:40:09   1213s]         eGRPC active optimizations:
[11/09 21:40:09   1213s]          - Move Down
[11/09 21:40:09   1213s]          - Downsizing before DRV sizing
[11/09 21:40:09   1213s]          - DRV fixing with sizing
[11/09 21:40:09   1213s]          - Move to fanout
[11/09 21:40:09   1213s]          - Cloning
[11/09 21:40:09   1213s]         
[11/09 21:40:09   1213s]         Currently running CTS, using active skew data
[11/09 21:40:09   1213s]         Reset bufferability constraints...
[11/09 21:40:09   1213s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[11/09 21:40:09   1213s]         Clock tree timing engine global stage delay update for wc:setup.late...
[11/09 21:40:09   1213s] End AAE Lib Interpolated Model. (MEM=4217.15 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:40:09   1213s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner wc.
[11/09 21:40:09   1213s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
[11/09 21:40:09   1213s]         Clock tree timing engine global stage delay update for wc:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/09 21:40:09   1213s]         Reset bufferability constraints done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/09 21:40:09   1213s]         Clock DAG stats eGRPC initial state:
[11/09 21:40:09   1213s]           cell counts      : b=325, i=1, icg=0, dcg=0, l=1, total=327
[11/09 21:40:09   1213s]           sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
[11/09 21:40:09   1213s]           misc counts      : r=1, pp=0
[11/09 21:40:09   1213s]           cell areas       : b=3567.200um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24561.786um^2
[11/09 21:40:09   1213s]           cell capacitance : b=0.375pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.396pF
[11/09 21:40:09   1213s]           sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
[11/09 21:40:09   1213s]           wire capacitance : top=0.000pF, trunk=2.110pF, leaf=2.387pF, total=4.498pF
[11/09 21:40:09   1213s]           wire lengths     : top=0.000um, trunk=12026.255um, leaf=13319.775um, total=25346.030um
[11/09 21:40:09   1213s]           hp wire lengths  : top=0.000um, trunk=11913.680um, leaf=10920.085um, total=22833.765um
[11/09 21:40:09   1213s]         Clock DAG net violations eGRPC initial state:
[11/09 21:40:09   1213s]           Remaining Transition : {count=10, worst=[8.209ns, 8.064ns, 2.022ns, 1.992ns, 1.394ns, 1.384ns, 0.051ns, 0.018ns, 0.008ns, 0.004ns]} avg=2.315ns sd=3.176ns sum=23.147ns
[11/09 21:40:09   1213s]           Capacitance          : {count=1, worst=[1.020pF]} avg=1.020pF sd=0.000pF sum=1.020pF
[11/09 21:40:09   1213s]         Clock DAG primary half-corner transition distribution eGRPC initial state:
[11/09 21:40:09   1213s]           Trunk : target=0.886ns count=131 avg=0.403ns sd=0.220ns min=0.000ns max=0.937ns {96 <= 0.532ns, 19 <= 0.709ns, 10 <= 0.797ns, 1 <= 0.842ns, 2 <= 0.886ns} {2 <= 0.930ns, 1 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 0 > 1.329ns}
[11/09 21:40:09   1213s]           Leaf  : target=0.886ns count=197 avg=0.844ns sd=0.878ns min=0.237ns max=9.095ns {7 <= 0.532ns, 61 <= 0.709ns, 85 <= 0.797ns, 27 <= 0.842ns, 10 <= 0.886ns} {1 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
[11/09 21:40:09   1213s]         Clock DAG library cell distribution eGRPC initial state {count}:
[11/09 21:40:09   1213s]            Bufs: BUFX1: 325 
[11/09 21:40:09   1213s]            Invs: INVX2: 1 
[11/09 21:40:09   1213s]          Logics: pad_in: 1 
[11/09 21:40:09   1213s]         Clock DAG hash eGRPC initial state: 8969402255337504761 15190744025456136004
[11/09 21:40:09   1213s]         CTS services accumulated run-time stats eGRPC initial state:
[11/09 21:40:09   1213s]           delay calculator: calls=47000, total_wall_time=0.969s, mean_wall_time=0.021ms
[11/09 21:40:09   1213s]           legalizer: calls=29112, total_wall_time=0.401s, mean_wall_time=0.014ms
[11/09 21:40:09   1213s]           steiner router: calls=31625, total_wall_time=1.800s, mean_wall_time=0.057ms
[11/09 21:40:09   1213s]         Primary reporting skew groups eGRPC initial state:
[11/09 21:40:09   1213s]           skew_group clk/constraint: insertion delay [min=4.865, max=5.117, avg=4.944, sd=0.049], skew [0.252 vs 0.221*], 99.4% {4.865, 5.086} (wid=0.905 ws=0.873) (gid=5.072 gs=0.918)
[11/09 21:40:09   1213s]               min path sink: soc/soc_simpleuart_send_divcnt_reg[11]/CLK
[11/09 21:40:09   1213s]               max path sink: soc/soc_cpu_cpuregs_reg_2/CLKA
[11/09 21:40:09   1213s]         Skew group summary eGRPC initial state:
[11/09 21:40:09   1213s]           skew_group clk/constraint: insertion delay [min=4.865, max=5.117, avg=4.944, sd=0.049], skew [0.252 vs 0.221*], 99.4% {4.865, 5.086} (wid=0.905 ws=0.873) (gid=5.072 gs=0.918)
[11/09 21:40:09   1213s]         eGRPC Moving buffers...
[11/09 21:40:09   1213s]           Clock DAG hash before 'eGRPC Moving buffers': 8969402255337504761 15190744025456136004
[11/09 21:40:09   1213s]           CTS services accumulated run-time stats before 'eGRPC Moving buffers':
[11/09 21:40:09   1213s]             delay calculator: calls=47000, total_wall_time=0.969s, mean_wall_time=0.021ms
[11/09 21:40:09   1213s]             legalizer: calls=29112, total_wall_time=0.401s, mean_wall_time=0.014ms
[11/09 21:40:09   1213s]             steiner router: calls=31625, total_wall_time=1.800s, mean_wall_time=0.057ms
[11/09 21:40:09   1213s]           Violation analysis...
[11/09 21:40:09   1213s]           Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 21:40:09   1213s]           Moving buffers down: ...20% ...40% ...60% ...80% ...100% 
[11/09 21:40:09   1213s]           
[11/09 21:40:09   1213s]             Nodes to move:         7
[11/09 21:40:09   1213s]             Processed:             7
[11/09 21:40:09   1213s]             Moved (slew improved): 0
[11/09 21:40:09   1213s]             Moved (slew fixed):    0
[11/09 21:40:09   1213s]             Not moved:             7
[11/09 21:40:09   1213s]           Clock DAG stats after 'eGRPC Moving buffers':
[11/09 21:40:09   1213s]             cell counts      : b=325, i=1, icg=0, dcg=0, l=1, total=327
[11/09 21:40:09   1213s]             sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
[11/09 21:40:09   1213s]             misc counts      : r=1, pp=0
[11/09 21:40:09   1213s]             cell areas       : b=3567.200um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24561.786um^2
[11/09 21:40:09   1213s]             cell capacitance : b=0.375pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.396pF
[11/09 21:40:09   1213s]             sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
[11/09 21:40:09   1213s]             wire capacitance : top=0.000pF, trunk=2.110pF, leaf=2.387pF, total=4.498pF
[11/09 21:40:09   1213s]             wire lengths     : top=0.000um, trunk=12026.255um, leaf=13319.775um, total=25346.030um
[11/09 21:40:09   1213s]             hp wire lengths  : top=0.000um, trunk=11913.680um, leaf=10920.085um, total=22833.765um
[11/09 21:40:09   1213s]           Clock DAG net violations after 'eGRPC Moving buffers':
[11/09 21:40:09   1213s]             Remaining Transition : {count=10, worst=[8.209ns, 8.064ns, 2.022ns, 1.992ns, 1.394ns, 1.384ns, 0.051ns, 0.018ns, 0.008ns, 0.004ns]} avg=2.315ns sd=3.176ns sum=23.147ns
[11/09 21:40:09   1213s]             Capacitance          : {count=1, worst=[1.020pF]} avg=1.020pF sd=0.000pF sum=1.020pF
[11/09 21:40:09   1213s]           Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
[11/09 21:40:09   1213s]             Trunk : target=0.886ns count=131 avg=0.403ns sd=0.220ns min=0.000ns max=0.937ns {96 <= 0.532ns, 19 <= 0.709ns, 10 <= 0.797ns, 1 <= 0.842ns, 2 <= 0.886ns} {2 <= 0.930ns, 1 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 0 > 1.329ns}
[11/09 21:40:09   1213s]             Leaf  : target=0.886ns count=197 avg=0.844ns sd=0.878ns min=0.237ns max=9.095ns {7 <= 0.532ns, 61 <= 0.709ns, 85 <= 0.797ns, 27 <= 0.842ns, 10 <= 0.886ns} {1 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
[11/09 21:40:09   1213s]           Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
[11/09 21:40:09   1213s]              Bufs: BUFX1: 325 
[11/09 21:40:09   1213s]              Invs: INVX2: 1 
[11/09 21:40:09   1213s]            Logics: pad_in: 1 
[11/09 21:40:09   1213s]           Clock DAG hash after 'eGRPC Moving buffers': 8969402255337504761 15190744025456136004
[11/09 21:40:09   1213s]           CTS services accumulated run-time stats after 'eGRPC Moving buffers':
[11/09 21:40:09   1213s]             delay calculator: calls=47047, total_wall_time=0.970s, mean_wall_time=0.021ms
[11/09 21:40:09   1213s]             legalizer: calls=29133, total_wall_time=0.403s, mean_wall_time=0.014ms
[11/09 21:40:09   1213s]             steiner router: calls=31625, total_wall_time=1.800s, mean_wall_time=0.057ms
[11/09 21:40:09   1213s]           Primary reporting skew groups after 'eGRPC Moving buffers':
[11/09 21:40:09   1213s]             skew_group clk/constraint: insertion delay [min=4.865, max=5.117], skew [0.252 vs 0.221*]
[11/09 21:40:09   1213s]                 min path sink: soc/soc_simpleuart_send_divcnt_reg[11]/CLK
[11/09 21:40:09   1213s]                 max path sink: soc/soc_cpu_cpuregs_reg_2/CLKA
[11/09 21:40:09   1213s]           Skew group summary after 'eGRPC Moving buffers':
[11/09 21:40:09   1213s]             skew_group clk/constraint: insertion delay [min=4.865, max=5.117], skew [0.252 vs 0.221*]
[11/09 21:40:09   1213s]           Legalizer API calls during this step: 21 succeeded with high effort: 21 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/09 21:40:09   1213s]         eGRPC Moving buffers done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/09 21:40:09   1213s]         eGRPC Initial Pass of Downsizing Clock Tree cells...
[11/09 21:40:09   1213s]           Clock DAG hash before 'eGRPC Initial Pass of Downsizing Clock Tree cells': 8969402255337504761 15190744025456136004
[11/09 21:40:09   1213s]           CTS services accumulated run-time stats before 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[11/09 21:40:09   1213s]             delay calculator: calls=47047, total_wall_time=0.970s, mean_wall_time=0.021ms
[11/09 21:40:09   1213s]             legalizer: calls=29133, total_wall_time=0.403s, mean_wall_time=0.014ms
[11/09 21:40:09   1213s]             steiner router: calls=31625, total_wall_time=1.800s, mean_wall_time=0.057ms
[11/09 21:40:09   1213s]           Artificially removing long paths...
[11/09 21:40:09   1213s]             Clock DAG hash before 'Artificially removing long paths': 8969402255337504761 15190744025456136004
[11/09 21:40:09   1213s]             CTS services accumulated run-time stats before 'Artificially removing long paths':
[11/09 21:40:09   1213s]               delay calculator: calls=47047, total_wall_time=0.970s, mean_wall_time=0.021ms
[11/09 21:40:09   1213s]               legalizer: calls=29133, total_wall_time=0.403s, mean_wall_time=0.014ms
[11/09 21:40:09   1213s]               steiner router: calls=31625, total_wall_time=1.800s, mean_wall_time=0.057ms
[11/09 21:40:09   1213s]             Artificially shortened 51 long paths. The largest offset applied was 0.076ns.
[11/09 21:40:09   1213s]             
[11/09 21:40:09   1213s]             
[11/09 21:40:09   1213s]             Skew Group Offsets:
[11/09 21:40:09   1213s]             
[11/09 21:40:09   1213s]             --------------------------------------------------------------------------------------------
[11/09 21:40:09   1213s]             Skew Group        Num.     Num.       Offset        Max        Previous Max.    Current Max.
[11/09 21:40:09   1213s]                               Sinks    Offsets    Percentile    Offset     Path Delay       Path Delay
[11/09 21:40:09   1213s]             --------------------------------------------------------------------------------------------
[11/09 21:40:09   1213s]             clk/constraint    1206       51         4.229%      0.076ns       5.117ns         5.042ns
[11/09 21:40:09   1213s]             --------------------------------------------------------------------------------------------
[11/09 21:40:09   1213s]             
[11/09 21:40:09   1213s]             Offsets Histogram:
[11/09 21:40:09   1213s]             
[11/09 21:40:09   1213s]             -------------------------------
[11/09 21:40:09   1213s]             From (ns)    To (ns)      Count
[11/09 21:40:09   1213s]             -------------------------------
[11/09 21:40:09   1213s]             below          0.002        2
[11/09 21:40:09   1213s]               0.002        0.012       12
[11/09 21:40:09   1213s]               0.012        0.022       10
[11/09 21:40:09   1213s]               0.022        0.032        1
[11/09 21:40:09   1213s]               0.032        0.042        7
[11/09 21:40:09   1213s]               0.042        0.052       12
[11/09 21:40:09   1213s]               0.052        0.062        0
[11/09 21:40:09   1213s]               0.062        0.072        6
[11/09 21:40:09   1213s]               0.072      and above      1
[11/09 21:40:09   1213s]             -------------------------------
[11/09 21:40:09   1213s]             
[11/09 21:40:09   1213s]             Mean=0.028ns Median=0.032ns Std.Dev=0.022ns
[11/09 21:40:09   1213s]             
[11/09 21:40:09   1213s]             
[11/09 21:40:09   1213s]             Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/09 21:40:09   1213s]           Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 21:40:09   1213s]           Modifying slew-target multiplier from 1 to 0.9
[11/09 21:40:09   1213s]           Downsizing prefiltering...
[11/09 21:40:09   1213s]           Downsizing prefiltering done.
[11/09 21:40:09   1213s]           Downsizing: ...20% ...40% ...60% ...80% ...100% 
[11/09 21:40:09   1213s]           DoDownSizing Summary : numSized = 0, numUnchanged = 119, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 137, numSkippedDueToCloseToSkewTarget = 72
[11/09 21:40:09   1213s]           CCOpt-eGRPC Downsizing: considered: 119, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 119, unsuccessful: 0, sized: 0
[11/09 21:40:09   1213s]           Reverting slew-target multiplier from 0.9 to 1
[11/09 21:40:09   1213s]           Reverting Artificially removing long paths...
[11/09 21:40:09   1213s]             Clock DAG hash before 'Reverting Artificially removing long paths': 8969402255337504761 15190744025456136004
[11/09 21:40:09   1213s]             CTS services accumulated run-time stats before 'Reverting Artificially removing long paths':
[11/09 21:40:09   1213s]               delay calculator: calls=47412, total_wall_time=0.976s, mean_wall_time=0.021ms
[11/09 21:40:09   1213s]               legalizer: calls=29252, total_wall_time=0.405s, mean_wall_time=0.014ms
[11/09 21:40:09   1213s]               steiner router: calls=31871, total_wall_time=1.802s, mean_wall_time=0.057ms
[11/09 21:40:09   1213s]             Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/09 21:40:09   1213s]           Reverting Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 21:40:09   1213s]           Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[11/09 21:40:09   1213s]             cell counts      : b=325, i=1, icg=0, dcg=0, l=1, total=327
[11/09 21:40:09   1213s]             sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
[11/09 21:40:09   1213s]             misc counts      : r=1, pp=0
[11/09 21:40:09   1213s]             cell areas       : b=3567.200um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24561.786um^2
[11/09 21:40:09   1213s]             cell capacitance : b=0.375pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.396pF
[11/09 21:40:09   1213s]             sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
[11/09 21:40:09   1213s]             wire capacitance : top=0.000pF, trunk=2.110pF, leaf=2.387pF, total=4.498pF
[11/09 21:40:09   1213s]             wire lengths     : top=0.000um, trunk=12026.255um, leaf=13319.775um, total=25346.030um
[11/09 21:40:09   1213s]             hp wire lengths  : top=0.000um, trunk=11913.680um, leaf=10920.085um, total=22833.765um
[11/09 21:40:09   1213s]           Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[11/09 21:40:09   1213s]             Remaining Transition : {count=10, worst=[8.209ns, 8.064ns, 2.022ns, 1.992ns, 1.394ns, 1.384ns, 0.051ns, 0.018ns, 0.008ns, 0.004ns]} avg=2.315ns sd=3.176ns sum=23.147ns
[11/09 21:40:09   1213s]             Capacitance          : {count=1, worst=[1.020pF]} avg=1.020pF sd=0.000pF sum=1.020pF
[11/09 21:40:09   1213s]           Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[11/09 21:40:09   1213s]             Trunk : target=0.886ns count=131 avg=0.403ns sd=0.220ns min=0.000ns max=0.937ns {96 <= 0.532ns, 19 <= 0.709ns, 10 <= 0.797ns, 1 <= 0.842ns, 2 <= 0.886ns} {2 <= 0.930ns, 1 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 0 > 1.329ns}
[11/09 21:40:09   1213s]             Leaf  : target=0.886ns count=197 avg=0.844ns sd=0.878ns min=0.237ns max=9.095ns {7 <= 0.532ns, 61 <= 0.709ns, 85 <= 0.797ns, 27 <= 0.842ns, 10 <= 0.886ns} {1 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
[11/09 21:40:09   1213s]           Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
[11/09 21:40:09   1213s]              Bufs: BUFX1: 325 
[11/09 21:40:09   1213s]              Invs: INVX2: 1 
[11/09 21:40:09   1213s]            Logics: pad_in: 1 
[11/09 21:40:09   1213s]           Clock DAG hash after 'eGRPC Initial Pass of Downsizing Clock Tree cells': 8969402255337504761 15190744025456136004
[11/09 21:40:09   1213s]           CTS services accumulated run-time stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[11/09 21:40:09   1213s]             delay calculator: calls=47412, total_wall_time=0.976s, mean_wall_time=0.021ms
[11/09 21:40:09   1213s]             legalizer: calls=29252, total_wall_time=0.405s, mean_wall_time=0.014ms
[11/09 21:40:09   1213s]             steiner router: calls=31871, total_wall_time=1.802s, mean_wall_time=0.057ms
[11/09 21:40:09   1213s]           Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[11/09 21:40:09   1213s]             skew_group clk/constraint: insertion delay [min=4.865, max=5.117], skew [0.252 vs 0.221*]
[11/09 21:40:09   1213s]                 min path sink: soc/soc_simpleuart_send_divcnt_reg[11]/CLK
[11/09 21:40:09   1213s]                 max path sink: soc/soc_cpu_cpuregs_reg_2/CLKA
[11/09 21:40:09   1213s]           Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[11/09 21:40:09   1213s]             skew_group clk/constraint: insertion delay [min=4.865, max=5.117], skew [0.252 vs 0.221*]
[11/09 21:40:09   1213s]           Legalizer API calls during this step: 119 succeeded with high effort: 119 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/09 21:40:09   1213s]         eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.2 real=0:00:00.2)
[11/09 21:40:09   1213s]         eGRPC Fixing DRVs...
[11/09 21:40:09   1213s]           Clock DAG hash before 'eGRPC Fixing DRVs': 8969402255337504761 15190744025456136004
[11/09 21:40:09   1213s]           CTS services accumulated run-time stats before 'eGRPC Fixing DRVs':
[11/09 21:40:09   1213s]             delay calculator: calls=47412, total_wall_time=0.976s, mean_wall_time=0.021ms
[11/09 21:40:09   1213s]             legalizer: calls=29252, total_wall_time=0.405s, mean_wall_time=0.014ms
[11/09 21:40:09   1213s]             steiner router: calls=31871, total_wall_time=1.802s, mean_wall_time=0.057ms
[11/09 21:40:09   1213s]           Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[11/09 21:40:09   1213s]           CCOpt-eGRPC: considered: 328, tested: 328, violation detected: 11, violation ignored (due to small violation): 0, cannot run: 1, attempted: 10, unsuccessful: 0, sized: 0
[11/09 21:40:09   1213s]           
[11/09 21:40:09   1213s]           Statistics: Fix DRVs (cell sizing):
[11/09 21:40:09   1213s]           ===================================
[11/09 21:40:09   1213s]           
[11/09 21:40:09   1213s]           Cell changes by Net Type:
[11/09 21:40:09   1213s]           
[11/09 21:40:09   1213s]           -------------------------------------------------------------------------------------------------------------------
[11/09 21:40:09   1213s]           Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[11/09 21:40:09   1213s]           -------------------------------------------------------------------------------------------------------------------
[11/09 21:40:09   1213s]           top                0                    0           0            0                    0                  0
[11/09 21:40:09   1213s]           trunk              3 [30.0%]            0           0            0                    0 (0.0%)           3 (100.0%)
[11/09 21:40:09   1213s]           leaf               7 [70.0%]            0           0            0                    0 (0.0%)           7 (100.0%)
[11/09 21:40:09   1213s]           -------------------------------------------------------------------------------------------------------------------
[11/09 21:40:09   1213s]           Total             10 [100.0%]           0           0            0                    0 (0.0%)          10 (100.0%)
[11/09 21:40:09   1213s]           -------------------------------------------------------------------------------------------------------------------
[11/09 21:40:09   1213s]           
[11/09 21:40:09   1213s]           Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 10, Area change: 0.000um^2 (0.000%)
[11/09 21:40:09   1213s]           Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[11/09 21:40:09   1213s]           
[11/09 21:40:09   1213s]           Clock DAG stats after 'eGRPC Fixing DRVs':
[11/09 21:40:09   1213s]             cell counts      : b=325, i=1, icg=0, dcg=0, l=1, total=327
[11/09 21:40:09   1213s]             sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
[11/09 21:40:09   1213s]             misc counts      : r=1, pp=0
[11/09 21:40:09   1213s]             cell areas       : b=3567.200um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24561.786um^2
[11/09 21:40:09   1213s]             cell capacitance : b=0.375pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.396pF
[11/09 21:40:09   1213s]             sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
[11/09 21:40:09   1213s]             wire capacitance : top=0.000pF, trunk=2.110pF, leaf=2.387pF, total=4.498pF
[11/09 21:40:09   1213s]             wire lengths     : top=0.000um, trunk=12026.255um, leaf=13319.775um, total=25346.030um
[11/09 21:40:09   1213s]             hp wire lengths  : top=0.000um, trunk=11913.680um, leaf=10920.085um, total=22833.765um
[11/09 21:40:09   1213s]           Clock DAG net violations after 'eGRPC Fixing DRVs':
[11/09 21:40:09   1213s]             Remaining Transition : {count=10, worst=[8.209ns, 8.064ns, 2.022ns, 1.992ns, 1.394ns, 1.384ns, 0.051ns, 0.018ns, 0.008ns, 0.004ns]} avg=2.315ns sd=3.176ns sum=23.147ns
[11/09 21:40:09   1213s]             Capacitance          : {count=1, worst=[1.020pF]} avg=1.020pF sd=0.000pF sum=1.020pF
[11/09 21:40:09   1213s]           Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
[11/09 21:40:09   1213s]             Trunk : target=0.886ns count=131 avg=0.403ns sd=0.220ns min=0.000ns max=0.937ns {96 <= 0.532ns, 19 <= 0.709ns, 10 <= 0.797ns, 1 <= 0.842ns, 2 <= 0.886ns} {2 <= 0.930ns, 1 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 0 > 1.329ns}
[11/09 21:40:09   1213s]             Leaf  : target=0.886ns count=197 avg=0.844ns sd=0.878ns min=0.237ns max=9.095ns {7 <= 0.532ns, 61 <= 0.709ns, 85 <= 0.797ns, 27 <= 0.842ns, 10 <= 0.886ns} {1 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
[11/09 21:40:09   1213s]           Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
[11/09 21:40:09   1213s]              Bufs: BUFX1: 325 
[11/09 21:40:09   1213s]              Invs: INVX2: 1 
[11/09 21:40:09   1213s]            Logics: pad_in: 1 
[11/09 21:40:09   1213s]           Clock DAG hash after 'eGRPC Fixing DRVs': 8969402255337504761 15190744025456136004
[11/09 21:40:09   1213s]           CTS services accumulated run-time stats after 'eGRPC Fixing DRVs':
[11/09 21:40:09   1213s]             delay calculator: calls=47442, total_wall_time=0.977s, mean_wall_time=0.021ms
[11/09 21:40:09   1213s]             legalizer: calls=29262, total_wall_time=0.405s, mean_wall_time=0.014ms
[11/09 21:40:09   1213s]             steiner router: calls=31891, total_wall_time=1.802s, mean_wall_time=0.057ms
[11/09 21:40:09   1213s]           Primary reporting skew groups after 'eGRPC Fixing DRVs':
[11/09 21:40:09   1213s]             skew_group clk/constraint: insertion delay [min=4.865, max=5.117], skew [0.252 vs 0.221*]
[11/09 21:40:09   1213s]                 min path sink: soc/soc_simpleuart_send_divcnt_reg[11]/CLK
[11/09 21:40:09   1213s]                 max path sink: soc/soc_cpu_cpuregs_reg_2/CLKA
[11/09 21:40:09   1213s]           Skew group summary after 'eGRPC Fixing DRVs':
[11/09 21:40:09   1213s]             skew_group clk/constraint: insertion delay [min=4.865, max=5.117], skew [0.252 vs 0.221*]
[11/09 21:40:09   1213s]           Legalizer API calls during this step: 10 succeeded with high effort: 10 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/09 21:40:09   1213s]         eGRPC Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 21:40:09   1213s]         
[11/09 21:40:09   1213s]         Slew Diagnostics: After DRV fixing
[11/09 21:40:09   1213s]         ==================================
[11/09 21:40:09   1213s]         
[11/09 21:40:09   1213s]         Global Causes:
[11/09 21:40:09   1213s]         
[11/09 21:40:09   1213s]         -------------------------------------
[11/09 21:40:09   1213s]         Cause
[11/09 21:40:09   1213s]         -------------------------------------
[11/09 21:40:09   1213s]         DRV fixing with buffering is disabled
[11/09 21:40:09   1213s]         -------------------------------------
[11/09 21:40:09   1213s]         
[11/09 21:40:09   1213s]         Top 5 overslews:
[11/09 21:40:09   1213s]         
[11/09 21:40:09   1213s]         -----------------------------------------------------------------------------
[11/09 21:40:09   1213s]         Overslew    Causes                                  Driving Pin
[11/09 21:40:09   1213s]         -----------------------------------------------------------------------------
[11/09 21:40:09   1213s]         8.209ns     Inst already optimally sized (BUFX1)    soc/CTS_ccl_a_buf_00740/Z
[11/09 21:40:09   1213s]         8.064ns     Inst already optimally sized (BUFX1)    soc/CTS_ccl_a_buf_00739/Z
[11/09 21:40:09   1213s]         2.022ns     Inst already optimally sized (BUFX1)    soc/CTS_ccl_a_buf_00741/Z
[11/09 21:40:09   1213s]         1.992ns     Inst already optimally sized (BUFX1)    soc/CTS_cdb_buf_00975/Z
[11/09 21:40:09   1213s]         1.394ns     Inst already optimally sized (BUFX1)    soc/CTS_ccl_a_buf_00742/Z
[11/09 21:40:09   1213s]         -----------------------------------------------------------------------------
[11/09 21:40:09   1213s]         
[11/09 21:40:09   1213s]         Slew diagnostics counts from the 10 nodes with slew violations (the 1 nodes with only other violation types are excluded):
[11/09 21:40:09   1213s]         
[11/09 21:40:09   1213s]         ------------------------------------------
[11/09 21:40:09   1213s]         Cause                           Occurences
[11/09 21:40:09   1213s]         ------------------------------------------
[11/09 21:40:09   1213s]         Inst already optimally sized        10
[11/09 21:40:09   1213s]         ------------------------------------------
[11/09 21:40:09   1213s]         
[11/09 21:40:09   1213s]         Violation diagnostics counts from the 11 nodes that have violations:
[11/09 21:40:09   1213s]         
[11/09 21:40:09   1213s]         ------------------------------------------
[11/09 21:40:09   1213s]         Cause                           Occurences
[11/09 21:40:09   1213s]         ------------------------------------------
[11/09 21:40:09   1213s]         Inst already optimally sized        10
[11/09 21:40:09   1213s]         Sizing not permitted                 1
[11/09 21:40:09   1213s]         ------------------------------------------
[11/09 21:40:09   1213s]         
[11/09 21:40:09   1213s]         Reconnecting optimized routes...
[11/09 21:40:09   1213s]         Reset timing graph...
[11/09 21:40:09   1213s] Ignoring AAE DB Resetting ...
[11/09 21:40:09   1213s]         Reset timing graph done.
[11/09 21:40:09   1213s] **WARN: (IMPCCOPT-1304):	Net clk unexpectedly has no routing present after clock post-route optimization. Net will be implemented by a later routing step.
[11/09 21:40:09   1213s]         Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 21:40:09   1213s]         Violation analysis...
[11/09 21:40:09   1213s] End AAE Lib Interpolated Model. (MEM=4261.46 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:40:09   1213s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 21:40:09   1213s]         Moving clock insts towards fanout...
[11/09 21:40:09   1213s]         Move to sink centre: considered=3, unsuccessful=0, alreadyClose=0, noImprovementFound=3, degradedSlew=0, degradedSkew=0, insufficientImprovement=0, accepted=0
[11/09 21:40:09   1213s]         Moving clock insts towards fanout done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 21:40:09   1213s]         Clock instances to consider for cloning: 1
[11/09 21:40:09   1213s]         Cloning clock nodes to reduce slew violations....
[11/09 21:40:09   1213s]         Cloning results : Attempted = 1 , succeeded = 1 , unsuccessful = 0 , skipped = 0 , ignored = 0
[11/09 21:40:09   1213s]         Fanout results : attempted = 3 ,succeeded = 3 ,unsuccessful = 0 ,skipped = 0
[11/09 21:40:09   1213s]         Cloning attempts on buffers = 1, inverters = 0, gates = 0, logic = 0, other = 0
[11/09 21:40:09   1213s]         Cloning successes on buffers = 1, inverters = 0, gates = 0, logic = 0, other = 0
[11/09 21:40:09   1213s]         Cloning clock nodes to reduce slew violations. done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 21:40:09   1213s]         Reset timing graph...
[11/09 21:40:09   1213s] Ignoring AAE DB Resetting ...
[11/09 21:40:09   1213s]         Reset timing graph done.
[11/09 21:40:09   1213s]         Set dirty flag on 0 instances, 0 nets
[11/09 21:40:09   1213s] End AAE Lib Interpolated Model. (MEM=4261.46 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:40:09   1213s]         Clock DAG stats before routing clock trees:
[11/09 21:40:09   1213s]           cell counts      : b=326, i=1, icg=0, dcg=0, l=1, total=328
[11/09 21:40:09   1213s]           sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
[11/09 21:40:09   1213s]           misc counts      : r=1, pp=0
[11/09 21:40:09   1213s]           cell areas       : b=3578.176um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24572.762um^2
[11/09 21:40:09   1213s]           cell capacitance : b=0.376pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.398pF
[11/09 21:40:09   1213s]           sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
[11/09 21:40:09   1213s]           wire capacitance : top=0.000pF, trunk=2.113pF, leaf=2.387pF, total=4.500pF
[11/09 21:40:09   1213s]           wire lengths     : top=0.000um, trunk=12044.887um, leaf=13319.775um, total=25364.663um
[11/09 21:40:09   1213s]           hp wire lengths  : top=0.000um, trunk=11941.120um, leaf=10920.085um, total=22861.205um
[11/09 21:40:09   1213s]         Clock DAG net violations before routing clock trees:
[11/09 21:40:09   1213s]           Remaining Transition : {count=9, worst=[8.209ns, 8.064ns, 2.022ns, 1.992ns, 1.399ns, 1.384ns, 0.018ns, 0.008ns, 0.004ns]} avg=2.567ns sd=3.261ns sum=23.101ns
[11/09 21:40:09   1213s]           Capacitance          : {count=1, worst=[1.020pF]} avg=1.020pF sd=0.000pF sum=1.020pF
[11/09 21:40:09   1213s]         Clock DAG primary half-corner transition distribution before routing clock trees:
[11/09 21:40:09   1213s]           Trunk : target=0.886ns count=132 avg=0.401ns sd=0.217ns min=0.000ns max=0.904ns {97 <= 0.532ns, 19 <= 0.709ns, 10 <= 0.797ns, 2 <= 0.842ns, 2 <= 0.886ns} {2 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 0 > 1.329ns}
[11/09 21:40:09   1213s]           Leaf  : target=0.886ns count=197 avg=0.844ns sd=0.878ns min=0.237ns max=9.095ns {7 <= 0.532ns, 61 <= 0.709ns, 85 <= 0.797ns, 27 <= 0.842ns, 10 <= 0.886ns} {1 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
[11/09 21:40:09   1213s]         Clock DAG library cell distribution before routing clock trees {count}:
[11/09 21:40:09   1213s]            Bufs: BUFX1: 326 
[11/09 21:40:09   1213s]            Invs: INVX2: 1 
[11/09 21:40:09   1213s]          Logics: pad_in: 1 
[11/09 21:40:09   1213s]         Clock DAG hash before routing clock trees: 6158527592591739580 5787000506818412576
[11/09 21:40:09   1213s]         CTS services accumulated run-time stats before routing clock trees:
[11/09 21:40:09   1213s]           delay calculator: calls=47597, total_wall_time=0.980s, mean_wall_time=0.021ms
[11/09 21:40:09   1213s]           legalizer: calls=29279, total_wall_time=0.406s, mean_wall_time=0.014ms
[11/09 21:40:09   1213s]           steiner router: calls=31931, total_wall_time=1.805s, mean_wall_time=0.057ms
[11/09 21:40:09   1213s]         Primary reporting skew groups before routing clock trees:
[11/09 21:40:09   1213s]           skew_group clk/constraint: insertion delay [min=4.447, max=5.117, avg=4.929, sd=0.087], skew [0.670 vs 0.221*], 95.7% {4.865, 5.086} (wid=0.905 ws=0.873) (gid=5.072 gs=0.918)
[11/09 21:40:09   1213s]               min path sink: soc/soc_cpu_irq_mask_reg[0]/CLK
[11/09 21:40:09   1213s]               max path sink: soc/soc_cpu_cpuregs_reg_2/CLKA
[11/09 21:40:09   1213s]         Skew group summary before routing clock trees:
[11/09 21:40:09   1213s]           skew_group clk/constraint: insertion delay [min=4.447, max=5.117, avg=4.929, sd=0.087], skew [0.670 vs 0.221*], 95.7% {4.865, 5.086} (wid=0.905 ws=0.873) (gid=5.072 gs=0.918)
[11/09 21:40:09   1213s]       eGRPC done.
[11/09 21:40:09   1213s]     Calling post conditioning for eGRPC done.
[11/09 21:40:09   1213s]   eGR Post Conditioning loop iteration 0 done.
[11/09 21:40:09   1213s]   Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
[11/09 21:40:09   1213s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'clk_pad'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '90.000um' and height = '233.200um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[11/09 21:40:10   1213s]   Leaving CCOpt scope - Cleaning up placement interface...
[11/09 21:40:10   1213s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:4271.0M, EPOCH TIME: 1731213610.000513
[11/09 21:40:10   1213s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:163).
[11/09 21:40:10   1213s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:40:10   1214s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:40:10   1214s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:40:10   1214s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.032, REAL:0.030, MEM:3221.0M, EPOCH TIME: 1731213610.030250
[11/09 21:40:10   1214s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 21:40:10   1214s]   Leaving CCOpt scope - ClockRefiner...
[11/09 21:40:10   1214s]   Assigned high priority to 1 instances.
[11/09 21:40:10   1214s]   Soft fixed 328 clock instances.
[11/09 21:40:10   1214s]   Performing Single Pass Refine Place.
[11/09 21:40:10   1214s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : full DRC checks enabled, Datapath : full DRC checks enabled
[11/09 21:40:10   1214s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3211.5M, EPOCH TIME: 1731213610.036425
[11/09 21:40:10   1214s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3211.5M, EPOCH TIME: 1731213610.036499
[11/09 21:40:10   1214s] Processing tracks to init pin-track alignment.
[11/09 21:40:10   1214s] z: 2, totalTracks: 1
[11/09 21:40:10   1214s] z: 4, totalTracks: 1
[11/09 21:40:10   1214s] z: 6, totalTracks: 1
[11/09 21:40:10   1214s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/09 21:40:10   1214s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3211.5M, EPOCH TIME: 1731213610.046037
[11/09 21:40:10   1214s] Info: 327 insts are soft-fixed.
[11/09 21:40:10   1214s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:40:10   1214s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:40:10   1214s] 
[11/09 21:40:10   1214s]  Pre_CCE_Colorizing is not ON! (0:0:27:0)
[11/09 21:40:10   1214s] # Found 2 fixed insts to be non-legal.
[11/09 21:40:10   1214s] OPERPROF:       Starting CMU at level 4, MEM:3211.5M, EPOCH TIME: 1731213610.055012
[11/09 21:40:10   1214s] OPERPROF:       Finished CMU at level 4, CPU:0.003, REAL:0.003, MEM:3243.5M, EPOCH TIME: 1731213610.057529
[11/09 21:40:10   1214s] 
[11/09 21:40:10   1214s] Bad Lib Cell Checking (CMU) is done! (0)
[11/09 21:40:10   1214s] Info: 327 insts are soft-fixed.
[11/09 21:40:10   1214s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.015, REAL:0.014, MEM:3211.5M, EPOCH TIME: 1731213610.060397
[11/09 21:40:10   1214s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:3211.5M, EPOCH TIME: 1731213610.060449
[11/09 21:40:10   1214s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:3211.5M, EPOCH TIME: 1731213610.060706
[11/09 21:40:10   1214s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3211.5MB).
[11/09 21:40:10   1214s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.027, REAL:0.027, MEM:3211.5M, EPOCH TIME: 1731213610.063042
[11/09 21:40:10   1214s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.027, REAL:0.027, MEM:3211.5M, EPOCH TIME: 1731213610.063074
[11/09 21:40:10   1214s] TDRefine: refinePlace mode is spiral
[11/09 21:40:10   1214s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.4732.9
[11/09 21:40:10   1214s] OPERPROF: Starting RefinePlace at level 1, MEM:3211.5M, EPOCH TIME: 1731213610.063136
[11/09 21:40:10   1214s] *** Starting refinePlace (0:20:14 mem=3211.5M) ***
[11/09 21:40:10   1214s] Total net bbox length = 5.922e+05 (3.178e+05 2.744e+05) (ext = 1.297e+04)
[11/09 21:40:10   1214s] 
[11/09 21:40:10   1214s]  Pre_CCE_Colorizing is not ON! (0:0:27:0)
[11/09 21:40:10   1214s] Info: 327 insts are soft-fixed.
[11/09 21:40:10   1214s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/09 21:40:10   1214s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/09 21:40:10   1214s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/09 21:40:10   1214s] OPERPROF:   Starting CellHaloInit at level 2, MEM:3211.5M, EPOCH TIME: 1731213610.087633
[11/09 21:40:10   1214s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.001, REAL:0.001, MEM:3211.5M, EPOCH TIME: 1731213610.088292
[11/09 21:40:10   1214s] (I)      Default pattern map key = soc_top_default.
[11/09 21:40:10   1214s] (I)      Default pattern map key = soc_top_default.
[11/09 21:40:10   1214s] OPERPROF:   Starting CellHaloInit at level 2, MEM:3211.5M, EPOCH TIME: 1731213610.091819
[11/09 21:40:10   1214s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.001, REAL:0.001, MEM:3211.5M, EPOCH TIME: 1731213610.092480
[11/09 21:40:10   1214s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3211.5M, EPOCH TIME: 1731213610.092531
[11/09 21:40:10   1214s] Starting refinePlace ...
[11/09 21:40:10   1214s] (I)      Default pattern map key = soc_top_default.
[11/09 21:40:10   1214s] One DDP V2 for no tweak run.
[11/09 21:40:10   1214s] (I)      Default pattern map key = soc_top_default.
[11/09 21:40:10   1214s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:3211.5M, EPOCH TIME: 1731213610.127003
[11/09 21:40:10   1214s] DDP initSite1 nrRow 232 nrJob 232
[11/09 21:40:10   1214s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:3211.5M, EPOCH TIME: 1731213610.127087
[11/09 21:40:10   1214s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:3211.5M, EPOCH TIME: 1731213610.127341
[11/09 21:40:10   1214s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:3211.5M, EPOCH TIME: 1731213610.127384
[11/09 21:40:10   1214s] DDP markSite nrRow 232 nrJob 232
[11/09 21:40:10   1214s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.001, REAL:0.001, MEM:3211.5M, EPOCH TIME: 1731213610.128072
[11/09 21:40:10   1214s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.002, REAL:0.001, MEM:3211.5M, EPOCH TIME: 1731213610.128107
[11/09 21:40:10   1214s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:3211.5M, EPOCH TIME: 1731213610.132760
[11/09 21:40:10   1214s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:3211.5M, EPOCH TIME: 1731213610.132812
[11/09 21:40:10   1214s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.004, REAL:0.002, MEM:3211.5M, EPOCH TIME: 1731213610.134894
[11/09 21:40:10   1214s] ** Cut row section cpu time 0:00:00.0.
[11/09 21:40:10   1214s]  ** Cut row section real time 0:00:00.0.
[11/09 21:40:10   1214s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.004, REAL:0.002, MEM:3211.5M, EPOCH TIME: 1731213610.135031
[11/09 21:40:10   1214s]   Spread Effort: high, standalone mode, useDDP on.
[11/09 21:40:10   1214s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=3211.5MB) @(0:20:14 - 0:20:14).
[11/09 21:40:10   1214s] Move report: preRPlace moves 205 insts, mean move: 1.76 um, max move: 5.60 um 
[11/09 21:40:10   1214s] 	Max move on inst (soc/g121001): (882.80, 591.60) --> (881.12, 587.68)
[11/09 21:40:10   1214s] 	Length: 7 sites, height: 1 rows, site name: core7T, cell type: NAND3X1
[11/09 21:40:10   1214s] 	Violation at original loc: Placement Blockage Violation
[11/09 21:40:10   1214s] wireLenOptFixPriorityInst 1200 inst fixed
[11/09 21:40:10   1214s] 
[11/09 21:40:10   1214s] Running Spiral MT with 2 threads  fetchWidth=143 
[11/09 21:40:10   1214s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[11/09 21:40:10   1214s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[11/09 21:40:10   1214s] [CPU] RefinePlace/Commit (cpu=0:00:00.2, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.2, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[11/09 21:40:10   1214s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=3211.5MB) @(0:20:14 - 0:20:15).
[11/09 21:40:10   1214s] Move report: Detail placement moves 205 insts, mean move: 1.76 um, max move: 5.60 um 
[11/09 21:40:10   1214s] 	Max move on inst (soc/g121001): (882.80, 591.60) --> (881.12, 587.68)
[11/09 21:40:10   1214s] 	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 3211.5MB
[11/09 21:40:10   1214s] Statistics of distance of Instance movement in refine placement:
[11/09 21:40:10   1214s]   maximum (X+Y) =         5.60 um
[11/09 21:40:10   1214s]   inst (soc/g121001) with max move: (882.8, 591.6) -> (881.12, 587.68)
[11/09 21:40:10   1214s]   mean    (X+Y) =         1.76 um
[11/09 21:40:10   1214s] Summary Report:
[11/09 21:40:10   1214s] Instances move: 205 (out of 15296 movable)
[11/09 21:40:10   1214s] Instances flipped: 0
[11/09 21:40:10   1214s] Mean displacement: 1.76 um
[11/09 21:40:10   1214s] Max displacement: 5.60 um (Instance: soc/g121001) (882.8, 591.6) -> (881.12, 587.68)
[11/09 21:40:10   1214s] 	Length: 7 sites, height: 1 rows, site name: core7T, cell type: NAND3X1
[11/09 21:40:10   1214s] 	Violation at original loc: Placement Blockage Violation
[11/09 21:40:10   1214s] Total instances moved : 205
[11/09 21:40:10   1214s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.498, REAL:0.343, MEM:3211.5M, EPOCH TIME: 1731213610.435403
[11/09 21:40:10   1214s] Total net bbox length = 5.925e+05 (3.180e+05 2.745e+05) (ext = 1.297e+04)
[11/09 21:40:10   1214s] Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 3211.5MB
[11/09 21:40:10   1214s] [CPU] RefinePlace/total (cpu=0:00:00.5, real=0:00:00.0, mem=3211.5MB) @(0:20:14 - 0:20:15).
[11/09 21:40:10   1214s] *** Finished refinePlace (0:20:15 mem=3211.5M) ***
[11/09 21:40:10   1214s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.4732.9
[11/09 21:40:10   1214s] OPERPROF: Finished RefinePlace at level 1, CPU:0.531, REAL:0.377, MEM:3211.5M, EPOCH TIME: 1731213610.439673
[11/09 21:40:10   1214s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3211.5M, EPOCH TIME: 1731213610.439714
[11/09 21:40:10   1214s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:15459).
[11/09 21:40:10   1214s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:40:10   1214s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:40:10   1214s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:40:10   1214s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.052, REAL:0.050, MEM:3173.5M, EPOCH TIME: 1731213610.489380
[11/09 21:40:10   1214s]   ClockRefiner summary
[11/09 21:40:10   1214s]   All clock instances: Moved 7, flipped 0 and cell swapped 0 (out of a total of 1532).
[11/09 21:40:10   1214s]   The largest move was 2.8 um for soc/soc_cpu_decoded_rs1_reg[0].
[11/09 21:40:10   1214s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 328).
[11/09 21:40:10   1214s]   Clock sinks: Moved 7, flipped 0 and cell swapped 0 (out of a total of 1204).
[11/09 21:40:10   1214s]   The largest move was 2.8 um for soc/soc_cpu_decoded_rs1_reg[0].
[11/09 21:40:10   1214s]   Restoring pStatusCts on 328 clock instances.
[11/09 21:40:10   1214s]   Revert refine place priority changes on 0 instances.
[11/09 21:40:10   1214s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.6 real=0:00:00.5)
[11/09 21:40:10   1214s]   CCOpt::Phase::eGRPC done. (took cpu=0:00:02.0 real=0:00:01.7)
[11/09 21:40:10   1214s]   CCOpt::Phase::Routing...
[11/09 21:40:10   1214s]   Clock implementation routing...
[11/09 21:40:10   1214s]     Leaving CCOpt scope - Routing Tools...
[11/09 21:40:10   1214s] Net route status summary:
[11/09 21:40:10   1214s]   Clock:       329 (unrouted=0, trialRouted=0, noStatus=0, routed=329, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[11/09 21:40:10   1214s]   Non-clock: 15269 (unrouted=163, trialRouted=15106, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=148, (crossesIlmBoundary AND tooFewTerms=0)])
[11/09 21:40:10   1214s]     Routing using eGR in eGR->NR Step...
[11/09 21:40:10   1214s]       Early Global Route - eGR->Nr High Frequency step...
[11/09 21:40:10   1214s] (ccopt eGR): There are 329 nets to be routed. 0 nets have skip routing designation.
[11/09 21:40:10   1214s] (ccopt eGR): There are 329 nets for routing of which 328 have one or more fixed wires.
[11/09 21:40:10   1214s] (ccopt eGR): Start to route 329 all nets
[11/09 21:40:10   1214s] [PSP]    Started Early Global Route kernel ( Curr Mem: 3173.46 MB )
[11/09 21:40:10   1214s] (I)      ==================== Layers =====================
[11/09 21:40:10   1214s] (I)      +-----+----+---------+---------+--------+-------+
[11/09 21:40:10   1214s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/09 21:40:10   1214s] (I)      +-----+----+---------+---------+--------+-------+
[11/09 21:40:10   1214s] (I)      |  33 |  0 |    CONT |     cut |      1 |       |
[11/09 21:40:10   1214s] (I)      |   1 |  1 |  METAL1 |    wire |      1 |       |
[11/09 21:40:10   1214s] (I)      |  34 |  1 |   VIA12 |     cut |      1 |       |
[11/09 21:40:10   1214s] (I)      |   2 |  2 |  METAL2 |    wire |      1 |       |
[11/09 21:40:10   1214s] (I)      |  35 |  2 |   VIA23 |     cut |      1 |       |
[11/09 21:40:10   1214s] (I)      |   3 |  3 |  METAL3 |    wire |      1 |       |
[11/09 21:40:10   1214s] (I)      |  36 |  3 |   VIA34 |     cut |      1 |       |
[11/09 21:40:10   1214s] (I)      |   4 |  4 |  METAL4 |    wire |      1 |       |
[11/09 21:40:10   1214s] (I)      |  37 |  4 |   VIA45 |     cut |      1 |       |
[11/09 21:40:10   1214s] (I)      |   5 |  5 |  METAL5 |    wire |      1 |       |
[11/09 21:40:10   1214s] (I)      |  38 |  5 |   VIA56 |     cut |      1 |       |
[11/09 21:40:10   1214s] (I)      |   6 |  6 |  METAL6 |    wire |      1 |       |
[11/09 21:40:10   1214s] (I)      +-----+----+---------+---------+--------+-------+
[11/09 21:40:10   1214s] (I)      |  64 | 64 |   POLY1 |   other |        |    MS |
[11/09 21:40:10   1214s] (I)      |   0 |  0 |   POLY2 |   other |        |    MS |
[11/09 21:40:10   1214s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[11/09 21:40:10   1214s] (I)      +-----+----+---------+---------+--------+-------+
[11/09 21:40:10   1214s] (I)      Started Import and model ( Curr Mem: 3173.46 MB )
[11/09 21:40:10   1214s] (I)      Default pattern map key = soc_top_default.
[11/09 21:40:10   1214s] (I)      == Non-default Options ==
[11/09 21:40:10   1214s] (I)      Clean congestion better                            : true
[11/09 21:40:10   1214s] (I)      Estimate vias on DPT layer                         : true
[11/09 21:40:10   1214s] (I)      Clean congestion layer assignment rounds           : 3
[11/09 21:40:10   1214s] (I)      Layer constraints as soft constraints              : true
[11/09 21:40:10   1214s] (I)      Soft top layer                                     : true
[11/09 21:40:10   1214s] (I)      Skip prospective layer relax nets                  : true
[11/09 21:40:10   1214s] (I)      Better NDR handling                                : true
[11/09 21:40:10   1214s] (I)      Improved NDR modeling in LA                        : true
[11/09 21:40:10   1214s] (I)      Routing cost fix for NDR handling                  : true
[11/09 21:40:10   1214s] (I)      Block tracks for preroutes                         : true
[11/09 21:40:10   1214s] (I)      Assign IRoute by net group key                     : true
[11/09 21:40:10   1214s] (I)      Block unroutable channels                          : true
[11/09 21:40:10   1214s] (I)      Block unroutable channels 3D                       : true
[11/09 21:40:10   1214s] (I)      Bound layer relaxed segment wl                     : true
[11/09 21:40:10   1214s] (I)      Blocked pin reach length threshold                 : 2
[11/09 21:40:10   1214s] (I)      Check blockage within NDR space in TA              : true
[11/09 21:40:10   1214s] (I)      Skip must join for term with via pillar            : true
[11/09 21:40:10   1214s] (I)      Model find APA for IO pin                          : true
[11/09 21:40:10   1214s] (I)      On pin location for off pin term                   : true
[11/09 21:40:10   1214s] (I)      Handle EOL spacing                                 : true
[11/09 21:40:10   1214s] (I)      Merge PG vias by gap                               : true
[11/09 21:40:10   1214s] (I)      Maximum routing layer                              : 4
[11/09 21:40:10   1214s] (I)      Route selected nets only                           : true
[11/09 21:40:10   1214s] (I)      Refine MST                                         : true
[11/09 21:40:10   1214s] (I)      Honor PRL                                          : true
[11/09 21:40:10   1214s] (I)      Strong congestion aware                            : true
[11/09 21:40:10   1214s] (I)      Improved initial location for IRoutes              : true
[11/09 21:40:10   1214s] (I)      Multi panel TA                                     : true
[11/09 21:40:10   1214s] (I)      Penalize wire overlap                              : true
[11/09 21:40:10   1214s] (I)      Expand small instance blockage                     : true
[11/09 21:40:10   1214s] (I)      Reduce via in TA                                   : true
[11/09 21:40:10   1214s] (I)      SS-aware routing                                   : true
[11/09 21:40:10   1214s] (I)      Improve tree edge sharing                          : true
[11/09 21:40:10   1214s] (I)      Improve 2D via estimation                          : true
[11/09 21:40:10   1214s] (I)      Refine Steiner tree                                : true
[11/09 21:40:10   1214s] (I)      Build spine tree                                   : true
[11/09 21:40:10   1214s] (I)      Model pass through capacity                        : true
[11/09 21:40:10   1214s] (I)      Extend blockages by a half GCell                   : true
[11/09 21:40:10   1214s] (I)      Consider pin shapes                                : true
[11/09 21:40:10   1214s] (I)      Consider pin shapes for all nodes                  : true
[11/09 21:40:10   1214s] (I)      Consider NR APA                                    : true
[11/09 21:40:10   1214s] (I)      Consider IO pin shape                              : true
[11/09 21:40:10   1214s] (I)      Fix pin connection bug                             : true
[11/09 21:40:10   1214s] (I)      Consider layer RC for local wires                  : true
[11/09 21:40:10   1214s] (I)      Route to clock mesh pin                            : true
[11/09 21:40:10   1214s] (I)      LA-aware pin escape length                         : 2
[11/09 21:40:10   1214s] (I)      Connect multiple ports                             : true
[11/09 21:40:10   1214s] (I)      Split for must join                                : true
[11/09 21:40:10   1214s] (I)      Number of threads                                  : 2
[11/09 21:40:10   1214s] (I)      Routing effort level                               : 10000
[11/09 21:40:10   1214s] (I)      Prefer layer length threshold                      : 8
[11/09 21:40:10   1214s] (I)      Overflow penalty cost                              : 10
[11/09 21:40:10   1214s] (I)      A-star cost                                        : 0.300000
[11/09 21:40:10   1214s] (I)      Misalignment cost                                  : 10.000000
[11/09 21:40:10   1214s] (I)      Threshold for short IRoute                         : 6
[11/09 21:40:10   1214s] (I)      Via cost during post routing                       : 1.000000
[11/09 21:40:10   1214s] (I)      Layer congestion ratios                            : { { 1.0 } }
[11/09 21:40:10   1214s] (I)      Source-to-sink ratio                               : 0.300000
[11/09 21:40:10   1214s] (I)      Scenic ratio bound                                 : 3.000000
[11/09 21:40:10   1214s] (I)      Segment layer relax scenic ratio                   : 1.250000
[11/09 21:40:10   1214s] (I)      Source-sink aware LA ratio                         : 0.500000
[11/09 21:40:10   1214s] (I)      PG-aware similar topology routing                  : true
[11/09 21:40:10   1214s] (I)      Maze routing via cost fix                          : true
[11/09 21:40:10   1214s] (I)      Apply PRL on PG terms                              : true
[11/09 21:40:10   1214s] (I)      Apply PRL on obs objects                           : true
[11/09 21:40:10   1214s] (I)      Handle range-type spacing rules                    : true
[11/09 21:40:10   1214s] (I)      PG gap threshold multiplier                        : 10.000000
[11/09 21:40:10   1214s] (I)      Parallel spacing query fix                         : true
[11/09 21:40:10   1214s] (I)      Force source to root IR                            : true
[11/09 21:40:10   1214s] (I)      Layer Weights                                      : L2:4 L3:2.5
[11/09 21:40:10   1214s] (I)      Do not relax to DPT layer                          : true
[11/09 21:40:10   1214s] (I)      No DPT in post routing                             : true
[11/09 21:40:10   1214s] (I)      Modeling PG via merging fix                        : true
[11/09 21:40:10   1214s] (I)      Shield aware TA                                    : true
[11/09 21:40:10   1214s] (I)      Strong shield aware TA                             : true
[11/09 21:40:10   1214s] (I)      Overflow calculation fix in LA                     : true
[11/09 21:40:10   1214s] (I)      Post routing fix                                   : true
[11/09 21:40:10   1214s] (I)      Strong post routing                                : true
[11/09 21:40:10   1214s] (I)      Access via pillar from top                         : true
[11/09 21:40:10   1214s] (I)      NDR via pillar fix                                 : true
[11/09 21:40:10   1214s] (I)      Violation on path threshold                        : 1
[11/09 21:40:10   1214s] (I)      Pass through capacity modeling                     : true
[11/09 21:40:10   1214s] (I)      Select the non-relaxed segments in post routing stage : true
[11/09 21:40:10   1214s] (I)      Select term pin box for io pin                     : true
[11/09 21:40:10   1214s] (I)      Penalize NDR sharing                               : true
[11/09 21:40:10   1214s] (I)      Enable special modeling                            : false
[11/09 21:40:10   1214s] (I)      Keep fixed segments                                : true
[11/09 21:40:10   1214s] (I)      Reorder net groups by key                          : true
[11/09 21:40:10   1214s] (I)      Increase net scenic ratio                          : true
[11/09 21:40:10   1214s] (I)      Method to set GCell size                           : row
[11/09 21:40:10   1214s] (I)      Connect multiple ports and must join fix           : true
[11/09 21:40:10   1214s] (I)      Avoid high resistance layers                       : true
[11/09 21:40:10   1214s] (I)      Model find APA for IO pin fix                      : true
[11/09 21:40:10   1214s] (I)      Avoid connecting non-metal layers                  : true
[11/09 21:40:10   1214s] (I)      Use track pitch for NDR                            : true
[11/09 21:40:10   1214s] (I)      Enable layer relax to lower layer                  : true
[11/09 21:40:10   1214s] (I)      Enable layer relax to upper layer                  : true
[11/09 21:40:10   1214s] (I)      Top layer relaxation fix                           : true
[11/09 21:40:10   1214s] (I)      Handle non-default track width                     : false
[11/09 21:40:10   1214s] (I)      Counted 9181 PG shapes. We will not process PG shapes layer by layer.
[11/09 21:40:10   1214s] (I)      Use row-based GCell size
[11/09 21:40:10   1214s] (I)      Use row-based GCell align
[11/09 21:40:10   1214s] (I)      layer 0 area = 808000
[11/09 21:40:10   1214s] (I)      layer 1 area = 808000
[11/09 21:40:10   1214s] (I)      layer 2 area = 808000
[11/09 21:40:10   1214s] (I)      layer 3 area = 808000
[11/09 21:40:10   1214s] (I)      GCell unit size   : 7840
[11/09 21:40:10   1214s] (I)      GCell multiplier  : 1
[11/09 21:40:10   1214s] (I)      GCell row height  : 7840
[11/09 21:40:10   1214s] (I)      Actual row height : 7840
[11/09 21:40:10   1214s] (I)      GCell align ref   : 626560 626560
[11/09 21:40:10   1214s] [NR-eGR] Track table information for default rule: 
[11/09 21:40:10   1214s] [NR-eGR] METAL1 has single uniform track structure
[11/09 21:40:10   1214s] [NR-eGR] METAL2 has single uniform track structure
[11/09 21:40:10   1214s] [NR-eGR] METAL3 has single uniform track structure
[11/09 21:40:10   1214s] [NR-eGR] METAL4 has single uniform track structure
[11/09 21:40:10   1214s] [NR-eGR] METAL5 has single uniform track structure
[11/09 21:40:10   1214s] [NR-eGR] METAL6 has single uniform track structure
[11/09 21:40:10   1214s] (I)      ============== Default via ===============
[11/09 21:40:10   1214s] (I)      +---+------------------+-----------------+
[11/09 21:40:10   1214s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[11/09 21:40:10   1214s] (I)      +---+------------------+-----------------+
[11/09 21:40:10   1214s] (I)      | 1 |    4  VIA12_VV   |    4  VIA12_VV  |
[11/09 21:40:10   1214s] (I)      | 2 |    5  VIA2       |    5  VIA2      |
[11/09 21:40:10   1214s] (I)      | 3 |    8  VIA3       |    8  VIA3      |
[11/09 21:40:10   1214s] (I)      | 4 |   11  VIA4       |   11  VIA4      |
[11/09 21:40:10   1214s] (I)      | 5 |   14  VIA5       |   15  VIA5EAST  |
[11/09 21:40:10   1214s] (I)      +---+------------------+-----------------+
[11/09 21:40:10   1214s] [NR-eGR] Read 5 PG shapes
[11/09 21:40:10   1214s] [NR-eGR] Read 0 clock shapes
[11/09 21:40:10   1214s] [NR-eGR] Read 0 other shapes
[11/09 21:40:10   1214s] [NR-eGR] #Routing Blockages  : 0
[11/09 21:40:10   1214s] [NR-eGR] #Instance Blockages : 28804
[11/09 21:40:10   1214s] [NR-eGR] #PG Blockages       : 5
[11/09 21:40:10   1214s] [NR-eGR] #Halo Blockages     : 0
[11/09 21:40:10   1214s] [NR-eGR] #Boundary Blockages : 0
[11/09 21:40:10   1214s] [NR-eGR] #Clock Blockages    : 0
[11/09 21:40:10   1214s] [NR-eGR] #Other Blockages    : 0
[11/09 21:40:10   1214s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/09 21:40:10   1214s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/09 21:40:10   1214s] [NR-eGR] Read 15450 nets ( ignored 15121 )
[11/09 21:40:10   1214s] [NR-eGR] Connected 0 must-join pins/ports
[11/09 21:40:10   1214s] (I)      early_global_route_priority property id does not exist.
[11/09 21:40:10   1214s] (I)      Read Num Blocks=30664  Num Prerouted Wires=0  Num CS=0
[11/09 21:40:10   1214s] (I)      Layer 1 (V) : #blockages 20039 : #preroutes 0
[11/09 21:40:10   1214s] (I)      Layer 2 (H) : #blockages 8049 : #preroutes 0
[11/09 21:40:10   1214s] (I)      Layer 3 (V) : #blockages 2576 : #preroutes 0
[11/09 21:40:10   1214s] (I)      Moved 7 terms for better access 
[11/09 21:40:10   1214s] (I)      Number of ignored nets                =      0
[11/09 21:40:10   1214s] (I)      Number of connected nets              =      0
[11/09 21:40:10   1214s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/09 21:40:10   1214s] (I)      Number of clock nets                  =    329.  Ignored: No
[11/09 21:40:10   1214s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/09 21:40:10   1214s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/09 21:40:10   1214s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/09 21:40:10   1214s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/09 21:40:10   1214s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/09 21:40:10   1214s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[11/09 21:40:10   1214s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/09 21:40:10   1214s] [NR-eGR] There are 328 clock nets ( 0 with NDR ).
[11/09 21:40:10   1214s] (I)      Ndr track 0 does not exist
[11/09 21:40:10   1214s] (I)      ---------------------Grid Graph Info--------------------
[11/09 21:40:10   1214s] (I)      Routing area        : (0, 0) - (3393440, 3073120)
[11/09 21:40:10   1214s] (I)      Core area           : (626560, 626560) - (2766880, 2446560)
[11/09 21:40:10   1214s] (I)      Site width          :  1120  (dbu)
[11/09 21:40:10   1214s] (I)      Row height          :  7840  (dbu)
[11/09 21:40:10   1214s] (I)      GCell row height    :  7840  (dbu)
[11/09 21:40:10   1214s] (I)      GCell width         :  7840  (dbu)
[11/09 21:40:10   1214s] (I)      GCell height        :  7840  (dbu)
[11/09 21:40:10   1214s] (I)      Grid                :   432   392     4
[11/09 21:40:10   1214s] (I)      Layer numbers       :     1     2     3     4
[11/09 21:40:10   1214s] (I)      Vertical capacity   :     0  7840     0  7840
[11/09 21:40:10   1214s] (I)      Horizontal capacity :     0     0  7840     0
[11/09 21:40:10   1214s] (I)      Default wire width  :   460   560   560   560
[11/09 21:40:10   1214s] (I)      Default wire space  :   460   560   560   560
[11/09 21:40:10   1214s] (I)      Default wire pitch  :   920  1120  1120  1120
[11/09 21:40:10   1214s] (I)      Default pitch size  :   920  1120  1120  1120
[11/09 21:40:10   1214s] (I)      First track coord   :  1040  1040  1040  1040
[11/09 21:40:10   1214s] (I)      Num tracks per GCell:  8.52  7.00  7.00  7.00
[11/09 21:40:10   1214s] (I)      Total num of tracks :  2743  3029  2743  3029
[11/09 21:40:10   1214s] (I)      Num of masks        :     1     1     1     1
[11/09 21:40:10   1214s] (I)      Num of trim masks   :     0     0     0     0
[11/09 21:40:10   1214s] (I)      --------------------------------------------------------
[11/09 21:40:10   1214s] 
[11/09 21:40:10   1214s] [NR-eGR] ============ Routing rule table ============
[11/09 21:40:10   1214s] [NR-eGR] Rule id: 0  Nets: 328
[11/09 21:40:10   1214s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[11/09 21:40:10   1214s] (I)                    Layer     2     3     4 
[11/09 21:40:10   1214s] (I)                    Pitch  1120  1120  1120 
[11/09 21:40:10   1214s] (I)             #Used tracks     1     1     1 
[11/09 21:40:10   1214s] (I)       #Fully used tracks     1     1     1 
[11/09 21:40:10   1214s] [NR-eGR] ========================================
[11/09 21:40:10   1214s] [NR-eGR] 
[11/09 21:40:10   1214s] (I)      =============== Blocked Tracks ===============
[11/09 21:40:10   1214s] (I)      +-------+---------+----------+---------------+
[11/09 21:40:10   1214s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/09 21:40:10   1214s] (I)      +-------+---------+----------+---------------+
[11/09 21:40:10   1214s] (I)      |     1 |       0 |        0 |         0.00% |
[11/09 21:40:10   1214s] (I)      |     2 | 1187368 |   838692 |        70.63% |
[11/09 21:40:10   1214s] (I)      |     3 | 1184976 |   668688 |        56.43% |
[11/09 21:40:10   1214s] (I)      |     4 | 1187368 |   796717 |        67.10% |
[11/09 21:40:10   1214s] (I)      +-------+---------+----------+---------------+
[11/09 21:40:10   1214s] (I)      Finished Import and model ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 3186.97 MB )
[11/09 21:40:10   1214s] (I)      Reset routing kernel
[11/09 21:40:10   1214s] (I)      Started Global Routing ( Curr Mem: 3186.97 MB )
[11/09 21:40:10   1214s] (I)      totalPins=1861  totalGlobalPin=1826 (98.12%)
[11/09 21:40:10   1214s] (I)      total 2D Cap : 918247 = (521779 H, 396468 V)
[11/09 21:40:10   1214s] [NR-eGR] Layer group 1: route 328 net(s) in layer range [3, 4]
[11/09 21:40:10   1214s] (I)      
[11/09 21:40:10   1214s] (I)      ============  Phase 1a Route ============
[11/09 21:40:10   1214s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 17
[11/09 21:40:10   1214s] (I)      Usage: 6275 = (3077 H, 3198 V) = (0.59% H, 0.81% V) = (1.206e+04um H, 1.254e+04um V)
[11/09 21:40:10   1214s] (I)      
[11/09 21:40:10   1214s] (I)      ============  Phase 1b Route ============
[11/09 21:40:10   1214s] (I)      Usage: 6365 = (3182 H, 3183 V) = (0.61% H, 0.80% V) = (1.247e+04um H, 1.248e+04um V)
[11/09 21:40:10   1214s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.495080e+04um
[11/09 21:40:10   1214s] (I)      
[11/09 21:40:10   1214s] (I)      ============  Phase 1c Route ============
[11/09 21:40:10   1214s] (I)      Level2 Grid: 87 x 79
[11/09 21:40:10   1214s] (I)      Usage: 6365 = (3182 H, 3183 V) = (0.61% H, 0.80% V) = (1.247e+04um H, 1.248e+04um V)
[11/09 21:40:10   1214s] (I)      
[11/09 21:40:10   1214s] (I)      ============  Phase 1d Route ============
[11/09 21:40:10   1214s] (I)      Usage: 6366 = (3182 H, 3184 V) = (0.61% H, 0.80% V) = (1.247e+04um H, 1.248e+04um V)
[11/09 21:40:10   1214s] (I)      
[11/09 21:40:10   1214s] (I)      ============  Phase 1e Route ============
[11/09 21:40:10   1214s] (I)      Usage: 6366 = (3182 H, 3184 V) = (0.61% H, 0.80% V) = (1.247e+04um H, 1.248e+04um V)
[11/09 21:40:10   1214s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.495472e+04um
[11/09 21:40:10   1214s] (I)      
[11/09 21:40:10   1214s] (I)      ============  Phase 1f Route ============
[11/09 21:40:10   1214s] (I)      Usage: 6276 = (3077 H, 3199 V) = (0.59% H, 0.81% V) = (1.206e+04um H, 1.254e+04um V)
[11/09 21:40:10   1214s] (I)      
[11/09 21:40:10   1214s] (I)      ============  Phase 1g Route ============
[11/09 21:40:10   1214s] (I)      Usage: 6176 = (3045 H, 3131 V) = (0.58% H, 0.79% V) = (1.194e+04um H, 1.227e+04um V)
[11/09 21:40:10   1214s] (I)      #Nets         : 328
[11/09 21:40:10   1214s] (I)      #Relaxed nets : 12
[11/09 21:40:10   1214s] (I)      Wire length   : 6042
[11/09 21:40:10   1214s] [NR-eGR] Create a new net group with 12 nets and layer range [2, 4]
[11/09 21:40:10   1214s] (I)      
[11/09 21:40:10   1214s] (I)      ============  Phase 1h Route ============
[11/09 21:40:10   1215s] (I)      Usage: 6177 = (3055 H, 3122 V) = (0.59% H, 0.79% V) = (1.198e+04um H, 1.224e+04um V)
[11/09 21:40:10   1215s] (I)      total 2D Cap : 1282431 = (521779 H, 760652 V)
[11/09 21:40:10   1215s] [NR-eGR] Layer group 2: route 12 net(s) in layer range [2, 4]
[11/09 21:40:10   1215s] (I)      
[11/09 21:40:10   1215s] (I)      ============  Phase 1a Route ============
[11/09 21:40:10   1215s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 16
[11/09 21:40:10   1215s] (I)      Usage: 6552 = (3224 H, 3328 V) = (0.62% H, 0.44% V) = (1.264e+04um H, 1.305e+04um V)
[11/09 21:40:10   1215s] (I)      
[11/09 21:40:10   1215s] (I)      ============  Phase 1b Route ============
[11/09 21:40:10   1215s] (I)      Usage: 6552 = (3224 H, 3328 V) = (0.62% H, 0.44% V) = (1.264e+04um H, 1.305e+04um V)
[11/09 21:40:10   1215s] (I)      Overflow of layer group 2: 0.00% H + 0.04% V. EstWL: 2.568384e+04um
[11/09 21:40:10   1215s] (I)      Congestion metric : 0.00%H 0.04%V, 0.04%HV
[11/09 21:40:10   1215s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/09 21:40:10   1215s] (I)      
[11/09 21:40:10   1215s] (I)      ============  Phase 1c Route ============
[11/09 21:40:10   1215s] (I)      Level2 Grid: 87 x 79
[11/09 21:40:10   1215s] (I)      Usage: 6552 = (3224 H, 3328 V) = (0.62% H, 0.44% V) = (1.264e+04um H, 1.305e+04um V)
[11/09 21:40:10   1215s] (I)      
[11/09 21:40:10   1215s] (I)      ============  Phase 1d Route ============
[11/09 21:40:10   1215s] (I)      Usage: 6553 = (3227 H, 3326 V) = (0.62% H, 0.44% V) = (1.265e+04um H, 1.304e+04um V)
[11/09 21:40:10   1215s] (I)      
[11/09 21:40:10   1215s] (I)      ============  Phase 1e Route ============
[11/09 21:40:10   1215s] (I)      Usage: 6553 = (3227 H, 3326 V) = (0.62% H, 0.44% V) = (1.265e+04um H, 1.304e+04um V)
[11/09 21:40:10   1215s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.04% V. EstWL: 2.568776e+04um
[11/09 21:40:10   1215s] (I)      
[11/09 21:40:10   1215s] (I)      ============  Phase 1f Route ============
[11/09 21:40:10   1215s] (I)      Usage: 6553 = (3227 H, 3326 V) = (0.62% H, 0.44% V) = (1.265e+04um H, 1.304e+04um V)
[11/09 21:40:10   1215s] (I)      
[11/09 21:40:10   1215s] (I)      ============  Phase 1g Route ============
[11/09 21:40:10   1215s] (I)      Usage: 6539 = (3221 H, 3318 V) = (0.62% H, 0.44% V) = (1.263e+04um H, 1.301e+04um V)
[11/09 21:40:10   1215s] (I)      
[11/09 21:40:10   1215s] (I)      ============  Phase 1h Route ============
[11/09 21:40:10   1215s] (I)      Usage: 6543 = (3226 H, 3317 V) = (0.62% H, 0.44% V) = (1.265e+04um H, 1.300e+04um V)
[11/09 21:40:10   1215s] (I)      
[11/09 21:40:10   1215s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/09 21:40:10   1215s] [NR-eGR]                        OverCon            
[11/09 21:40:10   1215s] [NR-eGR]                         #Gcell     %Gcell
[11/09 21:40:10   1215s] [NR-eGR]        Layer             (1-2)    OverCon
[11/09 21:40:10   1215s] [NR-eGR] ----------------------------------------------
[11/09 21:40:10   1215s] [NR-eGR]  METAL1 ( 1)         0( 0.00%)   ( 0.00%) 
[11/09 21:40:10   1215s] [NR-eGR]  METAL2 ( 2)         7( 0.01%)   ( 0.01%) 
[11/09 21:40:10   1215s] [NR-eGR]  METAL3 ( 3)         0( 0.00%)   ( 0.00%) 
[11/09 21:40:10   1215s] [NR-eGR]  METAL4 ( 4)         0( 0.00%)   ( 0.00%) 
[11/09 21:40:10   1215s] [NR-eGR] ----------------------------------------------
[11/09 21:40:10   1215s] [NR-eGR]        Total         7( 0.00%)   ( 0.00%) 
[11/09 21:40:10   1215s] [NR-eGR] 
[11/09 21:40:10   1215s] (I)      Finished Global Routing ( CPU: 0.16 sec, Real: 0.15 sec, Curr Mem: 3189.57 MB )
[11/09 21:40:10   1215s] (I)      total 2D Cap : 1298883 = (531191 H, 767692 V)
[11/09 21:40:10   1215s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[11/09 21:40:10   1215s] (I)      ============= Track Assignment ============
[11/09 21:40:10   1215s] (I)      Started Track Assignment (2T) ( Curr Mem: 3189.57 MB )
[11/09 21:40:10   1215s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[11/09 21:40:10   1215s] (I)      Run Multi-thread track assignment
[11/09 21:40:10   1215s] (I)      Finished Track Assignment (2T) ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 3193.45 MB )
[11/09 21:40:10   1215s] (I)      Started Export ( Curr Mem: 3193.45 MB )
[11/09 21:40:10   1215s] [NR-eGR]                 Length (um)    Vias 
[11/09 21:40:10   1215s] [NR-eGR] ------------------------------------
[11/09 21:40:10   1215s] [NR-eGR]  METAL1  (1H)             0   46641 
[11/09 21:40:10   1215s] [NR-eGR]  METAL2  (2V)        148209   60575 
[11/09 21:40:10   1215s] [NR-eGR]  METAL3  (3H)        354769    9968 
[11/09 21:40:10   1215s] [NR-eGR]  METAL4  (4V)        172422       0 
[11/09 21:40:10   1215s] [NR-eGR]  METAL5  (5H)             0       0 
[11/09 21:40:10   1215s] [NR-eGR]  METAL6  (6V)             0       0 
[11/09 21:40:10   1215s] [NR-eGR] ------------------------------------
[11/09 21:40:10   1215s] [NR-eGR]          Total       675400  117184 
[11/09 21:40:10   1215s] [NR-eGR] --------------------------------------------------------------------------
[11/09 21:40:10   1215s] [NR-eGR] Total half perimeter of net bounding box: 592459um
[11/09 21:40:10   1215s] [NR-eGR] Total length: 675400um, number of vias: 117184
[11/09 21:40:10   1215s] [NR-eGR] --------------------------------------------------------------------------
[11/09 21:40:10   1215s] [NR-eGR] Total eGR-routed clock nets wire length: 25371um, number of vias: 5489
[11/09 21:40:10   1215s] [NR-eGR] --------------------------------------------------------------------------
[11/09 21:40:10   1215s] [NR-eGR] Report for selected net(s) only.
[11/09 21:40:10   1215s] [NR-eGR]                 Length (um)  Vias 
[11/09 21:40:10   1215s] [NR-eGR] ----------------------------------
[11/09 21:40:10   1215s] [NR-eGR]  METAL1  (1H)             0  1854 
[11/09 21:40:10   1215s] [NR-eGR]  METAL2  (2V)          3247  2630 
[11/09 21:40:10   1215s] [NR-eGR]  METAL3  (3H)         12660  1005 
[11/09 21:40:10   1215s] [NR-eGR]  METAL4  (4V)          9465     0 
[11/09 21:40:10   1215s] [NR-eGR]  METAL5  (5H)             0     0 
[11/09 21:40:10   1215s] [NR-eGR]  METAL6  (6V)             0     0 
[11/09 21:40:10   1215s] [NR-eGR] ----------------------------------
[11/09 21:40:10   1215s] [NR-eGR]          Total        25371  5489 
[11/09 21:40:10   1215s] [NR-eGR] --------------------------------------------------------------------------
[11/09 21:40:10   1215s] [NR-eGR] Total half perimeter of net bounding box: 22443um
[11/09 21:40:10   1215s] [NR-eGR] Total length: 25371um, number of vias: 5489
[11/09 21:40:10   1215s] [NR-eGR] --------------------------------------------------------------------------
[11/09 21:40:10   1215s] [NR-eGR] Total routed clock nets wire length: 25371um, number of vias: 5489
[11/09 21:40:10   1215s] [NR-eGR] --------------------------------------------------------------------------
[11/09 21:40:10   1215s] (I)      Finished Export ( CPU: 0.05 sec, Real: 0.04 sec, Curr Mem: 3193.45 MB )
[11/09 21:40:10   1215s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.42 sec, Real: 0.40 sec, Curr Mem: 3185.45 MB )
[11/09 21:40:10   1215s] (I)      ========================================= Runtime Summary =========================================
[11/09 21:40:10   1215s] (I)       Step                                              %        Start       Finish      Real       CPU 
[11/09 21:40:10   1215s] (I)      ---------------------------------------------------------------------------------------------------
[11/09 21:40:10   1215s] (I)       Early Global Route kernel                   100.00%  1348.04 sec  1348.43 sec  0.40 sec  0.42 sec 
[11/09 21:40:10   1215s] (I)       +-Import and model                           41.16%  1348.04 sec  1348.20 sec  0.16 sec  0.16 sec 
[11/09 21:40:10   1215s] (I)       | +-Create place DB                          11.64%  1348.04 sec  1348.09 sec  0.05 sec  0.05 sec 
[11/09 21:40:10   1215s] (I)       | | +-Import place data                      11.62%  1348.04 sec  1348.09 sec  0.05 sec  0.05 sec 
[11/09 21:40:10   1215s] (I)       | | | +-Read instances and placement          3.51%  1348.04 sec  1348.05 sec  0.01 sec  0.01 sec 
[11/09 21:40:10   1215s] (I)       | | | +-Read nets                             8.06%  1348.05 sec  1348.09 sec  0.03 sec  0.03 sec 
[11/09 21:40:10   1215s] (I)       | +-Create route DB                          26.50%  1348.09 sec  1348.19 sec  0.10 sec  0.11 sec 
[11/09 21:40:10   1215s] (I)       | | +-Import route data (2T)                 26.12%  1348.09 sec  1348.19 sec  0.10 sec  0.10 sec 
[11/09 21:40:10   1215s] (I)       | | | +-Read blockages ( Layer 2-4 )          1.91%  1348.09 sec  1348.10 sec  0.01 sec  0.01 sec 
[11/09 21:40:10   1215s] (I)       | | | | +-Read routing blockages              0.00%  1348.09 sec  1348.09 sec  0.00 sec  0.00 sec 
[11/09 21:40:10   1215s] (I)       | | | | +-Read instance blockages             1.20%  1348.09 sec  1348.10 sec  0.00 sec  0.00 sec 
[11/09 21:40:10   1215s] (I)       | | | | +-Read PG blockages                   0.52%  1348.10 sec  1348.10 sec  0.00 sec  0.00 sec 
[11/09 21:40:10   1215s] (I)       | | | | +-Read clock blockages                0.01%  1348.10 sec  1348.10 sec  0.00 sec  0.00 sec 
[11/09 21:40:10   1215s] (I)       | | | | +-Read other blockages                0.01%  1348.10 sec  1348.10 sec  0.00 sec  0.00 sec 
[11/09 21:40:10   1215s] (I)       | | | | +-Read halo blockages                 0.04%  1348.10 sec  1348.10 sec  0.00 sec  0.00 sec 
[11/09 21:40:10   1215s] (I)       | | | | +-Read boundary cut boxes             0.00%  1348.10 sec  1348.10 sec  0.00 sec  0.00 sec 
[11/09 21:40:10   1215s] (I)       | | | +-Read blackboxes                       0.01%  1348.10 sec  1348.10 sec  0.00 sec  0.00 sec 
[11/09 21:40:10   1215s] (I)       | | | +-Read prerouted                        0.93%  1348.10 sec  1348.10 sec  0.00 sec  0.00 sec 
[11/09 21:40:10   1215s] (I)       | | | +-Read unlegalized nets                 0.30%  1348.10 sec  1348.10 sec  0.00 sec  0.00 sec 
[11/09 21:40:10   1215s] (I)       | | | +-Read nets                             0.06%  1348.10 sec  1348.10 sec  0.00 sec  0.00 sec 
[11/09 21:40:10   1215s] (I)       | | | +-Set up via pillars                    0.00%  1348.10 sec  1348.10 sec  0.00 sec  0.00 sec 
[11/09 21:40:10   1215s] (I)       | | | +-Initialize 3D grid graph              1.11%  1348.10 sec  1348.11 sec  0.00 sec  0.00 sec 
[11/09 21:40:10   1215s] (I)       | | | +-Model blockage capacity              20.25%  1348.11 sec  1348.19 sec  0.08 sec  0.08 sec 
[11/09 21:40:10   1215s] (I)       | | | | +-Initialize 3D capacity             19.47%  1348.11 sec  1348.19 sec  0.08 sec  0.08 sec 
[11/09 21:40:10   1215s] (I)       | | | +-Move terms for access (2T)            0.19%  1348.19 sec  1348.19 sec  0.00 sec  0.00 sec 
[11/09 21:40:10   1215s] (I)       | +-Read aux data                             0.00%  1348.19 sec  1348.19 sec  0.00 sec  0.00 sec 
[11/09 21:40:10   1215s] (I)       | +-Others data preparation                   0.17%  1348.19 sec  1348.19 sec  0.00 sec  0.00 sec 
[11/09 21:40:10   1215s] (I)       | +-Create route kernel                       2.24%  1348.19 sec  1348.20 sec  0.01 sec  0.01 sec 
[11/09 21:40:10   1215s] (I)       +-Global Routing                             37.24%  1348.20 sec  1348.35 sec  0.15 sec  0.16 sec 
[11/09 21:40:10   1215s] (I)       | +-Initialization                            0.25%  1348.20 sec  1348.20 sec  0.00 sec  0.00 sec 
[11/09 21:40:10   1215s] (I)       | +-Net group 1                              23.88%  1348.20 sec  1348.30 sec  0.09 sec  0.10 sec 
[11/09 21:40:10   1215s] (I)       | | +-Generate topology (2T)                  0.69%  1348.20 sec  1348.21 sec  0.00 sec  0.00 sec 
[11/09 21:40:10   1215s] (I)       | | +-Phase 1a                                1.31%  1348.22 sec  1348.22 sec  0.01 sec  0.01 sec 
[11/09 21:40:10   1215s] (I)       | | | +-Pattern routing (2T)                  0.39%  1348.22 sec  1348.22 sec  0.00 sec  0.00 sec 
[11/09 21:40:10   1215s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.65%  1348.22 sec  1348.22 sec  0.00 sec  0.00 sec 
[11/09 21:40:10   1215s] (I)       | | +-Phase 1b                                1.08%  1348.22 sec  1348.23 sec  0.00 sec  0.01 sec 
[11/09 21:40:10   1215s] (I)       | | | +-Monotonic routing (2T)                0.75%  1348.22 sec  1348.23 sec  0.00 sec  0.00 sec 
[11/09 21:40:10   1215s] (I)       | | +-Phase 1c                                0.85%  1348.23 sec  1348.23 sec  0.00 sec  0.00 sec 
[11/09 21:40:10   1215s] (I)       | | | +-Two level Routing                     0.82%  1348.23 sec  1348.23 sec  0.00 sec  0.00 sec 
[11/09 21:40:10   1215s] (I)       | | | | +-Two Level Routing (Regular)         0.22%  1348.23 sec  1348.23 sec  0.00 sec  0.00 sec 
[11/09 21:40:10   1215s] (I)       | | | | +-Two Level Routing (Strong)          0.25%  1348.23 sec  1348.23 sec  0.00 sec  0.00 sec 
[11/09 21:40:10   1215s] (I)       | | +-Phase 1d                                7.63%  1348.23 sec  1348.26 sec  0.03 sec  0.03 sec 
[11/09 21:40:10   1215s] (I)       | | | +-Detoured routing (2T)                 7.59%  1348.23 sec  1348.26 sec  0.03 sec  0.03 sec 
[11/09 21:40:10   1215s] (I)       | | +-Phase 1e                                0.18%  1348.26 sec  1348.26 sec  0.00 sec  0.00 sec 
[11/09 21:40:10   1215s] (I)       | | | +-Route legalization                    0.05%  1348.26 sec  1348.26 sec  0.00 sec  0.00 sec 
[11/09 21:40:10   1215s] (I)       | | | | +-Legalize Blockage Violations        0.03%  1348.26 sec  1348.26 sec  0.00 sec  0.00 sec 
[11/09 21:40:10   1215s] (I)       | | +-Phase 1f                                2.50%  1348.26 sec  1348.27 sec  0.01 sec  0.01 sec 
[11/09 21:40:10   1215s] (I)       | | | +-Congestion clean                      2.47%  1348.26 sec  1348.27 sec  0.01 sec  0.01 sec 
[11/09 21:40:10   1215s] (I)       | | +-Phase 1g                                2.70%  1348.27 sec  1348.28 sec  0.01 sec  0.01 sec 
[11/09 21:40:10   1215s] (I)       | | | +-Post Routing                          2.66%  1348.27 sec  1348.28 sec  0.01 sec  0.01 sec 
[11/09 21:40:10   1215s] (I)       | | +-Phase 1h                                1.66%  1348.28 sec  1348.29 sec  0.01 sec  0.01 sec 
[11/09 21:40:10   1215s] (I)       | | | +-Post Routing                          1.63%  1348.28 sec  1348.29 sec  0.01 sec  0.01 sec 
[11/09 21:40:10   1215s] (I)       | | +-Layer assignment (2T)                   1.92%  1348.29 sec  1348.30 sec  0.01 sec  0.01 sec 
[11/09 21:40:10   1215s] (I)       | +-Net group 2                              11.51%  1348.30 sec  1348.34 sec  0.05 sec  0.05 sec 
[11/09 21:40:10   1215s] (I)       | | +-Generate topology (2T)                  0.04%  1348.30 sec  1348.30 sec  0.00 sec  0.00 sec 
[11/09 21:40:10   1215s] (I)       | | +-Phase 1a                                1.37%  1348.32 sec  1348.32 sec  0.01 sec  0.01 sec 
[11/09 21:40:10   1215s] (I)       | | | +-Pattern routing (2T)                  0.29%  1348.32 sec  1348.32 sec  0.00 sec  0.00 sec 
[11/09 21:40:10   1215s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.47%  1348.32 sec  1348.32 sec  0.00 sec  0.00 sec 
[11/09 21:40:10   1215s] (I)       | | | +-Add via demand to 2D                  0.54%  1348.32 sec  1348.32 sec  0.00 sec  0.00 sec 
[11/09 21:40:10   1215s] (I)       | | +-Phase 1b                                0.43%  1348.32 sec  1348.33 sec  0.00 sec  0.00 sec 
[11/09 21:40:10   1215s] (I)       | | | +-Monotonic routing (2T)                0.28%  1348.32 sec  1348.32 sec  0.00 sec  0.00 sec 
[11/09 21:40:10   1215s] (I)       | | +-Phase 1c                                0.72%  1348.33 sec  1348.33 sec  0.00 sec  0.00 sec 
[11/09 21:40:10   1215s] (I)       | | | +-Two level Routing                     0.70%  1348.33 sec  1348.33 sec  0.00 sec  0.00 sec 
[11/09 21:40:10   1215s] (I)       | | | | +-Two Level Routing (Regular)         0.17%  1348.33 sec  1348.33 sec  0.00 sec  0.00 sec 
[11/09 21:40:10   1215s] (I)       | | | | +-Two Level Routing (Strong)          0.18%  1348.33 sec  1348.33 sec  0.00 sec  0.00 sec 
[11/09 21:40:10   1215s] (I)       | | +-Phase 1d                                0.65%  1348.33 sec  1348.33 sec  0.00 sec  0.00 sec 
[11/09 21:40:10   1215s] (I)       | | | +-Detoured routing (2T)                 0.63%  1348.33 sec  1348.33 sec  0.00 sec  0.00 sec 
[11/09 21:40:10   1215s] (I)       | | +-Phase 1e                                0.14%  1348.33 sec  1348.33 sec  0.00 sec  0.00 sec 
[11/09 21:40:10   1215s] (I)       | | | +-Route legalization                    0.02%  1348.33 sec  1348.33 sec  0.00 sec  0.00 sec 
[11/09 21:40:10   1215s] (I)       | | | | +-Legalize Blockage Violations        0.00%  1348.33 sec  1348.33 sec  0.00 sec  0.00 sec 
[11/09 21:40:10   1215s] (I)       | | +-Phase 1f                                0.20%  1348.33 sec  1348.33 sec  0.00 sec  0.00 sec 
[11/09 21:40:10   1215s] (I)       | | | +-Congestion clean                      0.17%  1348.33 sec  1348.33 sec  0.00 sec  0.00 sec 
[11/09 21:40:10   1215s] (I)       | | +-Phase 1g                                0.40%  1348.33 sec  1348.33 sec  0.00 sec  0.00 sec 
[11/09 21:40:10   1215s] (I)       | | | +-Post Routing                          0.38%  1348.33 sec  1348.33 sec  0.00 sec  0.00 sec 
[11/09 21:40:10   1215s] (I)       | | +-Phase 1h                                0.39%  1348.33 sec  1348.34 sec  0.00 sec  0.00 sec 
[11/09 21:40:10   1215s] (I)       | | | +-Post Routing                          0.36%  1348.33 sec  1348.34 sec  0.00 sec  0.00 sec 
[11/09 21:40:10   1215s] (I)       | | +-Layer assignment (2T)                   0.11%  1348.34 sec  1348.34 sec  0.00 sec  0.00 sec 
[11/09 21:40:10   1215s] (I)       +-Export 3D cong map                          4.18%  1348.35 sec  1348.37 sec  0.02 sec  0.02 sec 
[11/09 21:40:10   1215s] (I)       | +-Export 2D cong map                        0.74%  1348.36 sec  1348.37 sec  0.00 sec  0.00 sec 
[11/09 21:40:10   1215s] (I)       +-Extract Global 3D Wires                     0.04%  1348.37 sec  1348.37 sec  0.00 sec  0.00 sec 
[11/09 21:40:10   1215s] (I)       +-Track Assignment (2T)                       4.44%  1348.37 sec  1348.38 sec  0.02 sec  0.03 sec 
[11/09 21:40:10   1215s] (I)       | +-Initialization                            0.01%  1348.37 sec  1348.37 sec  0.00 sec  0.00 sec 
[11/09 21:40:10   1215s] (I)       | +-Track Assignment Kernel                   4.35%  1348.37 sec  1348.38 sec  0.02 sec  0.03 sec 
[11/09 21:40:10   1215s] (I)       | +-Free Memory                               0.00%  1348.38 sec  1348.38 sec  0.00 sec  0.00 sec 
[11/09 21:40:10   1215s] (I)       +-Export                                     11.25%  1348.38 sec  1348.43 sec  0.04 sec  0.05 sec 
[11/09 21:40:10   1215s] (I)       | +-Export DB wires                           0.49%  1348.38 sec  1348.39 sec  0.00 sec  0.00 sec 
[11/09 21:40:10   1215s] (I)       | | +-Export all nets (2T)                    0.35%  1348.38 sec  1348.39 sec  0.00 sec  0.00 sec 
[11/09 21:40:10   1215s] (I)       | | +-Set wire vias (2T)                      0.08%  1348.39 sec  1348.39 sec  0.00 sec  0.00 sec 
[11/09 21:40:10   1215s] (I)       | +-Report wirelength                         5.14%  1348.39 sec  1348.41 sec  0.02 sec  0.02 sec 
[11/09 21:40:10   1215s] (I)       | +-Update net boxes                          5.54%  1348.41 sec  1348.43 sec  0.02 sec  0.02 sec 
[11/09 21:40:10   1215s] (I)       | +-Update timing                             0.00%  1348.43 sec  1348.43 sec  0.00 sec  0.00 sec 
[11/09 21:40:10   1215s] (I)       +-Postprocess design                          0.53%  1348.43 sec  1348.43 sec  0.00 sec  0.00 sec 
[11/09 21:40:10   1215s] (I)      ======================= Summary by functions ========================
[11/09 21:40:10   1215s] (I)       Lv  Step                                      %      Real       CPU 
[11/09 21:40:10   1215s] (I)      ---------------------------------------------------------------------
[11/09 21:40:10   1215s] (I)        0  Early Global Route kernel           100.00%  0.40 sec  0.42 sec 
[11/09 21:40:10   1215s] (I)        1  Import and model                     41.16%  0.16 sec  0.16 sec 
[11/09 21:40:10   1215s] (I)        1  Global Routing                       37.24%  0.15 sec  0.16 sec 
[11/09 21:40:10   1215s] (I)        1  Export                               11.25%  0.04 sec  0.05 sec 
[11/09 21:40:10   1215s] (I)        1  Track Assignment (2T)                 4.44%  0.02 sec  0.03 sec 
[11/09 21:40:10   1215s] (I)        1  Export 3D cong map                    4.18%  0.02 sec  0.02 sec 
[11/09 21:40:10   1215s] (I)        1  Postprocess design                    0.53%  0.00 sec  0.00 sec 
[11/09 21:40:10   1215s] (I)        1  Extract Global 3D Wires               0.04%  0.00 sec  0.00 sec 
[11/09 21:40:10   1215s] (I)        2  Create route DB                      26.50%  0.10 sec  0.11 sec 
[11/09 21:40:10   1215s] (I)        2  Net group 1                          23.88%  0.09 sec  0.10 sec 
[11/09 21:40:10   1215s] (I)        2  Create place DB                      11.64%  0.05 sec  0.05 sec 
[11/09 21:40:10   1215s] (I)        2  Net group 2                          11.51%  0.05 sec  0.05 sec 
[11/09 21:40:10   1215s] (I)        2  Update net boxes                      5.54%  0.02 sec  0.02 sec 
[11/09 21:40:10   1215s] (I)        2  Report wirelength                     5.14%  0.02 sec  0.02 sec 
[11/09 21:40:10   1215s] (I)        2  Track Assignment Kernel               4.35%  0.02 sec  0.03 sec 
[11/09 21:40:10   1215s] (I)        2  Create route kernel                   2.24%  0.01 sec  0.01 sec 
[11/09 21:40:10   1215s] (I)        2  Export 2D cong map                    0.74%  0.00 sec  0.00 sec 
[11/09 21:40:10   1215s] (I)        2  Export DB wires                       0.49%  0.00 sec  0.00 sec 
[11/09 21:40:10   1215s] (I)        2  Initialization                        0.26%  0.00 sec  0.00 sec 
[11/09 21:40:10   1215s] (I)        2  Others data preparation               0.17%  0.00 sec  0.00 sec 
[11/09 21:40:10   1215s] (I)        2  Update timing                         0.00%  0.00 sec  0.00 sec 
[11/09 21:40:10   1215s] (I)        2  Free Memory                           0.00%  0.00 sec  0.00 sec 
[11/09 21:40:10   1215s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[11/09 21:40:10   1215s] (I)        3  Import route data (2T)               26.12%  0.10 sec  0.10 sec 
[11/09 21:40:10   1215s] (I)        3  Import place data                    11.62%  0.05 sec  0.05 sec 
[11/09 21:40:10   1215s] (I)        3  Phase 1d                              8.28%  0.03 sec  0.03 sec 
[11/09 21:40:10   1215s] (I)        3  Phase 1g                              3.09%  0.01 sec  0.01 sec 
[11/09 21:40:10   1215s] (I)        3  Phase 1f                              2.70%  0.01 sec  0.01 sec 
[11/09 21:40:10   1215s] (I)        3  Phase 1a                              2.69%  0.01 sec  0.01 sec 
[11/09 21:40:10   1215s] (I)        3  Phase 1h                              2.04%  0.01 sec  0.01 sec 
[11/09 21:40:10   1215s] (I)        3  Layer assignment (2T)                 2.03%  0.01 sec  0.01 sec 
[11/09 21:40:10   1215s] (I)        3  Phase 1c                              1.57%  0.01 sec  0.01 sec 
[11/09 21:40:10   1215s] (I)        3  Phase 1b                              1.51%  0.01 sec  0.01 sec 
[11/09 21:40:10   1215s] (I)        3  Generate topology (2T)                0.73%  0.00 sec  0.00 sec 
[11/09 21:40:10   1215s] (I)        3  Export all nets (2T)                  0.35%  0.00 sec  0.00 sec 
[11/09 21:40:10   1215s] (I)        3  Phase 1e                              0.33%  0.00 sec  0.00 sec 
[11/09 21:40:10   1215s] (I)        3  Set wire vias (2T)                    0.08%  0.00 sec  0.00 sec 
[11/09 21:40:10   1215s] (I)        4  Model blockage capacity              20.25%  0.08 sec  0.08 sec 
[11/09 21:40:10   1215s] (I)        4  Detoured routing (2T)                 8.22%  0.03 sec  0.03 sec 
[11/09 21:40:10   1215s] (I)        4  Read nets                             8.12%  0.03 sec  0.03 sec 
[11/09 21:40:10   1215s] (I)        4  Post Routing                          5.03%  0.02 sec  0.02 sec 
[11/09 21:40:10   1215s] (I)        4  Read instances and placement          3.51%  0.01 sec  0.01 sec 
[11/09 21:40:10   1215s] (I)        4  Congestion clean                      2.64%  0.01 sec  0.01 sec 
[11/09 21:40:10   1215s] (I)        4  Read blockages ( Layer 2-4 )          1.91%  0.01 sec  0.01 sec 
[11/09 21:40:10   1215s] (I)        4  Two level Routing                     1.52%  0.01 sec  0.01 sec 
[11/09 21:40:10   1215s] (I)        4  Pattern Routing Avoiding Blockages    1.12%  0.00 sec  0.00 sec 
[11/09 21:40:10   1215s] (I)        4  Initialize 3D grid graph              1.11%  0.00 sec  0.00 sec 
[11/09 21:40:10   1215s] (I)        4  Monotonic routing (2T)                1.03%  0.00 sec  0.01 sec 
[11/09 21:40:10   1215s] (I)        4  Read prerouted                        0.93%  0.00 sec  0.00 sec 
[11/09 21:40:10   1215s] (I)        4  Pattern routing (2T)                  0.68%  0.00 sec  0.00 sec 
[11/09 21:40:10   1215s] (I)        4  Add via demand to 2D                  0.54%  0.00 sec  0.00 sec 
[11/09 21:40:10   1215s] (I)        4  Read unlegalized nets                 0.30%  0.00 sec  0.00 sec 
[11/09 21:40:10   1215s] (I)        4  Move terms for access (2T)            0.19%  0.00 sec  0.00 sec 
[11/09 21:40:10   1215s] (I)        4  Route legalization                    0.06%  0.00 sec  0.00 sec 
[11/09 21:40:10   1215s] (I)        4  Read blackboxes                       0.01%  0.00 sec  0.00 sec 
[11/09 21:40:10   1215s] (I)        4  Set up via pillars                    0.00%  0.00 sec  0.00 sec 
[11/09 21:40:10   1215s] (I)        5  Initialize 3D capacity               19.47%  0.08 sec  0.08 sec 
[11/09 21:40:10   1215s] (I)        5  Read instance blockages               1.20%  0.00 sec  0.00 sec 
[11/09 21:40:10   1215s] (I)        5  Read PG blockages                     0.52%  0.00 sec  0.00 sec 
[11/09 21:40:10   1215s] (I)        5  Two Level Routing (Strong)            0.43%  0.00 sec  0.00 sec 
[11/09 21:40:10   1215s] (I)        5  Two Level Routing (Regular)           0.39%  0.00 sec  0.00 sec 
[11/09 21:40:10   1215s] (I)        5  Read halo blockages                   0.04%  0.00 sec  0.00 sec 
[11/09 21:40:10   1215s] (I)        5  Legalize Blockage Violations          0.03%  0.00 sec  0.00 sec 
[11/09 21:40:10   1215s] (I)        5  Read clock blockages                  0.01%  0.00 sec  0.00 sec 
[11/09 21:40:10   1215s] (I)        5  Read other blockages                  0.01%  0.00 sec  0.00 sec 
[11/09 21:40:10   1215s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[11/09 21:40:10   1215s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[11/09 21:40:11   1215s]       Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:00.5 real=0:00:00.5)
[11/09 21:40:11   1215s]     Routing using eGR in eGR->NR Step done.
[11/09 21:40:11   1215s]     Routing using NR in eGR->NR Step...
[11/09 21:40:11   1215s] 
[11/09 21:40:11   1215s] CCOPT: Preparing to route 329 clock nets with NanoRoute.
[11/09 21:40:11   1215s]   All net are default rule.
[11/09 21:40:11   1215s]   Preferred NanoRoute mode settings: Current
[11/09 21:40:11   1215s] **WARN: (IMPTCM-77):	Option "-grouteExpUseNanoRoute2" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[11/09 21:40:11   1215s] **WARN: (EMS-27):	Message (IMPTCM-77) has exceeded the current message display limit of 1.
[11/09 21:40:11   1215s] To increase the message display limit, refer to the product command reference manual.
[11/09 21:40:11   1215s]       Clock detailed routing...
[11/09 21:40:11   1215s]         NanoRoute...
[11/09 21:40:11   1215s] #% Begin globalDetailRoute (date=11/09 21:40:11, mem=2287.3M)
[11/09 21:40:11   1215s] 
[11/09 21:40:11   1215s] globalDetailRoute
[11/09 21:40:11   1215s] 
[11/09 21:40:11   1215s] #Start globalDetailRoute on Sat Nov  9 21:40:11 2024
[11/09 21:40:11   1215s] #
[11/09 21:40:11   1215s] ### Time Record (globalDetailRoute) is installed.
[11/09 21:40:11   1215s] ### Time Record (Pre Callback) is installed.
[11/09 21:40:11   1215s] ### Time Record (Pre Callback) is uninstalled.
[11/09 21:40:11   1215s] ### Time Record (DB Import) is installed.
[11/09 21:40:11   1215s] ### Time Record (Timing Data Generation) is installed.
[11/09 21:40:11   1215s] ### Time Record (Timing Data Generation) is uninstalled.
[11/09 21:40:11   1215s] ### Net info: total nets: 15598
[11/09 21:40:11   1215s] ### Net info: dirty nets: 0
[11/09 21:40:11   1215s] ### Net info: marked as disconnected nets: 0
[11/09 21:40:11   1215s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=1 selected_only=1 (nr_selected_net=329)
[11/09 21:40:11   1215s] #num needed restored net=0
[11/09 21:40:11   1215s] #need_extraction net=0 (total=15598)
[11/09 21:40:11   1215s] ### Net info: fully routed nets: 328
[11/09 21:40:11   1215s] ### Net info: trivial (< 2 pins) nets: 148
[11/09 21:40:11   1215s] ### Net info: unrouted nets: 15122
[11/09 21:40:11   1215s] ### Net info: re-extraction nets: 0
[11/09 21:40:11   1215s] ### Net info: selected nets: 329
[11/09 21:40:11   1215s] ### Net info: ignored nets: 0
[11/09 21:40:11   1215s] ### Net info: skip routing nets: 0
[11/09 21:40:11   1215s] ### import design signature (159): route=388576839 fixed_route=192007201 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1644610948 dirty_area=0 del_dirty_area=0 cell=98960127 placement=1840887216 pin_access=1 inst_pattern=1
[11/09 21:40:11   1215s] ### Time Record (DB Import) is uninstalled.
[11/09 21:40:11   1215s] #NanoRoute Version 21.15-s110_1 NR220912-2004/21_15-UB
[11/09 21:40:11   1215s] #
[11/09 21:40:11   1215s] #Wire/Via statistics before line assignment ...
[11/09 21:40:11   1215s] #Total wire length = 25371 um.
[11/09 21:40:11   1215s] #Total half perimeter of net bounding box = 23007 um.
[11/09 21:40:11   1215s] #Total wire length on LAYER METAL1 = 0 um.
[11/09 21:40:11   1215s] #Total wire length on LAYER METAL2 = 3247 um.
[11/09 21:40:11   1215s] #Total wire length on LAYER METAL3 = 12660 um.
[11/09 21:40:11   1215s] #Total wire length on LAYER METAL4 = 9465 um.
[11/09 21:40:11   1215s] #Total wire length on LAYER METAL5 = 0 um.
[11/09 21:40:11   1215s] #Total wire length on LAYER METAL6 = 0 um.
[11/09 21:40:11   1215s] #Total number of vias = 5489
[11/09 21:40:11   1215s] #Up-Via Summary (total 5489):
[11/09 21:40:11   1215s] #           
[11/09 21:40:11   1215s] #-----------------------
[11/09 21:40:11   1215s] # METAL1           1854
[11/09 21:40:11   1215s] # METAL2           2630
[11/09 21:40:11   1215s] # METAL3           1005
[11/09 21:40:11   1215s] #-----------------------
[11/09 21:40:11   1215s] #                  5489 
[11/09 21:40:11   1215s] #
[11/09 21:40:11   1215s] ### Time Record (Data Preparation) is installed.
[11/09 21:40:11   1215s] #Start routing data preparation on Sat Nov  9 21:40:11 2024
[11/09 21:40:11   1215s] #
[11/09 21:40:11   1215s] #Minimum voltage of a net in the design = 0.000.
[11/09 21:40:11   1215s] #Maximum voltage of a net in the design = 1.980.
[11/09 21:40:11   1215s] #Voltage range [0.000 - 1.980] has 15596 nets.
[11/09 21:40:11   1215s] #Voltage range [1.620 - 1.980] has 1 net.
[11/09 21:40:11   1215s] #Voltage range [0.000 - 0.000] has 1 net.
[11/09 21:40:11   1215s] #Build and mark too close pins for the same net.
[11/09 21:40:11   1215s] ### Time Record (Cell Pin Access) is installed.
[11/09 21:40:11   1215s] #Initial pin access analysis.
[11/09 21:40:11   1215s] #Detail pin access analysis.
[11/09 21:40:11   1215s] ### Time Record (Cell Pin Access) is uninstalled.
[11/09 21:40:11   1215s] # METAL1       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.48500
[11/09 21:40:11   1215s] # METAL2       V   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
[11/09 21:40:11   1215s] # METAL3       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
[11/09 21:40:11   1215s] # METAL4       V   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
[11/09 21:40:11   1215s] # METAL5       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
[11/09 21:40:11   1215s] # METAL6       V   Track-Pitch = 1.12000    Line-2-Via Pitch = 0.95000
[11/09 21:40:11   1215s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2296.32 (MB), peak = 2402.11 (MB)
[11/09 21:40:11   1215s] #Regenerating Ggrids automatically.
[11/09 21:40:11   1215s] #Auto generating G-grids with size=15 tracks, using layer METAL2's pitch = 0.56000.
[11/09 21:40:11   1215s] #Using automatically generated G-grids.
[11/09 21:40:11   1215s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[11/09 21:40:11   1215s] #Done routing data preparation.
[11/09 21:40:11   1215s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2298.12 (MB), peak = 2402.11 (MB)
[11/09 21:40:11   1215s] ### Time Record (Data Preparation) is uninstalled.
[11/09 21:40:11   1215s] #Data initialization: cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.3 GB --1.26 [2]--
[11/09 21:40:11   1215s] 
[11/09 21:40:11   1215s] Trim Metal Layers:
[11/09 21:40:11   1215s] LayerId::1 widthSet size::4
[11/09 21:40:11   1215s] LayerId::2 widthSet size::4
[11/09 21:40:11   1215s] LayerId::3 widthSet size::4
[11/09 21:40:11   1215s] LayerId::4 widthSet size::4
[11/09 21:40:11   1215s] LayerId::5 widthSet size::4
[11/09 21:40:11   1215s] LayerId::6 widthSet size::3
[11/09 21:40:11   1215s] Updating RC grid for preRoute extraction ...
[11/09 21:40:11   1215s] eee: pegSigSF::1.070000
[11/09 21:40:11   1215s] Initializing multi-corner capacitance tables ... 
[11/09 21:40:11   1215s] Initializing multi-corner resistance tables ...
[11/09 21:40:11   1215s] eee: l::1 avDens::0.130419 usedTrk::3794.659821 availTrk::29095.804833 sigTrk::3794.659821
[11/09 21:40:11   1215s] eee: l::2 avDens::0.001327 usedTrk::0.185714 availTrk::140.000000 sigTrk::0.185714
[11/09 21:40:11   1215s] eee: l::3 avDens::0.009106 usedTrk::1.912245 availTrk::210.000000 sigTrk::1.912245
[11/09 21:40:11   1215s] eee: l::4 avDens::0.011009 usedTrk::1.549617 availTrk::140.756167 sigTrk::1.549617
[11/09 21:40:11   1215s] eee: l::5 avDens::0.024396 usedTrk::840.185459 availTrk::34440.000000 sigTrk::840.185459
[11/09 21:40:11   1215s] eee: l::6 avDens::0.047566 usedTrk::802.443878 availTrk::16870.000000 sigTrk::802.443878
[11/09 21:40:11   1215s] {RT wc 0 4 4 0}
[11/09 21:40:11   1215s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.839700 pMod=82 wcR=0.555600 newSi=0.001600 wHLS=1.389000 siPrev=0 viaL=0.000000
[11/09 21:40:11   1215s] #Successfully loaded pre-route RC model
[11/09 21:40:11   1215s] #Enabled timing driven Line Assignment.
[11/09 21:40:11   1215s] ### Time Record (Line Assignment) is installed.
[11/09 21:40:11   1215s] #
[11/09 21:40:11   1215s] #Begin Line Assignment ...
[11/09 21:40:11   1215s] #
[11/09 21:40:11   1215s] #Begin build data ...
[11/09 21:40:11   1215s] #
[11/09 21:40:11   1215s] #Distribution of nets:
[11/09 21:40:11   1215s] #    10897 ( 2         pin),   2008 ( 3         pin),   1124 ( 4         pin),
[11/09 21:40:11   1215s] #      386 ( 5         pin),    234 ( 6         pin),    214 ( 7         pin),
[11/09 21:40:11   1215s] #      161 ( 8         pin),    105 ( 9         pin),    146 (10-19      pin),
[11/09 21:40:11   1215s] #       15 (20-29      pin),    101 (30-39      pin),     38 (40-49      pin),
[11/09 21:40:11   1215s] #        3 (50-59      pin),      2 (60-69      pin),      0 (>=2000     pin).
[11/09 21:40:11   1215s] #Total: 15598 nets, 15434 non-trivial nets, 328 fully global routed, 328 clocks,
[11/09 21:40:11   1215s] #       328 nets have layer range, 328 nets have weight,
[11/09 21:40:11   1215s] #       328 nets have avoid detour, 328 nets have priority.
[11/09 21:40:11   1215s] #
[11/09 21:40:11   1215s] #Nets in 1 layer range:
[11/09 21:40:11   1215s] #   (METAL3, ------) :      328 ( 2.1%)
[11/09 21:40:11   1215s] #
[11/09 21:40:11   1215s] #328 nets selected.
[11/09 21:40:11   1215s] #
[11/09 21:40:11   1216s] #End build data: cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.3 GB --1.71 [2]--
[11/09 21:40:11   1216s] ### 
[11/09 21:40:11   1216s] ### Net length summary before Line Assignment:
[11/09 21:40:11   1216s] ### Layer    H-Len   V-Len         Total       #Up-Via
[11/09 21:40:11   1216s] ### --------------------------------------------------
[11/09 21:40:11   1216s] ### METAL1       0       0       0(  0%)    1854( 31%)
[11/09 21:40:11   1216s] ### METAL2       0    3163    3163( 12%)    3155( 52%)
[11/09 21:40:11   1216s] ### METAL3   12742       0   12742( 50%)    1013( 17%)
[11/09 21:40:11   1216s] ### METAL4       0    9465    9465( 37%)       0(  0%)
[11/09 21:40:11   1216s] ### METAL5       0       0       0(  0%)       0(  0%)
[11/09 21:40:11   1216s] ### METAL6       0       0       0(  0%)       0(  0%)
[11/09 21:40:11   1216s] ### --------------------------------------------------
[11/09 21:40:11   1216s] ###          12742   12628   25371          6022      
[11/09 21:40:11   1216s] ### 
[11/09 21:40:11   1216s] ### Top 6 overlap violations ...
[11/09 21:40:11   1216s] ###   Net: soc/CTS_80
[11/09 21:40:11   1216s] ###     METAL3: (408.76050, 758.06000, 414.35950, 758.34000), length: 5.59900, total: 5.59900
[11/09 21:40:11   1216s] ###       soc/CTS_79
[11/09 21:40:11   1216s] ###   Net: clk_PAD
[11/09 21:40:11   1216s] ###     METAL3: (317.32050, 849.90000, 319.71950, 850.18000), length: 2.39900, total: 2.39900
[11/09 21:40:11   1216s] ###       fixed object
[11/09 21:40:11   1216s] ###   Net: soc/CTS_226
[11/09 21:40:11   1216s] ###     METAL3: (950.28050, 789.42000, 952.51950, 789.70000), length: 2.23900, total: 2.23900
[11/09 21:40:11   1216s] ###       soc/CTS_290
[11/09 21:40:11   1216s] ###   Net: soc/CTS_217
[11/09 21:40:11   1216s] ###     METAL3: (951.40050, 671.82000, 951.95950, 672.10000), length: 0.55900, total: 0.55900
[11/09 21:40:11   1216s] ###       soc/CTS_256
[11/09 21:40:11   1216s] ###   Net: soc/CTS_250
[11/09 21:40:11   1216s] ###     METAL3: (1056.68050, 648.30000, 1057.23950, 648.58000), length: 0.55900, total: 0.55900
[11/09 21:40:11   1216s] ###       soc/CTS_240
[11/09 21:40:11   1216s] ###   Net: soc/CTS_97
[11/09 21:40:11   1216s] ###     METAL3: (603.94550, 957.98000, 604.19950, 958.26000), length: 0.25400, total: 0.25400
[11/09 21:40:11   1216s] ###       soc/CTS_105
[11/09 21:40:11   1216s] ### 
[11/09 21:40:11   1216s] ### Net length and overlap summary after Line Assignment:
[11/09 21:40:11   1216s] ### Layer    H-Len   V-Len         Total       #Up-Via   #Overlap   Overlap-Len
[11/09 21:40:11   1216s] ### ---------------------------------------------------------------------------
[11/09 21:40:11   1216s] ### METAL1       0       0       0(  0%)    1854( 34%)    0(  0%)     0(  0.0%)
[11/09 21:40:11   1216s] ### METAL2       0    3446    3446( 13%)    2625( 49%)    0(  0%)     0(  0.0%)
[11/09 21:40:11   1216s] ### METAL3   12925       0   12925( 50%)     906( 17%)    6(100%)    12(100.0%)
[11/09 21:40:11   1216s] ### METAL4       0    9241    9241( 36%)       0(  0%)    0(  0%)     0(  0.0%)
[11/09 21:40:11   1216s] ### METAL5       0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[11/09 21:40:11   1216s] ### METAL6       0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[11/09 21:40:11   1216s] ### ---------------------------------------------------------------------------
[11/09 21:40:11   1216s] ###          12925   12688   25613          5385          6          12        
[11/09 21:40:11   1216s] #
[11/09 21:40:11   1216s] #Line Assignment statistics:
[11/09 21:40:11   1216s] #Cpu time = 00:00:00
[11/09 21:40:11   1216s] #Elapsed time = 00:00:00
[11/09 21:40:11   1216s] #Increased memory = 9.55 (MB)
[11/09 21:40:11   1216s] #Total memory = 2327.53 (MB)
[11/09 21:40:11   1216s] #Peak memory = 2402.11 (MB)
[11/09 21:40:11   1216s] #End Line Assignment: cpu:00:00:01, real:00:00:00, mem:2.3 GB, peak:2.3 GB --1.77 [2]--
[11/09 21:40:11   1216s] #
[11/09 21:40:11   1216s] #Begin assignment summary ...
[11/09 21:40:11   1216s] #
[11/09 21:40:11   1216s] #  Total number of segments             = 3862
[11/09 21:40:11   1216s] #  Total number of overlap segments     =   17 (  0.4%)
[11/09 21:40:11   1216s] #  Total number of assigned segments    = 1726 ( 44.7%)
[11/09 21:40:11   1216s] #  Total number of shifted segments     =   10 (  0.3%)
[11/09 21:40:11   1216s] #  Average movement of shifted segments =    3.50 tracks
[11/09 21:40:11   1216s] #
[11/09 21:40:11   1216s] #  Total number of overlaps             =    6
[11/09 21:40:11   1216s] #  Total length of overlaps             =   12 um
[11/09 21:40:11   1216s] #
[11/09 21:40:11   1216s] #End assignment summary.
[11/09 21:40:11   1216s] ### Time Record (Line Assignment) is uninstalled.
[11/09 21:40:11   1216s] #
[11/09 21:40:11   1216s] #Wire/Via statistics after line assignment ...
[11/09 21:40:11   1216s] #Total wire length = 25613 um.
[11/09 21:40:11   1216s] #Total half perimeter of net bounding box = 23175 um.
[11/09 21:40:11   1216s] #Total wire length on LAYER METAL1 = 0 um.
[11/09 21:40:11   1216s] #Total wire length on LAYER METAL2 = 3446 um.
[11/09 21:40:11   1216s] #Total wire length on LAYER METAL3 = 12925 um.
[11/09 21:40:11   1216s] #Total wire length on LAYER METAL4 = 9242 um.
[11/09 21:40:11   1216s] #Total wire length on LAYER METAL5 = 0 um.
[11/09 21:40:11   1216s] #Total wire length on LAYER METAL6 = 0 um.
[11/09 21:40:11   1216s] #Total number of vias = 5385
[11/09 21:40:11   1216s] #Up-Via Summary (total 5385):
[11/09 21:40:11   1216s] #           
[11/09 21:40:11   1216s] #-----------------------
[11/09 21:40:11   1216s] # METAL1           1854
[11/09 21:40:11   1216s] # METAL2           2625
[11/09 21:40:11   1216s] # METAL3            906
[11/09 21:40:11   1216s] #-----------------------
[11/09 21:40:11   1216s] #                  5385 
[11/09 21:40:11   1216s] #
[11/09 21:40:11   1216s] #Routing data preparation, pin analysis, line assignment statistics:
[11/09 21:40:11   1216s] #Cpu time = 00:00:01
[11/09 21:40:11   1216s] #Elapsed time = 00:00:01
[11/09 21:40:11   1216s] #Increased memory = 28.93 (MB)
[11/09 21:40:11   1216s] #Total memory = 2318.56 (MB)
[11/09 21:40:11   1216s] #Peak memory = 2402.11 (MB)
[11/09 21:40:11   1216s] #RTESIG:78da9592314fc330108599f915a7b4439128f8eca471061624564015748d4ce246168e8d
[11/09 21:40:11   1216s] #       6c07d47f8f032c4591d38eb63fbd7bef9d17cbddc316328a3758ac3d22a9111eb794920a
[11/09 21:40:11   1216s] #       e99a1292df52ace3d3eb7d76b9583e3dbf50c84078af3a53f7b695778db6cd3b04d52bd3
[11/09 21:40:11   1216s] #       fdde60062b1f5c3c5fc3e0a5032f4388a7ab3f8112821b24acdeacd59304e60cf642fb14
[11/09 21:40:11   1216s] #       4319074a60a54c909d74d34cc58f75da8311bd6aa0957b31e8f00f676c33e7ace0317eb0
[11/09 21:40:11   1216s] #       1f56dbee00dac6c85fcac9746044ca8f84d336708c7f0e5e90b3708e3142e4a36969867e
[11/09 21:40:11   1216s] #       daf258efdc96ca9241f6d36f52aa8c03b1486f0a7911b53ed94c917cacdf07615ae1dae4
[11/09 21:40:11   1216s] #       50cea39eb126698d22b2b99414cb7cfe33c62e4e80f8e614a84a4117df41e425ed
[11/09 21:40:11   1216s] #
[11/09 21:40:11   1216s] #Skip comparing routing design signature in db-snapshot flow
[11/09 21:40:11   1216s] #Using multithreading with 2 threads.
[11/09 21:40:11   1216s] ### Time Record (Detail Routing) is installed.
[11/09 21:40:11   1216s] ### drc_pitch = 3520 ( 1.76000 um) drc_range = 2730 ( 1.36500 um) route_pitch = 3520 ( 1.76000 um) patch_pitch = 18480 ( 9.24000 um) top_route_layer = 4 top_pin_layer = 4
[11/09 21:40:11   1216s] #
[11/09 21:40:11   1216s] #Start Detail Routing..
[11/09 21:40:11   1216s] #start initial detail routing ...
[11/09 21:40:11   1216s] ### Design has 330 dirty nets
[11/09 21:40:14   1220s] ### Routing stats: routing = 17.48% drc-check-only = 1.60%
[11/09 21:40:14   1220s] #   number of violations = 4
[11/09 21:40:14   1220s] #
[11/09 21:40:14   1220s] #    By Layer and Type :
[11/09 21:40:14   1220s] #	          Short   CShort   Totals
[11/09 21:40:14   1220s] #	METAL1        0        0        0
[11/09 21:40:14   1220s] #	METAL2        0        0        0
[11/09 21:40:14   1220s] #	METAL3        2        2        4
[11/09 21:40:14   1220s] #	Totals        2        2        4
[11/09 21:40:14   1220s] #cpu time = 00:00:04, elapsed time = 00:00:02, memory = 2319.69 (MB), peak = 2417.79 (MB)
[11/09 21:40:14   1220s] #start 1st optimization iteration ...
[11/09 21:40:14   1220s] ### Routing stats: routing = 17.48% drc-check-only = 1.60%
[11/09 21:40:14   1220s] #   number of violations = 0
[11/09 21:40:14   1220s] #    number of process antenna violations = 47
[11/09 21:40:14   1220s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2319.00 (MB), peak = 2417.79 (MB)
[11/09 21:40:14   1220s] #Complete Detail Routing.
[11/09 21:40:14   1220s] #Total wire length = 26985 um.
[11/09 21:40:14   1220s] #Total half perimeter of net bounding box = 23175 um.
[11/09 21:40:14   1220s] #Total wire length on LAYER METAL1 = 0 um.
[11/09 21:40:14   1220s] #Total wire length on LAYER METAL2 = 1443 um.
[11/09 21:40:14   1220s] #Total wire length on LAYER METAL3 = 14296 um.
[11/09 21:40:14   1220s] #Total wire length on LAYER METAL4 = 11247 um.
[11/09 21:40:14   1220s] #Total wire length on LAYER METAL5 = 0 um.
[11/09 21:40:14   1220s] #Total wire length on LAYER METAL6 = 0 um.
[11/09 21:40:14   1220s] #Total number of vias = 5158
[11/09 21:40:14   1220s] #Up-Via Summary (total 5158):
[11/09 21:40:14   1220s] #           
[11/09 21:40:14   1220s] #-----------------------
[11/09 21:40:14   1220s] # METAL1           1854
[11/09 21:40:14   1220s] # METAL2           1853
[11/09 21:40:14   1220s] # METAL3           1451
[11/09 21:40:14   1220s] #-----------------------
[11/09 21:40:14   1220s] #                  5158 
[11/09 21:40:14   1220s] #
[11/09 21:40:14   1220s] #Total number of DRC violations = 0
[11/09 21:40:14   1220s] ### Time Record (Detail Routing) is uninstalled.
[11/09 21:40:14   1220s] #Cpu time = 00:00:04
[11/09 21:40:14   1220s] #Elapsed time = 00:00:02
[11/09 21:40:14   1220s] #Increased memory = 0.44 (MB)
[11/09 21:40:14   1220s] #Total memory = 2319.00 (MB)
[11/09 21:40:14   1220s] #Peak memory = 2417.79 (MB)
[11/09 21:40:14   1220s] #Skip updating routing design signature in db-snapshot flow
[11/09 21:40:14   1220s] #detailRoute Statistics:
[11/09 21:40:14   1220s] #Cpu time = 00:00:04
[11/09 21:40:14   1220s] #Elapsed time = 00:00:02
[11/09 21:40:14   1220s] #Increased memory = 0.44 (MB)
[11/09 21:40:14   1220s] #Total memory = 2319.00 (MB)
[11/09 21:40:14   1220s] #Peak memory = 2417.79 (MB)
[11/09 21:40:14   1220s] ### Time Record (DB Export) is installed.
[11/09 21:40:14   1220s] ### export design design signature (166): route=1472802258 fixed_route=192007201 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1980653753 dirty_area=0 del_dirty_area=0 cell=98960127 placement=1840887216 pin_access=506074052 inst_pattern=1
[11/09 21:40:14   1220s] #	no debugging net set
[11/09 21:40:14   1221s] ### Time Record (DB Export) is uninstalled.
[11/09 21:40:14   1221s] ### Time Record (Post Callback) is installed.
[11/09 21:40:14   1221s] ### Time Record (Post Callback) is uninstalled.
[11/09 21:40:14   1221s] #
[11/09 21:40:14   1221s] #globalDetailRoute statistics:
[11/09 21:40:14   1221s] #Cpu time = 00:00:06
[11/09 21:40:14   1221s] #Elapsed time = 00:00:03
[11/09 21:40:14   1221s] #Increased memory = 30.21 (MB)
[11/09 21:40:14   1221s] #Total memory = 2317.54 (MB)
[11/09 21:40:14   1221s] #Peak memory = 2417.79 (MB)
[11/09 21:40:14   1221s] #Number of warnings = 0
[11/09 21:40:14   1221s] #Total number of warnings = 7
[11/09 21:40:14   1221s] #Number of fails = 0
[11/09 21:40:14   1221s] #Total number of fails = 0
[11/09 21:40:14   1221s] #Complete globalDetailRoute on Sat Nov  9 21:40:14 2024
[11/09 21:40:14   1221s] #
[11/09 21:40:14   1221s] ### Time Record (globalDetailRoute) is uninstalled.
[11/09 21:40:14   1221s] ### 
[11/09 21:40:14   1221s] ###   Scalability Statistics
[11/09 21:40:14   1221s] ### 
[11/09 21:40:14   1221s] ### --------------------------------+----------------+----------------+----------------+
[11/09 21:40:14   1221s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[11/09 21:40:14   1221s] ### --------------------------------+----------------+----------------+----------------+
[11/09 21:40:14   1221s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[11/09 21:40:14   1221s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[11/09 21:40:14   1221s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[11/09 21:40:14   1221s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[11/09 21:40:14   1221s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[11/09 21:40:14   1221s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[11/09 21:40:14   1221s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[11/09 21:40:14   1221s] ###   Detail Routing                |        00:00:04|        00:00:02|             2.0|
[11/09 21:40:14   1221s] ###   Line Assignment               |        00:00:01|        00:00:00|             1.0|
[11/09 21:40:14   1221s] ###   Entire Command                |        00:00:06|        00:00:03|             1.8|
[11/09 21:40:14   1221s] ### --------------------------------+----------------+----------------+----------------+
[11/09 21:40:14   1221s] ### 
[11/09 21:40:14   1221s] #% End globalDetailRoute (date=11/09 21:40:14, total cpu=0:00:05.8, real=0:00:03.0, peak res=2417.8M, current mem=2316.0M)
[11/09 21:40:14   1221s]         NanoRoute done. (took cpu=0:00:05.9 real=0:00:03.3)
[11/09 21:40:14   1221s]       Clock detailed routing done.
[11/09 21:40:14   1221s] Skipping check of guided vs. routed net lengths.
[11/09 21:40:14   1221s] Set FIXED routing status on 328 net(s)
[11/09 21:40:14   1221s] Set FIXED placed status on 327 instance(s)
[11/09 21:40:14   1221s]       Route Remaining Unrouted Nets...
[11/09 21:40:14   1221s] Running earlyGlobalRoute to complete any remaining unrouted nets.
[11/09 21:40:14   1221s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:3211.9M, EPOCH TIME: 1731213614.342693
[11/09 21:40:14   1221s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:40:14   1221s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:40:14   1221s] All LLGs are deleted
[11/09 21:40:14   1221s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:40:14   1221s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:40:14   1221s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3211.9M, EPOCH TIME: 1731213614.342787
[11/09 21:40:14   1221s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3211.9M, EPOCH TIME: 1731213614.342849
[11/09 21:40:14   1221s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:3211.9M, EPOCH TIME: 1731213614.342952
[11/09 21:40:14   1221s] ### Creating LA Mngr. totSessionCpu=0:20:21 mem=3211.9M
[11/09 21:40:14   1221s] ### Creating LA Mngr, finished. totSessionCpu=0:20:21 mem=3211.9M
[11/09 21:40:14   1221s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 3211.87 MB )
[11/09 21:40:14   1221s] (I)      ==================== Layers =====================
[11/09 21:40:14   1221s] (I)      +-----+----+---------+---------+--------+-------+
[11/09 21:40:14   1221s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/09 21:40:14   1221s] (I)      +-----+----+---------+---------+--------+-------+
[11/09 21:40:14   1221s] (I)      |  33 |  0 |    CONT |     cut |      1 |       |
[11/09 21:40:14   1221s] (I)      |   1 |  1 |  METAL1 |    wire |      1 |       |
[11/09 21:40:14   1221s] (I)      |  34 |  1 |   VIA12 |     cut |      1 |       |
[11/09 21:40:14   1221s] (I)      |   2 |  2 |  METAL2 |    wire |      1 |       |
[11/09 21:40:14   1221s] (I)      |  35 |  2 |   VIA23 |     cut |      1 |       |
[11/09 21:40:14   1221s] (I)      |   3 |  3 |  METAL3 |    wire |      1 |       |
[11/09 21:40:14   1221s] (I)      |  36 |  3 |   VIA34 |     cut |      1 |       |
[11/09 21:40:14   1221s] (I)      |   4 |  4 |  METAL4 |    wire |      1 |       |
[11/09 21:40:14   1221s] (I)      |  37 |  4 |   VIA45 |     cut |      1 |       |
[11/09 21:40:14   1221s] (I)      |   5 |  5 |  METAL5 |    wire |      1 |       |
[11/09 21:40:14   1221s] (I)      |  38 |  5 |   VIA56 |     cut |      1 |       |
[11/09 21:40:14   1221s] (I)      |   6 |  6 |  METAL6 |    wire |      1 |       |
[11/09 21:40:14   1221s] (I)      +-----+----+---------+---------+--------+-------+
[11/09 21:40:14   1221s] (I)      |  64 | 64 |   POLY1 |   other |        |    MS |
[11/09 21:40:14   1221s] (I)      |   0 |  0 |   POLY2 |   other |        |    MS |
[11/09 21:40:14   1221s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[11/09 21:40:14   1221s] (I)      +-----+----+---------+---------+--------+-------+
[11/09 21:40:14   1221s] (I)      Started Import and model ( Curr Mem: 3211.87 MB )
[11/09 21:40:14   1221s] (I)      Default pattern map key = soc_top_default.
[11/09 21:40:14   1221s] (I)      == Non-default Options ==
[11/09 21:40:14   1221s] (I)      Maximum routing layer                              : 4
[11/09 21:40:14   1221s] (I)      Number of threads                                  : 2
[11/09 21:40:14   1221s] (I)      Method to set GCell size                           : row
[11/09 21:40:14   1221s] (I)      Counted 9181 PG shapes. We will not process PG shapes layer by layer.
[11/09 21:40:14   1221s] (I)      Use row-based GCell size
[11/09 21:40:14   1221s] (I)      Use row-based GCell align
[11/09 21:40:14   1221s] (I)      layer 0 area = 808000
[11/09 21:40:14   1221s] (I)      layer 1 area = 808000
[11/09 21:40:14   1221s] (I)      layer 2 area = 808000
[11/09 21:40:14   1221s] (I)      layer 3 area = 808000
[11/09 21:40:14   1221s] (I)      GCell unit size   : 7840
[11/09 21:40:14   1221s] (I)      GCell multiplier  : 1
[11/09 21:40:14   1221s] (I)      GCell row height  : 7840
[11/09 21:40:14   1221s] (I)      Actual row height : 7840
[11/09 21:40:14   1221s] (I)      GCell align ref   : 626560 626560
[11/09 21:40:14   1221s] [NR-eGR] Track table information for default rule: 
[11/09 21:40:14   1221s] [NR-eGR] METAL1 has single uniform track structure
[11/09 21:40:14   1221s] [NR-eGR] METAL2 has single uniform track structure
[11/09 21:40:14   1221s] [NR-eGR] METAL3 has single uniform track structure
[11/09 21:40:14   1221s] [NR-eGR] METAL4 has single uniform track structure
[11/09 21:40:14   1221s] [NR-eGR] METAL5 has single uniform track structure
[11/09 21:40:14   1221s] [NR-eGR] METAL6 has single uniform track structure
[11/09 21:40:14   1221s] (I)      ============== Default via ===============
[11/09 21:40:14   1221s] (I)      +---+------------------+-----------------+
[11/09 21:40:14   1221s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[11/09 21:40:14   1221s] (I)      +---+------------------+-----------------+
[11/09 21:40:14   1221s] (I)      | 1 |    4  VIA12_VV   |    1  VIA12_HV  |
[11/09 21:40:14   1221s] (I)      | 2 |    5  VIA2       |    5  VIA2      |
[11/09 21:40:14   1221s] (I)      | 3 |    8  VIA3       |    8  VIA3      |
[11/09 21:40:14   1221s] (I)      | 4 |   11  VIA4       |   11  VIA4      |
[11/09 21:40:14   1221s] (I)      | 5 |   14  VIA5       |   14  VIA5      |
[11/09 21:40:14   1221s] (I)      +---+------------------+-----------------+
[11/09 21:40:14   1221s] [NR-eGR] Read 10047 PG shapes
[11/09 21:40:14   1221s] [NR-eGR] Read 0 clock shapes
[11/09 21:40:14   1221s] [NR-eGR] Read 0 other shapes
[11/09 21:40:14   1221s] [NR-eGR] #Routing Blockages  : 0
[11/09 21:40:14   1221s] [NR-eGR] #Instance Blockages : 28804
[11/09 21:40:14   1221s] [NR-eGR] #PG Blockages       : 10047
[11/09 21:40:14   1221s] [NR-eGR] #Halo Blockages     : 0
[11/09 21:40:14   1221s] [NR-eGR] #Boundary Blockages : 0
[11/09 21:40:14   1221s] [NR-eGR] #Clock Blockages    : 0
[11/09 21:40:14   1221s] [NR-eGR] #Other Blockages    : 0
[11/09 21:40:14   1221s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/09 21:40:14   1221s] [NR-eGR] Num Prerouted Nets = 328  Num Prerouted Wires = 7960
[11/09 21:40:14   1221s] [NR-eGR] Read 15450 nets ( ignored 328 )
[11/09 21:40:14   1221s] (I)      early_global_route_priority property id does not exist.
[11/09 21:40:14   1221s] (I)      Read Num Blocks=38851  Num Prerouted Wires=7960  Num CS=0
[11/09 21:40:14   1221s] (I)      Layer 1 (V) : #blockages 23209 : #preroutes 3983
[11/09 21:40:14   1221s] (I)      Layer 2 (H) : #blockages 9876 : #preroutes 3510
[11/09 21:40:14   1221s] (I)      Layer 3 (V) : #blockages 5766 : #preroutes 467
[11/09 21:40:14   1221s] (I)      Number of ignored nets                =    328
[11/09 21:40:14   1221s] (I)      Number of connected nets              =      0
[11/09 21:40:14   1221s] (I)      Number of fixed nets                  =    328.  Ignored: Yes
[11/09 21:40:14   1221s] (I)      Number of clock nets                  =    329.  Ignored: No
[11/09 21:40:14   1221s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/09 21:40:14   1221s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/09 21:40:14   1221s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/09 21:40:14   1221s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/09 21:40:14   1221s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/09 21:40:14   1221s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[11/09 21:40:14   1221s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/09 21:40:14   1221s] (I)      Ndr track 0 does not exist
[11/09 21:40:14   1221s] (I)      ---------------------Grid Graph Info--------------------
[11/09 21:40:14   1221s] (I)      Routing area        : (0, 0) - (3393440, 3073120)
[11/09 21:40:14   1221s] (I)      Core area           : (626560, 626560) - (2766880, 2446560)
[11/09 21:40:14   1221s] (I)      Site width          :  1120  (dbu)
[11/09 21:40:14   1221s] (I)      Row height          :  7840  (dbu)
[11/09 21:40:14   1221s] (I)      GCell row height    :  7840  (dbu)
[11/09 21:40:14   1221s] (I)      GCell width         :  7840  (dbu)
[11/09 21:40:14   1221s] (I)      GCell height        :  7840  (dbu)
[11/09 21:40:14   1221s] (I)      Grid                :   432   392     4
[11/09 21:40:14   1221s] (I)      Layer numbers       :     1     2     3     4
[11/09 21:40:14   1221s] (I)      Vertical capacity   :     0  7840     0  7840
[11/09 21:40:14   1221s] (I)      Horizontal capacity :     0     0  7840     0
[11/09 21:40:14   1221s] (I)      Default wire width  :   460   560   560   560
[11/09 21:40:14   1221s] (I)      Default wire space  :   460   560   560   560
[11/09 21:40:14   1221s] (I)      Default wire pitch  :   920  1120  1120  1120
[11/09 21:40:14   1221s] (I)      Default pitch size  :   920  1120  1120  1120
[11/09 21:40:14   1221s] (I)      First track coord   :  1040  1040  1040  1040
[11/09 21:40:14   1221s] (I)      Num tracks per GCell:  8.52  7.00  7.00  7.00
[11/09 21:40:14   1221s] (I)      Total num of tracks :  2743  3029  2743  3029
[11/09 21:40:14   1221s] (I)      Num of masks        :     1     1     1     1
[11/09 21:40:14   1221s] (I)      Num of trim masks   :     0     0     0     0
[11/09 21:40:14   1221s] (I)      --------------------------------------------------------
[11/09 21:40:14   1221s] 
[11/09 21:40:14   1221s] [NR-eGR] ============ Routing rule table ============
[11/09 21:40:14   1221s] [NR-eGR] Rule id: 0  Nets: 15106
[11/09 21:40:14   1221s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[11/09 21:40:14   1221s] (I)                    Layer     2     3     4 
[11/09 21:40:14   1221s] (I)                    Pitch  1120  1120  1120 
[11/09 21:40:14   1221s] (I)             #Used tracks     1     1     1 
[11/09 21:40:14   1221s] (I)       #Fully used tracks     1     1     1 
[11/09 21:40:14   1221s] [NR-eGR] ========================================
[11/09 21:40:14   1221s] [NR-eGR] 
[11/09 21:40:14   1221s] (I)      =============== Blocked Tracks ===============
[11/09 21:40:14   1221s] (I)      +-------+---------+----------+---------------+
[11/09 21:40:14   1221s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/09 21:40:14   1221s] (I)      +-------+---------+----------+---------------+
[11/09 21:40:14   1221s] (I)      |     1 |       0 |        0 |         0.00% |
[11/09 21:40:14   1221s] (I)      |     2 | 1187368 |   858696 |        72.32% |
[11/09 21:40:14   1221s] (I)      |     3 | 1184976 |   681451 |        57.51% |
[11/09 21:40:14   1221s] (I)      |     4 | 1187368 |   799733 |        67.35% |
[11/09 21:40:14   1221s] (I)      +-------+---------+----------+---------------+
[11/09 21:40:14   1221s] (I)      Finished Import and model ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 3226.48 MB )
[11/09 21:40:14   1221s] (I)      Reset routing kernel
[11/09 21:40:14   1221s] (I)      Started Global Routing ( Curr Mem: 3226.48 MB )
[11/09 21:40:14   1221s] (I)      totalPins=45112  totalGlobalPin=43764 (97.01%)
[11/09 21:40:14   1221s] (I)      total 2D Cap : 1289074 = (511789 H, 777285 V)
[11/09 21:40:14   1221s] [NR-eGR] Layer group 1: route 15106 net(s) in layer range [2, 4]
[11/09 21:40:14   1221s] (I)      
[11/09 21:40:14   1221s] (I)      ============  Phase 1a Route ============
[11/09 21:40:14   1221s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 31
[11/09 21:40:14   1221s] (I)      Usage: 159100 = (85650 H, 73450 V) = (16.74% H, 9.45% V) = (3.357e+05um H, 2.879e+05um V)
[11/09 21:40:14   1221s] (I)      
[11/09 21:40:14   1221s] (I)      ============  Phase 1b Route ============
[11/09 21:40:14   1221s] (I)      Usage: 159086 = (85735 H, 73351 V) = (16.75% H, 9.44% V) = (3.361e+05um H, 2.875e+05um V)
[11/09 21:40:14   1221s] (I)      Overflow of layer group 1: 0.58% H + 0.04% V. EstWL: 6.236171e+05um
[11/09 21:40:14   1221s] (I)      Congestion metric : 0.58%H 0.04%V, 0.62%HV
[11/09 21:40:14   1221s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/09 21:40:14   1221s] (I)      
[11/09 21:40:14   1221s] (I)      ============  Phase 1c Route ============
[11/09 21:40:14   1221s] (I)      Level2 Grid: 87 x 79
[11/09 21:40:14   1221s] (I)      Usage: 159354 = (85743 H, 73611 V) = (16.75% H, 9.47% V) = (3.361e+05um H, 2.886e+05um V)
[11/09 21:40:14   1221s] (I)      
[11/09 21:40:14   1221s] (I)      ============  Phase 1d Route ============
[11/09 21:40:14   1221s] (I)      Usage: 159355 = (85743 H, 73612 V) = (16.75% H, 9.47% V) = (3.361e+05um H, 2.886e+05um V)
[11/09 21:40:14   1221s] (I)      
[11/09 21:40:14   1221s] (I)      ============  Phase 1e Route ============
[11/09 21:40:14   1221s] (I)      Usage: 159355 = (85743 H, 73612 V) = (16.75% H, 9.47% V) = (3.361e+05um H, 2.886e+05um V)
[11/09 21:40:14   1221s] [NR-eGR] Early Global Route overflow of layer group 1: 0.30% H + 0.01% V. EstWL: 6.246716e+05um
[11/09 21:40:14   1221s] (I)      
[11/09 21:40:14   1221s] (I)      ============  Phase 1l Route ============
[11/09 21:40:14   1221s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[11/09 21:40:14   1221s] (I)      Layer  2:     369776     55599        35      765772      416612    (64.77%) 
[11/09 21:40:14   1221s] (I)      Layer  3:     516440     92656       377      621096      561568    (52.52%) 
[11/09 21:40:14   1221s] (I)      Layer  4:     415462     44116        27      736134      446250    (62.26%) 
[11/09 21:40:14   1221s] (I)      Total:       1301678    192371       439     2123002     1424430    (59.85%) 
[11/09 21:40:14   1221s] (I)      
[11/09 21:40:14   1221s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/09 21:40:14   1221s] [NR-eGR]                        OverCon           OverCon           OverCon            
[11/09 21:40:14   1221s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[11/09 21:40:14   1221s] [NR-eGR]        Layer             (1-2)             (3-4)               (5)    OverCon
[11/09 21:40:14   1221s] [NR-eGR] --------------------------------------------------------------------------------
[11/09 21:40:14   1221s] [NR-eGR]  METAL1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/09 21:40:14   1221s] [NR-eGR]  METAL2 ( 2)        35( 0.06%)         0( 0.00%)         0( 0.00%)   ( 0.06%) 
[11/09 21:40:14   1221s] [NR-eGR]  METAL3 ( 3)       183( 0.23%)        45( 0.06%)         1( 0.00%)   ( 0.29%) 
[11/09 21:40:14   1221s] [NR-eGR]  METAL4 ( 4)        27( 0.04%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[11/09 21:40:14   1221s] [NR-eGR] --------------------------------------------------------------------------------
[11/09 21:40:14   1221s] [NR-eGR]        Total       245( 0.12%)        45( 0.02%)         1( 0.00%)   ( 0.14%) 
[11/09 21:40:14   1221s] [NR-eGR] 
[11/09 21:40:14   1221s] (I)      Finished Global Routing ( CPU: 0.23 sec, Real: 0.18 sec, Curr Mem: 3229.48 MB )
[11/09 21:40:14   1221s] (I)      total 2D Cap : 1305135 = (516608 H, 788527 V)
[11/09 21:40:14   1221s] [NR-eGR] Overflow after Early Global Route 0.29% H + 0.00% V
[11/09 21:40:14   1221s] (I)      ============= Track Assignment ============
[11/09 21:40:14   1221s] (I)      Started Track Assignment (2T) ( Curr Mem: 3229.48 MB )
[11/09 21:40:14   1221s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[11/09 21:40:14   1221s] (I)      Run Multi-thread track assignment
[11/09 21:40:14   1221s] (I)      Finished Track Assignment (2T) ( CPU: 0.17 sec, Real: 0.09 sec, Curr Mem: 3233.36 MB )
[11/09 21:40:14   1221s] (I)      Started Export ( Curr Mem: 3233.36 MB )
[11/09 21:40:14   1221s] [NR-eGR]                 Length (um)    Vias 
[11/09 21:40:14   1221s] [NR-eGR] ------------------------------------
[11/09 21:40:14   1221s] [NR-eGR]  METAL1  (1H)             0   46641 
[11/09 21:40:14   1221s] [NR-eGR]  METAL2  (2V)        146925   59945 
[11/09 21:40:14   1221s] [NR-eGR]  METAL3  (3H)        356787   10357 
[11/09 21:40:14   1221s] [NR-eGR]  METAL4  (4V)        173775       0 
[11/09 21:40:14   1221s] [NR-eGR]  METAL5  (5H)             0       0 
[11/09 21:40:14   1221s] [NR-eGR]  METAL6  (6V)             0       0 
[11/09 21:40:14   1221s] [NR-eGR] ------------------------------------
[11/09 21:40:14   1221s] [NR-eGR]          Total       677487  116943 
[11/09 21:40:14   1221s] [NR-eGR] --------------------------------------------------------------------------
[11/09 21:40:14   1221s] [NR-eGR] Total half perimeter of net bounding box: 592459um
[11/09 21:40:14   1221s] [NR-eGR] Total length: 677487um, number of vias: 116943
[11/09 21:40:14   1221s] [NR-eGR] --------------------------------------------------------------------------
[11/09 21:40:14   1221s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[11/09 21:40:14   1221s] [NR-eGR] --------------------------------------------------------------------------
[11/09 21:40:14   1221s] (I)      Finished Export ( CPU: 0.10 sec, Real: 0.07 sec, Curr Mem: 3233.36 MB )
[11/09 21:40:14   1221s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.64 sec, Real: 0.49 sec, Curr Mem: 3227.36 MB )
[11/09 21:40:14   1221s] (I)      ========================================= Runtime Summary =========================================
[11/09 21:40:14   1221s] (I)       Step                                              %        Start       Finish      Real       CPU 
[11/09 21:40:14   1221s] (I)      ---------------------------------------------------------------------------------------------------
[11/09 21:40:14   1221s] (I)       Early Global Route kernel                   100.00%  1351.80 sec  1352.29 sec  0.49 sec  0.64 sec 
[11/09 21:40:14   1221s] (I)       +-Import and model                           22.94%  1351.80 sec  1351.91 sec  0.11 sec  0.11 sec 
[11/09 21:40:14   1221s] (I)       | +-Create place DB                           8.26%  1351.80 sec  1351.84 sec  0.04 sec  0.04 sec 
[11/09 21:40:14   1221s] (I)       | | +-Import place data                       8.25%  1351.80 sec  1351.84 sec  0.04 sec  0.04 sec 
[11/09 21:40:14   1221s] (I)       | | | +-Read instances and placement          2.88%  1351.80 sec  1351.82 sec  0.01 sec  0.01 sec 
[11/09 21:40:14   1221s] (I)       | | | +-Read nets                             5.33%  1351.82 sec  1351.84 sec  0.03 sec  0.03 sec 
[11/09 21:40:14   1221s] (I)       | +-Create route DB                          11.94%  1351.84 sec  1351.90 sec  0.06 sec  0.06 sec 
[11/09 21:40:14   1221s] (I)       | | +-Import route data (2T)                 11.88%  1351.84 sec  1351.90 sec  0.06 sec  0.06 sec 
[11/09 21:40:14   1221s] (I)       | | | +-Read blockages ( Layer 2-4 )          1.24%  1351.85 sec  1351.85 sec  0.01 sec  0.01 sec 
[11/09 21:40:14   1221s] (I)       | | | | +-Read routing blockages              0.00%  1351.85 sec  1351.85 sec  0.00 sec  0.00 sec 
[11/09 21:40:14   1221s] (I)       | | | | +-Read instance blockages             0.86%  1351.85 sec  1351.85 sec  0.00 sec  0.00 sec 
[11/09 21:40:14   1221s] (I)       | | | | +-Read PG blockages                   0.23%  1351.85 sec  1351.85 sec  0.00 sec  0.00 sec 
[11/09 21:40:14   1221s] (I)       | | | | +-Read clock blockages                0.01%  1351.85 sec  1351.85 sec  0.00 sec  0.00 sec 
[11/09 21:40:14   1221s] (I)       | | | | +-Read other blockages                0.00%  1351.85 sec  1351.85 sec  0.00 sec  0.00 sec 
[11/09 21:40:14   1221s] (I)       | | | | +-Read halo blockages                 0.02%  1351.85 sec  1351.85 sec  0.00 sec  0.00 sec 
[11/09 21:40:14   1221s] (I)       | | | | +-Read boundary cut boxes             0.00%  1351.85 sec  1351.85 sec  0.00 sec  0.00 sec 
[11/09 21:40:14   1221s] (I)       | | | +-Read blackboxes                       0.00%  1351.85 sec  1351.85 sec  0.00 sec  0.00 sec 
[11/09 21:40:14   1221s] (I)       | | | +-Read prerouted                        0.50%  1351.85 sec  1351.85 sec  0.00 sec  0.00 sec 
[11/09 21:40:14   1221s] (I)       | | | +-Read unlegalized nets                 0.21%  1351.85 sec  1351.86 sec  0.00 sec  0.00 sec 
[11/09 21:40:14   1221s] (I)       | | | +-Read nets                             0.94%  1351.86 sec  1351.86 sec  0.00 sec  0.00 sec 
[11/09 21:40:14   1221s] (I)       | | | +-Set up via pillars                    0.02%  1351.86 sec  1351.86 sec  0.00 sec  0.00 sec 
[11/09 21:40:14   1221s] (I)       | | | +-Initialize 3D grid graph              0.43%  1351.86 sec  1351.86 sec  0.00 sec  0.00 sec 
[11/09 21:40:14   1221s] (I)       | | | +-Model blockage capacity               7.21%  1351.86 sec  1351.90 sec  0.04 sec  0.04 sec 
[11/09 21:40:14   1221s] (I)       | | | | +-Initialize 3D capacity              6.81%  1351.86 sec  1351.90 sec  0.03 sec  0.03 sec 
[11/09 21:40:14   1221s] (I)       | +-Read aux data                             0.00%  1351.90 sec  1351.90 sec  0.00 sec  0.00 sec 
[11/09 21:40:14   1221s] (I)       | +-Others data preparation                   0.30%  1351.90 sec  1351.90 sec  0.00 sec  0.00 sec 
[11/09 21:40:14   1221s] (I)       | +-Create route kernel                       1.99%  1351.90 sec  1351.91 sec  0.01 sec  0.01 sec 
[11/09 21:40:14   1221s] (I)       +-Global Routing                             37.84%  1351.91 sec  1352.10 sec  0.18 sec  0.23 sec 
[11/09 21:40:14   1221s] (I)       | +-Initialization                            0.82%  1351.91 sec  1351.92 sec  0.00 sec  0.00 sec 
[11/09 21:40:14   1221s] (I)       | +-Net group 1                              34.75%  1351.92 sec  1352.09 sec  0.17 sec  0.21 sec 
[11/09 21:40:14   1221s] (I)       | | +-Generate topology (2T)                  1.24%  1351.92 sec  1351.92 sec  0.01 sec  0.01 sec 
[11/09 21:40:14   1221s] (I)       | | +-Phase 1a                                8.68%  1351.94 sec  1351.98 sec  0.04 sec  0.05 sec 
[11/09 21:40:14   1221s] (I)       | | | +-Pattern routing (2T)                  5.96%  1351.94 sec  1351.97 sec  0.03 sec  0.04 sec 
[11/09 21:40:14   1221s] (I)       | | | +-Pattern Routing Avoiding Blockages    1.42%  1351.97 sec  1351.98 sec  0.01 sec  0.01 sec 
[11/09 21:40:14   1221s] (I)       | | | +-Add via demand to 2D                  1.19%  1351.98 sec  1351.98 sec  0.01 sec  0.01 sec 
[11/09 21:40:14   1221s] (I)       | | +-Phase 1b                                4.06%  1351.98 sec  1352.00 sec  0.02 sec  0.02 sec 
[11/09 21:40:14   1221s] (I)       | | | +-Monotonic routing (2T)                3.92%  1351.98 sec  1352.00 sec  0.02 sec  0.02 sec 
[11/09 21:40:14   1221s] (I)       | | +-Phase 1c                                4.01%  1352.00 sec  1352.02 sec  0.02 sec  0.02 sec 
[11/09 21:40:14   1221s] (I)       | | | +-Two level Routing                     3.99%  1352.00 sec  1352.02 sec  0.02 sec  0.02 sec 
[11/09 21:40:14   1221s] (I)       | | | | +-Two Level Routing (Regular)         2.32%  1352.00 sec  1352.02 sec  0.01 sec  0.01 sec 
[11/09 21:40:14   1221s] (I)       | | | | +-Two Level Routing (Strong)          1.37%  1352.02 sec  1352.02 sec  0.01 sec  0.01 sec 
[11/09 21:40:14   1221s] (I)       | | +-Phase 1d                                1.46%  1352.02 sec  1352.03 sec  0.01 sec  0.01 sec 
[11/09 21:40:14   1221s] (I)       | | | +-Detoured routing (2T)                 1.43%  1352.02 sec  1352.03 sec  0.01 sec  0.01 sec 
[11/09 21:40:14   1221s] (I)       | | +-Phase 1e                                0.64%  1352.03 sec  1352.03 sec  0.00 sec  0.00 sec 
[11/09 21:40:14   1221s] (I)       | | | +-Route legalization                    0.53%  1352.03 sec  1352.03 sec  0.00 sec  0.00 sec 
[11/09 21:40:14   1221s] (I)       | | | | +-Legalize Blockage Violations        0.51%  1352.03 sec  1352.03 sec  0.00 sec  0.00 sec 
[11/09 21:40:14   1221s] (I)       | | +-Phase 1l                               11.19%  1352.03 sec  1352.09 sec  0.05 sec  0.08 sec 
[11/09 21:40:14   1221s] (I)       | | | +-Layer assignment (2T)                 9.58%  1352.04 sec  1352.09 sec  0.05 sec  0.07 sec 
[11/09 21:40:14   1221s] (I)       | +-Clean cong LA                             0.00%  1352.09 sec  1352.09 sec  0.00 sec  0.00 sec 
[11/09 21:40:14   1221s] (I)       +-Export 3D cong map                          3.47%  1352.10 sec  1352.12 sec  0.02 sec  0.02 sec 
[11/09 21:40:14   1221s] (I)       | +-Export 2D cong map                        0.67%  1352.11 sec  1352.12 sec  0.00 sec  0.00 sec 
[11/09 21:40:14   1221s] (I)       +-Extract Global 3D Wires                     0.70%  1352.12 sec  1352.12 sec  0.00 sec  0.00 sec 
[11/09 21:40:14   1221s] (I)       +-Track Assignment (2T)                      17.93%  1352.12 sec  1352.21 sec  0.09 sec  0.17 sec 
[11/09 21:40:14   1221s] (I)       | +-Initialization                            0.17%  1352.12 sec  1352.12 sec  0.00 sec  0.00 sec 
[11/09 21:40:14   1221s] (I)       | +-Track Assignment Kernel                  17.34%  1352.12 sec  1352.21 sec  0.08 sec  0.16 sec 
[11/09 21:40:14   1221s] (I)       | +-Free Memory                               0.01%  1352.21 sec  1352.21 sec  0.00 sec  0.00 sec 
[11/09 21:40:14   1221s] (I)       +-Export                                     14.91%  1352.21 sec  1352.28 sec  0.07 sec  0.10 sec 
[11/09 21:40:14   1221s] (I)       | +-Export DB wires                           6.66%  1352.21 sec  1352.24 sec  0.03 sec  0.06 sec 
[11/09 21:40:14   1221s] (I)       | | +-Export all nets (2T)                    5.15%  1352.21 sec  1352.24 sec  0.03 sec  0.05 sec 
[11/09 21:40:14   1221s] (I)       | | +-Set wire vias (2T)                      0.96%  1352.24 sec  1352.24 sec  0.00 sec  0.01 sec 
[11/09 21:40:14   1221s] (I)       | +-Report wirelength                         3.90%  1352.24 sec  1352.26 sec  0.02 sec  0.02 sec 
[11/09 21:40:14   1221s] (I)       | +-Update net boxes                          4.29%  1352.26 sec  1352.28 sec  0.02 sec  0.02 sec 
[11/09 21:40:14   1221s] (I)       | +-Update timing                             0.00%  1352.28 sec  1352.28 sec  0.00 sec  0.00 sec 
[11/09 21:40:14   1221s] (I)       +-Postprocess design                          0.45%  1352.28 sec  1352.28 sec  0.00 sec  0.00 sec 
[11/09 21:40:14   1221s] (I)      ======================= Summary by functions ========================
[11/09 21:40:14   1221s] (I)       Lv  Step                                      %      Real       CPU 
[11/09 21:40:14   1221s] (I)      ---------------------------------------------------------------------
[11/09 21:40:14   1221s] (I)        0  Early Global Route kernel           100.00%  0.49 sec  0.64 sec 
[11/09 21:40:14   1221s] (I)        1  Global Routing                       37.84%  0.18 sec  0.23 sec 
[11/09 21:40:14   1221s] (I)        1  Import and model                     22.94%  0.11 sec  0.11 sec 
[11/09 21:40:14   1221s] (I)        1  Track Assignment (2T)                17.93%  0.09 sec  0.17 sec 
[11/09 21:40:14   1221s] (I)        1  Export                               14.91%  0.07 sec  0.10 sec 
[11/09 21:40:14   1221s] (I)        1  Export 3D cong map                    3.47%  0.02 sec  0.02 sec 
[11/09 21:40:14   1221s] (I)        1  Extract Global 3D Wires               0.70%  0.00 sec  0.00 sec 
[11/09 21:40:14   1221s] (I)        1  Postprocess design                    0.45%  0.00 sec  0.00 sec 
[11/09 21:40:14   1221s] (I)        2  Net group 1                          34.75%  0.17 sec  0.21 sec 
[11/09 21:40:14   1221s] (I)        2  Track Assignment Kernel              17.34%  0.08 sec  0.16 sec 
[11/09 21:40:14   1221s] (I)        2  Create route DB                      11.94%  0.06 sec  0.06 sec 
[11/09 21:40:14   1221s] (I)        2  Create place DB                       8.26%  0.04 sec  0.04 sec 
[11/09 21:40:14   1221s] (I)        2  Export DB wires                       6.66%  0.03 sec  0.06 sec 
[11/09 21:40:14   1221s] (I)        2  Update net boxes                      4.29%  0.02 sec  0.02 sec 
[11/09 21:40:14   1221s] (I)        2  Report wirelength                     3.90%  0.02 sec  0.02 sec 
[11/09 21:40:14   1221s] (I)        2  Create route kernel                   1.99%  0.01 sec  0.01 sec 
[11/09 21:40:14   1221s] (I)        2  Initialization                        0.99%  0.00 sec  0.00 sec 
[11/09 21:40:14   1221s] (I)        2  Export 2D cong map                    0.67%  0.00 sec  0.00 sec 
[11/09 21:40:14   1221s] (I)        2  Others data preparation               0.30%  0.00 sec  0.00 sec 
[11/09 21:40:14   1221s] (I)        2  Free Memory                           0.01%  0.00 sec  0.00 sec 
[11/09 21:40:14   1221s] (I)        2  Update timing                         0.00%  0.00 sec  0.00 sec 
[11/09 21:40:14   1221s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[11/09 21:40:14   1221s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[11/09 21:40:14   1221s] (I)        3  Import route data (2T)               11.88%  0.06 sec  0.06 sec 
[11/09 21:40:14   1221s] (I)        3  Phase 1l                             11.19%  0.05 sec  0.08 sec 
[11/09 21:40:14   1221s] (I)        3  Phase 1a                              8.68%  0.04 sec  0.05 sec 
[11/09 21:40:14   1221s] (I)        3  Import place data                     8.25%  0.04 sec  0.04 sec 
[11/09 21:40:14   1221s] (I)        3  Export all nets (2T)                  5.15%  0.03 sec  0.05 sec 
[11/09 21:40:14   1221s] (I)        3  Phase 1b                              4.06%  0.02 sec  0.02 sec 
[11/09 21:40:14   1221s] (I)        3  Phase 1c                              4.01%  0.02 sec  0.02 sec 
[11/09 21:40:14   1221s] (I)        3  Phase 1d                              1.46%  0.01 sec  0.01 sec 
[11/09 21:40:14   1221s] (I)        3  Generate topology (2T)                1.24%  0.01 sec  0.01 sec 
[11/09 21:40:14   1221s] (I)        3  Set wire vias (2T)                    0.96%  0.00 sec  0.01 sec 
[11/09 21:40:14   1221s] (I)        3  Phase 1e                              0.64%  0.00 sec  0.00 sec 
[11/09 21:40:14   1221s] (I)        4  Layer assignment (2T)                 9.58%  0.05 sec  0.07 sec 
[11/09 21:40:14   1221s] (I)        4  Model blockage capacity               7.21%  0.04 sec  0.04 sec 
[11/09 21:40:14   1221s] (I)        4  Read nets                             6.27%  0.03 sec  0.03 sec 
[11/09 21:40:14   1221s] (I)        4  Pattern routing (2T)                  5.96%  0.03 sec  0.04 sec 
[11/09 21:40:14   1221s] (I)        4  Two level Routing                     3.99%  0.02 sec  0.02 sec 
[11/09 21:40:14   1221s] (I)        4  Monotonic routing (2T)                3.92%  0.02 sec  0.02 sec 
[11/09 21:40:14   1221s] (I)        4  Read instances and placement          2.88%  0.01 sec  0.01 sec 
[11/09 21:40:14   1221s] (I)        4  Detoured routing (2T)                 1.43%  0.01 sec  0.01 sec 
[11/09 21:40:14   1221s] (I)        4  Pattern Routing Avoiding Blockages    1.42%  0.01 sec  0.01 sec 
[11/09 21:40:14   1221s] (I)        4  Read blockages ( Layer 2-4 )          1.24%  0.01 sec  0.01 sec 
[11/09 21:40:14   1221s] (I)        4  Add via demand to 2D                  1.19%  0.01 sec  0.01 sec 
[11/09 21:40:14   1221s] (I)        4  Route legalization                    0.53%  0.00 sec  0.00 sec 
[11/09 21:40:14   1221s] (I)        4  Read prerouted                        0.50%  0.00 sec  0.00 sec 
[11/09 21:40:14   1221s] (I)        4  Initialize 3D grid graph              0.43%  0.00 sec  0.00 sec 
[11/09 21:40:14   1221s] (I)        4  Read unlegalized nets                 0.21%  0.00 sec  0.00 sec 
[11/09 21:40:14   1221s] (I)        4  Set up via pillars                    0.02%  0.00 sec  0.00 sec 
[11/09 21:40:14   1221s] (I)        4  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[11/09 21:40:14   1221s] (I)        5  Initialize 3D capacity                6.81%  0.03 sec  0.03 sec 
[11/09 21:40:14   1221s] (I)        5  Two Level Routing (Regular)           2.32%  0.01 sec  0.01 sec 
[11/09 21:40:14   1221s] (I)        5  Two Level Routing (Strong)            1.37%  0.01 sec  0.01 sec 
[11/09 21:40:14   1221s] (I)        5  Read instance blockages               0.86%  0.00 sec  0.00 sec 
[11/09 21:40:14   1221s] (I)        5  Legalize Blockage Violations          0.51%  0.00 sec  0.00 sec 
[11/09 21:40:14   1221s] (I)        5  Read PG blockages                     0.23%  0.00 sec  0.00 sec 
[11/09 21:40:14   1221s] (I)        5  Read halo blockages                   0.02%  0.00 sec  0.00 sec 
[11/09 21:40:14   1221s] (I)        5  Read clock blockages                  0.01%  0.00 sec  0.00 sec 
[11/09 21:40:14   1221s] (I)        5  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[11/09 21:40:14   1221s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[11/09 21:40:14   1221s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[11/09 21:40:14   1221s]       Route Remaining Unrouted Nets done. (took cpu=0:00:00.7 real=0:00:00.5)
[11/09 21:40:14   1221s]     Routing using NR in eGR->NR Step done.
[11/09 21:40:14   1221s] Net route status summary:
[11/09 21:40:14   1221s]   Clock:       329 (unrouted=1, trialRouted=0, noStatus=0, routed=0, fixed=328, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[11/09 21:40:14   1221s]   Non-clock: 15269 (unrouted=163, trialRouted=15106, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=148, (crossesIlmBoundary AND tooFewTerms=0)])
[11/09 21:40:14   1221s] 
[11/09 21:40:14   1221s] CCOPT: Done with clock implementation routing.
[11/09 21:40:14   1221s] 
[11/09 21:40:14   1221s]     Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:07.1 real=0:00:04.3)
[11/09 21:40:14   1221s]   Clock implementation routing done.
[11/09 21:40:14   1221s]   Leaving CCOpt scope - extractRC...
[11/09 21:40:14   1221s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[11/09 21:40:14   1221s] Extraction called for design 'soc_top' of instances=15644 and nets=15598 using extraction engine 'preRoute' .
[11/09 21:40:14   1221s] PreRoute RC Extraction called for design soc_top.
[11/09 21:40:14   1221s] RC Extraction called in multi-corner(2) mode.
[11/09 21:40:14   1221s] RCMode: PreRoute
[11/09 21:40:14   1221s]       RC Corner Indexes            0       1   
[11/09 21:40:14   1221s] Capacitance Scaling Factor   : 1.00000 1.00000 
[11/09 21:40:14   1221s] Resistance Scaling Factor    : 1.00000 1.00000 
[11/09 21:40:14   1221s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[11/09 21:40:14   1221s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[11/09 21:40:14   1221s] Shrink Factor                : 1.00000
[11/09 21:40:14   1221s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/09 21:40:14   1221s] Using capacitance table file ...
[11/09 21:40:14   1221s] 
[11/09 21:40:14   1221s] Trim Metal Layers:
[11/09 21:40:14   1221s] LayerId::1 widthSet size::4
[11/09 21:40:14   1221s] LayerId::2 widthSet size::4
[11/09 21:40:14   1221s] LayerId::3 widthSet size::4
[11/09 21:40:14   1221s] LayerId::4 widthSet size::4
[11/09 21:40:14   1221s] LayerId::5 widthSet size::4
[11/09 21:40:14   1221s] LayerId::6 widthSet size::3
[11/09 21:40:14   1221s] Updating RC grid for preRoute extraction ...
[11/09 21:40:14   1221s] eee: pegSigSF::1.070000
[11/09 21:40:14   1221s] Initializing multi-corner capacitance tables ... 
[11/09 21:40:14   1221s] Initializing multi-corner resistance tables ...
[11/09 21:40:14   1221s] eee: l::1 avDens::0.130419 usedTrk::3794.659821 availTrk::29095.804833 sigTrk::3794.659821
[11/09 21:40:14   1221s] eee: l::2 avDens::0.133512 usedTrk::3748.270273 availTrk::28074.435177 sigTrk::3748.270273
[11/09 21:40:14   1221s] eee: l::3 avDens::0.309721 usedTrk::9103.622200 availTrk::29392.958417 sigTrk::9103.622200
[11/09 21:40:14   1221s] eee: l::4 avDens::0.155056 usedTrk::4434.596811 availTrk::28600.043657 sigTrk::4434.596811
[11/09 21:40:14   1221s] eee: l::5 avDens::0.024396 usedTrk::840.185459 availTrk::34440.000000 sigTrk::840.185459
[11/09 21:40:14   1221s] eee: l::6 avDens::0.047566 usedTrk::802.443878 availTrk::16870.000000 sigTrk::802.443878
[11/09 21:40:14   1221s] {RT wc 0 4 4 0}
[11/09 21:40:14   1221s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.296091 uaWl=1.000000 uaWlH=0.249851 aWlH=0.000000 lMod=0 pMax=0.839600 pMod=82 wcR=0.555600 newSi=0.001600 wHLS=1.389000 siPrev=0 viaL=0.000000
[11/09 21:40:15   1221s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 3214.363M)
[11/09 21:40:15   1221s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[11/09 21:40:15   1221s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.2 real=0:00:00.2)
[11/09 21:40:15   1221s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner wc.
[11/09 21:40:15   1221s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
[11/09 21:40:15   1221s]   Clock tree timing engine global stage delay update for wc:setup.late...
[11/09 21:40:15   1221s] End AAE Lib Interpolated Model. (MEM=3214.36 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:40:15   1222s]   Clock tree timing engine global stage delay update for wc:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/09 21:40:15   1222s]   Clock DAG stats after routing clock trees:
[11/09 21:40:15   1222s]     cell counts      : b=326, i=1, icg=0, dcg=0, l=1, total=328
[11/09 21:40:15   1222s]     sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
[11/09 21:40:15   1222s]     misc counts      : r=1, pp=0
[11/09 21:40:15   1222s]     cell areas       : b=3578.176um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24572.762um^2
[11/09 21:40:15   1222s]     cell capacitance : b=0.376pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.398pF
[11/09 21:40:15   1222s]     sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
[11/09 21:40:15   1222s]     wire capacitance : top=0.000pF, trunk=2.132pF, leaf=2.705pF, total=4.837pF
[11/09 21:40:15   1222s]     wire lengths     : top=0.000um, trunk=12087.260um, leaf=14898.080um, total=26985.340um
[11/09 21:40:15   1222s]     hp wire lengths  : top=0.000um, trunk=11941.120um, leaf=10920.645um, total=22861.765um
[11/09 21:40:15   1222s]   Clock DAG net violations after routing clock trees:
[11/09 21:40:15   1222s]     Remaining Transition : {count=23, worst=[8.205ns, 8.061ns, 2.182ns, 1.990ns, 1.403ns, 1.373ns, 0.138ns, 0.091ns, 0.061ns, 0.040ns, ...]} avg=1.034ns sd=2.339ns sum=23.781ns
[11/09 21:40:15   1222s]     Capacitance          : {count=1, worst=[1.020pF]} avg=1.020pF sd=0.000pF sum=1.020pF
[11/09 21:40:15   1222s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[11/09 21:40:15   1222s]     Trunk : target=0.886ns count=132 avg=0.404ns sd=0.220ns min=0.000ns max=0.906ns {92 <= 0.532ns, 25 <= 0.709ns, 8 <= 0.797ns, 3 <= 0.842ns, 1 <= 0.886ns} {3 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 0 > 1.329ns}
[11/09 21:40:15   1222s]     Leaf  : target=0.886ns count=197 avg=0.878ns sd=0.876ns min=0.248ns max=9.091ns {7 <= 0.532ns, 45 <= 0.709ns, 67 <= 0.797ns, 30 <= 0.842ns, 28 <= 0.886ns} {11 <= 0.930ns, 1 <= 0.975ns, 2 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
[11/09 21:40:15   1222s]   Clock DAG library cell distribution after routing clock trees {count}:
[11/09 21:40:15   1222s]      Bufs: BUFX1: 326 
[11/09 21:40:15   1222s]      Invs: INVX2: 1 
[11/09 21:40:15   1222s]    Logics: pad_in: 1 
[11/09 21:40:15   1222s]   Clock DAG hash after routing clock trees: 10882288069727545232 5049154852149901676
[11/09 21:40:15   1222s]   CTS services accumulated run-time stats after routing clock trees:
[11/09 21:40:15   1222s]     delay calculator: calls=47926, total_wall_time=0.986s, mean_wall_time=0.021ms
[11/09 21:40:15   1222s]     legalizer: calls=29279, total_wall_time=0.406s, mean_wall_time=0.014ms
[11/09 21:40:15   1222s]     steiner router: calls=32261, total_wall_time=1.821s, mean_wall_time=0.056ms
[11/09 21:40:15   1222s]   Primary reporting skew groups after routing clock trees:
[11/09 21:40:15   1222s]     skew_group clk/constraint: insertion delay [min=4.456, max=5.123, avg=4.965, sd=0.093], skew [0.667 vs 0.221*], 93.9% {4.876, 5.097} (wid=0.902 ws=0.869) (gid=5.089 gs=0.937)
[11/09 21:40:15   1222s]         min path sink: soc/soc_cpu_irq_mask_reg[3]/CLK
[11/09 21:40:15   1222s]         max path sink: soc/soc_spimemio_xfer_obuffer_reg[7]/CLK
[11/09 21:40:15   1222s]   Skew group summary after routing clock trees:
[11/09 21:40:15   1222s]     skew_group clk/constraint: insertion delay [min=4.456, max=5.123, avg=4.965, sd=0.093], skew [0.667 vs 0.221*], 93.9% {4.876, 5.097} (wid=0.902 ws=0.869) (gid=5.089 gs=0.937)
[11/09 21:40:15   1222s]   CCOpt::Phase::Routing done. (took cpu=0:00:07.5 real=0:00:04.7)
[11/09 21:40:15   1222s]   CCOpt::Phase::PostConditioning...
[11/09 21:40:15   1222s]   Leaving CCOpt scope - Initializing placement interface...
[11/09 21:40:15   1222s] OPERPROF: Starting DPlace-Init at level 1, MEM:4343.3M, EPOCH TIME: 1731213615.181148
[11/09 21:40:15   1222s] Processing tracks to init pin-track alignment.
[11/09 21:40:15   1222s] z: 2, totalTracks: 1
[11/09 21:40:15   1222s] z: 4, totalTracks: 1
[11/09 21:40:15   1222s] z: 6, totalTracks: 1
[11/09 21:40:15   1222s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/09 21:40:15   1222s] All LLGs are deleted
[11/09 21:40:15   1222s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:40:15   1222s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:40:15   1222s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:4343.3M, EPOCH TIME: 1731213615.187352
[11/09 21:40:15   1222s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:4343.3M, EPOCH TIME: 1731213615.187429
[11/09 21:40:15   1222s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4343.3M, EPOCH TIME: 1731213615.191638
[11/09 21:40:15   1222s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:40:15   1222s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:40:15   1222s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:4343.3M, EPOCH TIME: 1731213615.192505
[11/09 21:40:15   1222s] Max number of tech site patterns supported in site array is 256.
[11/09 21:40:15   1222s] Core basic site is core7T
[11/09 21:40:15   1222s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:4343.3M, EPOCH TIME: 1731213615.193893
[11/09 21:40:15   1222s] After signature check, allow fast init is true, keep pre-filter is true.
[11/09 21:40:15   1222s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/09 21:40:15   1222s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.003, REAL:0.002, MEM:4359.3M, EPOCH TIME: 1731213615.195810
[11/09 21:40:15   1222s] Fast DP-INIT is on for default
[11/09 21:40:15   1222s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:40:15   1222s] Atter site array init, number of instance map data is 0.
[11/09 21:40:15   1222s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.011, REAL:0.008, MEM:4359.3M, EPOCH TIME: 1731213615.200054
[11/09 21:40:15   1222s] 
[11/09 21:40:15   1222s]  Pre_CCE_Colorizing is not ON! (0:0:27:0)
[11/09 21:40:15   1222s] OPERPROF:     Starting CMU at level 3, MEM:4359.3M, EPOCH TIME: 1731213615.206897
[11/09 21:40:15   1222s] OPERPROF:     Finished CMU at level 3, CPU:0.002, REAL:0.002, MEM:4375.3M, EPOCH TIME: 1731213615.208696
[11/09 21:40:15   1222s] 
[11/09 21:40:15   1222s] Bad Lib Cell Checking (CMU) is done! (0)
[11/09 21:40:15   1222s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.023, REAL:0.019, MEM:4343.3M, EPOCH TIME: 1731213615.211036
[11/09 21:40:15   1222s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:4343.3M, EPOCH TIME: 1731213615.211095
[11/09 21:40:15   1222s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:4343.3M, EPOCH TIME: 1731213615.211382
[11/09 21:40:15   1222s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4343.3MB).
[11/09 21:40:15   1222s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.036, REAL:0.032, MEM:4343.3M, EPOCH TIME: 1731213615.213522
[11/09 21:40:15   1222s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 21:40:15   1222s]   Removing CTS place status from clock tree and sinks.
[11/09 21:40:15   1222s]   Removed CTS place status from 327 clock cells (out of 330 ) and 0 clock sinks (out of 0 ).
[11/09 21:40:15   1222s]   Legalizer reserving space for clock trees
[11/09 21:40:15   1222s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'clk_pad'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '90.000um' and height = '233.200um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[11/09 21:40:15   1222s]   PostConditioning...
[11/09 21:40:15   1222s]     PostConditioning active optimizations:
[11/09 21:40:15   1222s]      - DRV fixing with initial upsizing, sizing and buffering
[11/09 21:40:15   1222s]      - Skew fixing with sizing
[11/09 21:40:15   1222s]     
[11/09 21:40:15   1222s] **WARN: (IMPCCOPT-2276):	CCOpt/PRO found clock net 'clk' is not routed.
[11/09 21:40:15   1222s]     Currently running CTS, using active skew data
[11/09 21:40:15   1222s]     Reset bufferability constraints...
[11/09 21:40:15   1222s]     Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[11/09 21:40:15   1222s]     Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 21:40:15   1222s]     PostConditioning Upsizing To Fix DRVs...
[11/09 21:40:15   1222s]       Clock DAG hash before 'PostConditioning Upsizing To Fix DRVs': 10882288069727545232 5049154852149901676
[11/09 21:40:15   1222s]       CTS services accumulated run-time stats before 'PostConditioning Upsizing To Fix DRVs':
[11/09 21:40:15   1222s]         delay calculator: calls=47926, total_wall_time=0.986s, mean_wall_time=0.021ms
[11/09 21:40:15   1222s]         legalizer: calls=29606, total_wall_time=0.409s, mean_wall_time=0.014ms
[11/09 21:40:15   1222s]         steiner router: calls=32261, total_wall_time=1.821s, mean_wall_time=0.056ms
[11/09 21:40:15   1222s]       Fixing clock tree DRVs with upsizing: End AAE Lib Interpolated Model. (MEM=4292.2 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:40:15   1222s] ...20% ...40% ...60% ...80% ...100% 
[11/09 21:40:15   1222s]       CCOpt-PostConditioning: considered: 329, tested: 329, violation detected: 24, violation ignored (due to small violation): 0, cannot run: 1, attempted: 23, unsuccessful: 0, sized: 0
[11/09 21:40:15   1222s]       
[11/09 21:40:15   1222s]       Statistics: Fix DRVs (initial upsizing):
[11/09 21:40:15   1222s]       ========================================
[11/09 21:40:15   1222s]       
[11/09 21:40:15   1222s]       Cell changes by Net Type:
[11/09 21:40:15   1222s]       
[11/09 21:40:15   1222s]       -------------------------------------------------------------------------------------------------------------------
[11/09 21:40:15   1222s]       Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[11/09 21:40:15   1222s]       -------------------------------------------------------------------------------------------------------------------
[11/09 21:40:15   1222s]       top                0                    0           0            0                    0                  0
[11/09 21:40:15   1222s]       trunk              3 [13.0%]            0           0            0                    0 (0.0%)           3 (100.0%)
[11/09 21:40:15   1222s]       leaf              20 [87.0%]            0           0            0                    0 (0.0%)          20 (100.0%)
[11/09 21:40:15   1222s]       -------------------------------------------------------------------------------------------------------------------
[11/09 21:40:15   1222s]       Total             23 [100.0%]           0           0            0                    0 (0.0%)          23 (100.0%)
[11/09 21:40:15   1222s]       -------------------------------------------------------------------------------------------------------------------
[11/09 21:40:15   1222s]       
[11/09 21:40:15   1222s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 23, Area change: 0.000um^2 (0.000%)
[11/09 21:40:15   1222s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[11/09 21:40:15   1222s]       
[11/09 21:40:15   1222s]       Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
[11/09 21:40:15   1222s]         cell counts      : b=326, i=1, icg=0, dcg=0, l=1, total=328
[11/09 21:40:15   1222s]         sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
[11/09 21:40:15   1222s]         misc counts      : r=1, pp=0
[11/09 21:40:15   1222s]         cell areas       : b=3578.176um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24572.762um^2
[11/09 21:40:15   1222s]         cell capacitance : b=0.376pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.398pF
[11/09 21:40:15   1222s]         sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
[11/09 21:40:15   1222s]         wire capacitance : top=0.000pF, trunk=2.132pF, leaf=2.705pF, total=4.837pF
[11/09 21:40:15   1222s]         wire lengths     : top=0.000um, trunk=12087.260um, leaf=14898.080um, total=26985.340um
[11/09 21:40:15   1222s]         hp wire lengths  : top=0.000um, trunk=11941.120um, leaf=10920.645um, total=22861.765um
[11/09 21:40:15   1222s]       Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs':
[11/09 21:40:15   1222s]         Remaining Transition : {count=23, worst=[8.205ns, 8.061ns, 2.182ns, 1.990ns, 1.403ns, 1.373ns, 0.138ns, 0.091ns, 0.061ns, 0.040ns, ...]} avg=1.034ns sd=2.339ns sum=23.781ns
[11/09 21:40:15   1222s]         Capacitance          : {count=1, worst=[1.020pF]} avg=1.020pF sd=0.000pF sum=1.020pF
[11/09 21:40:15   1222s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
[11/09 21:40:15   1222s]         Trunk : target=0.886ns count=132 avg=0.404ns sd=0.220ns min=0.000ns max=0.906ns {92 <= 0.532ns, 25 <= 0.709ns, 8 <= 0.797ns, 3 <= 0.842ns, 1 <= 0.886ns} {3 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 0 > 1.329ns}
[11/09 21:40:15   1222s]         Leaf  : target=0.886ns count=197 avg=0.878ns sd=0.876ns min=0.248ns max=9.091ns {7 <= 0.532ns, 45 <= 0.709ns, 67 <= 0.797ns, 30 <= 0.842ns, 28 <= 0.886ns} {11 <= 0.930ns, 1 <= 0.975ns, 2 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
[11/09 21:40:15   1222s]       Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
[11/09 21:40:15   1222s]          Bufs: BUFX1: 326 
[11/09 21:40:15   1222s]          Invs: INVX2: 1 
[11/09 21:40:15   1222s]        Logics: pad_in: 1 
[11/09 21:40:15   1222s]       Clock DAG hash after 'PostConditioning Upsizing To Fix DRVs': 10882288069727545232 5049154852149901676
[11/09 21:40:15   1222s]       CTS services accumulated run-time stats after 'PostConditioning Upsizing To Fix DRVs':
[11/09 21:40:15   1222s]         delay calculator: calls=47977, total_wall_time=0.988s, mean_wall_time=0.021ms
[11/09 21:40:15   1222s]         legalizer: calls=29629, total_wall_time=0.409s, mean_wall_time=0.014ms
[11/09 21:40:15   1222s]         steiner router: calls=32289, total_wall_time=1.822s, mean_wall_time=0.056ms
[11/09 21:40:15   1222s]       Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
[11/09 21:40:15   1222s]         skew_group clk/constraint: insertion delay [min=4.456, max=5.123], skew [0.667 vs 0.221*]
[11/09 21:40:15   1222s]             min path sink: soc/soc_cpu_irq_mask_reg[3]/CLK
[11/09 21:40:15   1222s]             max path sink: soc/soc_spimemio_xfer_obuffer_reg[7]/CLK
[11/09 21:40:15   1222s]       Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
[11/09 21:40:15   1222s]         skew_group clk/constraint: insertion delay [min=4.456, max=5.123], skew [0.667 vs 0.221*]
[11/09 21:40:15   1222s]       Legalizer API calls during this step: 23 succeeded with high effort: 23 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/09 21:40:15   1222s]     PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/09 21:40:15   1222s]     Recomputing CTS skew targets...
[11/09 21:40:15   1222s]     Resolving skew group constraints...
[11/09 21:40:15   1222s]       Solving LP: 1 skew groups; 2 fragments, 16 fraglets and 18 vertices; 107 variables and 340 constraints; tolerance 1
[11/09 21:40:15   1222s]     Resolving skew group constraints done.
[11/09 21:40:15   1222s]     Recomputing CTS skew targets done. (took cpu=0:00:00.2 real=0:00:00.2)
[11/09 21:40:15   1222s]     PostConditioning Fixing DRVs...
[11/09 21:40:15   1222s]       Clock DAG hash before 'PostConditioning Fixing DRVs': 10882288069727545232 5049154852149901676
[11/09 21:40:15   1222s]       CTS services accumulated run-time stats before 'PostConditioning Fixing DRVs':
[11/09 21:40:15   1222s]         delay calculator: calls=47977, total_wall_time=0.988s, mean_wall_time=0.021ms
[11/09 21:40:15   1222s]         legalizer: calls=29629, total_wall_time=0.409s, mean_wall_time=0.014ms
[11/09 21:40:15   1222s]         steiner router: calls=32289, total_wall_time=1.822s, mean_wall_time=0.056ms
[11/09 21:40:15   1222s]       Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[11/09 21:40:15   1222s]       CCOpt-PostConditioning: considered: 329, tested: 329, violation detected: 24, violation ignored (due to small violation): 0, cannot run: 1, attempted: 23, unsuccessful: 0, sized: 0
[11/09 21:40:15   1222s]       
[11/09 21:40:15   1222s]       Statistics: Fix DRVs (cell sizing):
[11/09 21:40:15   1222s]       ===================================
[11/09 21:40:15   1222s]       
[11/09 21:40:15   1222s]       Cell changes by Net Type:
[11/09 21:40:15   1222s]       
[11/09 21:40:15   1222s]       -------------------------------------------------------------------------------------------------------------------
[11/09 21:40:15   1222s]       Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[11/09 21:40:15   1222s]       -------------------------------------------------------------------------------------------------------------------
[11/09 21:40:15   1222s]       top                0                    0           0            0                    0                  0
[11/09 21:40:15   1222s]       trunk              3 [13.0%]            0           0            0                    0 (0.0%)           3 (100.0%)
[11/09 21:40:15   1222s]       leaf              20 [87.0%]            0           0            0                    0 (0.0%)          20 (100.0%)
[11/09 21:40:15   1222s]       -------------------------------------------------------------------------------------------------------------------
[11/09 21:40:15   1222s]       Total             23 [100.0%]           0           0            0                    0 (0.0%)          23 (100.0%)
[11/09 21:40:15   1222s]       -------------------------------------------------------------------------------------------------------------------
[11/09 21:40:15   1222s]       
[11/09 21:40:15   1222s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 23, Area change: 0.000um^2 (0.000%)
[11/09 21:40:15   1222s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[11/09 21:40:15   1222s]       
[11/09 21:40:15   1222s]       Clock DAG stats after 'PostConditioning Fixing DRVs':
[11/09 21:40:15   1222s]         cell counts      : b=326, i=1, icg=0, dcg=0, l=1, total=328
[11/09 21:40:15   1222s]         sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
[11/09 21:40:15   1222s]         misc counts      : r=1, pp=0
[11/09 21:40:15   1222s]         cell areas       : b=3578.176um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24572.762um^2
[11/09 21:40:15   1222s]         cell capacitance : b=0.376pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.398pF
[11/09 21:40:15   1222s]         sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
[11/09 21:40:15   1222s]         wire capacitance : top=0.000pF, trunk=2.132pF, leaf=2.705pF, total=4.837pF
[11/09 21:40:15   1222s]         wire lengths     : top=0.000um, trunk=12087.260um, leaf=14898.080um, total=26985.340um
[11/09 21:40:15   1222s]         hp wire lengths  : top=0.000um, trunk=11941.120um, leaf=10920.645um, total=22861.765um
[11/09 21:40:15   1222s]       Clock DAG net violations after 'PostConditioning Fixing DRVs':
[11/09 21:40:15   1222s]         Remaining Transition : {count=23, worst=[8.205ns, 8.061ns, 2.182ns, 1.990ns, 1.403ns, 1.373ns, 0.138ns, 0.091ns, 0.061ns, 0.040ns, ...]} avg=1.034ns sd=2.339ns sum=23.781ns
[11/09 21:40:15   1222s]         Capacitance          : {count=1, worst=[1.020pF]} avg=1.020pF sd=0.000pF sum=1.020pF
[11/09 21:40:15   1222s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
[11/09 21:40:15   1222s]         Trunk : target=0.886ns count=132 avg=0.404ns sd=0.220ns min=0.000ns max=0.906ns {92 <= 0.532ns, 25 <= 0.709ns, 8 <= 0.797ns, 3 <= 0.842ns, 1 <= 0.886ns} {3 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 0 > 1.329ns}
[11/09 21:40:15   1222s]         Leaf  : target=0.886ns count=197 avg=0.878ns sd=0.876ns min=0.248ns max=9.091ns {7 <= 0.532ns, 45 <= 0.709ns, 67 <= 0.797ns, 30 <= 0.842ns, 28 <= 0.886ns} {11 <= 0.930ns, 1 <= 0.975ns, 2 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
[11/09 21:40:15   1222s]       Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
[11/09 21:40:15   1222s]          Bufs: BUFX1: 326 
[11/09 21:40:15   1222s]          Invs: INVX2: 1 
[11/09 21:40:15   1222s]        Logics: pad_in: 1 
[11/09 21:40:15   1222s]       Clock DAG hash after 'PostConditioning Fixing DRVs': 10882288069727545232 5049154852149901676
[11/09 21:40:15   1222s]       CTS services accumulated run-time stats after 'PostConditioning Fixing DRVs':
[11/09 21:40:15   1222s]         delay calculator: calls=48000, total_wall_time=0.988s, mean_wall_time=0.021ms
[11/09 21:40:15   1222s]         legalizer: calls=29652, total_wall_time=0.410s, mean_wall_time=0.014ms
[11/09 21:40:15   1222s]         steiner router: calls=32289, total_wall_time=1.822s, mean_wall_time=0.056ms
[11/09 21:40:15   1222s]       Primary reporting skew groups after 'PostConditioning Fixing DRVs':
[11/09 21:40:15   1222s]         skew_group clk/constraint: insertion delay [min=4.456, max=5.123], skew [0.667 vs 0.221*]
[11/09 21:40:15   1222s]             min path sink: soc/soc_cpu_irq_mask_reg[3]/CLK
[11/09 21:40:15   1222s]             max path sink: soc/soc_spimemio_xfer_obuffer_reg[7]/CLK
[11/09 21:40:15   1222s]       Skew group summary after 'PostConditioning Fixing DRVs':
[11/09 21:40:15   1222s]         skew_group clk/constraint: insertion delay [min=4.456, max=5.123], skew [0.667 vs 0.221*]
[11/09 21:40:15   1222s]       Legalizer API calls during this step: 23 succeeded with high effort: 23 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/09 21:40:15   1222s]     PostConditioning Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 21:40:15   1222s]     Buffering to fix DRVs...
[11/09 21:40:15   1222s]     Fixing DRVs with route buffering pass 1. Quick buffering: enabled
[11/09 21:40:15   1222s]     Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[11/09 21:40:15   1222s]     Inserted 24 buffers and inverters.
[11/09 21:40:15   1222s]     success count. Default: 0, QS: 2, QD: 10, FS: 2, MQS: 0
[11/09 21:40:15   1222s]     CCOpt-PostConditioning: nets considered: 329, nets tested: 329, nets violation detected: 24, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 24, nets unsuccessful: 10, buffered: 14
[11/09 21:40:15   1222s]     Clock DAG stats PostConditioning after re-buffering DRV fixing:
[11/09 21:40:15   1222s]       cell counts      : b=350, i=1, icg=0, dcg=0, l=1, total=352
[11/09 21:40:15   1222s]       sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
[11/09 21:40:15   1222s]       misc counts      : r=1, pp=0
[11/09 21:40:15   1222s]       cell areas       : b=3841.600um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24836.186um^2
[11/09 21:40:15   1222s]       cell capacitance : b=0.403pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.425pF
[11/09 21:40:15   1222s]       sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
[11/09 21:40:15   1222s]       wire capacitance : top=0.000pF, trunk=2.176pF, leaf=2.703pF, total=4.879pF
[11/09 21:40:15   1222s]       wire lengths     : top=0.000um, trunk=12211.490um, leaf=14773.850um, total=26985.340um
[11/09 21:40:15   1222s]       hp wire lengths  : top=0.000um, trunk=12127.040um, leaf=10985.045um, total=23112.085um
[11/09 21:40:15   1222s]     Clock DAG net violations PostConditioning after re-buffering DRV fixing:
[11/09 21:40:15   1222s]       Remaining Transition : {count=9, worst=[8.205ns, 8.061ns, 2.182ns, 1.990ns, 1.403ns, 1.378ns, 0.091ns, 0.020ns, 0.007ns]} avg=2.593ns sd=3.248ns sum=23.336ns
[11/09 21:40:15   1222s]       Capacitance          : {count=1, worst=[1.020pF]} avg=1.020pF sd=0.000pF sum=1.020pF
[11/09 21:40:15   1222s]     Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
[11/09 21:40:15   1222s]       Trunk : target=0.886ns count=144 avg=0.383ns sd=0.217ns min=0.000ns max=0.906ns {104 <= 0.532ns, 26 <= 0.709ns, 8 <= 0.797ns, 3 <= 0.842ns, 2 <= 0.886ns} {1 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 0 > 1.329ns}
[11/09 21:40:15   1222s]       Leaf  : target=0.886ns count=209 avg=0.829ns sd=0.863ns min=0.116ns max=9.091ns {21 <= 0.532ns, 51 <= 0.709ns, 70 <= 0.797ns, 31 <= 0.842ns, 28 <= 0.886ns} {1 <= 0.930ns, 0 <= 0.975ns, 1 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
[11/09 21:40:15   1222s]     Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
[11/09 21:40:15   1222s]        Bufs: BUFX1: 350 
[11/09 21:40:15   1222s]        Invs: INVX2: 1 
[11/09 21:40:15   1222s]      Logics: pad_in: 1 
[11/09 21:40:15   1222s]     Clock DAG hash PostConditioning after re-buffering DRV fixing: 1619242321609334156 14465699720100171355
[11/09 21:40:15   1222s]     CTS services accumulated run-time stats PostConditioning after re-buffering DRV fixing:
[11/09 21:40:15   1222s]       delay calculator: calls=48328, total_wall_time=0.995s, mean_wall_time=0.021ms
[11/09 21:40:15   1222s]       legalizer: calls=29736, total_wall_time=0.414s, mean_wall_time=0.014ms
[11/09 21:40:15   1222s]       steiner router: calls=32289, total_wall_time=1.822s, mean_wall_time=0.056ms
[11/09 21:40:15   1222s]     Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
[11/09 21:40:15   1222s]       skew_group clk/constraint: insertion delay [min=4.307, max=5.173, avg=4.979, sd=0.105], skew [0.866 vs 0.221*], 90.6% {4.899, 5.120} (wid=0.902 ws=0.869) (gid=5.119 gs=0.967)
[11/09 21:40:15   1222s]           min path sink: soc/soc_cpu_timer_reg[0]/CLK
[11/09 21:40:15   1222s]           max path sink: soc/soc_cpu_cpuregs_reg_1/CLKB
[11/09 21:40:15   1222s]     Skew group summary PostConditioning after re-buffering DRV fixing:
[11/09 21:40:15   1222s]       skew_group clk/constraint: insertion delay [min=4.307, max=5.173, avg=4.979, sd=0.105], skew [0.866 vs 0.221*], 90.6% {4.899, 5.120} (wid=0.902 ws=0.869) (gid=5.119 gs=0.967)
[11/09 21:40:15   1222s]     Buffering to fix DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/09 21:40:15   1222s]     
[11/09 21:40:15   1222s]     Slew Diagnostics: After DRV fixing
[11/09 21:40:15   1222s]     ==================================
[11/09 21:40:15   1222s]     
[11/09 21:40:15   1222s]     Global Causes:
[11/09 21:40:15   1222s]     
[11/09 21:40:15   1222s]     -----
[11/09 21:40:15   1222s]     Cause
[11/09 21:40:15   1222s]     -----
[11/09 21:40:15   1222s]       (empty table)
[11/09 21:40:15   1222s]     -----
[11/09 21:40:15   1222s]     
[11/09 21:40:15   1222s]     Top 5 overslews:
[11/09 21:40:15   1222s]     
[11/09 21:40:15   1222s]     --------------------------------------------------------------------------------
[11/09 21:40:15   1222s]     Overslew    Causes                                     Driving Pin
[11/09 21:40:15   1222s]     --------------------------------------------------------------------------------
[11/09 21:40:15   1222s]     8.205ns     1. Inst already optimally sized (BUFX1)    soc/CTS_ccl_a_buf_00740/Z
[11/09 21:40:15   1222s]        -        2. Route buffering full search disabled                -
[11/09 21:40:15   1222s]     8.061ns     1. Inst already optimally sized (BUFX1)    soc/CTS_ccl_a_buf_00739/Z
[11/09 21:40:15   1222s]        -        2. Route buffering full search disabled                -
[11/09 21:40:15   1222s]     2.182ns     1. Inst already optimally sized (BUFX1)    soc/CTS_ccl_a_buf_00741/Z
[11/09 21:40:15   1222s]        -        2. Route buffering full search disabled                -
[11/09 21:40:15   1222s]     1.990ns     1. Inst already optimally sized (BUFX1)    soc/CTS_cdb_buf_00975/Z
[11/09 21:40:15   1222s]        -        2. Route buffering full search disabled                -
[11/09 21:40:15   1222s]     1.403ns     1. Inst already optimally sized (BUFX1)    soc/CTS_ccl_a_buf_00742/Z
[11/09 21:40:15   1222s]        -        2. Route buffering full search disabled                -
[11/09 21:40:15   1222s]     --------------------------------------------------------------------------------
[11/09 21:40:15   1222s]     
[11/09 21:40:15   1222s]     Slew diagnostics counts from the 9 nodes with slew violations (the 1 nodes with only other violation types are excluded):
[11/09 21:40:15   1222s]     
[11/09 21:40:15   1222s]     --------------------------------------------------
[11/09 21:40:15   1222s]     Cause                                   Occurences
[11/09 21:40:15   1222s]     --------------------------------------------------
[11/09 21:40:15   1222s]     Inst already optimally sized                9
[11/09 21:40:15   1222s]     Route buffering full search disabled        6
[11/09 21:40:15   1222s]     Skew would be damaged                       3
[11/09 21:40:15   1222s]     --------------------------------------------------
[11/09 21:40:15   1222s]     
[11/09 21:40:15   1222s]     Violation diagnostics counts from the 10 nodes that have violations:
[11/09 21:40:15   1222s]     
[11/09 21:40:15   1222s]     --------------------------------------------------
[11/09 21:40:15   1222s]     Cause                                   Occurences
[11/09 21:40:15   1222s]     --------------------------------------------------
[11/09 21:40:15   1222s]     Inst already optimally sized                9
[11/09 21:40:15   1222s]     Route buffering full search disabled        6
[11/09 21:40:15   1222s]     Skew would be damaged                       3
[11/09 21:40:15   1222s]     Sizing not permitted                        1
[11/09 21:40:15   1222s]     Cannot buffer as net is dont touch          1
[11/09 21:40:15   1222s]     --------------------------------------------------
[11/09 21:40:15   1222s]     
[11/09 21:40:15   1222s]     PostConditioning Fixing Skew by cell sizing...
[11/09 21:40:15   1222s]       Clock DAG hash before 'PostConditioning Fixing Skew by cell sizing': 1619242321609334156 14465699720100171355
[11/09 21:40:15   1222s]       CTS services accumulated run-time stats before 'PostConditioning Fixing Skew by cell sizing':
[11/09 21:40:15   1222s]         delay calculator: calls=48328, total_wall_time=0.995s, mean_wall_time=0.021ms
[11/09 21:40:15   1222s]         legalizer: calls=29736, total_wall_time=0.414s, mean_wall_time=0.014ms
[11/09 21:40:15   1222s]         steiner router: calls=32289, total_wall_time=1.822s, mean_wall_time=0.056ms
[11/09 21:40:15   1222s]       Path optimization required 0 stage delay updates 
[11/09 21:40:15   1222s]       Resized 0 clock insts to decrease delay.
[11/09 21:40:15   1222s]       Fixing short paths with downsize only
[11/09 21:40:15   1222s]       Path optimization required 0 stage delay updates 
[11/09 21:40:15   1222s]       Resized 0 clock insts to increase delay.
[11/09 21:40:15   1222s]       
[11/09 21:40:15   1222s]       Statistics: Fix Skew (cell sizing):
[11/09 21:40:15   1222s]       ===================================
[11/09 21:40:15   1222s]       
[11/09 21:40:15   1222s]       Cell changes by Net Type:
[11/09 21:40:15   1222s]       
[11/09 21:40:15   1222s]       -------------------------------------------------------------------------------------------------------------------
[11/09 21:40:15   1222s]       Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[11/09 21:40:15   1222s]       -------------------------------------------------------------------------------------------------------------------
[11/09 21:40:15   1222s]       top                0                    0           0            0                    0                  0
[11/09 21:40:15   1222s]       trunk              9 [81.8%]            0           0            0                    0 (0.0%)           9 (100.0%)
[11/09 21:40:15   1222s]       leaf               2 [18.2%]            0           0            0                    0 (0.0%)           2 (100.0%)
[11/09 21:40:15   1222s]       -------------------------------------------------------------------------------------------------------------------
[11/09 21:40:15   1222s]       Total             11 [100.0%]           0           0            0                    0 (0.0%)          11 (100.0%)
[11/09 21:40:15   1222s]       -------------------------------------------------------------------------------------------------------------------
[11/09 21:40:15   1222s]       
[11/09 21:40:15   1222s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 11, Area change: 0.000um^2 (0.000%)
[11/09 21:40:15   1222s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[11/09 21:40:15   1222s]       
[11/09 21:40:15   1222s]       Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
[11/09 21:40:15   1222s]         cell counts      : b=350, i=1, icg=0, dcg=0, l=1, total=352
[11/09 21:40:15   1222s]         sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
[11/09 21:40:15   1222s]         misc counts      : r=1, pp=0
[11/09 21:40:15   1222s]         cell areas       : b=3841.600um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24836.186um^2
[11/09 21:40:15   1222s]         cell capacitance : b=0.403pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.425pF
[11/09 21:40:15   1222s]         sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
[11/09 21:40:15   1222s]         wire capacitance : top=0.000pF, trunk=2.176pF, leaf=2.703pF, total=4.879pF
[11/09 21:40:15   1222s]         wire lengths     : top=0.000um, trunk=12211.490um, leaf=14773.850um, total=26985.340um
[11/09 21:40:15   1222s]         hp wire lengths  : top=0.000um, trunk=12127.040um, leaf=10985.045um, total=23112.085um
[11/09 21:40:15   1222s]       Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing':
[11/09 21:40:15   1222s]         Remaining Transition : {count=9, worst=[8.205ns, 8.061ns, 2.182ns, 1.990ns, 1.403ns, 1.378ns, 0.091ns, 0.020ns, 0.007ns]} avg=2.593ns sd=3.248ns sum=23.336ns
[11/09 21:40:15   1222s]         Capacitance          : {count=1, worst=[1.020pF]} avg=1.020pF sd=0.000pF sum=1.020pF
[11/09 21:40:15   1222s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
[11/09 21:40:15   1222s]         Trunk : target=0.886ns count=144 avg=0.383ns sd=0.217ns min=0.000ns max=0.906ns {104 <= 0.532ns, 26 <= 0.709ns, 8 <= 0.797ns, 3 <= 0.842ns, 2 <= 0.886ns} {1 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 0 > 1.329ns}
[11/09 21:40:15   1222s]         Leaf  : target=0.886ns count=209 avg=0.829ns sd=0.863ns min=0.116ns max=9.091ns {21 <= 0.532ns, 51 <= 0.709ns, 70 <= 0.797ns, 31 <= 0.842ns, 28 <= 0.886ns} {1 <= 0.930ns, 0 <= 0.975ns, 1 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
[11/09 21:40:15   1222s]       Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
[11/09 21:40:15   1222s]          Bufs: BUFX1: 350 
[11/09 21:40:15   1222s]          Invs: INVX2: 1 
[11/09 21:40:15   1222s]        Logics: pad_in: 1 
[11/09 21:40:15   1222s]       Clock DAG hash after 'PostConditioning Fixing Skew by cell sizing': 1619242321609334156 14465699720100171355
[11/09 21:40:15   1222s]       CTS services accumulated run-time stats after 'PostConditioning Fixing Skew by cell sizing':
[11/09 21:40:15   1222s]         delay calculator: calls=48352, total_wall_time=0.996s, mean_wall_time=0.021ms
[11/09 21:40:15   1222s]         legalizer: calls=29736, total_wall_time=0.414s, mean_wall_time=0.014ms
[11/09 21:40:15   1222s]         steiner router: calls=32301, total_wall_time=1.822s, mean_wall_time=0.056ms
[11/09 21:40:15   1222s]       Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
[11/09 21:40:15   1222s]         skew_group clk/constraint: insertion delay [min=4.307, max=5.173, avg=4.979, sd=0.105], skew [0.866 vs 0.221*], 90.6% {4.899, 5.120} (wid=0.902 ws=0.869) (gid=5.119 gs=0.967)
[11/09 21:40:15   1222s]             min path sink: soc/soc_cpu_timer_reg[0]/CLK
[11/09 21:40:15   1222s]             max path sink: soc/soc_cpu_cpuregs_reg_1/CLKB
[11/09 21:40:15   1222s]       Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
[11/09 21:40:15   1222s]         skew_group clk/constraint: insertion delay [min=4.307, max=5.173, avg=4.979, sd=0.105], skew [0.866 vs 0.221*], 90.6% {4.899, 5.120} (wid=0.902 ws=0.869) (gid=5.119 gs=0.967)
[11/09 21:40:15   1222s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/09 21:40:15   1222s]     PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 21:40:15   1222s]     Reconnecting optimized routes...
[11/09 21:40:15   1222s]     Reset timing graph...
[11/09 21:40:15   1222s] Ignoring AAE DB Resetting ...
[11/09 21:40:15   1222s]     Reset timing graph done.
[11/09 21:40:15   1222s] **WARN: (IMPCCOPT-1304):	Net clk unexpectedly has no routing present after clock post-route optimization. Net will be implemented by a later routing step.
[11/09 21:40:15   1222s]     Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 21:40:15   1222s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'clk_pad'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '90.000um' and height = '233.200um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[11/09 21:40:15   1222s]     Leaving CCOpt scope - Cleaning up placement interface...
[11/09 21:40:15   1222s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:4292.2M, EPOCH TIME: 1731213615.763887
[11/09 21:40:15   1222s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1363).
[11/09 21:40:15   1222s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:40:15   1222s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:40:15   1222s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:40:15   1222s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.035, REAL:0.033, MEM:3214.2M, EPOCH TIME: 1731213615.796593
[11/09 21:40:15   1222s]     Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 21:40:15   1222s]     Leaving CCOpt scope - ClockRefiner...
[11/09 21:40:15   1222s]     Assigned high priority to 24 instances.
[11/09 21:40:15   1222s]     Soft fixed 352 clock instances.
[11/09 21:40:15   1222s]     Performing Single Pass Refine Place.
[11/09 21:40:15   1222s]     Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : full DRC checks enabled, Datapath : full DRC checks enabled
[11/09 21:40:15   1222s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3214.2M, EPOCH TIME: 1731213615.802537
[11/09 21:40:15   1222s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3214.2M, EPOCH TIME: 1731213615.802615
[11/09 21:40:15   1222s] Processing tracks to init pin-track alignment.
[11/09 21:40:15   1222s] z: 2, totalTracks: 1
[11/09 21:40:15   1222s] z: 4, totalTracks: 1
[11/09 21:40:15   1222s] z: 6, totalTracks: 1
[11/09 21:40:15   1222s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/09 21:40:15   1222s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3214.2M, EPOCH TIME: 1731213615.814407
[11/09 21:40:15   1222s] Info: 351 insts are soft-fixed.
[11/09 21:40:15   1222s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:40:15   1222s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:40:15   1222s] 
[11/09 21:40:15   1222s]  Pre_CCE_Colorizing is not ON! (0:0:27:0)
[11/09 21:40:15   1222s] # Found 2 fixed insts to be non-legal.
[11/09 21:40:15   1222s] OPERPROF:       Starting CMU at level 4, MEM:3214.2M, EPOCH TIME: 1731213615.823730
[11/09 21:40:15   1222s] OPERPROF:       Finished CMU at level 4, CPU:0.002, REAL:0.002, MEM:3246.2M, EPOCH TIME: 1731213615.825443
[11/09 21:40:15   1222s] 
[11/09 21:40:15   1222s] Bad Lib Cell Checking (CMU) is done! (0)
[11/09 21:40:15   1222s] Info: 351 insts are soft-fixed.
[11/09 21:40:15   1222s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.015, REAL:0.014, MEM:3214.2M, EPOCH TIME: 1731213615.828242
[11/09 21:40:15   1222s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:3214.2M, EPOCH TIME: 1731213615.828294
[11/09 21:40:15   1222s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:3214.2M, EPOCH TIME: 1731213615.828559
[11/09 21:40:15   1222s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3214.2MB).
[11/09 21:40:15   1222s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.029, REAL:0.028, MEM:3214.2M, EPOCH TIME: 1731213615.831005
[11/09 21:40:15   1222s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.029, REAL:0.028, MEM:3214.2M, EPOCH TIME: 1731213615.831036
[11/09 21:40:15   1222s] TDRefine: refinePlace mode is spiral
[11/09 21:40:15   1222s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.4732.10
[11/09 21:40:15   1222s] OPERPROF: Starting RefinePlace at level 1, MEM:3214.2M, EPOCH TIME: 1731213615.831106
[11/09 21:40:15   1222s] *** Starting refinePlace (0:20:23 mem=3214.2M) ***
[11/09 21:40:15   1222s] Total net bbox length = 5.927e+05 (3.181e+05 2.746e+05) (ext = 1.297e+04)
[11/09 21:40:15   1222s] 
[11/09 21:40:15   1222s]  Pre_CCE_Colorizing is not ON! (0:0:27:0)
[11/09 21:40:15   1222s] Info: 351 insts are soft-fixed.
[11/09 21:40:15   1222s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/09 21:40:15   1222s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/09 21:40:15   1222s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/09 21:40:15   1222s] OPERPROF:   Starting CellHaloInit at level 2, MEM:3214.2M, EPOCH TIME: 1731213615.855704
[11/09 21:40:15   1222s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.001, REAL:0.001, MEM:3214.2M, EPOCH TIME: 1731213615.856365
[11/09 21:40:15   1222s] (I)      Default pattern map key = soc_top_default.
[11/09 21:40:15   1222s] (I)      Default pattern map key = soc_top_default.
[11/09 21:40:15   1222s] OPERPROF:   Starting CellHaloInit at level 2, MEM:3214.2M, EPOCH TIME: 1731213615.859864
[11/09 21:40:15   1222s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.001, REAL:0.001, MEM:3214.2M, EPOCH TIME: 1731213615.860524
[11/09 21:40:15   1222s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3214.2M, EPOCH TIME: 1731213615.860573
[11/09 21:40:15   1222s] Starting refinePlace ...
[11/09 21:40:15   1222s] (I)      Default pattern map key = soc_top_default.
[11/09 21:40:15   1222s] One DDP V2 for no tweak run.
[11/09 21:40:15   1222s] (I)      Default pattern map key = soc_top_default.
[11/09 21:40:15   1222s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:3214.2M, EPOCH TIME: 1731213615.894997
[11/09 21:40:15   1222s] DDP initSite1 nrRow 232 nrJob 232
[11/09 21:40:15   1222s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:3214.2M, EPOCH TIME: 1731213615.895083
[11/09 21:40:15   1222s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:3214.2M, EPOCH TIME: 1731213615.895334
[11/09 21:40:15   1222s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:3214.2M, EPOCH TIME: 1731213615.895369
[11/09 21:40:15   1222s] DDP markSite nrRow 232 nrJob 232
[11/09 21:40:15   1222s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.001, REAL:0.001, MEM:3214.2M, EPOCH TIME: 1731213615.895997
[11/09 21:40:15   1222s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.002, REAL:0.001, MEM:3214.2M, EPOCH TIME: 1731213615.896029
[11/09 21:40:15   1222s]   Spread Effort: high, standalone mode, useDDP on.
[11/09 21:40:15   1222s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3216.3MB) @(0:20:23 - 0:20:23).
[11/09 21:40:15   1222s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/09 21:40:15   1222s] wireLenOptFixPriorityInst 1200 inst fixed
[11/09 21:40:15   1222s] 
[11/09 21:40:15   1222s] Running Spiral MT with 2 threads  fetchWidth=143 
[11/09 21:40:16   1223s] Move report: legalization moves 16 insts, mean move: 2.56 um, max move: 7.84 um spiral
[11/09 21:40:16   1223s] 	Max move on inst (soc/g122452): (418.56, 752.32) --> (422.48, 748.40)
[11/09 21:40:16   1223s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[11/09 21:40:16   1223s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[11/09 21:40:16   1223s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:01.0, mem=3222.4MB) @(0:20:23 - 0:20:23).
[11/09 21:40:16   1223s] Move report: Detail placement moves 16 insts, mean move: 2.56 um, max move: 7.84 um 
[11/09 21:40:16   1223s] 	Max move on inst (soc/g122452): (418.56, 752.32) --> (422.48, 748.40)
[11/09 21:40:16   1223s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 3222.4MB
[11/09 21:40:16   1223s] Statistics of distance of Instance movement in refine placement:
[11/09 21:40:16   1223s]   maximum (X+Y) =         7.84 um
[11/09 21:40:16   1223s]   inst (soc/g122452) with max move: (418.56, 752.32) -> (422.48, 748.4)
[11/09 21:40:16   1223s]   mean    (X+Y) =         2.56 um
[11/09 21:40:16   1223s] Summary Report:
[11/09 21:40:16   1223s] Instances move: 16 (out of 15320 movable)
[11/09 21:40:16   1223s] Instances flipped: 0
[11/09 21:40:16   1223s] Mean displacement: 2.56 um
[11/09 21:40:16   1223s] Max displacement: 7.84 um (Instance: soc/g122452) (418.56, 752.32) -> (422.48, 748.4)
[11/09 21:40:16   1223s] 	Length: 3 sites, height: 1 rows, site name: core7T, cell type: INVX2
[11/09 21:40:16   1223s] Total instances moved : 16
[11/09 21:40:16   1223s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.322, REAL:0.236, MEM:3222.4M, EPOCH TIME: 1731213616.097067
[11/09 21:40:16   1223s] Total net bbox length = 5.928e+05 (3.181e+05 2.746e+05) (ext = 1.297e+04)
[11/09 21:40:16   1223s] Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 3222.4MB
[11/09 21:40:16   1223s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:01.0, mem=3222.4MB) @(0:20:23 - 0:20:23).
[11/09 21:40:16   1223s] *** Finished refinePlace (0:20:23 mem=3222.4M) ***
[11/09 21:40:16   1223s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.4732.10
[11/09 21:40:16   1223s] OPERPROF: Finished RefinePlace at level 1, CPU:0.356, REAL:0.270, MEM:3222.4M, EPOCH TIME: 1731213616.101130
[11/09 21:40:16   1223s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3222.4M, EPOCH TIME: 1731213616.101170
[11/09 21:40:16   1223s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:15483).
[11/09 21:40:16   1223s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:40:16   1223s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:40:16   1223s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:40:16   1223s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.031, REAL:0.028, MEM:3213.4M, EPOCH TIME: 1731213616.129626
[11/09 21:40:16   1223s]     ClockRefiner summary
[11/09 21:40:16   1223s]     All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 1556).
[11/09 21:40:16   1223s]     Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 352).
[11/09 21:40:16   1223s]     Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 1204).
[11/09 21:40:16   1223s]     Restoring pStatusCts on 352 clock instances.
[11/09 21:40:16   1223s]     Revert refine place priority changes on 0 instances.
[11/09 21:40:16   1223s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.4 real=0:00:00.3)
[11/09 21:40:16   1223s]     Set dirty flag on 40 instances, 48 nets
[11/09 21:40:16   1223s]   PostConditioning done.
[11/09 21:40:16   1223s] Net route status summary:
[11/09 21:40:16   1223s]   Clock:       353 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=352, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[11/09 21:40:16   1223s]   Non-clock: 15269 (unrouted=163, trialRouted=15106, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=148, (crossesIlmBoundary AND tooFewTerms=0)])
[11/09 21:40:16   1223s]   Update timing and DAG stats after post-conditioning...
[11/09 21:40:16   1223s]   Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/09 21:40:16   1223s]   Clock tree timing engine global stage delay update for wc:setup.late...
[11/09 21:40:16   1223s] End AAE Lib Interpolated Model. (MEM=3213.37 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:40:16   1223s]   Clock tree timing engine global stage delay update for wc:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/09 21:40:16   1223s]   Clock DAG stats after post-conditioning:
[11/09 21:40:16   1223s]     cell counts      : b=350, i=1, icg=0, dcg=0, l=1, total=352
[11/09 21:40:16   1223s]     sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
[11/09 21:40:16   1223s]     misc counts      : r=1, pp=0
[11/09 21:40:16   1223s]     cell areas       : b=3841.600um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24836.186um^2
[11/09 21:40:16   1223s]     cell capacitance : b=0.403pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.425pF
[11/09 21:40:16   1223s]     sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
[11/09 21:40:16   1223s]     wire capacitance : top=0.000pF, trunk=2.178pF, leaf=2.704pF, total=4.882pF
[11/09 21:40:16   1223s]     wire lengths     : top=0.000um, trunk=12322.590um, leaf=14880.000um, total=27202.590um
[11/09 21:40:16   1223s]     hp wire lengths  : top=0.000um, trunk=12127.040um, leaf=10985.045um, total=23112.085um
[11/09 21:40:16   1223s]   Clock DAG net violations after post-conditioning:
[11/09 21:40:16   1223s]     Remaining Transition : {count=9, worst=[8.205ns, 8.061ns, 2.182ns, 1.990ns, 1.403ns, 1.378ns, 0.091ns, 0.020ns, 0.007ns]} avg=2.593ns sd=3.248ns sum=23.336ns
[11/09 21:40:16   1223s]     Capacitance          : {count=1, worst=[1.020pF]} avg=1.020pF sd=0.000pF sum=1.020pF
[11/09 21:40:16   1223s]   Clock DAG primary half-corner transition distribution after post-conditioning:
[11/09 21:40:16   1223s]     Trunk : target=0.886ns count=144 avg=0.383ns sd=0.216ns min=0.000ns max=0.906ns {104 <= 0.532ns, 26 <= 0.709ns, 8 <= 0.797ns, 3 <= 0.842ns, 2 <= 0.886ns} {1 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 0 > 1.329ns}
[11/09 21:40:16   1223s]     Leaf  : target=0.886ns count=209 avg=0.830ns sd=0.863ns min=0.118ns max=9.091ns {21 <= 0.532ns, 51 <= 0.709ns, 70 <= 0.797ns, 31 <= 0.842ns, 28 <= 0.886ns} {1 <= 0.930ns, 0 <= 0.975ns, 1 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
[11/09 21:40:16   1223s]   Clock DAG library cell distribution after post-conditioning {count}:
[11/09 21:40:16   1223s]      Bufs: BUFX1: 350 
[11/09 21:40:16   1223s]      Invs: INVX2: 1 
[11/09 21:40:16   1223s]    Logics: pad_in: 1 
[11/09 21:40:16   1223s]   Clock DAG hash after post-conditioning: 1619242321609334156 14465699720100171355
[11/09 21:40:16   1223s]   CTS services accumulated run-time stats after post-conditioning:
[11/09 21:40:16   1223s]     delay calculator: calls=48705, total_wall_time=1.002s, mean_wall_time=0.021ms
[11/09 21:40:16   1223s]     legalizer: calls=29736, total_wall_time=0.414s, mean_wall_time=0.014ms
[11/09 21:40:16   1223s]     steiner router: calls=32302, total_wall_time=1.822s, mean_wall_time=0.056ms
[11/09 21:40:16   1223s]   Primary reporting skew groups after post-conditioning:
[11/09 21:40:16   1223s]     skew_group clk/constraint: insertion delay [min=4.309, max=5.174, avg=4.980, sd=0.105], skew [0.864 vs 0.221*], 90.6% {4.899, 5.120} (wid=0.902 ws=0.869) (gid=5.121 gs=0.969)
[11/09 21:40:16   1223s]         min path sink: soc/soc_cpu_timer_reg[0]/CLK
[11/09 21:40:16   1223s]         max path sink: soc/soc_cpu_cpuregs_reg_1/CLKB
[11/09 21:40:16   1223s]   Skew group summary after post-conditioning:
[11/09 21:40:16   1223s]     skew_group clk/constraint: insertion delay [min=4.309, max=5.174, avg=4.980, sd=0.105], skew [0.864 vs 0.221*], 90.6% {4.899, 5.120} (wid=0.902 ws=0.869) (gid=5.121 gs=0.969)
[11/09 21:40:16   1223s]   CCOpt::Phase::PostConditioning done. (took cpu=0:00:01.2 real=0:00:01.1)
[11/09 21:40:16   1223s]   Setting CTS place status to fixed for clock tree and sinks.
[11/09 21:40:16   1223s]   numClockCells = 354, numClockCellsFixed = 354, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[11/09 21:40:16   1223s]   Post-balance tidy up or trial balance steps...
[11/09 21:40:16   1223s]   
[11/09 21:40:16   1223s]   Clock DAG stats at end of CTS:
[11/09 21:40:16   1223s]   ==============================
[11/09 21:40:16   1223s]   
[11/09 21:40:16   1223s]   -----------------------------------------------------------
[11/09 21:40:16   1223s]   Cell type                 Count    Area         Capacitance
[11/09 21:40:16   1223s]   -----------------------------------------------------------
[11/09 21:40:16   1223s]   Buffers                    350      3841.600       0.403
[11/09 21:40:16   1223s]   Inverters                    1         6.586       0.002
[11/09 21:40:16   1223s]   Integrated Clock Gates       0         0.000       0.000
[11/09 21:40:16   1223s]   Discrete Clock Gates         0         0.000       0.000
[11/09 21:40:16   1223s]   Clock Logic                  1     20988.000       1.019
[11/09 21:40:16   1223s]   All                        352     24836.186       1.425
[11/09 21:40:16   1223s]   -----------------------------------------------------------
[11/09 21:40:16   1223s]   
[11/09 21:40:16   1223s]   
[11/09 21:40:16   1223s]   Clock DAG sink counts at end of CTS:
[11/09 21:40:16   1223s]   ====================================
[11/09 21:40:16   1223s]   
[11/09 21:40:16   1223s]   -------------------------
[11/09 21:40:16   1223s]   Sink type           Count
[11/09 21:40:16   1223s]   -------------------------
[11/09 21:40:16   1223s]   Regular             1206
[11/09 21:40:16   1223s]   Enable Latch           0
[11/09 21:40:16   1223s]   Load Capacitance       0
[11/09 21:40:16   1223s]   Antenna Diode          0
[11/09 21:40:16   1223s]   Node Sink              0
[11/09 21:40:16   1223s]   Total               1206
[11/09 21:40:16   1223s]   -------------------------
[11/09 21:40:16   1223s]   
[11/09 21:40:16   1223s]   
[11/09 21:40:16   1223s]   Clock DAG wire lengths at end of CTS:
[11/09 21:40:16   1223s]   =====================================
[11/09 21:40:16   1223s]   
[11/09 21:40:16   1223s]   --------------------
[11/09 21:40:16   1223s]   Type     Wire Length
[11/09 21:40:16   1223s]   --------------------
[11/09 21:40:16   1223s]   Top           0.000
[11/09 21:40:16   1223s]   Trunk     12322.590
[11/09 21:40:16   1223s]   Leaf      14880.000
[11/09 21:40:16   1223s]   Total     27202.590
[11/09 21:40:16   1223s]   --------------------
[11/09 21:40:16   1223s]   
[11/09 21:40:16   1223s]   
[11/09 21:40:16   1223s]   Clock DAG hp wire lengths at end of CTS:
[11/09 21:40:16   1223s]   ========================================
[11/09 21:40:16   1223s]   
[11/09 21:40:16   1223s]   -----------------------
[11/09 21:40:16   1223s]   Type     hp Wire Length
[11/09 21:40:16   1223s]   -----------------------
[11/09 21:40:16   1223s]   Top            0.000
[11/09 21:40:16   1223s]   Trunk      12127.040
[11/09 21:40:16   1223s]   Leaf       10985.045
[11/09 21:40:16   1223s]   Total      23112.085
[11/09 21:40:16   1223s]   -----------------------
[11/09 21:40:16   1223s]   
[11/09 21:40:16   1223s]   
[11/09 21:40:16   1223s]   Clock DAG capacitances at end of CTS:
[11/09 21:40:16   1223s]   =====================================
[11/09 21:40:16   1223s]   
[11/09 21:40:16   1223s]   ---------------------------------
[11/09 21:40:16   1223s]   Type     Gate     Wire     Total
[11/09 21:40:16   1223s]   ---------------------------------
[11/09 21:40:16   1223s]   Top      0.000    0.000     0.000
[11/09 21:40:16   1223s]   Trunk    1.423    2.178     3.601
[11/09 21:40:16   1223s]   Leaf     4.773    2.704     7.477
[11/09 21:40:16   1223s]   Total    6.196    4.882    11.078
[11/09 21:40:16   1223s]   ---------------------------------
[11/09 21:40:16   1223s]   
[11/09 21:40:16   1223s]   
[11/09 21:40:16   1223s]   Clock DAG sink capacitances at end of CTS:
[11/09 21:40:16   1223s]   ==========================================
[11/09 21:40:16   1223s]   
[11/09 21:40:16   1223s]   -----------------------------------------------
[11/09 21:40:16   1223s]   Total    Average    Std. Dev.    Min      Max
[11/09 21:40:16   1223s]   -----------------------------------------------
[11/09 21:40:16   1223s]   4.771     0.004       0.012      0.003    0.283
[11/09 21:40:16   1223s]   -----------------------------------------------
[11/09 21:40:16   1223s]   
[11/09 21:40:16   1223s]   
[11/09 21:40:16   1223s]   Clock DAG net violations at end of CTS:
[11/09 21:40:16   1223s]   =======================================
[11/09 21:40:16   1223s]   
[11/09 21:40:16   1223s]   -------------------------------------------------------------------------------------------------------------------------------------------
[11/09 21:40:16   1223s]   Type                    Units    Count    Average    Std. Dev.    Sum       Top 10 violations
[11/09 21:40:16   1223s]   -------------------------------------------------------------------------------------------------------------------------------------------
[11/09 21:40:16   1223s]   Remaining Transition    ns         9       2.593       3.248      23.336    [8.205, 8.061, 2.182, 1.990, 1.403, 1.378, 0.091, 0.020, 0.007]
[11/09 21:40:16   1223s]   Capacitance             pF         1       1.020       0.000       1.020    [1.020]
[11/09 21:40:16   1223s]   -------------------------------------------------------------------------------------------------------------------------------------------
[11/09 21:40:16   1223s]   
[11/09 21:40:16   1223s]   
[11/09 21:40:16   1223s]   Clock DAG primary half-corner transition distribution at end of CTS:
[11/09 21:40:16   1223s]   ====================================================================
[11/09 21:40:16   1223s]   
[11/09 21:40:16   1223s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/09 21:40:16   1223s]   Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                                   Over Target
[11/09 21:40:16   1223s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/09 21:40:16   1223s]   Trunk       0.886      144      0.383       0.216      0.000    0.906    {104 <= 0.532ns, 26 <= 0.709ns, 8 <= 0.797ns, 3 <= 0.842ns, 2 <= 0.886ns}      {1 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 0 > 1.329ns}
[11/09 21:40:16   1223s]   Leaf        0.886      209      0.830       0.863      0.118    9.091    {21 <= 0.532ns, 51 <= 0.709ns, 70 <= 0.797ns, 31 <= 0.842ns, 28 <= 0.886ns}    {1 <= 0.930ns, 0 <= 0.975ns, 1 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
[11/09 21:40:16   1223s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/09 21:40:16   1223s]   
[11/09 21:40:16   1223s]   
[11/09 21:40:16   1223s]   Clock DAG library cell distribution at end of CTS:
[11/09 21:40:16   1223s]   ==================================================
[11/09 21:40:16   1223s]   
[11/09 21:40:16   1223s]   -----------------------------------------
[11/09 21:40:16   1223s]   Name      Type        Inst     Inst Area 
[11/09 21:40:16   1223s]                         Count    (um^2)
[11/09 21:40:16   1223s]   -----------------------------------------
[11/09 21:40:16   1223s]   BUFX1     buffer       350      3841.600
[11/09 21:40:16   1223s]   INVX2     inverter       1         6.586
[11/09 21:40:16   1223s]   pad_in    logic          1     20988.000
[11/09 21:40:16   1223s]   -----------------------------------------
[11/09 21:40:16   1223s]   
[11/09 21:40:16   1223s]   Clock DAG hash at end of CTS: 1619242321609334156 14465699720100171355
[11/09 21:40:16   1223s]   CTS services accumulated run-time stats at end of CTS:
[11/09 21:40:16   1223s]     delay calculator: calls=48705, total_wall_time=1.002s, mean_wall_time=0.021ms
[11/09 21:40:16   1223s]     legalizer: calls=29736, total_wall_time=0.414s, mean_wall_time=0.014ms
[11/09 21:40:16   1223s]     steiner router: calls=32302, total_wall_time=1.822s, mean_wall_time=0.056ms
[11/09 21:40:16   1223s]   
[11/09 21:40:16   1223s]   Primary reporting skew groups summary at end of CTS:
[11/09 21:40:16   1223s]   ====================================================
[11/09 21:40:16   1223s]   
[11/09 21:40:16   1223s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/09 21:40:16   1223s]   Half-corner      Skew Group        Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[11/09 21:40:16   1223s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/09 21:40:16   1223s]   wc:setup.late    clk/constraint    4.309     5.174     0.864      0.221*         0.869           0.001           4.980        0.105     90.6% {4.899, 5.120}
[11/09 21:40:16   1223s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/09 21:40:16   1223s]   
[11/09 21:40:16   1223s]   
[11/09 21:40:16   1223s]   Skew group summary at end of CTS:
[11/09 21:40:16   1223s]   =================================
[11/09 21:40:16   1223s]   
[11/09 21:40:16   1223s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/09 21:40:16   1223s]   Half-corner      Skew Group        Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[11/09 21:40:16   1223s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/09 21:40:16   1223s]   wc:setup.late    clk/constraint    4.309     5.174     0.864      0.221*         0.869           0.001           4.980        0.105     90.6% {4.899, 5.120}
[11/09 21:40:16   1223s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/09 21:40:16   1223s]   
[11/09 21:40:16   1223s]   
[11/09 21:40:16   1223s]   Min/max skew group path pins for unmet skew targets:
[11/09 21:40:16   1223s]   ====================================================
[11/09 21:40:16   1223s]   
[11/09 21:40:16   1223s]   -------------------------------------------------------------------------------------
[11/09 21:40:16   1223s]   Half-corner      Skew Group        Min/Max    Delay    Pin
[11/09 21:40:16   1223s]   -------------------------------------------------------------------------------------
[11/09 21:40:16   1223s]   wc:setup.late    clk/constraint    Min        4.309    soc/soc_cpu_timer_reg[0]/CLK
[11/09 21:40:16   1223s]   wc:setup.late    clk/constraint    Max        5.174    soc/soc_cpu_cpuregs_reg_1/CLKB
[11/09 21:40:16   1223s]   -------------------------------------------------------------------------------------
[11/09 21:40:16   1223s]   
[11/09 21:40:16   1223s]   
[11/09 21:40:16   1223s]   Found a total of 33 clock tree pins with a slew violation.
[11/09 21:40:16   1223s]   
[11/09 21:40:16   1223s]   Slew violation summary across all clock trees - Top 10 violating pins:
[11/09 21:40:16   1223s]   ======================================================================
[11/09 21:40:16   1223s]   
[11/09 21:40:16   1223s]   Target and measured clock slews (in ns):
[11/09 21:40:16   1223s]   
[11/09 21:40:16   1223s]   -------------------------------------------------------------------------------------------------------
[11/09 21:40:16   1223s]   Half corner    Violation  Slew    Slew      Dont   Ideal  Target         Pin
[11/09 21:40:16   1223s]                  amount     target  achieved  touch  net?   source         
[11/09 21:40:16   1223s]                                               net?                         
[11/09 21:40:16   1223s]   -------------------------------------------------------------------------------------------------------
[11/09 21:40:16   1223s]   wc:setup.late    8.205    0.886    9.091    N      N      auto computed  soc/soc_memory_sram_1/CLK
[11/09 21:40:16   1223s]   wc:setup.late    8.061    0.886    8.947    N      N      auto computed  soc/soc_memory_sram_2/CLK
[11/09 21:40:16   1223s]   wc:setup.late    5.192    0.886    6.078    N      N      auto computed  soc/CTS_ccl_a_buf_00740/Z
[11/09 21:40:16   1223s]   wc:setup.late    5.189    0.886    6.075    N      N      auto computed  soc/CTS_ccl_a_buf_00739/Z
[11/09 21:40:16   1223s]   wc:setup.late    2.182    0.886    3.068    N      N      auto computed  soc/soc_cpu_cpuregs_reg_2/CLKA
[11/09 21:40:16   1223s]   wc:setup.late    1.990    0.886    2.876    N      N      auto computed  soc/soc_cpu_cpuregs_reg_1/CLKA
[11/09 21:40:16   1223s]   wc:setup.late    1.403    0.886    2.288    N      N      auto computed  soc/soc_cpu_cpuregs_reg_2/CLKB
[11/09 21:40:16   1223s]   wc:setup.late    1.378    0.886    2.264    N      N      auto computed  soc/soc_cpu_cpuregs_reg_1/CLKB
[11/09 21:40:16   1223s]   wc:setup.late    1.089    0.886    1.976    N      N      auto computed  soc/CTS_ccl_a_buf_00741/Z
[11/09 21:40:16   1223s]   wc:setup.late    1.066    0.886    1.952    N      N      auto computed  soc/CTS_cdb_buf_00975/Z
[11/09 21:40:16   1223s]   -------------------------------------------------------------------------------------------------------
[11/09 21:40:16   1223s]   
[11/09 21:40:16   1223s]   Target sources:
[11/09 21:40:16   1223s]   auto extracted - target was extracted from SDC.
[11/09 21:40:16   1223s]   auto computed - target was computed when balancing trees.
[11/09 21:40:16   1223s]   explicit - target is explicitly set via target_max_trans property.
[11/09 21:40:16   1223s]   pin explicit - target is explicitly set for this pin via pin_target_max_trans property.
[11/09 21:40:16   1223s]   liberty explicit - target is explicitly set via max_transition from liberty library.
[11/09 21:40:16   1223s]   
[11/09 21:40:16   1223s]   Found 0 pins on nets marked dont_touch that have slew violations.
[11/09 21:40:16   1223s]   Found 0 pins on nets marked dont_touch that do not have slew violations.
[11/09 21:40:16   1223s]   Found 0 pins on nets marked ideal_network that have slew violations.
[11/09 21:40:16   1223s]   Found 0 pins on nets marked ideal_network that do not have slew violations.
[11/09 21:40:16   1223s]   
[11/09 21:40:16   1223s]   
[11/09 21:40:16   1223s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/09 21:40:16   1223s] Synthesizing clock trees done.
[11/09 21:40:16   1223s] Tidy Up And Update Timing...
[11/09 21:40:16   1223s] External - Set all clocks to propagated mode...
[11/09 21:40:16   1223s] Innovus updating I/O latencies
[11/09 21:40:16   1224s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/09 21:40:16   1224s] #################################################################################
[11/09 21:40:16   1224s] # Design Stage: PreRoute
[11/09 21:40:16   1224s] # Design Name: soc_top
[11/09 21:40:16   1224s] # Design Mode: 180nm
[11/09 21:40:16   1224s] # Analysis Mode: MMMC Non-OCV 
[11/09 21:40:16   1224s] # Parasitics Mode: No SPEF/RCDB 
[11/09 21:40:16   1224s] # Signoff Settings: SI Off 
[11/09 21:40:16   1224s] #################################################################################
[11/09 21:40:17   1224s] Topological Sorting (REAL = 0:00:00.0, MEM = 4364.4M, InitMEM = 4364.4M)
[11/09 21:40:17   1224s] Start delay calculation (fullDC) (2 T). (MEM=4364.41)
[11/09 21:40:17   1224s] End AAE Lib Interpolated Model. (MEM=4376.02 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:40:17   1225s] Total number of fetched objects 15478
[11/09 21:40:17   1225s] Total number of fetched objects 15478
[11/09 21:40:17   1225s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[11/09 21:40:17   1225s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[11/09 21:40:17   1225s] End delay calculation. (MEM=4440.41 CPU=0:00:00.4 REAL=0:00:00.0)
[11/09 21:40:17   1225s] End delay calculation (fullDC). (MEM=4440.41 CPU=0:00:01.0 REAL=0:00:00.0)
[11/09 21:40:17   1225s] *** CDM Built up (cpu=0:00:01.5  real=0:00:01.0  mem= 4440.4M) ***
[11/09 21:40:17   1225s] Setting all clocks to propagated mode.
[11/09 21:40:17   1225s] External - Set all clocks to propagated mode done. (took cpu=0:00:02.5 real=0:00:01.6)
[11/09 21:40:17   1225s] Clock DAG stats after update timingGraph:
[11/09 21:40:17   1225s]   cell counts      : b=350, i=1, icg=0, dcg=0, l=1, total=352
[11/09 21:40:17   1225s]   sink counts      : regular=1206, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1206
[11/09 21:40:17   1225s]   misc counts      : r=1, pp=0
[11/09 21:40:17   1225s]   cell areas       : b=3841.600um^2, i=6.586um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=24836.186um^2
[11/09 21:40:17   1225s]   cell capacitance : b=0.403pF, i=0.002pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.425pF
[11/09 21:40:17   1225s]   sink capacitance : total=4.771pF, avg=0.004pF, sd=0.012pF, min=0.003pF, max=0.283pF
[11/09 21:40:17   1225s]   wire capacitance : top=0.000pF, trunk=2.178pF, leaf=2.704pF, total=4.882pF
[11/09 21:40:17   1225s]   wire lengths     : top=0.000um, trunk=12322.590um, leaf=14880.000um, total=27202.590um
[11/09 21:40:17   1225s]   hp wire lengths  : top=0.000um, trunk=12127.040um, leaf=10985.045um, total=23112.085um
[11/09 21:40:17   1225s] Clock DAG net violations after update timingGraph:
[11/09 21:40:17   1225s]   Remaining Transition : {count=9, worst=[8.205ns, 8.061ns, 2.182ns, 1.990ns, 1.403ns, 1.378ns, 0.091ns, 0.020ns, 0.007ns]} avg=2.593ns sd=3.248ns sum=23.336ns
[11/09 21:40:17   1225s]   Capacitance          : {count=1, worst=[1.020pF]} avg=1.020pF sd=0.000pF sum=1.020pF
[11/09 21:40:17   1225s] Clock DAG primary half-corner transition distribution after update timingGraph:
[11/09 21:40:17   1225s]   Trunk : target=0.886ns count=144 avg=0.383ns sd=0.216ns min=0.000ns max=0.906ns {104 <= 0.532ns, 26 <= 0.709ns, 8 <= 0.797ns, 3 <= 0.842ns, 2 <= 0.886ns} {1 <= 0.930ns, 0 <= 0.975ns, 0 <= 1.063ns, 0 <= 1.329ns, 0 > 1.329ns}
[11/09 21:40:17   1225s]   Leaf  : target=0.886ns count=209 avg=0.830ns sd=0.863ns min=0.118ns max=9.091ns {21 <= 0.532ns, 51 <= 0.709ns, 70 <= 0.797ns, 31 <= 0.842ns, 28 <= 0.886ns} {1 <= 0.930ns, 0 <= 0.975ns, 1 <= 1.063ns, 0 <= 1.329ns, 6 > 1.329ns}
[11/09 21:40:17   1225s] Clock DAG library cell distribution after update timingGraph {count}:
[11/09 21:40:17   1225s]    Bufs: BUFX1: 350 
[11/09 21:40:17   1225s]    Invs: INVX2: 1 
[11/09 21:40:17   1225s]  Logics: pad_in: 1 
[11/09 21:40:17   1225s] Clock DAG hash after update timingGraph: 1619242321609334156 14465699720100171355
[11/09 21:40:17   1225s] CTS services accumulated run-time stats after update timingGraph:
[11/09 21:40:17   1225s]   delay calculator: calls=48705, total_wall_time=1.002s, mean_wall_time=0.021ms
[11/09 21:40:17   1225s]   legalizer: calls=29736, total_wall_time=0.414s, mean_wall_time=0.014ms
[11/09 21:40:17   1225s]   steiner router: calls=32302, total_wall_time=1.822s, mean_wall_time=0.056ms
[11/09 21:40:17   1225s] Primary reporting skew groups after update timingGraph:
[11/09 21:40:17   1225s]   skew_group clk/constraint: insertion delay [min=4.309, max=5.174, avg=4.980, sd=0.105], skew [0.864 vs 0.221*], 90.6% {4.899, 5.120} (wid=0.902 ws=0.869) (gid=5.121 gs=0.969)
[11/09 21:40:17   1225s]       min path sink: soc/soc_cpu_timer_reg[0]/CLK
[11/09 21:40:17   1225s]       max path sink: soc/soc_cpu_cpuregs_reg_1/CLKB
[11/09 21:40:17   1225s] Skew group summary after update timingGraph:
[11/09 21:40:17   1225s]   skew_group clk/constraint: insertion delay [min=4.309, max=5.174, avg=4.980, sd=0.105], skew [0.864 vs 0.221*], 90.6% {4.899, 5.120} (wid=0.902 ws=0.869) (gid=5.121 gs=0.969)
[11/09 21:40:17   1225s] Logging CTS constraint violations...
[11/09 21:40:17   1225s]   Clock tree clk has 1 max_capacitance violation and 9 slew violations.
[11/09 21:40:17   1225s] **WARN: (IMPCCOPT-1033):	Did not meet the max_capacitance constraint of 0.000pF below the root driver for clock_tree clk at (42.000,884.295), in power domain auto-default. Achieved capacitance of 1.020pF.
[11/09 21:40:17   1225s] Type 'man IMPCCOPT-1033' for more detail.
[11/09 21:40:17   1225s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 2 slew violations below cell soc/CTS_ccl_a_buf_00740 (a lib_cell BUFX1) at (882.240,1042.400), in power domain auto-default with half corner wc:setup.late. The worst violation was at the pin soc/soc_memory_sram_1/CLK with a slew time target of 0.886ns. Achieved a slew time of 9.091ns.
[11/09 21:40:17   1225s] 
[11/09 21:40:17   1225s] Type 'man IMPCCOPT-1007' for more detail.
[11/09 21:40:17   1225s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 2 slew violations below cell soc/CTS_ccl_a_buf_00739 (a lib_cell BUFX1) at (811.120,489.680), in power domain auto-default with half corner wc:setup.late. The worst violation was at the pin soc/soc_memory_sram_2/CLK with a slew time target of 0.886ns. Achieved a slew time of 8.947ns.
[11/09 21:40:17   1225s] 
[11/09 21:40:17   1225s] Type 'man IMPCCOPT-1007' for more detail.
[11/09 21:40:17   1225s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 2 slew violations below cell soc/CTS_ccl_a_buf_00741 (a lib_cell BUFX1) at (400.080,956.160), in power domain auto-default with half corner wc:setup.late. The worst violation was at the pin soc/soc_cpu_cpuregs_reg_2/CLKA with a slew time target of 0.886ns. Achieved a slew time of 3.068ns.
[11/09 21:40:17   1225s] 
[11/09 21:40:17   1225s] Type 'man IMPCCOPT-1007' for more detail.
[11/09 21:40:17   1225s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 2 slew violations below cell soc/CTS_cdb_buf_00975 (a lib_cell BUFX1) at (383.280,724.880), in power domain auto-default with half corner wc:setup.late. The worst violation was at the pin soc/soc_cpu_cpuregs_reg_1/CLKA with a slew time target of 0.886ns. Achieved a slew time of 2.876ns.
[11/09 21:40:17   1225s] 
[11/09 21:40:17   1225s] Type 'man IMPCCOPT-1007' for more detail.
[11/09 21:40:17   1225s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 2 slew violations below cell soc/CTS_ccl_a_buf_00742 (a lib_cell BUFX1) at (431.440,795.440), in power domain auto-default with half corner wc:setup.late. The worst violation was at the pin soc/soc_cpu_cpuregs_reg_2/CLKB with a slew time target of 0.886ns. Achieved a slew time of 2.288ns.
[11/09 21:40:17   1225s] 
[11/09 21:40:17   1225s] Type 'man IMPCCOPT-1007' for more detail.
[11/09 21:40:17   1225s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 2 slew violations below cell soc/CTS_ccl_a_buf_00744 (a lib_cell BUFX1) at (431.440,568.080), in power domain auto-default with half corner wc:setup.late. The worst violation was at the pin soc/soc_cpu_cpuregs_reg_1/CLKB with a slew time target of 0.886ns. Achieved a slew time of 2.264ns.
[11/09 21:40:17   1225s] 
[11/09 21:40:17   1225s] Type 'man IMPCCOPT-1007' for more detail.
[11/09 21:40:17   1225s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 9 slew violations below cell soc/CTS_ccl_a_buf_00583 (a lib_cell BUFX1) at (939.360,560.240), in power domain auto-default with half corner wc:setup.late. The worst violation was at the pin soc/CTS_ccl_a_buf_00583/Z with a slew time target of 0.886ns. Achieved a slew time of 0.977ns.
[11/09 21:40:17   1225s] 
[11/09 21:40:17   1225s] Type 'man IMPCCOPT-1007' for more detail.
[11/09 21:40:17   1225s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 2 slew violations below cell soc/CTS_ccl_a_buf_00792 (a lib_cell BUFX1) at (538.960,885.600), in power domain auto-default with half corner wc:setup.late. The worst violation was at the pin soc/CTS_ccl_a_buf_00792/Z with a slew time target of 0.886ns. Achieved a slew time of 0.906ns.
[11/09 21:40:17   1225s] 
[11/09 21:40:17   1225s] Type 'man IMPCCOPT-1007' for more detail.
[11/09 21:40:17   1225s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 10 slew violations below cell soc/CTS_ccl_a_buf_00705 (a lib_cell BUFX1) at (964.560,775.840), in power domain auto-default with half corner wc:setup.late. The worst violation was at the pin soc/CTS_ccl_a_buf_00705/Z with a slew time target of 0.886ns. Achieved a slew time of 0.893ns.
[11/09 21:40:17   1225s] 
[11/09 21:40:17   1225s] Type 'man IMPCCOPT-1007' for more detail.
[11/09 21:40:17   1225s] **WARN: (IMPCCOPT-1023):	Did not meet the skew target of 0.221ns for skew group clk/constraint in half corner wc:setup.late. Achieved skew of 0.864ns.
[11/09 21:40:17   1225s] Type 'man IMPCCOPT-1023' for more detail.
[11/09 21:40:17   1225s] Logging CTS constraint violations done.
[11/09 21:40:17   1225s] Tidy Up And Update Timing done. (took cpu=0:00:02.5 real=0:00:01.7)
[11/09 21:40:17   1225s] Runtime done. (took cpu=0:00:33.0 real=0:00:24.8)
[11/09 21:40:17   1225s] Runtime Report Coverage % = 99.9
[11/09 21:40:17   1225s] Runtime Summary
[11/09 21:40:17   1225s] ===============
[11/09 21:40:17   1225s] Clock Runtime:  (61%) Core CTS          15.20 (Init 0.95, Construction 2.95, Implementation 9.13, eGRPC 0.63, PostConditioning 0.75, Other 0.79)
[11/09 21:40:17   1225s] Clock Runtime:  (25%) CTS services       6.23 (RefinePlace 1.35, EarlyGlobalClock 1.02, NanoRoute 3.29, ExtractRC 0.58, TimingAnalysis 0.00)
[11/09 21:40:17   1225s] Clock Runtime:  (13%) Other CTS          3.35 (Init 0.69, CongRepair/EGR-DP 1.03, TimingUpdate 1.63, Other 0.00)
[11/09 21:40:17   1225s] Clock Runtime: (100%) Total             24.79
[11/09 21:40:17   1225s] 
[11/09 21:40:17   1225s] 
[11/09 21:40:17   1225s] Runtime Summary:
[11/09 21:40:17   1225s] ================
[11/09 21:40:17   1225s] 
[11/09 21:40:17   1225s] ------------------------------------------------------------------------------------------------------------------
[11/09 21:40:17   1225s] wall   % time  children  called  name
[11/09 21:40:17   1225s] ------------------------------------------------------------------------------------------------------------------
[11/09 21:40:17   1225s] 24.81  100.00   24.81      0       
[11/09 21:40:17   1225s] 24.81  100.00   24.79      1     Runtime
[11/09 21:40:17   1225s]  0.12    0.50    0.12      1     CCOpt::Phase::Initialization
[11/09 21:40:17   1225s]  0.12    0.49    0.12      1       Check Prerequisites
[11/09 21:40:17   1225s]  0.12    0.49    0.00      1         Leaving CCOpt scope - CheckPlace
[11/09 21:40:17   1225s]  1.47    5.91    1.46      1     CCOpt::Phase::PreparingToBalance
[11/09 21:40:17   1225s]  0.00    0.00    0.00      1       Leaving CCOpt scope - Initializing power interface
[11/09 21:40:17   1225s]  0.57    2.30    0.00      1       Leaving CCOpt scope - optDesignGlobalRouteStep
[11/09 21:40:17   1225s]  0.07    0.28    0.04      1       Legalization setup
[11/09 21:40:17   1225s]  0.04    0.17    0.00      1         Leaving CCOpt scope - Initializing placement interface
[11/09 21:40:17   1225s]  0.82    3.30    0.00      1       Validating CTS configuration
[11/09 21:40:17   1225s]  0.00    0.00    0.00      1         Checking module port directions
[11/09 21:40:17   1225s]  0.00    0.01    0.00      1         Clock tree timing engine global stage delay update for wc:setup.late
[11/09 21:40:17   1225s]  0.00    0.00    0.00      1         Checking for illegal sizes of clock logic instances
[11/09 21:40:17   1225s]  0.06    0.24    0.05      1     Preparing To Balance
[11/09 21:40:17   1225s]  0.03    0.10    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[11/09 21:40:17   1225s]  0.02    0.09    0.00      1       Leaving CCOpt scope - Initializing placement interface
[11/09 21:40:17   1225s]  4.72   19.03    4.72      1     CCOpt::Phase::Construction
[11/09 21:40:17   1225s]  3.64   14.66    3.63      1       Stage::Clustering
[11/09 21:40:17   1225s]  2.21    8.89    2.17      1         Clustering
[11/09 21:40:17   1225s]  0.02    0.08    0.01      1           Initialize for clustering
[11/09 21:40:17   1225s]  0.01    0.06    0.00      1             Computing optimal clock node locations
[11/09 21:40:17   1225s]  1.49    6.02    0.00      1           Bottom-up phase
[11/09 21:40:17   1225s]  0.65    2.63    0.58      1           Legalizing clock trees
[11/09 21:40:17   1225s]  0.48    1.92    0.00      1             Leaving CCOpt scope - ClockRefiner
[11/09 21:40:17   1225s]  0.02    0.09    0.00      1             Leaving CCOpt scope - Cleaning up placement interface
[11/09 21:40:17   1225s]  0.02    0.10    0.00      1             Leaving CCOpt scope - Initializing placement interface
[11/09 21:40:17   1225s]  0.06    0.25    0.00      1             Clock tree timing engine global stage delay update for wc:setup.late
[11/09 21:40:17   1225s]  1.42    5.73    1.35      1         CongRepair After Initial Clustering
[11/09 21:40:17   1225s]  1.11    4.46    0.98      1           Leaving CCOpt scope - Early Global Route
[11/09 21:40:17   1225s]  0.46    1.85    0.00      1             Early Global Route - eGR only step
[11/09 21:40:17   1225s]  0.52    2.11    0.00      1             Congestion Repair
[11/09 21:40:17   1225s]  0.19    0.75    0.00      1           Leaving CCOpt scope - extractRC
[11/09 21:40:17   1225s]  0.05    0.21    0.00      1           Clock tree timing engine global stage delay update for wc:setup.late
[11/09 21:40:17   1225s]  0.86    3.45    0.86      1       Stage::DRV Fixing
[11/09 21:40:17   1225s]  0.72    2.90    0.00      1         Fixing clock tree slew time and max cap violations
[11/09 21:40:17   1225s]  0.14    0.54    0.00      1         Fixing clock tree slew time and max cap violations - detailed pass
[11/09 21:40:17   1225s]  0.23    0.92    0.23      1       Stage::Insertion Delay Reduction
[11/09 21:40:17   1225s]  0.02    0.07    0.00      1         Removing unnecessary root buffering
[11/09 21:40:17   1225s]  0.02    0.07    0.00      1         Removing unconstrained drivers
[11/09 21:40:17   1225s]  0.02    0.08    0.00      1         Reducing insertion delay 1
[11/09 21:40:17   1225s]  0.05    0.20    0.00      1         Removing longest path buffering
[11/09 21:40:17   1225s]  0.12    0.48    0.00      1         Reducing insertion delay 2
[11/09 21:40:17   1225s]  9.22   37.14    9.21      1     CCOpt::Phase::Implementation
[11/09 21:40:17   1225s]  1.56    6.28    1.55      1       Stage::Reducing Power
[11/09 21:40:17   1225s]  0.12    0.47    0.00      1         Improving clock tree routing
[11/09 21:40:17   1225s]  0.09    0.35    0.01      1         Reducing clock tree power 1
[11/09 21:40:17   1225s]  0.01    0.05    0.00      1           Legalizing clock trees
[11/09 21:40:17   1225s]  1.35    5.45    0.00      1         Reducing clock tree power 2
[11/09 21:40:17   1225s]  1.13    4.54    1.10      1       Stage::Balancing
[11/09 21:40:17   1225s]  0.90    3.61    0.88      1         Approximately balancing fragments step
[11/09 21:40:17   1225s]  0.10    0.40    0.00      1           Resolve constraints - Approximately balancing fragments
[11/09 21:40:17   1225s]  0.04    0.14    0.00      1           Estimate delay to be added in balancing - Approximately balancing fragments
[11/09 21:40:17   1225s]  0.02    0.09    0.00      1           Moving gates to improve sub-tree skew
[11/09 21:40:17   1225s]  0.16    0.65    0.00      1           Approximately balancing fragments bottom up
[11/09 21:40:17   1225s]  0.56    2.24    0.00      1           Approximately balancing fragments, wire and cell delays
[11/09 21:40:17   1225s]  0.04    0.15    0.00      1         Improving fragments clock skew
[11/09 21:40:17   1225s]  0.11    0.46    0.10      1         Approximately balancing step
[11/09 21:40:17   1225s]  0.06    0.25    0.00      1           Resolve constraints - Approximately balancing
[11/09 21:40:17   1225s]  0.03    0.14    0.00      1           Approximately balancing, wire and cell delays
[11/09 21:40:17   1225s]  0.02    0.09    0.00      1         Fixing clock tree overload
[11/09 21:40:17   1225s]  0.03    0.11    0.00      1         Approximately balancing paths
[11/09 21:40:17   1225s]  6.39   25.76    6.35      1       Stage::Polishing
[11/09 21:40:17   1225s]  0.05    0.21    0.00      1         Clock tree timing engine global stage delay update for wc:setup.late
[11/09 21:40:17   1225s]  0.06    0.26    0.00      1         Merging balancing drivers for power
[11/09 21:40:17   1225s]  0.03    0.11    0.00      1         Improving clock skew
[11/09 21:40:17   1225s]  3.19   12.84    3.12      1         Moving gates to reduce wire capacitance
[11/09 21:40:17   1225s]  0.04    0.15    0.00      2           Artificially removing short and long paths
[11/09 21:40:17   1225s]  0.32    1.29    0.03      1           Moving gates to reduce wire capacitance - iteration 1: WireCapReduction
[11/09 21:40:17   1225s]  0.03    0.13    0.00      1             Legalizing clock trees
[11/09 21:40:17   1225s]  1.28    5.15    0.01      1           Moving gates to reduce wire capacitance - iteration 1: MoveGates
[11/09 21:40:17   1225s]  0.01    0.06    0.00      1             Legalizing clock trees
[11/09 21:40:17   1225s]  0.38    1.53    0.03      1           Moving gates to reduce wire capacitance - iteration 2: WireCapReduction
[11/09 21:40:17   1225s]  0.03    0.14    0.00      1             Legalizing clock trees
[11/09 21:40:17   1225s]  1.11    4.46    0.01      1           Moving gates to reduce wire capacitance - iteration 2: MoveGates
[11/09 21:40:17   1225s]  0.01    0.06    0.00      1             Legalizing clock trees
[11/09 21:40:17   1225s]  0.00    0.01    0.00      1           Reverting Artificially removing short and long paths
[11/09 21:40:17   1225s]  0.12    0.47    0.03      1         Reducing clock tree power 3
[11/09 21:40:17   1225s]  0.01    0.04    0.00      1           Artificially removing short and long paths
[11/09 21:40:17   1225s]  0.01    0.06    0.00      1           Legalizing clock trees
[11/09 21:40:17   1225s]  0.00    0.01    0.00      1           Reverting Artificially removing short and long paths
[11/09 21:40:17   1225s]  0.03    0.11    0.00      1         Improving insertion delay
[11/09 21:40:17   1225s]  2.88   11.60    2.77      1         Wire Opt OverFix
[11/09 21:40:17   1225s]  2.62   10.57    2.59      1           Wire Reduction extra effort
[11/09 21:40:17   1225s]  0.01    0.04    0.00      1             Artificially removing short and long paths
[11/09 21:40:17   1225s]  0.06    0.25    0.00      1             Global shorten wires A0
[11/09 21:40:17   1225s]  2.06    8.29    0.00      2             Move For Wirelength - core
[11/09 21:40:17   1225s]  0.05    0.21    0.00      1             Global shorten wires A1
[11/09 21:40:17   1225s]  0.22    0.90    0.00      1             Global shorten wires B
[11/09 21:40:17   1225s]  0.18    0.72    0.00      1             Move For Wirelength - branch
[11/09 21:40:17   1225s]  0.00    0.01    0.00      1             Reverting Artificially removing short and long paths
[11/09 21:40:17   1225s]  0.15    0.60    0.15      1           Optimizing orientation
[11/09 21:40:17   1225s]  0.15    0.60    0.00      1             FlipOpt
[11/09 21:40:17   1225s]  0.14    0.55    0.12      1       Stage::Updating netlist
[11/09 21:40:17   1225s]  0.03    0.12    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[11/09 21:40:17   1225s]  0.09    0.36    0.00      1         Leaving CCOpt scope - ClockRefiner
[11/09 21:40:17   1225s]  1.72    6.93    1.58      1     CCOpt::Phase::eGRPC
[11/09 21:40:17   1225s]  0.49    1.99    0.44      1       Leaving CCOpt scope - Routing Tools
[11/09 21:40:17   1225s]  0.44    1.77    0.00      1         Early Global Route - eGR only step
[11/09 21:40:17   1225s]  0.19    0.78    0.00      1       Leaving CCOpt scope - extractRC
[11/09 21:40:17   1225s]  0.03    0.10    0.00      1       Leaving CCOpt scope - Initializing placement interface
[11/09 21:40:17   1225s]  0.06    0.22    0.06      1       Reset bufferability constraints
[11/09 21:40:17   1225s]  0.06    0.22    0.00      1         Clock tree timing engine global stage delay update for wc:setup.late
[11/09 21:40:17   1225s]  0.06    0.24    0.01      1       eGRPC Moving buffers
[11/09 21:40:17   1225s]  0.01    0.05    0.00      1         Violation analysis
[11/09 21:40:17   1225s]  0.16    0.65    0.01      1       eGRPC Initial Pass of Downsizing Clock Tree cells
[11/09 21:40:17   1225s]  0.01    0.03    0.00      1         Artificially removing long paths
[11/09 21:40:17   1225s]  0.00    0.01    0.00      1         Reverting Artificially removing long paths
[11/09 21:40:17   1225s]  0.04    0.16    0.00      1       eGRPC Fixing DRVs
[11/09 21:40:17   1225s]  0.02    0.07    0.00      1       Reconnecting optimized routes
[11/09 21:40:17   1225s]  0.02    0.07    0.00      1       Violation analysis
[11/09 21:40:17   1225s]  0.03    0.12    0.00      1       Moving clock insts towards fanout
[11/09 21:40:17   1225s]  0.00    0.00    0.00      1       Cloning clock nodes to reduce slew violations.
[11/09 21:40:17   1225s]  0.03    0.12    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[11/09 21:40:17   1225s]  0.46    1.83    0.00      1       Leaving CCOpt scope - ClockRefiner
[11/09 21:40:17   1225s]  4.68   18.86    4.61      1     CCOpt::Phase::Routing
[11/09 21:40:17   1225s]  4.35   17.52    4.25      1       Leaving CCOpt scope - Routing Tools
[11/09 21:40:17   1225s]  0.45    1.81    0.00      1         Early Global Route - eGR->Nr High Frequency step
[11/09 21:40:17   1225s]  3.29   13.24    0.00      1         NanoRoute
[11/09 21:40:17   1225s]  0.51    2.05    0.00      1         Route Remaining Unrouted Nets
[11/09 21:40:17   1225s]  0.19    0.78    0.00      1       Leaving CCOpt scope - extractRC
[11/09 21:40:17   1225s]  0.07    0.29    0.00      1       Clock tree timing engine global stage delay update for wc:setup.late
[11/09 21:40:17   1225s]  1.08    4.36    0.99      1     CCOpt::Phase::PostConditioning
[11/09 21:40:17   1225s]  0.03    0.13    0.00      1       Leaving CCOpt scope - Initializing placement interface
[11/09 21:40:17   1225s]  0.00    0.00    0.00      1       Reset bufferability constraints
[11/09 21:40:17   1225s]  0.06    0.26    0.00      1       PostConditioning Upsizing To Fix DRVs
[11/09 21:40:17   1225s]  0.22    0.89    0.00      1       Recomputing CTS skew targets
[11/09 21:40:17   1225s]  0.04    0.15    0.00      1       PostConditioning Fixing DRVs
[11/09 21:40:17   1225s]  0.14    0.57    0.00      1       Buffering to fix DRVs
[11/09 21:40:17   1225s]  0.04    0.16    0.00      1       PostConditioning Fixing Skew by cell sizing
[11/09 21:40:17   1225s]  0.03    0.11    0.00      1       Reconnecting optimized routes
[11/09 21:40:17   1225s]  0.03    0.13    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[11/09 21:40:17   1225s]  0.33    1.33    0.00      1       Leaving CCOpt scope - ClockRefiner
[11/09 21:40:17   1225s]  0.00    0.00    0.00      1       Update timing and DAG stats after post-conditioning
[11/09 21:40:17   1225s]  0.07    0.28    0.00      1       Clock tree timing engine global stage delay update for wc:setup.late
[11/09 21:40:17   1225s]  0.05    0.21    0.00      1     Post-balance tidy up or trial balance steps
[11/09 21:40:17   1225s]  1.68    6.75    1.63      1     Tidy Up And Update Timing
[11/09 21:40:17   1225s]  1.63    6.57    0.00      1       External - Set all clocks to propagated mode
[11/09 21:40:17   1225s] ------------------------------------------------------------------------------------------------------------------
[11/09 21:40:17   1225s] 
[11/09 21:40:17   1225s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[11/09 21:40:18   1225s] *** CTS #1 [finish] (ccopt_design #2) : cpu/real = 0:00:32.8/0:00:24.7 (1.3), totSession cpu/real = 0:20:26.0/2:21:09.9 (0.1), mem = 4411.7M
[11/09 21:40:18   1225s] 
[11/09 21:40:18   1225s] =============================================================================================
[11/09 21:40:18   1225s]  Step TAT Report : CTS #1 / ccopt_design #2                                     21.15-s110_1
[11/09 21:40:18   1225s] =============================================================================================
[11/09 21:40:18   1225s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/09 21:40:18   1225s] ---------------------------------------------------------------------------------------------
[11/09 21:40:18   1225s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 21:40:18   1225s] [ IncrReplace            ]      1   0:00:00.5  (   2.1 % )     0:00:00.5 /  0:00:00.7    1.3
[11/09 21:40:18   1225s] [ EarlyGlobalRoute       ]      5   0:00:02.2  (   9.0 % )     0:00:02.2 /  0:00:02.6    1.2
[11/09 21:40:18   1225s] [ DetailRoute            ]      1   0:00:02.2  (   8.8 % )     0:00:02.2 /  0:00:04.3    2.0
[11/09 21:40:18   1225s] [ ExtractRC              ]      3   0:00:00.6  (   2.3 % )     0:00:00.6 /  0:00:00.6    1.0
[11/09 21:40:18   1225s] [ FullDelayCalc          ]      1   0:00:00.9  (   3.5 % )     0:00:00.9 /  0:00:01.5    1.8
[11/09 21:40:18   1225s] [ MISC                   ]          0:00:18.4  (  74.4 % )     0:00:18.4 /  0:00:23.2    1.3
[11/09 21:40:18   1225s] ---------------------------------------------------------------------------------------------
[11/09 21:40:18   1225s]  CTS #1 TOTAL                       0:00:24.7  ( 100.0 % )     0:00:24.7 /  0:00:32.8    1.3
[11/09 21:40:18   1225s] ---------------------------------------------------------------------------------------------
[11/09 21:40:18   1225s] 
[11/09 21:40:18   1225s] Synthesizing clock trees with CCOpt done.
[11/09 21:40:18   1225s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[11/09 21:40:18   1225s] Type 'man IMPSP-9025' for more detail.
[11/09 21:40:18   1225s] Set place::cacheFPlanSiteMark to 0
[11/09 21:40:18   1225s] All LLGs are deleted
[11/09 21:40:18   1225s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:40:18   1225s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:40:18   1225s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:4411.7M, EPOCH TIME: 1731213618.005853
[11/09 21:40:18   1225s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:4411.7M, EPOCH TIME: 1731213618.005918
[11/09 21:40:18   1225s] Info: pop threads available for lower-level modules during optimization.
[11/09 21:40:18   1225s] 
[11/09 21:40:18   1225s] *** Summary of all messages that are not suppressed in this session:
[11/09 21:40:18   1225s] Severity  ID               Count  Summary                                  
[11/09 21:40:18   1225s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[11/09 21:40:18   1225s] WARNING   IMPCCOPT-1033        1  Did not meet the max_capacitance constra...
[11/09 21:40:18   1225s] WARNING   IMPCCOPT-1304        2  Net %s unexpectedly has no routing prese...
[11/09 21:40:18   1225s] WARNING   IMPCCOPT-2406       13  Clock halo disabled on instance '%s'. Cl...
[11/09 21:40:18   1225s] WARNING   IMPCCOPT-2171        6  Unable to get/extract RC parasitics for ...
[11/09 21:40:18   1225s] WARNING   IMPCCOPT-2169        6  Cannot extract parasitics for %s net '%s...
[11/09 21:40:18   1225s] WARNING   IMPCCOPT-1182        1  The clock_gating_cells property has no u...
[11/09 21:40:18   1225s] WARNING   IMPCCOPT-4313        1  %s cannot determine the drive strength o...
[11/09 21:40:18   1225s] WARNING   IMPCCOPT-2276        1  CCOpt/PRO found clock net '%s' is not ro...
[11/09 21:40:18   1225s] WARNING   IMPCCOPT-1007        9  Did not meet the max transition constrai...
[11/09 21:40:18   1225s] WARNING   IMPCCOPT-1023        1  Did not meet the skew target of %s       
[11/09 21:40:18   1225s] WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
[11/09 21:40:18   1225s] *** Message Summary: 44 warning(s), 0 error(s)
[11/09 21:40:18   1225s] 
[11/09 21:40:18   1225s] *** ccopt_design #2 [finish] : cpu/real = 0:00:33.0/0:00:24.9 (1.3), totSession cpu/real = 0:20:26.0/2:21:09.9 (0.1), mem = 4411.7M
[11/09 21:40:18   1225s] 
[11/09 21:40:18   1225s] =============================================================================================
[11/09 21:40:18   1225s]  Final TAT Report : ccopt_design #2                                             21.15-s110_1
[11/09 21:40:18   1225s] =============================================================================================
[11/09 21:40:18   1225s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/09 21:40:18   1225s] ---------------------------------------------------------------------------------------------
[11/09 21:40:18   1225s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 21:40:18   1225s] [ IncrReplace            ]      1   0:00:00.5  (   2.1 % )     0:00:00.5 /  0:00:00.7    1.3
[11/09 21:40:18   1225s] [ CTS                    ]      1   0:00:20.5  (  82.7 % )     0:00:24.7 /  0:00:32.8    1.3
[11/09 21:40:18   1225s] [ EarlyGlobalRoute       ]      5   0:00:02.2  (   8.9 % )     0:00:02.2 /  0:00:02.6    1.2
[11/09 21:40:18   1225s] [ ExtractRC              ]      3   0:00:00.6  (   2.3 % )     0:00:00.6 /  0:00:00.6    1.0
[11/09 21:40:18   1225s] [ FullDelayCalc          ]      1   0:00:00.9  (   3.4 % )     0:00:00.9 /  0:00:01.5    1.8
[11/09 21:40:18   1225s] [ MISC                   ]          0:00:00.2  (   0.6 % )     0:00:00.2 /  0:00:00.2    1.3
[11/09 21:40:18   1225s] ---------------------------------------------------------------------------------------------
[11/09 21:40:18   1225s]  ccopt_design #2 TOTAL              0:00:24.9  ( 100.0 % )     0:00:24.9 /  0:00:33.0    1.3
[11/09 21:40:18   1225s] ---------------------------------------------------------------------------------------------
[11/09 21:40:18   1225s] 
[11/09 21:40:18   1225s] <CMD> saveDesign DBS/soc_top-cts.enc
[11/09 21:40:18   1226s] #% Begin save design ... (date=11/09 21:40:18, mem=2288.3M)
[11/09 21:40:18   1226s] % Begin Save ccopt configuration ... (date=11/09 21:40:18, mem=2288.3M)
[11/09 21:40:18   1226s] % End Save ccopt configuration ... (date=11/09 21:40:18, total cpu=0:00:00.1, real=0:00:00.0, peak res=2288.8M, current mem=2288.8M)
[11/09 21:40:18   1226s] % Begin Save netlist data ... (date=11/09 21:40:18, mem=2288.9M)
[11/09 21:40:18   1226s] Writing Binary DB to DBS/soc_top-cts.enc.dat.tmp/vbin/soc_top.v.bin in multi-threaded mode...
[11/09 21:40:18   1226s] % End Save netlist data ... (date=11/09 21:40:18, total cpu=0:00:00.1, real=0:00:00.0, peak res=2289.6M, current mem=2289.6M)
[11/09 21:40:18   1226s] Saving symbol-table file ...
[11/09 21:40:18   1226s] Saving congestion map file DBS/soc_top-cts.enc.dat.tmp/soc_top.route.congmap.gz ...
[11/09 21:40:18   1226s] % Begin Save AAE data ... (date=11/09 21:40:18, mem=2289.6M)
[11/09 21:40:18   1226s] Saving AAE Data ...
[11/09 21:40:18   1226s] % End Save AAE data ... (date=11/09 21:40:18, total cpu=0:00:00.0, real=0:00:00.0, peak res=2289.6M, current mem=2289.6M)
[11/09 21:40:19   1226s] Saving preference file DBS/soc_top-cts.enc.dat.tmp/gui.pref.tcl ...
[11/09 21:40:19   1226s] Saving mode setting ...
[11/09 21:40:19   1226s] Saving global file ...
[11/09 21:40:19   1226s] % Begin Save floorplan data ... (date=11/09 21:40:19, mem=2289.9M)
[11/09 21:40:19   1226s] Saving floorplan file ...
[11/09 21:40:19   1226s] % End Save floorplan data ... (date=11/09 21:40:19, total cpu=0:00:00.1, real=0:00:00.0, peak res=2289.9M, current mem=2289.9M)
[11/09 21:40:19   1226s] Saving PG file DBS/soc_top-cts.enc.dat.tmp/soc_top.pg.gz, version#2, (Created by Innovus v21.15-s110_1 on Sat Nov  9 21:40:19 2024)
[11/09 21:40:20   1226s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=3200.2M) ***
[11/09 21:40:20   1226s] Saving Drc markers ...
[11/09 21:40:20   1226s] ... No Drc file written since there is no markers found.
[11/09 21:40:20   1226s] % Begin Save placement data ... (date=11/09 21:40:20, mem=2290.2M)
[11/09 21:40:20   1226s] ** Saving stdCellPlacement_binary (version# 2) ...
[11/09 21:40:20   1226s] Save Adaptive View Pruning View Names to Binary file
[11/09 21:40:20   1226s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=3203.2M) ***
[11/09 21:40:20   1226s] % End Save placement data ... (date=11/09 21:40:20, total cpu=0:00:00.1, real=0:00:00.0, peak res=2290.2M, current mem=2290.2M)
[11/09 21:40:20   1226s] % Begin Save routing data ... (date=11/09 21:40:20, mem=2290.2M)
[11/09 21:40:20   1226s] Saving route file ...
[11/09 21:40:20   1226s] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=3200.2M) ***
[11/09 21:40:20   1226s] % End Save routing data ... (date=11/09 21:40:20, total cpu=0:00:00.1, real=0:00:00.0, peak res=2290.3M, current mem=2290.3M)
[11/09 21:40:20   1226s] Saving property file DBS/soc_top-cts.enc.dat.tmp/soc_top.prop
[11/09 21:40:20   1226s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3203.2M) ***
[11/09 21:40:20   1226s] #Saving pin access data to file DBS/soc_top-cts.enc.dat.tmp/soc_top.apa ...
[11/09 21:40:20   1226s] #
[11/09 21:40:20   1226s] % Begin Save power constraints data ... (date=11/09 21:40:20, mem=2290.3M)
[11/09 21:40:21   1226s] % End Save power constraints data ... (date=11/09 21:40:20, total cpu=0:00:00.0, real=0:00:01.0, peak res=2290.3M, current mem=2290.3M)
[11/09 21:40:21   1227s] Generated self-contained design soc_top-cts.enc.dat.tmp
[11/09 21:40:22   1227s] #% End save design ... (date=11/09 21:40:22, total cpu=0:00:01.1, real=0:00:04.0, peak res=2290.3M, current mem=2289.3M)
[11/09 21:40:22   1227s] *** Message Summary: 0 warning(s), 0 error(s)
[11/09 21:40:22   1227s] 
[11/09 21:40:22   1227s] <CMD> setMultiCpuUsage -localCpu 2 -keepLicense true -acquireLicense 2
[11/09 21:40:22   1227s] Setting releaseMultiCpuLicenseMode to false.
[11/09 21:40:22   1227s] <CMD> setDesignMode -topRoutingLayer 4
[11/09 21:40:22   1227s] <CMD> setNanoRouteMode -routeWithTimingDriven true -routeTdrEffort 5 -routeWithSiDriven true -drouteFixAntenna true -routeInsertAntennaDiode true -routeAntennaCellName ANTENNA -routeInsertDiodeForClockNets true
[11/09 21:40:22   1227s] <CMD> routeDesign -globalDetail -wireOpt -viaOpt
[11/09 21:40:22   1227s] ### Time Record (routeDesign) is installed.
[11/09 21:40:22   1227s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2289.29 (MB), peak = 2417.79 (MB)
[11/09 21:40:22   1227s] AAE_INFO: Pre Route call back at the beginning of routeDesign
[11/09 21:40:22   1227s] #**INFO: setDesignMode -flowEffort standard
[11/09 21:40:22   1227s] #**INFO: setDesignMode -powerEffort none
[11/09 21:40:22   1227s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[11/09 21:40:22   1227s] #WARNING (NRIG-144) Cannot combine -viaOpt with -globalDetail option. The -viaOpt will be ignored.
[11/09 21:40:22   1227s] **INFO: User settings:
[11/09 21:40:22   1227s] setNanoRouteMode -drouteFixAntenna              true
[11/09 21:40:22   1227s] setNanoRouteMode -routeAntennaCellName          ANTENNA
[11/09 21:40:22   1227s] setNanoRouteMode -routeInsertAntennaDiode       true
[11/09 21:40:22   1227s] setNanoRouteMode -routeInsertDiodeForClockNets  true
[11/09 21:40:22   1227s] setNanoRouteMode -routeTdrEffort                5
[11/09 21:40:22   1227s] setNanoRouteMode -routeWithSiDriven             true
[11/09 21:40:22   1227s] setNanoRouteMode -routeWithTimingDriven         true
[11/09 21:40:22   1227s] setDesignMode -bottomRoutingLayer               2
[11/09 21:40:22   1227s] setDesignMode -process                          180
[11/09 21:40:22   1227s] setDesignMode -topRoutingLayer                  4
[11/09 21:40:22   1227s] setExtractRCMode -coupling_c_th                 3
[11/09 21:40:22   1227s] setExtractRCMode -engine                        preRoute
[11/09 21:40:22   1227s] setExtractRCMode -relative_c_th                 0.03
[11/09 21:40:22   1227s] setExtractRCMode -total_c_th                    5
[11/09 21:40:22   1227s] setDelayCalMode -ignoreNetLoad                  false
[11/09 21:40:22   1227s] setSIMode -separate_delta_delay_on_data         true
[11/09 21:40:22   1227s] 
[11/09 21:40:22   1227s] #wc has no qx tech file defined
[11/09 21:40:22   1227s] #No active RC corner or QRC tech file is missing.
[11/09 21:40:22   1227s] #**INFO: multi-cut via swapping will not be performed after routing.
[11/09 21:40:22   1227s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[11/09 21:40:22   1227s] OPERPROF: Starting checkPlace at level 1, MEM:3200.2M, EPOCH TIME: 1731213622.177026
[11/09 21:40:22   1227s] Processing tracks to init pin-track alignment.
[11/09 21:40:22   1227s] z: 2, totalTracks: 1
[11/09 21:40:22   1227s] z: 4, totalTracks: 1
[11/09 21:40:22   1227s] z: 6, totalTracks: 1
[11/09 21:40:22   1227s] #spOpts: N=180 hrOri=1 hrSnap=1 rpCkHalo=4 
[11/09 21:40:22   1227s] All LLGs are deleted
[11/09 21:40:22   1227s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:40:22   1227s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:40:22   1227s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3200.2M, EPOCH TIME: 1731213622.182900
[11/09 21:40:22   1227s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3200.2M, EPOCH TIME: 1731213622.182991
[11/09 21:40:22   1227s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3200.2M, EPOCH TIME: 1731213622.183426
[11/09 21:40:22   1227s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:40:22   1227s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:40:22   1227s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3232.2M, EPOCH TIME: 1731213622.184744
[11/09 21:40:22   1227s] Max number of tech site patterns supported in site array is 256.
[11/09 21:40:22   1227s] Core basic site is core7T
[11/09 21:40:22   1227s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3232.2M, EPOCH TIME: 1731213622.185298
[11/09 21:40:22   1227s] After signature check, allow fast init is false, keep pre-filter is true.
[11/09 21:40:22   1227s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[11/09 21:40:22   1227s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.002, REAL:0.001, MEM:3232.2M, EPOCH TIME: 1731213622.186596
[11/09 21:40:22   1227s] SiteArray: non-trimmed site array dimensions = 232 x 1911
[11/09 21:40:22   1227s] SiteArray: use 2,375,680 bytes
[11/09 21:40:22   1227s] SiteArray: current memory after site array memory allocation 3232.2M
[11/09 21:40:22   1227s] SiteArray: FP blocked sites are writable
[11/09 21:40:22   1227s] SiteArray: number of non floorplan blocked sites for llg default is 443352
[11/09 21:40:22   1227s] Atter site array init, number of instance map data is 0.
[11/09 21:40:22   1227s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.024, REAL:0.014, MEM:3216.2M, EPOCH TIME: 1731213622.198509
[11/09 21:40:22   1227s] 
[11/09 21:40:22   1227s]  Pre_CCE_Colorizing is not ON! (0:0:27:0)
[11/09 21:40:22   1227s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.028, REAL:0.018, MEM:3216.2M, EPOCH TIME: 1731213622.201190
[11/09 21:40:22   1227s] Begin checking placement ... (start mem=3200.2M, init mem=3216.2M)
[11/09 21:40:22   1227s] Begin checking exclusive groups violation ...
[11/09 21:40:22   1227s] There are 0 groups to check, max #box is 0, total #box is 0
[11/09 21:40:22   1227s] Finished checking exclusive groups violations. Found 0 Vio.
[11/09 21:40:22   1227s] 
[11/09 21:40:22   1227s] Running CheckPlace using 2 threads!...
[11/09 21:40:22   1227s] 
[11/09 21:40:22   1227s] ...checkPlace MT is done!
[11/09 21:40:22   1227s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:3216.2M, EPOCH TIME: 1731213622.281858
[11/09 21:40:22   1227s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.009, REAL:0.009, MEM:3216.2M, EPOCH TIME: 1731213622.290445
[11/09 21:40:22   1227s] *info: Placed = 15324          (Fixed = 355)
[11/09 21:40:22   1227s] *info: Unplaced = 0           
[11/09 21:40:22   1227s] Placement Density:46.57%(248001/532569)
[11/09 21:40:22   1227s] Placement Density (including fixed std cells):46.57%(248001/532569)
[11/09 21:40:22   1227s] All LLGs are deleted
[11/09 21:40:22   1227s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:15483).
[11/09 21:40:22   1227s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:40:22   1227s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3216.2M, EPOCH TIME: 1731213622.296945
[11/09 21:40:22   1227s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3216.2M, EPOCH TIME: 1731213622.297053
[11/09 21:40:22   1227s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:40:22   1227s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:40:22   1227s] Finished checkPlace (total: cpu=0:00:00.2, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=3216.2M)
[11/09 21:40:22   1227s] OPERPROF: Finished checkPlace at level 1, CPU:0.177, REAL:0.120, MEM:3216.2M, EPOCH TIME: 1731213622.297372
[11/09 21:40:22   1227s] 
[11/09 21:40:22   1227s] changeUseClockNetStatus Option :  -noFixedNetWires 
[11/09 21:40:22   1227s] *** Changed status on (352) nets in Clock.
[11/09 21:40:22   1227s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=3216.2M) ***
[11/09 21:40:22   1227s] 
[11/09 21:40:22   1227s] globalDetailRoute
[11/09 21:40:22   1227s] 
[11/09 21:40:22   1227s] #Start globalDetailRoute on Sat Nov  9 21:40:22 2024
[11/09 21:40:22   1227s] #
[11/09 21:40:22   1227s] ### Time Record (globalDetailRoute) is installed.
[11/09 21:40:22   1227s] ### Time Record (Pre Callback) is installed.
[11/09 21:40:22   1227s] ### Time Record (Pre Callback) is uninstalled.
[11/09 21:40:22   1227s] ### Time Record (DB Import) is installed.
[11/09 21:40:22   1227s] ### Time Record (Timing Data Generation) is installed.
[11/09 21:40:22   1227s] #Generating timing data, please wait...
[11/09 21:40:22   1227s] #15474 total nets, 15459 already routed, 15459 will ignore in trialRoute
[11/09 21:40:22   1227s] ### run_trial_route starts on Sat Nov  9 21:40:22 2024 with memory = 2289.30 (MB), peak = 2417.79 (MB)
[11/09 21:40:22   1227s] ### run_trial_route cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.4 GB --1.01 [2]--
[11/09 21:40:22   1227s] ### dump_timing_file starts on Sat Nov  9 21:40:22 2024 with memory = 2299.48 (MB), peak = 2417.79 (MB)
[11/09 21:40:22   1227s] ### extractRC starts on Sat Nov  9 21:40:22 2024 with memory = 2299.48 (MB), peak = 2417.79 (MB)
[11/09 21:40:22   1227s] {RT wc 0 4 4 0}
[11/09 21:40:22   1227s] ### extractRC cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.4 GB --1.00 [2]--
[11/09 21:40:22   1227s] #Dump tif for version 2.1
[11/09 21:40:23   1228s] End AAE Lib Interpolated Model. (MEM=3236.43 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:40:24   1230s] Total number of fetched objects 15478
[11/09 21:40:24   1230s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[11/09 21:40:24   1230s] End delay calculation. (MEM=3299.82 CPU=0:00:01.7 REAL=0:00:01.0)
[11/09 21:40:25   1231s] #Generating timing data took: cpu time = 00:00:04, elapsed time = 00:00:03, memory = 2283.11 (MB), peak = 2417.79 (MB)
[11/09 21:40:25   1231s] ### dump_timing_file cpu:00:00:04, real:00:00:03, mem:2.2 GB, peak:2.4 GB --1.39 [2]--
[11/09 21:40:25   1231s] #Done generating timing data.
[11/09 21:40:25   1231s] ### Time Record (Timing Data Generation) is uninstalled.
[11/09 21:40:25   1231s] #WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
[11/09 21:40:25   1231s] ### Net info: total nets: 15622
[11/09 21:40:25   1231s] ### Net info: dirty nets: 39
[11/09 21:40:25   1231s] ### Net info: marked as disconnected nets: 0
[11/09 21:40:25   1231s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[11/09 21:40:25   1231s] #WARNING (NRDB-665) NET clk has a detail routed segment whose one end ( -0.00050 -0.00050 ) is outside of design boundary ( 0.00000 0.00000 1696.72000 1536.56000 ).
[11/09 21:40:25   1231s] #WARNING (NRDB-856)   around ( 42.00050 884.29500 ) of NET clk on LAYER METAL6 is off X minimum feature grid (0.00500).
[11/09 21:40:25   1231s] #WARNING (NRDB-856)   around ( 42.00050 884.29500 ) of NET clk on LAYER METAL5 is off X minimum feature grid (0.00500).
[11/09 21:40:25   1231s] #WARNING (NRDB-856)   around ( 42.00050 884.29500 ) of NET clk on LAYER METAL4 is off X minimum feature grid (0.00500).
[11/09 21:40:25   1231s] #num needed restored net=0
[11/09 21:40:25   1231s] #need_extraction net=0 (total=15622)
[11/09 21:40:25   1231s] ### Net info: fully routed nets: 353
[11/09 21:40:25   1231s] ### Net info: trivial (< 2 pins) nets: 148
[11/09 21:40:25   1231s] ### Net info: unrouted nets: 15121
[11/09 21:40:25   1231s] ### Net info: re-extraction nets: 0
[11/09 21:40:25   1231s] ### Net info: ignored nets: 0
[11/09 21:40:25   1231s] ### Net info: skip routing nets: 0
[11/09 21:40:25   1231s] #Start reading timing information from file .timing_file_4732.tif.gz ...
[11/09 21:40:25   1231s] #Read in timing information for 16 ports, 15346 instances from timing file .timing_file_4732.tif.gz.
[11/09 21:40:25   1231s] ### import design signature (167): route=1390894086 fixed_route=1443807067 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1011288431 dirty_area=0 del_dirty_area=0 cell=98960127 placement=1539742509 pin_access=506074052 inst_pattern=1
[11/09 21:40:25   1231s] ### Time Record (DB Import) is uninstalled.
[11/09 21:40:25   1231s] #NanoRoute Version 21.15-s110_1 NR220912-2004/21_15-UB
[11/09 21:40:25   1231s] #RTESIG:78da95d2c16ac3300c06e09df714c2ed2183b6b39438b68f1df49a8dd2f55ab2c64d03a9
[11/09 21:40:25   1231s] #       03b173d8dbcf301874b4363deb43bf90349bef375b60842b144b87c80f08d596886ba425
[11/09 21:40:25   1231s] #       715ebc121e42e9f38d3dcfe6ef1f3bd20a4e75ef0c645fc3d02fa0f9b6f5a53b42634ef5
[11/09 21:40:25   1231s] #       d47b70c6fbceb62fbfbc101a38649df5a635e3022667c67fa4cc35f871fa6b78832092ba
[11/09 21:40:25   1231s] #       32f150c4227f880bfe0817babc5ec1ad894b29d2484a096c5ded3655b56690393f86e21d
[11/09 21:40:25   1231s] #       aa11d8b96bcf09a7140173beb64d3d36c11a3b5deec91c981dac8929e24aa6ae134cf282
[11/09 21:40:25   1231s] #       145e2b6d0a02117f16422580c577104c99ce8acefcf4031406f31b
[11/09 21:40:25   1231s] #
[11/09 21:40:25   1231s] ### Time Record (Data Preparation) is installed.
[11/09 21:40:25   1231s] #RTESIG:78da95d2c16ac3300c06e09dfb14c2ed2183b6b39438b18f1df49a8dd2ed5ab2c54d03a9
[11/09 21:40:25   1231s] #       03b673d8dbcf6c30e8686d7ad687f5cbd27cf1bedd01235ca35839447e40a877445c21ad
[11/09 21:40:25   1231s] #       88f3e289f0104a6fcf6c365fbcbcee4949383683d3907d8ce3b084f6cb34e7fe135a7d6c
[11/09 21:40:25   1231s] #       a6c183d3def7a67bfce58550c021eb8dd79db64b989cb6ff48992bf076fa7bf00a412479
[11/09 21:40:25   1231s] #       61e24d118bfc2e2ef83d5ca8f2f20bae252e2b9146555501dbd4fb6d5d6f1864cedb50bc
[11/09 21:40:25   1231s] #       4115023bf5dd29e1a42460ce37a66d6c1bac36d3f996cc8199d1e8a8522480fd0c126f4c
[11/09 21:40:25   1231s] #       5c56a93506935c35851b4c9b8240c4af8a5086e089cc28cb74af68e6876f1a84ffd0
[11/09 21:40:25   1231s] #
[11/09 21:40:25   1231s] ### Time Record (Data Preparation) is uninstalled.
[11/09 21:40:25   1231s] ### Time Record (Global Routing) is installed.
[11/09 21:40:25   1231s] ### Time Record (Global Routing) is uninstalled.
[11/09 21:40:25   1231s] #Total number of trivial nets (e.g. < 2 pins) = 164 (skipped).
[11/09 21:40:25   1231s] #Total number of routable nets = 15458.
[11/09 21:40:25   1231s] #Total number of nets in the design = 15622.
[11/09 21:40:25   1231s] #15144 routable nets do not have any wires.
[11/09 21:40:25   1231s] #314 routable nets have routed wires.
[11/09 21:40:25   1231s] #15144 nets will be global routed.
[11/09 21:40:25   1231s] #38 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[11/09 21:40:25   1231s] #314 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[11/09 21:40:25   1231s] #Using multithreading with 2 threads.
[11/09 21:40:25   1231s] ### Time Record (Data Preparation) is installed.
[11/09 21:40:25   1231s] #Start routing data preparation on Sat Nov  9 21:40:25 2024
[11/09 21:40:25   1231s] #
[11/09 21:40:25   1231s] #Minimum voltage of a net in the design = 0.000.
[11/09 21:40:25   1231s] #Maximum voltage of a net in the design = 1.980.
[11/09 21:40:25   1231s] #Voltage range [0.000 - 1.980] has 15620 nets.
[11/09 21:40:25   1231s] #Voltage range [1.620 - 1.980] has 1 net.
[11/09 21:40:25   1231s] #Voltage range [0.000 - 0.000] has 1 net.
[11/09 21:40:25   1231s] #Build and mark too close pins for the same net.
[11/09 21:40:25   1231s] ### Time Record (Cell Pin Access) is installed.
[11/09 21:40:25   1231s] #Rebuild pin access data for design.
[11/09 21:40:25   1231s] #Initial pin access analysis.
[11/09 21:40:25   1232s] #Detail pin access analysis.
[11/09 21:40:25   1232s] ### Time Record (Cell Pin Access) is uninstalled.
[11/09 21:40:25   1232s] # METAL1       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.48500
[11/09 21:40:25   1232s] # METAL2       V   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
[11/09 21:40:25   1232s] # METAL3       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
[11/09 21:40:25   1232s] # METAL4       V   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
[11/09 21:40:25   1232s] # METAL5       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
[11/09 21:40:25   1232s] # METAL6       V   Track-Pitch = 1.12000    Line-2-Via Pitch = 0.95000
[11/09 21:40:25   1232s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2290.60 (MB), peak = 2417.79 (MB)
[11/09 21:40:25   1232s] #Regenerating Ggrids automatically.
[11/09 21:40:25   1232s] #Auto generating G-grids with size=20 tracks, using layer METAL2's pitch = 0.56000.
[11/09 21:40:25   1232s] #Using automatically generated G-grids.
[11/09 21:40:25   1232s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[11/09 21:40:26   1232s] #Done routing data preparation.
[11/09 21:40:26   1232s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2292.40 (MB), peak = 2417.79 (MB)
[11/09 21:40:26   1232s] #
[11/09 21:40:26   1232s] #Finished routing data preparation on Sat Nov  9 21:40:26 2024
[11/09 21:40:26   1232s] #
[11/09 21:40:26   1232s] #Cpu time = 00:00:00
[11/09 21:40:26   1232s] #Elapsed time = 00:00:00
[11/09 21:40:26   1232s] #Increased memory = 5.52 (MB)
[11/09 21:40:26   1232s] #Total memory = 2292.40 (MB)
[11/09 21:40:26   1232s] #Peak memory = 2417.79 (MB)
[11/09 21:40:26   1232s] #
[11/09 21:40:26   1232s] ### Time Record (Data Preparation) is uninstalled.
[11/09 21:40:26   1232s] ### Time Record (Global Routing) is installed.
[11/09 21:40:26   1232s] #
[11/09 21:40:26   1232s] #Start global routing on Sat Nov  9 21:40:26 2024
[11/09 21:40:26   1232s] #
[11/09 21:40:26   1232s] #
[11/09 21:40:26   1232s] #Start global routing initialization on Sat Nov  9 21:40:26 2024
[11/09 21:40:26   1232s] #
[11/09 21:40:26   1232s] #Number of eco nets is 39
[11/09 21:40:26   1232s] #
[11/09 21:40:26   1232s] #Start global routing data preparation on Sat Nov  9 21:40:26 2024
[11/09 21:40:26   1232s] #
[11/09 21:40:26   1232s] ### build_merged_routing_blockage_rect_list starts on Sat Nov  9 21:40:26 2024 with memory = 2292.40 (MB), peak = 2417.79 (MB)
[11/09 21:40:26   1232s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.4 GB --1.00 [2]--
[11/09 21:40:26   1232s] #Start routing resource analysis on Sat Nov  9 21:40:26 2024
[11/09 21:40:26   1232s] #
[11/09 21:40:26   1232s] ### init_is_bin_blocked starts on Sat Nov  9 21:40:26 2024 with memory = 2292.53 (MB), peak = 2417.79 (MB)
[11/09 21:40:26   1232s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.4 GB --1.00 [2]--
[11/09 21:40:26   1232s] ### PDHT_Row_Thread::compute_flow_cap starts on Sat Nov  9 21:40:26 2024 with memory = 2293.77 (MB), peak = 2417.79 (MB)
[11/09 21:40:26   1232s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.4 GB --1.98 [2]--
[11/09 21:40:26   1232s] ### adjust_flow_cap starts on Sat Nov  9 21:40:26 2024 with memory = 2293.90 (MB), peak = 2417.79 (MB)
[11/09 21:40:26   1232s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.4 GB --1.21 [2]--
[11/09 21:40:26   1232s] ### adjust_flow_per_partial_route_obs starts on Sat Nov  9 21:40:26 2024 with memory = 2293.90 (MB), peak = 2417.79 (MB)
[11/09 21:40:26   1232s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.4 GB --1.00 [2]--
[11/09 21:40:26   1232s] ### set_via_blocked starts on Sat Nov  9 21:40:26 2024 with memory = 2293.90 (MB), peak = 2417.79 (MB)
[11/09 21:40:26   1232s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.4 GB --1.28 [2]--
[11/09 21:40:26   1232s] ### copy_flow starts on Sat Nov  9 21:40:26 2024 with memory = 2293.90 (MB), peak = 2417.79 (MB)
[11/09 21:40:26   1232s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.4 GB --1.50 [2]--
[11/09 21:40:26   1232s] #Routing resource analysis is done on Sat Nov  9 21:40:26 2024
[11/09 21:40:26   1232s] #
[11/09 21:40:26   1232s] ### report_flow_cap starts on Sat Nov  9 21:40:26 2024 with memory = 2293.86 (MB), peak = 2417.79 (MB)
[11/09 21:40:26   1232s] #  Resource Analysis:
[11/09 21:40:26   1232s] #
[11/09 21:40:26   1232s] #               Routing  #Avail      #Track     #Total     %Gcell
[11/09 21:40:26   1232s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[11/09 21:40:26   1232s] #  --------------------------------------------------------------
[11/09 21:40:26   1232s] #  METAL2         V         820        2209       20687    65.16%
[11/09 21:40:26   1232s] #  METAL3         H        1123        1620       20687    53.38%
[11/09 21:40:26   1232s] #  METAL4         V         984        2045       20687    62.97%
[11/09 21:40:26   1232s] #  --------------------------------------------------------------
[11/09 21:40:26   1232s] #  Total                   2928      66.49%       62061    60.50%
[11/09 21:40:26   1232s] #
[11/09 21:40:26   1232s] #
[11/09 21:40:26   1232s] #
[11/09 21:40:26   1232s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.4 GB --1.06 [2]--
[11/09 21:40:26   1232s] ### analyze_m2_tracks starts on Sat Nov  9 21:40:26 2024 with memory = 2293.86 (MB), peak = 2417.79 (MB)
[11/09 21:40:26   1232s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.4 GB --0.98 [2]--
[11/09 21:40:26   1232s] ### report_initial_resource starts on Sat Nov  9 21:40:26 2024 with memory = 2293.86 (MB), peak = 2417.79 (MB)
[11/09 21:40:26   1232s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.4 GB --1.00 [2]--
[11/09 21:40:26   1232s] ### mark_pg_pins_accessibility starts on Sat Nov  9 21:40:26 2024 with memory = 2293.86 (MB), peak = 2417.79 (MB)
[11/09 21:40:26   1232s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.4 GB --1.00 [2]--
[11/09 21:40:26   1232s] ### set_net_region starts on Sat Nov  9 21:40:26 2024 with memory = 2293.86 (MB), peak = 2417.79 (MB)
[11/09 21:40:26   1232s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.4 GB --0.99 [2]--
[11/09 21:40:26   1232s] #
[11/09 21:40:26   1232s] #Global routing data preparation is done on Sat Nov  9 21:40:26 2024
[11/09 21:40:26   1232s] #
[11/09 21:40:26   1232s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2293.86 (MB), peak = 2417.79 (MB)
[11/09 21:40:26   1232s] #
[11/09 21:40:26   1232s] ### prepare_level starts on Sat Nov  9 21:40:26 2024 with memory = 2293.86 (MB), peak = 2417.79 (MB)
[11/09 21:40:26   1232s] ### init level 1 starts on Sat Nov  9 21:40:26 2024 with memory = 2293.86 (MB), peak = 2417.79 (MB)
[11/09 21:40:26   1232s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.4 GB --1.00 [2]--
[11/09 21:40:26   1232s] ### Level 1 hgrid = 151 X 137
[11/09 21:40:26   1232s] ### prepare_level_flow starts on Sat Nov  9 21:40:26 2024 with memory = 2293.86 (MB), peak = 2417.79 (MB)
[11/09 21:40:26   1232s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.4 GB --0.99 [2]--
[11/09 21:40:26   1232s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.4 GB --1.00 [2]--
[11/09 21:40:26   1232s] #
[11/09 21:40:26   1232s] #Global routing initialization is done on Sat Nov  9 21:40:26 2024
[11/09 21:40:26   1232s] #
[11/09 21:40:26   1232s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2293.86 (MB), peak = 2417.79 (MB)
[11/09 21:40:26   1232s] #
[11/09 21:40:26   1232s] #start global routing iteration 1...
[11/09 21:40:26   1232s] ### init_flow_edge starts on Sat Nov  9 21:40:26 2024 with memory = 2293.86 (MB), peak = 2417.79 (MB)
[11/09 21:40:26   1232s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.4 GB --1.21 [2]--
[11/09 21:40:26   1232s] ### routing at level 1 (topmost level) iter 0
[11/09 21:40:27   1234s] ### measure_qor starts on Sat Nov  9 21:40:27 2024 with memory = 2318.24 (MB), peak = 2417.79 (MB)
[11/09 21:40:27   1234s] ### measure_congestion starts on Sat Nov  9 21:40:27 2024 with memory = 2318.24 (MB), peak = 2417.79 (MB)
[11/09 21:40:27   1234s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.4 GB --1.00 [2]--
[11/09 21:40:27   1234s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.4 GB --1.81 [2]--
[11/09 21:40:27   1234s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2309.44 (MB), peak = 2417.79 (MB)
[11/09 21:40:27   1234s] #
[11/09 21:40:27   1234s] #start global routing iteration 2...
[11/09 21:40:27   1234s] ### routing at level 1 (topmost level) iter 1
[11/09 21:40:29   1236s] ### measure_qor starts on Sat Nov  9 21:40:29 2024 with memory = 2315.37 (MB), peak = 2417.79 (MB)
[11/09 21:40:29   1236s] ### measure_congestion starts on Sat Nov  9 21:40:29 2024 with memory = 2315.37 (MB), peak = 2417.79 (MB)
[11/09 21:40:29   1236s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.4 GB --1.00 [2]--
[11/09 21:40:29   1236s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.4 GB --1.82 [2]--
[11/09 21:40:29   1236s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2314.07 (MB), peak = 2417.79 (MB)
[11/09 21:40:29   1236s] #
[11/09 21:40:29   1236s] #start global routing iteration 3...
[11/09 21:40:29   1236s] ### routing at level 1 (topmost level) iter 2
[11/09 21:40:32   1238s] ### measure_qor starts on Sat Nov  9 21:40:32 2024 with memory = 2315.63 (MB), peak = 2417.79 (MB)
[11/09 21:40:32   1238s] ### measure_congestion starts on Sat Nov  9 21:40:32 2024 with memory = 2315.63 (MB), peak = 2417.79 (MB)
[11/09 21:40:32   1238s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.4 GB --0.99 [2]--
[11/09 21:40:32   1238s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.4 GB --1.82 [2]--
[11/09 21:40:32   1238s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2314.81 (MB), peak = 2417.79 (MB)
[11/09 21:40:32   1238s] #
[11/09 21:40:32   1238s] #start global routing iteration 4...
[11/09 21:40:32   1238s] ### routing at level 1 (topmost level) iter 3
[11/09 21:40:34   1240s] ### measure_qor starts on Sat Nov  9 21:40:34 2024 with memory = 2315.72 (MB), peak = 2417.79 (MB)
[11/09 21:40:34   1240s] ### measure_congestion starts on Sat Nov  9 21:40:34 2024 with memory = 2315.72 (MB), peak = 2417.79 (MB)
[11/09 21:40:34   1240s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.4 GB --0.99 [2]--
[11/09 21:40:34   1240s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.4 GB --1.86 [2]--
[11/09 21:40:34   1240s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2314.66 (MB), peak = 2417.79 (MB)
[11/09 21:40:34   1240s] #
[11/09 21:40:34   1240s] ### route_end starts on Sat Nov  9 21:40:34 2024 with memory = 2314.66 (MB), peak = 2417.79 (MB)
[11/09 21:40:34   1240s] #
[11/09 21:40:34   1240s] #Total number of trivial nets (e.g. < 2 pins) = 164 (skipped).
[11/09 21:40:34   1240s] #Total number of routable nets = 15458.
[11/09 21:40:34   1240s] #Total number of nets in the design = 15622.
[11/09 21:40:34   1240s] #
[11/09 21:40:34   1240s] #15458 routable nets have routed wires.
[11/09 21:40:34   1240s] #38 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[11/09 21:40:34   1240s] #314 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[11/09 21:40:34   1240s] #
[11/09 21:40:34   1240s] #Routed nets constraints summary:
[11/09 21:40:34   1240s] #------------------------------------------
[11/09 21:40:34   1240s] #        Rules   Pref Layer   Unconstrained  
[11/09 21:40:34   1240s] #------------------------------------------
[11/09 21:40:34   1240s] #      Default           38           15106  
[11/09 21:40:34   1240s] #------------------------------------------
[11/09 21:40:34   1240s] #        Total           38           15106  
[11/09 21:40:34   1240s] #------------------------------------------
[11/09 21:40:34   1240s] #
[11/09 21:40:34   1240s] #Routing constraints summary of the whole design:
[11/09 21:40:34   1240s] #------------------------------------------
[11/09 21:40:34   1240s] #        Rules   Pref Layer   Unconstrained  
[11/09 21:40:34   1240s] #------------------------------------------
[11/09 21:40:34   1240s] #      Default          352           15106  
[11/09 21:40:34   1240s] #------------------------------------------
[11/09 21:40:34   1240s] #        Total          352           15106  
[11/09 21:40:34   1240s] #------------------------------------------
[11/09 21:40:34   1240s] #
[11/09 21:40:34   1240s] ### adjust_flow_per_partial_route_obs starts on Sat Nov  9 21:40:34 2024 with memory = 2314.66 (MB), peak = 2417.79 (MB)
[11/09 21:40:34   1240s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.4 GB --1.05 [2]--
[11/09 21:40:34   1240s] ### cal_base_flow starts on Sat Nov  9 21:40:34 2024 with memory = 2314.66 (MB), peak = 2417.79 (MB)
[11/09 21:40:34   1240s] ### init_flow_edge starts on Sat Nov  9 21:40:34 2024 with memory = 2314.66 (MB), peak = 2417.79 (MB)
[11/09 21:40:34   1240s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.4 GB --1.16 [2]--
[11/09 21:40:34   1240s] ### cal_flow starts on Sat Nov  9 21:40:34 2024 with memory = 2314.66 (MB), peak = 2417.79 (MB)
[11/09 21:40:34   1240s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.4 GB --1.00 [2]--
[11/09 21:40:34   1240s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.4 GB --1.01 [2]--
[11/09 21:40:34   1240s] ### report_overcon starts on Sat Nov  9 21:40:34 2024 with memory = 2314.66 (MB), peak = 2417.79 (MB)
[11/09 21:40:34   1240s] #
[11/09 21:40:34   1240s] #  Congestion Analysis: (blocked Gcells are excluded)
[11/09 21:40:34   1240s] #
[11/09 21:40:34   1240s] #                 OverCon       OverCon       OverCon       OverCon          
[11/09 21:40:34   1240s] #                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
[11/09 21:40:34   1240s] #     Layer         (1-2)         (3-5)         (6-8)        (9-11)   OverCon  Flow/Cap
[11/09 21:40:34   1240s] #  ----------------------------------------------------------------------------------------
[11/09 21:40:34   1240s] #  METAL2      288(3.95%)    153(2.10%)     19(0.26%)      3(0.04%)   (6.35%)     0.45  
[11/09 21:40:34   1240s] #  METAL3      115(1.15%)      7(0.07%)      0(0.00%)      0(0.00%)   (1.22%)     0.36  
[11/09 21:40:34   1240s] #  METAL4        5(0.06%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.06%)     0.24  
[11/09 21:40:34   1240s] #  ----------------------------------------------------------------------------------------
[11/09 21:40:34   1240s] #     Total    408(1.63%)    160(0.64%)     19(0.08%)      3(0.01%)   (2.36%)
[11/09 21:40:34   1240s] #
[11/09 21:40:34   1240s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 11
[11/09 21:40:34   1240s] #  Overflow after GR: 0.49% H + 1.87% V
[11/09 21:40:34   1240s] #
[11/09 21:40:34   1240s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.4 GB --1.00 [2]--
[11/09 21:40:34   1240s] ### cal_base_flow starts on Sat Nov  9 21:40:34 2024 with memory = 2314.66 (MB), peak = 2417.79 (MB)
[11/09 21:40:34   1240s] ### init_flow_edge starts on Sat Nov  9 21:40:34 2024 with memory = 2314.66 (MB), peak = 2417.79 (MB)
[11/09 21:40:34   1240s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.4 GB --1.15 [2]--
[11/09 21:40:34   1240s] ### cal_flow starts on Sat Nov  9 21:40:34 2024 with memory = 2314.66 (MB), peak = 2417.79 (MB)
[11/09 21:40:34   1240s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.4 GB --1.00 [2]--
[11/09 21:40:34   1240s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.4 GB --1.01 [2]--
[11/09 21:40:34   1240s] ### generate_cong_map_content starts on Sat Nov  9 21:40:34 2024 with memory = 2314.66 (MB), peak = 2417.79 (MB)
[11/09 21:40:34   1240s] ### Sync with Inovus CongMap starts on Sat Nov  9 21:40:34 2024 with memory = 2314.72 (MB), peak = 2417.79 (MB)
[11/09 21:40:34   1240s] #Hotspot report including placement blocked areas
[11/09 21:40:34   1240s] OPERPROF: Starting HotSpotCal at level 1, MEM:3250.7M, EPOCH TIME: 1731213634.339308
[11/09 21:40:34   1240s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[11/09 21:40:34   1240s] [hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[11/09 21:40:34   1240s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[11/09 21:40:34   1240s] [hotspot] |   METAL1(H)    |             10.44 |            171.33 |   580.15   548.79   627.20   580.15 |
[11/09 21:40:34   1240s] [hotspot] |   METAL2(V)    |             56.11 |            238.33 |   642.88   689.91   815.36   862.39 |
[11/09 21:40:34   1240s] [hotspot] |   METAL3(H)    |             16.44 |             46.00 |   658.56   721.27   689.91   878.08 |
[11/09 21:40:34   1240s] [hotspot] |   METAL4(V)    |              0.00 |              0.00 |   (none)                            |
[11/09 21:40:34   1240s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[11/09 21:40:34   1240s] [hotspot] |      worst     | (METAL2)    56.11 | (METAL2)   238.33 |                                     |
[11/09 21:40:34   1240s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[11/09 21:40:34   1240s] [hotspot] |   all layers   |             20.44 |             90.89 |                                     |
[11/09 21:40:34   1240s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[11/09 21:40:34   1240s] Local HotSpot Analysis (blockage included) (3d): normalized max congestion hotspot area = 20.44, normalized total congestion hotspot area = 90.89 (area is in unit of 4 std-cell row bins)
[11/09 21:40:34   1240s] Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 20.44/90.89 (area is in unit of 4 std-cell row bins)
[11/09 21:40:34   1240s] [hotspot] max/total 20.44/90.89, big hotspot (>10) total 55.00
[11/09 21:40:34   1240s] [hotspot] top 5 congestion hotspot bounding boxes and scores of all layers hotspot
[11/09 21:40:34   1240s] [hotspot] +-----+-------------------------------------+---------------+
[11/09 21:40:34   1240s] [hotspot] | top |            hotspot bbox             | hotspot score |
[11/09 21:40:34   1240s] [hotspot] +-----+-------------------------------------+---------------+
[11/09 21:40:34   1240s] [hotspot] |  1  |   658.56   705.60   705.60   878.08 |       20.44   |
[11/09 21:40:34   1240s] [hotspot] +-----+-------------------------------------+---------------+
[11/09 21:40:34   1240s] [hotspot] |  2  |   658.56   893.75   705.60  1019.20 |       16.89   |
[11/09 21:40:34   1240s] [hotspot] +-----+-------------------------------------+---------------+
[11/09 21:40:34   1240s] [hotspot] |  3  |   878.08   674.24   925.12   752.63 |        9.44   |
[11/09 21:40:34   1240s] [hotspot] +-----+-------------------------------------+---------------+
[11/09 21:40:34   1240s] [hotspot] |  4  |   768.32   736.96   815.36   799.68 |        8.22   |
[11/09 21:40:34   1240s] [hotspot] +-----+-------------------------------------+---------------+
[11/09 21:40:34   1240s] [hotspot] |  5  |   878.08   768.32   925.12   815.36 |        6.33   |
[11/09 21:40:34   1240s] [hotspot] +-----+-------------------------------------+---------------+
[11/09 21:40:34   1240s] Top 5 hotspots total area: 61.33
[11/09 21:40:34   1240s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.084, REAL:0.073, MEM:3250.7M, EPOCH TIME: 1731213634.412233
[11/09 21:40:34   1240s] ### Sync with Inovus CongMap cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.4 GB --1.15 [2]--
[11/09 21:40:34   1240s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.4 GB --1.15 [2]--
[11/09 21:40:34   1240s] ### update starts on Sat Nov  9 21:40:34 2024 with memory = 2315.62 (MB), peak = 2417.79 (MB)
[11/09 21:40:34   1240s] #Complete Global Routing.
[11/09 21:40:34   1240s] #Total wire length = 666617 um.
[11/09 21:40:34   1240s] #Total half perimeter of net bounding box = 629626 um.
[11/09 21:40:34   1240s] #Total wire length on LAYER METAL1 = 0 um.
[11/09 21:40:34   1240s] #Total wire length on LAYER METAL2 = 121929 um.
[11/09 21:40:34   1240s] #Total wire length on LAYER METAL3 = 345127 um.
[11/09 21:40:34   1240s] #Total wire length on LAYER METAL4 = 199561 um.
[11/09 21:40:34   1240s] #Total wire length on LAYER METAL5 = 0 um.
[11/09 21:40:34   1240s] #Total wire length on LAYER METAL6 = 0 um.
[11/09 21:40:34   1240s] #Total number of vias = 71177
[11/09 21:40:34   1240s] #Up-Via Summary (total 71177):
[11/09 21:40:34   1240s] #           
[11/09 21:40:34   1240s] #-----------------------
[11/09 21:40:34   1240s] # METAL1          40860
[11/09 21:40:34   1240s] # METAL2          22134
[11/09 21:40:34   1240s] # METAL3           8183
[11/09 21:40:34   1240s] #-----------------------
[11/09 21:40:34   1240s] #                 71177 
[11/09 21:40:34   1240s] #
[11/09 21:40:34   1240s] ### update cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.4 GB --1.58 [2]--
[11/09 21:40:34   1240s] ### report_overcon starts on Sat Nov  9 21:40:34 2024 with memory = 2316.89 (MB), peak = 2417.79 (MB)
[11/09 21:40:34   1240s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.4 GB --1.00 [2]--
[11/09 21:40:34   1240s] ### report_overcon starts on Sat Nov  9 21:40:34 2024 with memory = 2316.89 (MB), peak = 2417.79 (MB)
[11/09 21:40:34   1240s] #Max overcon = 11 tracks.
[11/09 21:40:34   1240s] #Total overcon = 2.36%.
[11/09 21:40:34   1240s] #Worst layer Gcell overcon rate = 1.22%.
[11/09 21:40:34   1240s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.4 GB --1.00 [2]--
[11/09 21:40:34   1240s] ### route_end cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.4 GB --1.15 [2]--
[11/09 21:40:34   1240s] ### global_route design signature (170): route=874284445 net_attr=906432243
[11/09 21:40:34   1240s] #
[11/09 21:40:34   1240s] #Global routing statistics:
[11/09 21:40:34   1240s] #Cpu time = 00:00:09
[11/09 21:40:34   1240s] #Elapsed time = 00:00:08
[11/09 21:40:34   1240s] #Increased memory = 20.77 (MB)
[11/09 21:40:34   1240s] #Total memory = 2313.16 (MB)
[11/09 21:40:34   1240s] #Peak memory = 2417.79 (MB)
[11/09 21:40:34   1240s] #
[11/09 21:40:34   1240s] #Finished global routing on Sat Nov  9 21:40:34 2024
[11/09 21:40:34   1240s] #
[11/09 21:40:34   1240s] #
[11/09 21:40:34   1240s] ### Time Record (Global Routing) is uninstalled.
[11/09 21:40:34   1240s] ### Time Record (Data Preparation) is installed.
[11/09 21:40:34   1240s] ### Time Record (Data Preparation) is uninstalled.
[11/09 21:40:34   1240s] ### track-assign external-init starts on Sat Nov  9 21:40:34 2024 with memory = 2311.89 (MB), peak = 2417.79 (MB)
[11/09 21:40:34   1240s] ### Time Record (Track Assignment) is installed.
[11/09 21:40:34   1240s] ### Time Record (Track Assignment) is uninstalled.
[11/09 21:40:34   1240s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.4 GB --1.33 [2]--
[11/09 21:40:34   1240s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2311.89 (MB), peak = 2417.79 (MB)
[11/09 21:40:34   1240s] ### track-assign engine-init starts on Sat Nov  9 21:40:34 2024 with memory = 2311.89 (MB), peak = 2417.79 (MB)
[11/09 21:40:34   1240s] ### Time Record (Track Assignment) is installed.
[11/09 21:40:34   1240s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.4 GB --1.09 [2]--
[11/09 21:40:34   1240s] ### track-assign core-engine starts on Sat Nov  9 21:40:34 2024 with memory = 2311.89 (MB), peak = 2417.79 (MB)
[11/09 21:40:34   1240s] #Start Track Assignment.
[11/09 21:40:35   1242s] #Done with 13409 horizontal wires in 5 hboxes and 13930 vertical wires in 5 hboxes.
[11/09 21:40:37   1243s] #Done with 3636 horizontal wires in 5 hboxes and 2908 vertical wires in 5 hboxes.
[11/09 21:40:37   1244s] #Done with 5 horizontal wires in 5 hboxes and 5 vertical wires in 5 hboxes.
[11/09 21:40:37   1244s] #
[11/09 21:40:37   1244s] #Track assignment summary:
[11/09 21:40:37   1244s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[11/09 21:40:37   1244s] #------------------------------------------------------------------------
[11/09 21:40:37   1244s] # METAL2    117458.06 	  0.47%  	  0.00% 	  0.43%
[11/09 21:40:37   1244s] # METAL3    326935.22 	  0.11%  	  0.00% 	  0.04%
[11/09 21:40:37   1244s] # METAL4    185617.38 	  7.40%  	  7.38% 	  7.38%
[11/09 21:40:37   1244s] #------------------------------------------------------------------------
[11/09 21:40:37   1244s] # All      630010.66  	  2.33% 	  2.17% 	  7.38%
[11/09 21:40:37   1244s] #Complete Track Assignment.
[11/09 21:40:37   1244s] #Total wire length = 654881 um.
[11/09 21:40:37   1244s] #Total half perimeter of net bounding box = 629626 um.
[11/09 21:40:37   1244s] #Total wire length on LAYER METAL1 = 0 um.
[11/09 21:40:37   1244s] #Total wire length on LAYER METAL2 = 117543 um.
[11/09 21:40:37   1244s] #Total wire length on LAYER METAL3 = 340654 um.
[11/09 21:40:37   1244s] #Total wire length on LAYER METAL4 = 196684 um.
[11/09 21:40:37   1244s] #Total wire length on LAYER METAL5 = 0 um.
[11/09 21:40:37   1244s] #Total wire length on LAYER METAL6 = 0 um.
[11/09 21:40:37   1244s] #Total number of vias = 71177
[11/09 21:40:37   1244s] #Up-Via Summary (total 71177):
[11/09 21:40:37   1244s] #           
[11/09 21:40:37   1244s] #-----------------------
[11/09 21:40:37   1244s] # METAL1          40860
[11/09 21:40:37   1244s] # METAL2          22134
[11/09 21:40:37   1244s] # METAL3           8183
[11/09 21:40:37   1244s] #-----------------------
[11/09 21:40:37   1244s] #                 71177 
[11/09 21:40:37   1244s] #
[11/09 21:40:37   1244s] ### track_assign design signature (173): route=1422563881
[11/09 21:40:37   1244s] ### track-assign core-engine cpu:00:00:03, real:00:00:03, mem:2.3 GB, peak:2.4 GB --1.16 [2]--
[11/09 21:40:37   1244s] ### Time Record (Track Assignment) is uninstalled.
[11/09 21:40:37   1244s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2311.94 (MB), peak = 2417.79 (MB)
[11/09 21:40:37   1244s] #
[11/09 21:40:37   1244s] #number of short segments in preferred routing layers
[11/09 21:40:37   1244s] #	METAL3    METAL4    Total 
[11/09 21:40:37   1244s] #	6         5         11        
[11/09 21:40:37   1244s] #
[11/09 21:40:37   1244s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[11/09 21:40:37   1244s] #Cpu time = 00:00:12
[11/09 21:40:37   1244s] #Elapsed time = 00:00:12
[11/09 21:40:37   1244s] #Increased memory = 25.32 (MB)
[11/09 21:40:37   1244s] #Total memory = 2312.19 (MB)
[11/09 21:40:37   1244s] #Peak memory = 2417.79 (MB)
[11/09 21:40:37   1244s] #Using multithreading with 2 threads.
[11/09 21:40:37   1244s] ### Time Record (Detail Routing) is installed.
[11/09 21:40:37   1244s] ### drc_pitch = 3520 ( 1.76000 um) drc_range = 2730 ( 1.36500 um) route_pitch = 3520 ( 1.76000 um) patch_pitch = 18480 ( 9.24000 um) top_route_layer = 4 top_pin_layer = 4
[11/09 21:40:37   1244s] #
[11/09 21:40:37   1244s] #Start Detail Routing..
[11/09 21:40:37   1244s] #start initial detail routing ...
[11/09 21:40:37   1244s] ### Design has 87 dirty nets, 8934 dirty-areas)
[11/09 21:41:17   1324s] #   number of violations = 49
[11/09 21:41:17   1324s] #
[11/09 21:41:17   1324s] #    By Layer and Type :
[11/09 21:41:17   1324s] #	         MetSpc    NSMet    Short     Loop   Totals
[11/09 21:41:17   1324s] #	METAL1        0        0        0        0        0
[11/09 21:41:17   1324s] #	METAL2        9        1       27        5       42
[11/09 21:41:17   1324s] #	METAL3        1        0        4        1        6
[11/09 21:41:17   1324s] #	METAL4        0        0        1        0        1
[11/09 21:41:17   1324s] #	Totals       10        1       32        6       49
[11/09 21:41:17   1324s] #40 out of 15668 instances (0.3%) need to be verified(marked ipoed), dirty area = 0.0%.
[11/09 21:41:17   1324s] #1.7% of the total area is being checked for drcs
[11/09 21:41:17   1324s] #1.7% of the total area was checked
[11/09 21:41:17   1324s] ### Routing stats: routing = 37.28% drc-check-only = 5.13% dirty-area = 25.18%
[11/09 21:41:17   1324s] #   number of violations = 49
[11/09 21:41:17   1324s] #
[11/09 21:41:17   1324s] #    By Layer and Type :
[11/09 21:41:17   1324s] #	         MetSpc    NSMet    Short     Loop   Totals
[11/09 21:41:17   1324s] #	METAL1        0        0        0        0        0
[11/09 21:41:17   1324s] #	METAL2        9        1       27        5       42
[11/09 21:41:17   1324s] #	METAL3        1        0        4        1        6
[11/09 21:41:17   1324s] #	METAL4        0        0        1        0        1
[11/09 21:41:17   1324s] #	Totals       10        1       32        6       49
[11/09 21:41:17   1324s] #cpu time = 00:01:20, elapsed time = 00:00:40, memory = 2331.09 (MB), peak = 2788.21 (MB)
[11/09 21:41:18   1325s] #start 1st optimization iteration ...
[11/09 21:41:18   1326s] ### Routing stats: routing = 37.28% drc-check-only = 5.13% dirty-area = 25.18%
[11/09 21:41:18   1326s] #   number of violations = 23
[11/09 21:41:18   1326s] #
[11/09 21:41:18   1326s] #    By Layer and Type :
[11/09 21:41:18   1326s] #	         MetSpc    Short     Loop   Totals
[11/09 21:41:18   1326s] #	METAL1        0        0        0        0
[11/09 21:41:18   1326s] #	METAL2        3       17        0       20
[11/09 21:41:18   1326s] #	METAL3        0        0        2        2
[11/09 21:41:18   1326s] #	METAL4        0        1        0        1
[11/09 21:41:18   1326s] #	Totals        3       18        2       23
[11/09 21:41:18   1326s] #    number of process antenna violations = 1482
[11/09 21:41:18   1326s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2329.39 (MB), peak = 2788.21 (MB)
[11/09 21:41:19   1327s] #start 2nd optimization iteration ...
[11/09 21:41:20   1329s] ### Routing stats: routing = 37.28% drc-check-only = 5.13% dirty-area = 25.18%
[11/09 21:41:20   1329s] #   number of violations = 24
[11/09 21:41:20   1329s] #
[11/09 21:41:20   1329s] #    By Layer and Type :
[11/09 21:41:20   1329s] #	         MetSpc    Short     Loop   Totals
[11/09 21:41:20   1329s] #	METAL1        0        0        0        0
[11/09 21:41:20   1329s] #	METAL2       14        5        0       19
[11/09 21:41:20   1329s] #	METAL3        1        0        3        4
[11/09 21:41:20   1329s] #	METAL4        0        1        0        1
[11/09 21:41:20   1329s] #	Totals       15        6        3       24
[11/09 21:41:20   1329s] #    number of process antenna violations = 1482
[11/09 21:41:20   1329s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 2328.70 (MB), peak = 2788.21 (MB)
[11/09 21:41:20   1329s] #start 3rd optimization iteration ...
[11/09 21:41:21   1331s] ### Routing stats: routing = 37.28% drc-check-only = 5.13% dirty-area = 25.18%
[11/09 21:41:21   1331s] #   number of violations = 0
[11/09 21:41:21   1331s] #    number of process antenna violations = 1479
[11/09 21:41:21   1331s] #cpu time = 00:00:03, elapsed time = 00:00:01, memory = 2328.13 (MB), peak = 2788.21 (MB)
[11/09 21:41:21   1331s] #Complete Detail Routing.
[11/09 21:41:21   1331s] #Total wire length = 692521 um.
[11/09 21:41:21   1331s] #Total half perimeter of net bounding box = 629626 um.
[11/09 21:41:21   1331s] #Total wire length on LAYER METAL1 = 0 um.
[11/09 21:41:21   1331s] #Total wire length on LAYER METAL2 = 170074 um.
[11/09 21:41:21   1331s] #Total wire length on LAYER METAL3 = 338997 um.
[11/09 21:41:21   1331s] #Total wire length on LAYER METAL4 = 183449 um.
[11/09 21:41:21   1331s] #Total wire length on LAYER METAL5 = 0 um.
[11/09 21:41:21   1331s] #Total wire length on LAYER METAL6 = 0 um.
[11/09 21:41:21   1331s] #Total number of vias = 87834
[11/09 21:41:21   1331s] #Up-Via Summary (total 87834):
[11/09 21:41:21   1331s] #           
[11/09 21:41:21   1331s] #-----------------------
[11/09 21:41:21   1331s] # METAL1          46766
[11/09 21:41:21   1331s] # METAL2          32243
[11/09 21:41:21   1331s] # METAL3           8825
[11/09 21:41:21   1331s] #-----------------------
[11/09 21:41:21   1331s] #                 87834 
[11/09 21:41:21   1331s] #
[11/09 21:41:21   1331s] #Total number of DRC violations = 0
[11/09 21:41:21   1332s] ### Time Record (Detail Routing) is uninstalled.
[11/09 21:41:21   1332s] #Cpu time = 00:01:28
[11/09 21:41:21   1332s] #Elapsed time = 00:00:44
[11/09 21:41:21   1332s] #Increased memory = 15.82 (MB)
[11/09 21:41:21   1332s] #Total memory = 2328.02 (MB)
[11/09 21:41:21   1332s] #Peak memory = 2788.21 (MB)
[11/09 21:41:21   1332s] ### Time Record (Antenna Fixing) is installed.
[11/09 21:41:21   1332s] #
[11/09 21:41:21   1332s] #start routing for process antenna violation fix ...
[11/09 21:41:21   1332s] ### drc_pitch = 3520 ( 1.76000 um) drc_range = 2730 ( 1.36500 um) route_pitch = 3520 ( 1.76000 um) patch_pitch = 18480 ( 9.24000 um) top_route_layer = 4 top_pin_layer = 4
[11/09 21:41:23   1335s] #cpu time = 00:00:04, elapsed time = 00:00:02, memory = 2328.97 (MB), peak = 2788.21 (MB)
[11/09 21:41:23   1335s] #
[11/09 21:41:23   1335s] #Total wire length = 693379 um.
[11/09 21:41:23   1335s] #Total half perimeter of net bounding box = 629626 um.
[11/09 21:41:23   1335s] #Total wire length on LAYER METAL1 = 0 um.
[11/09 21:41:23   1335s] #Total wire length on LAYER METAL2 = 168804 um.
[11/09 21:41:23   1335s] #Total wire length on LAYER METAL3 = 339003 um.
[11/09 21:41:23   1335s] #Total wire length on LAYER METAL4 = 185573 um.
[11/09 21:41:23   1335s] #Total wire length on LAYER METAL5 = 0 um.
[11/09 21:41:23   1335s] #Total wire length on LAYER METAL6 = 0 um.
[11/09 21:41:23   1335s] #Total number of vias = 89902
[11/09 21:41:23   1335s] #Up-Via Summary (total 89902):
[11/09 21:41:23   1335s] #           
[11/09 21:41:23   1335s] #-----------------------
[11/09 21:41:23   1335s] # METAL1          46766
[11/09 21:41:23   1335s] # METAL2          32389
[11/09 21:41:23   1335s] # METAL3          10747
[11/09 21:41:23   1335s] #-----------------------
[11/09 21:41:23   1335s] #                 89902 
[11/09 21:41:23   1335s] #
[11/09 21:41:23   1335s] #Total number of DRC violations = 0
[11/09 21:41:23   1335s] #Total number of process antenna violations = 109
[11/09 21:41:23   1335s] #Total number of net violated process antenna rule = 91
[11/09 21:41:23   1335s] #
[11/09 21:41:23   1336s] #
[11/09 21:41:23   1336s] # start diode insertion for process antenna violation fix ...
[11/09 21:41:23   1336s] # output diode eco list to '.nano_eco_diode.list2'.
[11/09 21:41:23   1336s] #
[11/09 21:41:23   1336s] OPERPROF: Starting DPlace-Init at level 1, MEM:3300.5M, EPOCH TIME: 1731213683.997283
[11/09 21:41:23   1336s] Processing tracks to init pin-track alignment.
[11/09 21:41:23   1336s] z: 2, totalTracks: 1
[11/09 21:41:23   1336s] z: 4, totalTracks: 1
[11/09 21:41:23   1336s] z: 6, totalTracks: 1
[11/09 21:41:23   1336s] #spOpts: N=180 hrOri=1 hrSnap=1 rpCkHalo=4 
[11/09 21:41:24   1336s] All LLGs are deleted
[11/09 21:41:24   1336s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:41:24   1336s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:41:24   1336s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3300.5M, EPOCH TIME: 1731213684.006859
[11/09 21:41:24   1336s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3300.5M, EPOCH TIME: 1731213684.006959
[11/09 21:41:24   1336s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3300.5M, EPOCH TIME: 1731213684.012050
[11/09 21:41:24   1336s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:41:24   1336s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:41:24   1336s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3300.5M, EPOCH TIME: 1731213684.013941
[11/09 21:41:24   1336s] Max number of tech site patterns supported in site array is 256.
[11/09 21:41:24   1336s] Core basic site is core7T
[11/09 21:41:24   1336s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3300.5M, EPOCH TIME: 1731213684.015615
[11/09 21:41:24   1336s] After signature check, allow fast init is false, keep pre-filter is true.
[11/09 21:41:24   1336s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[11/09 21:41:24   1336s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.004, REAL:0.002, MEM:3316.5M, EPOCH TIME: 1731213684.018102
[11/09 21:41:24   1336s] SiteArray: non-trimmed site array dimensions = 232 x 1911
[11/09 21:41:24   1336s] SiteArray: use 2,375,680 bytes
[11/09 21:41:24   1336s] SiteArray: current memory after site array memory allocation 3316.5M
[11/09 21:41:24   1336s] SiteArray: FP blocked sites are writable
[11/09 21:41:24   1336s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:41:24   1336s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:3300.5M, EPOCH TIME: 1731213684.022963
[11/09 21:41:24   1336s] Process 6919 wires and vias for routing blockage analysis
[11/09 21:41:24   1336s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.011, REAL:0.006, MEM:3316.5M, EPOCH TIME: 1731213684.029087
[11/09 21:41:24   1336s] SiteArray: number of non floorplan blocked sites for llg default is 443352
[11/09 21:41:24   1336s] Atter site array init, number of instance map data is 0.
[11/09 21:41:24   1336s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.039, REAL:0.024, MEM:3316.5M, EPOCH TIME: 1731213684.037547
[11/09 21:41:24   1336s] 
[11/09 21:41:24   1336s]  Pre_CCE_Colorizing is not ON! (0:0:27:0)
[11/09 21:41:24   1336s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.049, REAL:0.033, MEM:3300.5M, EPOCH TIME: 1731213684.045255
[11/09 21:41:24   1336s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3300.5M, EPOCH TIME: 1731213684.045324
[11/09 21:41:24   1336s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3300.5M, EPOCH TIME: 1731213684.045592
[11/09 21:41:24   1336s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=3300.5MB).
[11/09 21:41:24   1336s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.071, REAL:0.056, MEM:3300.5M, EPOCH TIME: 1731213684.053506
[11/09 21:41:24   1336s] # ** Added 140 diode instances.
[11/09 21:41:24   1336s] # Distance statistics from ideal location:
[11/09 21:41:24   1336s] #     Max (X+Y): 19.065 microns
[11/09 21:41:24   1336s] #    Mean (X+Y): 2.577 microns
[11/09 21:41:24   1336s] #
[11/09 21:41:24   1336s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3303.5M, EPOCH TIME: 1731213684.087877
[11/09 21:41:24   1336s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:15786).
[11/09 21:41:24   1336s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:41:24   1336s] All LLGs are deleted
[11/09 21:41:24   1336s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:41:24   1336s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:41:24   1336s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3303.5M, EPOCH TIME: 1731213684.093015
[11/09 21:41:24   1336s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3303.5M, EPOCH TIME: 1731213684.093088
[11/09 21:41:24   1336s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.006, REAL:0.006, MEM:3300.5M, EPOCH TIME: 1731213684.093927
[11/09 21:41:24   1336s] # 140 diode(s) added
[11/09 21:41:24   1336s] # 0 old filler cell(s) deleted
[11/09 21:41:24   1336s] # 0 new filler cell(s) added
[11/09 21:41:24   1336s] #
[11/09 21:41:24   1336s] ### after diode insertion design signature (190): cell=1204719608 placement=1594501429
[11/09 21:41:35   1357s] #cpu time = 00:00:21, elapsed time = 00:00:11, memory = 2328.57 (MB), peak = 2788.21 (MB)
[11/09 21:41:35   1357s] #
[11/09 21:41:35   1357s] #Total wire length = 693708 um.
[11/09 21:41:35   1357s] #Total half perimeter of net bounding box = 629826 um.
[11/09 21:41:35   1357s] #Total wire length on LAYER METAL1 = 0 um.
[11/09 21:41:35   1357s] #Total wire length on LAYER METAL2 = 168710 um.
[11/09 21:41:35   1357s] #Total wire length on LAYER METAL3 = 339091 um.
[11/09 21:41:35   1357s] #Total wire length on LAYER METAL4 = 185908 um.
[11/09 21:41:35   1357s] #Total wire length on LAYER METAL5 = 0 um.
[11/09 21:41:35   1357s] #Total wire length on LAYER METAL6 = 0 um.
[11/09 21:41:35   1357s] #Total number of vias = 90165
[11/09 21:41:35   1357s] #Up-Via Summary (total 90165):
[11/09 21:41:35   1357s] #           
[11/09 21:41:35   1357s] #-----------------------
[11/09 21:41:35   1357s] # METAL1          46906
[11/09 21:41:35   1357s] # METAL2          32478
[11/09 21:41:35   1357s] # METAL3          10781
[11/09 21:41:35   1357s] #-----------------------
[11/09 21:41:35   1357s] #                 90165 
[11/09 21:41:35   1357s] #
[11/09 21:41:35   1357s] #Total number of DRC violations = 0
[11/09 21:41:35   1357s] #Total number of process antenna violations = 43
[11/09 21:41:35   1357s] #Total number of net violated process antenna rule = 40
[11/09 21:41:35   1357s] #
[11/09 21:41:35   1357s] #
[11/09 21:41:35   1357s] #start delete and reroute for process antenna violation fix ...
[11/09 21:41:48   1380s] #cpu time = 00:00:23, elapsed time = 00:00:13, memory = 2331.29 (MB), peak = 2788.21 (MB)
[11/09 21:41:48   1380s] #Total wire length = 692313 um.
[11/09 21:41:48   1380s] #Total half perimeter of net bounding box = 629826 um.
[11/09 21:41:48   1380s] #Total wire length on LAYER METAL1 = 0 um.
[11/09 21:41:48   1380s] #Total wire length on LAYER METAL2 = 177592 um.
[11/09 21:41:48   1380s] #Total wire length on LAYER METAL3 = 340746 um.
[11/09 21:41:48   1380s] #Total wire length on LAYER METAL4 = 173976 um.
[11/09 21:41:48   1380s] #Total wire length on LAYER METAL5 = 0 um.
[11/09 21:41:48   1380s] #Total wire length on LAYER METAL6 = 0 um.
[11/09 21:41:48   1380s] #Total number of vias = 90774
[11/09 21:41:48   1380s] #Up-Via Summary (total 90774):
[11/09 21:41:48   1380s] #           
[11/09 21:41:48   1380s] #-----------------------
[11/09 21:41:48   1380s] # METAL1          46906
[11/09 21:41:48   1380s] # METAL2          33078
[11/09 21:41:48   1380s] # METAL3          10790
[11/09 21:41:48   1380s] #-----------------------
[11/09 21:41:48   1380s] #                 90774 
[11/09 21:41:48   1380s] #
[11/09 21:41:48   1380s] #Total number of DRC violations = 0
[11/09 21:41:48   1380s] #Total number of process antenna violations = 2
[11/09 21:41:48   1380s] #Total number of net violated process antenna rule = 2
[11/09 21:41:48   1380s] #
[11/09 21:41:48   1381s] #
[11/09 21:41:48   1381s] #Total wire length = 692313 um.
[11/09 21:41:48   1381s] #Total half perimeter of net bounding box = 629826 um.
[11/09 21:41:48   1381s] #Total wire length on LAYER METAL1 = 0 um.
[11/09 21:41:48   1381s] #Total wire length on LAYER METAL2 = 177592 um.
[11/09 21:41:48   1381s] #Total wire length on LAYER METAL3 = 340746 um.
[11/09 21:41:48   1381s] #Total wire length on LAYER METAL4 = 173976 um.
[11/09 21:41:48   1381s] #Total wire length on LAYER METAL5 = 0 um.
[11/09 21:41:48   1381s] #Total wire length on LAYER METAL6 = 0 um.
[11/09 21:41:48   1381s] #Total number of vias = 90774
[11/09 21:41:48   1381s] #Up-Via Summary (total 90774):
[11/09 21:41:48   1381s] #           
[11/09 21:41:48   1381s] #-----------------------
[11/09 21:41:48   1381s] # METAL1          46906
[11/09 21:41:48   1381s] # METAL2          33078
[11/09 21:41:48   1381s] # METAL3          10790
[11/09 21:41:48   1381s] #-----------------------
[11/09 21:41:48   1381s] #                 90774 
[11/09 21:41:48   1381s] #
[11/09 21:41:48   1381s] #Total number of DRC violations = 0
[11/09 21:41:48   1381s] #Total number of process antenna violations = 2
[11/09 21:41:48   1381s] #Total number of net violated process antenna rule = 2
[11/09 21:41:48   1381s] #
[11/09 21:41:48   1381s] ### Time Record (Antenna Fixing) is uninstalled.
[11/09 21:41:48   1381s] ### Time Record (Post Route Wire Spreading) is installed.
[11/09 21:41:48   1381s] ### drc_pitch = 3520 ( 1.76000 um) drc_range = 2730 ( 1.36500 um) route_pitch = 3520 ( 1.76000 um) patch_pitch = 18480 ( 9.24000 um) top_route_layer = 4 top_pin_layer = 4
[11/09 21:41:48   1381s] #
[11/09 21:41:48   1381s] #Start Post Route wire spreading..
[11/09 21:41:48   1381s] ### drc_pitch = 3520 ( 1.76000 um) drc_range = 2730 ( 1.36500 um) route_pitch = 3520 ( 1.76000 um) patch_pitch = 18480 ( 9.24000 um) top_route_layer = 4 top_pin_layer = 4
[11/09 21:41:48   1381s] #
[11/09 21:41:48   1381s] #Start DRC checking..
[11/09 21:41:52   1388s] #   number of violations = 0
[11/09 21:41:52   1388s] #cpu time = 00:00:07, elapsed time = 00:00:03, memory = 2330.69 (MB), peak = 2788.21 (MB)
[11/09 21:41:52   1388s] #CELL_VIEW soc_top,init has 0 DRC violations
[11/09 21:41:52   1388s] #Total number of DRC violations = 0
[11/09 21:41:52   1388s] #Total number of process antenna violations = 2
[11/09 21:41:52   1388s] #Total number of net violated process antenna rule = 2
[11/09 21:41:52   1388s] #
[11/09 21:41:52   1388s] #Start data preparation for wire spreading...
[11/09 21:41:52   1388s] #
[11/09 21:41:52   1388s] #Data preparation is done on Sat Nov  9 21:41:52 2024
[11/09 21:41:52   1388s] #
[11/09 21:41:52   1388s] ### track-assign engine-init starts on Sat Nov  9 21:41:52 2024 with memory = 2330.69 (MB), peak = 2788.21 (MB)
[11/09 21:41:52   1388s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.7 GB --1.03 [2]--
[11/09 21:41:52   1388s] #
[11/09 21:41:52   1388s] #Start Post Route Wire Spread.
[11/09 21:41:53   1389s] #Done with 5822 horizontal wires in 9 hboxes and 3897 vertical wires in 10 hboxes.
[11/09 21:41:53   1389s] #Complete Post Route Wire Spread.
[11/09 21:41:53   1389s] #
[11/09 21:41:53   1389s] #Total wire length = 701793 um.
[11/09 21:41:53   1389s] #Total half perimeter of net bounding box = 629826 um.
[11/09 21:41:53   1389s] #Total wire length on LAYER METAL1 = 0 um.
[11/09 21:41:53   1389s] #Total wire length on LAYER METAL2 = 178920 um.
[11/09 21:41:53   1389s] #Total wire length on LAYER METAL3 = 346244 um.
[11/09 21:41:53   1389s] #Total wire length on LAYER METAL4 = 176629 um.
[11/09 21:41:53   1389s] #Total wire length on LAYER METAL5 = 0 um.
[11/09 21:41:53   1389s] #Total wire length on LAYER METAL6 = 0 um.
[11/09 21:41:53   1389s] #Total number of vias = 90774
[11/09 21:41:53   1389s] #Up-Via Summary (total 90774):
[11/09 21:41:53   1389s] #           
[11/09 21:41:53   1389s] #-----------------------
[11/09 21:41:53   1389s] # METAL1          46906
[11/09 21:41:53   1389s] # METAL2          33078
[11/09 21:41:53   1389s] # METAL3          10790
[11/09 21:41:53   1389s] #-----------------------
[11/09 21:41:53   1389s] #                 90774 
[11/09 21:41:53   1389s] #
[11/09 21:41:53   1389s] ### drc_pitch = 3520 ( 1.76000 um) drc_range = 2730 ( 1.36500 um) route_pitch = 3520 ( 1.76000 um) patch_pitch = 18480 ( 9.24000 um) top_route_layer = 4 top_pin_layer = 4
[11/09 21:41:53   1389s] #
[11/09 21:41:53   1389s] #Start DRC checking..
[11/09 21:41:57   1397s] #   number of violations = 0
[11/09 21:41:57   1397s] #cpu time = 00:00:07, elapsed time = 00:00:04, memory = 2330.09 (MB), peak = 2788.21 (MB)
[11/09 21:41:57   1397s] #CELL_VIEW soc_top,init has 0 DRC violations
[11/09 21:41:57   1397s] #Total number of DRC violations = 0
[11/09 21:41:57   1397s] #Total number of process antenna violations = 2
[11/09 21:41:57   1397s] #Total number of net violated process antenna rule = 2
[11/09 21:41:57   1398s] #   number of violations = 0
[11/09 21:41:57   1398s] #cpu time = 00:00:10, elapsed time = 00:00:05, memory = 2330.23 (MB), peak = 2788.21 (MB)
[11/09 21:41:57   1398s] #CELL_VIEW soc_top,init has 0 DRC violations
[11/09 21:41:57   1398s] #Total number of DRC violations = 0
[11/09 21:41:57   1398s] #Total number of process antenna violations = 7
[11/09 21:41:57   1398s] #Total number of net violated process antenna rule = 7
[11/09 21:41:57   1398s] #Post Route wire spread is done.
[11/09 21:41:57   1398s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[11/09 21:41:57   1398s] #Total wire length = 701793 um.
[11/09 21:41:57   1398s] #Total half perimeter of net bounding box = 629826 um.
[11/09 21:41:57   1398s] #Total wire length on LAYER METAL1 = 0 um.
[11/09 21:41:57   1398s] #Total wire length on LAYER METAL2 = 178920 um.
[11/09 21:41:57   1398s] #Total wire length on LAYER METAL3 = 346244 um.
[11/09 21:41:57   1398s] #Total wire length on LAYER METAL4 = 176629 um.
[11/09 21:41:57   1398s] #Total wire length on LAYER METAL5 = 0 um.
[11/09 21:41:57   1398s] #Total wire length on LAYER METAL6 = 0 um.
[11/09 21:41:57   1398s] #Total number of vias = 90774
[11/09 21:41:57   1398s] #Up-Via Summary (total 90774):
[11/09 21:41:57   1398s] #           
[11/09 21:41:57   1398s] #-----------------------
[11/09 21:41:57   1398s] # METAL1          46906
[11/09 21:41:57   1398s] # METAL2          33078
[11/09 21:41:57   1398s] # METAL3          10790
[11/09 21:41:57   1398s] #-----------------------
[11/09 21:41:57   1398s] #                 90774 
[11/09 21:41:57   1398s] #
[11/09 21:41:57   1398s] #detailRoute Statistics:
[11/09 21:41:57   1398s] #Cpu time = 00:02:34
[11/09 21:41:57   1398s] #Elapsed time = 00:01:20
[11/09 21:41:57   1398s] #Increased memory = 18.04 (MB)
[11/09 21:41:57   1398s] #Total memory = 2330.23 (MB)
[11/09 21:41:57   1398s] #Peak memory = 2788.21 (MB)
[11/09 21:41:57   1398s] ### global_detail_route design signature (282): route=1231615666 flt_obj=0 vio=534953788 shield_wire=1
[11/09 21:41:57   1398s] ### Time Record (DB Export) is installed.
[11/09 21:41:57   1398s] ### export design design signature (283): route=1231615666 fixed_route=1443807067 flt_obj=0 vio=534953788 swire=282492057 shield_wire=1 net_attr=2099231507 dirty_area=0 del_dirty_area=0 cell=1204719608 placement=1594501429 pin_access=1252015978 inst_pattern=1
[11/09 21:41:57   1398s] #	no debugging net set
[11/09 21:41:58   1398s] ### Time Record (DB Export) is uninstalled.
[11/09 21:41:58   1398s] ### Time Record (Post Callback) is installed.
[11/09 21:41:58   1398s] ### Time Record (Post Callback) is uninstalled.
[11/09 21:41:58   1398s] #
[11/09 21:41:58   1398s] #globalDetailRoute statistics:
[11/09 21:41:58   1398s] #Cpu time = 00:02:52
[11/09 21:41:58   1398s] #Elapsed time = 00:01:36
[11/09 21:41:58   1398s] #Increased memory = 34.08 (MB)
[11/09 21:41:58   1398s] #Total memory = 2323.57 (MB)
[11/09 21:41:58   1398s] #Peak memory = 2788.21 (MB)
[11/09 21:41:58   1398s] #Number of warnings = 5
[11/09 21:41:58   1398s] #Total number of warnings = 14
[11/09 21:41:58   1398s] #Number of fails = 0
[11/09 21:41:58   1398s] #Total number of fails = 0
[11/09 21:41:58   1398s] #Complete globalDetailRoute on Sat Nov  9 21:41:58 2024
[11/09 21:41:58   1398s] #
[11/09 21:41:58   1398s] ### Time Record (globalDetailRoute) is uninstalled.
[11/09 21:41:58   1399s] #Default setup view is reset to wc.
[11/09 21:41:58   1399s] 
[11/09 21:41:58   1399s] detailRoute
[11/09 21:41:58   1399s] 
[11/09 21:41:58   1399s] #Start detailRoute on Sat Nov  9 21:41:58 2024
[11/09 21:41:58   1399s] #
[11/09 21:41:58   1399s] ### Time Record (detailRoute) is installed.
[11/09 21:41:58   1399s] ### Time Record (Pre Callback) is installed.
[11/09 21:41:58   1399s] ### Time Record (Pre Callback) is uninstalled.
[11/09 21:41:58   1399s] ### Time Record (DB Import) is installed.
[11/09 21:41:58   1399s] ### Time Record (Timing Data Generation) is installed.
[11/09 21:41:58   1399s] ### Time Record (Timing Data Generation) is uninstalled.
[11/09 21:41:58   1399s] 
[11/09 21:41:58   1399s] Trim Metal Layers:
[11/09 21:41:58   1399s] LayerId::1 widthSet size::4
[11/09 21:41:58   1399s] LayerId::2 widthSet size::4
[11/09 21:41:58   1399s] LayerId::3 widthSet size::4
[11/09 21:41:58   1399s] LayerId::4 widthSet size::4
[11/09 21:41:58   1399s] LayerId::5 widthSet size::4
[11/09 21:41:58   1399s] LayerId::6 widthSet size::3
[11/09 21:41:58   1399s] Updating RC grid for preRoute extraction ...
[11/09 21:41:58   1399s] eee: pegSigSF::1.070000
[11/09 21:41:58   1399s] Initializing multi-corner capacitance tables ... 
[11/09 21:41:58   1399s] Initializing multi-corner resistance tables ...
[11/09 21:41:58   1399s] eee: l::1 avDens::0.130419 usedTrk::3794.659821 availTrk::29095.804833 sigTrk::3794.659821
[11/09 21:41:58   1399s] eee: l::2 avDens::0.153193 usedTrk::4564.508930 availTrk::29795.875161 sigTrk::4564.508930
[11/09 21:41:58   1399s] eee: l::3 avDens::0.282660 usedTrk::8834.673094 availTrk::31255.451533 sigTrk::8834.673094
[11/09 21:41:58   1399s] eee: l::4 avDens::0.156388 usedTrk::4507.391958 availTrk::28821.916830 sigTrk::4507.391958
[11/09 21:41:58   1399s] eee: l::5 avDens::0.024396 usedTrk::840.185459 availTrk::34440.000000 sigTrk::840.185459
[11/09 21:41:58   1399s] eee: l::6 avDens::0.047566 usedTrk::802.443878 availTrk::16870.000000 sigTrk::802.443878
[11/09 21:41:58   1399s] {RT wc 0 4 4 0}
[11/09 21:41:58   1399s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.296754 uaWl=1.000000 uaWlH=0.242872 aWlH=0.000000 lMod=0 pMax=0.838200 pMod=82 wcR=0.555600 newSi=0.001600 wHLS=1.389000 siPrev=0 viaL=0.000000
[11/09 21:41:58   1399s] ### Net info: total nets: 15622
[11/09 21:41:58   1399s] ### Net info: dirty nets: 0
[11/09 21:41:58   1399s] ### Net info: marked as disconnected nets: 0
[11/09 21:41:58   1399s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[11/09 21:41:58   1399s] #num needed restored net=0
[11/09 21:41:58   1399s] #need_extraction net=0 (total=15622)
[11/09 21:41:58   1399s] ### Net info: fully routed nets: 15458
[11/09 21:41:58   1399s] ### Net info: trivial (< 2 pins) nets: 148
[11/09 21:41:58   1399s] ### Net info: unrouted nets: 16
[11/09 21:41:58   1399s] ### Net info: re-extraction nets: 0
[11/09 21:41:58   1399s] ### Net info: ignored nets: 0
[11/09 21:41:58   1399s] ### Net info: skip routing nets: 0
[11/09 21:41:58   1399s] #Start reading timing information from file .timing_file_4732.tif.gz ...
[11/09 21:41:58   1399s] #Read in timing information for 16 ports, 15346 instances from timing file .timing_file_4732.tif.gz.
[11/09 21:41:58   1399s] ### import design signature (284): route=606581030 fixed_route=1443807067 flt_obj=0 vio=1484644485 swire=282492057 shield_wire=1 net_attr=675265530 dirty_area=0 del_dirty_area=0 cell=1204719608 placement=1594501429 pin_access=1252015978 inst_pattern=1
[11/09 21:41:58   1399s] ### Time Record (DB Import) is uninstalled.
[11/09 21:41:58   1399s] #NanoRoute Version 21.15-s110_1 NR220912-2004/21_15-UB
[11/09 21:41:58   1399s] #RTESIG:78da95d2c16ac3300c00d09df715c2ed2183b6b39438b18f1df49a8dd2ed5abcc54903a9
[11/09 21:41:58   1399s] #       03b173d8dfcf6c30e848e3d5573d2459d262f9b6db0323dca0583b447e4428f7445c21ad
[11/09 21:41:58   1399s] #       89f3ec91f01842af4fec7eb17c7e39609a036ef8f783a4ee7aed57303a338033deb7b679
[11/09 21:41:58   1399s] #       f871a424d4ba730692f7beef56507d5a7d6e3fa032b51e3bff87674241c8d75a6f1a334c
[11/09 21:41:58   1399s] #       66cc53057e187f134e1044921766be286296dec405bf850b955f8e60aae3bc1071541405
[11/09 21:41:58   1399s] #       b06d79d895e59641e2fc108257a84260a7b639459c9404cc796d2b3d54c11a3b9eafc914
[11/09 21:41:58   1399s] #       98edad9953c46511db4e30d10d5238c1b8a1f43f7f24cc08c4fc5151986d74fe8452008b
[11/09 21:41:58   1399s] #       159379bcf1d901dc7d012677161e
[11/09 21:41:58   1399s] #
[11/09 21:41:58   1399s] #Using multithreading with 2 threads.
[11/09 21:41:58   1399s] ### Time Record (Data Preparation) is installed.
[11/09 21:41:58   1399s] #Start routing data preparation on Sat Nov  9 21:41:58 2024
[11/09 21:41:58   1399s] #
[11/09 21:41:58   1399s] #Minimum voltage of a net in the design = 0.000.
[11/09 21:41:58   1399s] #Maximum voltage of a net in the design = 1.980.
[11/09 21:41:58   1399s] #Voltage range [0.000 - 1.980] has 15620 nets.
[11/09 21:41:58   1399s] #Voltage range [1.620 - 1.980] has 1 net.
[11/09 21:41:58   1399s] #Voltage range [0.000 - 0.000] has 1 net.
[11/09 21:41:58   1399s] #Build and mark too close pins for the same net.
[11/09 21:41:58   1399s] ### Time Record (Cell Pin Access) is installed.
[11/09 21:41:58   1399s] #Initial pin access analysis.
[11/09 21:41:58   1399s] #Detail pin access analysis.
[11/09 21:41:58   1399s] ### Time Record (Cell Pin Access) is uninstalled.
[11/09 21:41:58   1400s] # METAL1       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.48500
[11/09 21:41:58   1400s] # METAL2       V   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
[11/09 21:41:58   1400s] # METAL3       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
[11/09 21:41:58   1400s] # METAL4       V   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
[11/09 21:41:58   1400s] # METAL5       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
[11/09 21:41:58   1400s] # METAL6       V   Track-Pitch = 1.12000    Line-2-Via Pitch = 0.95000
[11/09 21:41:58   1400s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2317.58 (MB), peak = 2788.21 (MB)
[11/09 21:41:59   1400s] #Regenerating Ggrids automatically.
[11/09 21:41:59   1400s] #Auto generating G-grids with size=20 tracks, using layer METAL2's pitch = 0.56000.
[11/09 21:41:59   1400s] #Using automatically generated G-grids.
[11/09 21:41:59   1400s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[11/09 21:41:59   1400s] #Done routing data preparation.
[11/09 21:41:59   1400s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2319.31 (MB), peak = 2788.21 (MB)
[11/09 21:41:59   1400s] ### Time Record (Data Preparation) is uninstalled.
[11/09 21:41:59   1400s] ### Time Record (Detail Routing) is installed.
[11/09 21:41:59   1400s] ### drc_pitch = 3520 ( 1.76000 um) drc_range = 2730 ( 1.36500 um) route_pitch = 3520 ( 1.76000 um) patch_pitch = 18480 ( 9.24000 um) top_route_layer = 4 top_pin_layer = 4
[11/09 21:41:59   1400s] #
[11/09 21:41:59   1400s] #Start Detail Routing..
[11/09 21:41:59   1400s] #start initial detail routing ...
[11/09 21:41:59   1400s] ### Design has 0 dirty nets, has valid drcs
[11/09 21:41:59   1400s] ### Routing stats:
[11/09 21:41:59   1400s] #   number of violations = 0
[11/09 21:41:59   1400s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2319.86 (MB), peak = 2788.21 (MB)
[11/09 21:41:59   1400s] #Complete Detail Routing.
[11/09 21:41:59   1400s] #Total wire length = 701793 um.
[11/09 21:41:59   1400s] #Total half perimeter of net bounding box = 629658 um.
[11/09 21:41:59   1400s] #Total wire length on LAYER METAL1 = 0 um.
[11/09 21:41:59   1400s] #Total wire length on LAYER METAL2 = 178920 um.
[11/09 21:41:59   1400s] #Total wire length on LAYER METAL3 = 346244 um.
[11/09 21:41:59   1400s] #Total wire length on LAYER METAL4 = 176629 um.
[11/09 21:41:59   1400s] #Total wire length on LAYER METAL5 = 0 um.
[11/09 21:41:59   1400s] #Total wire length on LAYER METAL6 = 0 um.
[11/09 21:41:59   1400s] #Total number of vias = 90774
[11/09 21:41:59   1400s] #Up-Via Summary (total 90774):
[11/09 21:41:59   1400s] #           
[11/09 21:41:59   1400s] #-----------------------
[11/09 21:41:59   1400s] # METAL1          46906
[11/09 21:41:59   1400s] # METAL2          33078
[11/09 21:41:59   1400s] # METAL3          10790
[11/09 21:41:59   1400s] #-----------------------
[11/09 21:41:59   1400s] #                 90774 
[11/09 21:41:59   1400s] #
[11/09 21:41:59   1400s] #Total number of DRC violations = 0
[11/09 21:41:59   1400s] ### Time Record (Detail Routing) is uninstalled.
[11/09 21:41:59   1400s] #Cpu time = 00:00:01
[11/09 21:41:59   1400s] #Elapsed time = 00:00:01
[11/09 21:41:59   1400s] #Increased memory = 6.73 (MB)
[11/09 21:41:59   1400s] #Total memory = 2319.98 (MB)
[11/09 21:41:59   1400s] #Peak memory = 2788.21 (MB)
[11/09 21:41:59   1400s] ### Time Record (Antenna Fixing) is installed.
[11/09 21:41:59   1400s] #
[11/09 21:41:59   1400s] #start routing for process antenna violation fix ...
[11/09 21:41:59   1400s] ### drc_pitch = 3520 ( 1.76000 um) drc_range = 2730 ( 1.36500 um) route_pitch = 3520 ( 1.76000 um) patch_pitch = 18480 ( 9.24000 um) top_route_layer = 4 top_pin_layer = 4
[11/09 21:42:00   1402s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 2320.20 (MB), peak = 2788.21 (MB)
[11/09 21:42:00   1402s] #
[11/09 21:42:00   1402s] #Total wire length = 701821 um.
[11/09 21:42:00   1402s] #Total half perimeter of net bounding box = 629658 um.
[11/09 21:42:00   1402s] #Total wire length on LAYER METAL1 = 0 um.
[11/09 21:42:00   1402s] #Total wire length on LAYER METAL2 = 178920 um.
[11/09 21:42:00   1402s] #Total wire length on LAYER METAL3 = 346244 um.
[11/09 21:42:00   1402s] #Total wire length on LAYER METAL4 = 176657 um.
[11/09 21:42:00   1402s] #Total wire length on LAYER METAL5 = 0 um.
[11/09 21:42:00   1402s] #Total wire length on LAYER METAL6 = 0 um.
[11/09 21:42:00   1402s] #Total number of vias = 90788
[11/09 21:42:00   1402s] #Up-Via Summary (total 90788):
[11/09 21:42:00   1402s] #           
[11/09 21:42:00   1402s] #-----------------------
[11/09 21:42:00   1402s] # METAL1          46906
[11/09 21:42:00   1402s] # METAL2          33078
[11/09 21:42:00   1402s] # METAL3          10804
[11/09 21:42:00   1402s] #-----------------------
[11/09 21:42:00   1402s] #                 90788 
[11/09 21:42:00   1402s] #
[11/09 21:42:00   1402s] #Total number of DRC violations = 0
[11/09 21:42:00   1402s] #Total number of process antenna violations = 4
[11/09 21:42:00   1402s] #Total number of net violated process antenna rule = 4
[11/09 21:42:00   1402s] #
[11/09 21:42:01   1403s] #
[11/09 21:42:01   1403s] # start diode insertion for process antenna violation fix ...
[11/09 21:42:01   1403s] # output diode eco list to '.nano_eco_diode.list3'.
[11/09 21:42:01   1403s] #
[11/09 21:42:01   1403s] OPERPROF: Starting DPlace-Init at level 1, MEM:3253.8M, EPOCH TIME: 1731213721.034755
[11/09 21:42:01   1403s] Processing tracks to init pin-track alignment.
[11/09 21:42:01   1403s] z: 2, totalTracks: 1
[11/09 21:42:01   1403s] z: 4, totalTracks: 1
[11/09 21:42:01   1403s] z: 6, totalTracks: 1
[11/09 21:42:01   1403s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/09 21:42:01   1403s] All LLGs are deleted
[11/09 21:42:01   1403s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:42:01   1403s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:42:01   1403s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3253.8M, EPOCH TIME: 1731213721.042258
[11/09 21:42:01   1403s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3253.8M, EPOCH TIME: 1731213721.042354
[11/09 21:42:01   1403s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3253.8M, EPOCH TIME: 1731213721.046369
[11/09 21:42:01   1403s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:42:01   1403s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:42:01   1403s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3269.8M, EPOCH TIME: 1731213721.047585
[11/09 21:42:01   1403s] Max number of tech site patterns supported in site array is 256.
[11/09 21:42:01   1403s] Core basic site is core7T
[11/09 21:42:01   1403s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3269.8M, EPOCH TIME: 1731213721.049729
[11/09 21:42:01   1403s] After signature check, allow fast init is true, keep pre-filter is true.
[11/09 21:42:01   1403s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/09 21:42:01   1403s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.003, REAL:0.002, MEM:3277.8M, EPOCH TIME: 1731213721.051434
[11/09 21:42:01   1403s] Fast DP-INIT is on for default
[11/09 21:42:01   1403s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:42:01   1403s] Atter site array init, number of instance map data is 0.
[11/09 21:42:01   1403s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.012, REAL:0.008, MEM:3277.8M, EPOCH TIME: 1731213721.056024
[11/09 21:42:01   1403s] 
[11/09 21:42:01   1403s]  Pre_CCE_Colorizing is not ON! (0:0:27:0)
[11/09 21:42:01   1403s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.021, REAL:0.017, MEM:3261.8M, EPOCH TIME: 1731213721.063544
[11/09 21:42:01   1403s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3261.8M, EPOCH TIME: 1731213721.063603
[11/09 21:42:01   1403s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3261.8M, EPOCH TIME: 1731213721.063862
[11/09 21:42:01   1403s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3261.8MB).
[11/09 21:42:01   1403s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.041, REAL:0.037, MEM:3261.8M, EPOCH TIME: 1731213721.071667
[11/09 21:42:01   1403s] # ** Added 5 diode instances.
[11/09 21:42:01   1403s] # Distance statistics from ideal location:
[11/09 21:42:01   1403s] #     Max (X+Y): 4.623 microns
[11/09 21:42:01   1403s] #    Mean (X+Y): 1.302 microns
[11/09 21:42:01   1403s] #
[11/09 21:42:01   1403s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3264.8M, EPOCH TIME: 1731213721.097624
[11/09 21:42:01   1403s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:15791).
[11/09 21:42:01   1403s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:42:01   1403s] All LLGs are deleted
[11/09 21:42:01   1403s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:42:01   1403s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:42:01   1403s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3264.8M, EPOCH TIME: 1731213721.102037
[11/09 21:42:01   1403s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3264.8M, EPOCH TIME: 1731213721.102111
[11/09 21:42:01   1403s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.006, REAL:0.005, MEM:3261.8M, EPOCH TIME: 1731213721.102867
[11/09 21:42:01   1403s] # 5 diode(s) added
[11/09 21:42:01   1403s] # 0 old filler cell(s) deleted
[11/09 21:42:01   1403s] # 0 new filler cell(s) added
[11/09 21:42:01   1403s] #
[11/09 21:42:01   1403s] ### after diode insertion design signature (292): cell=1204719608 placement=364994287
[11/09 21:42:04   1409s] #cpu time = 00:00:05, elapsed time = 00:00:03, memory = 2320.42 (MB), peak = 2788.21 (MB)
[11/09 21:42:04   1409s] #
[11/09 21:42:04   1409s] #Total wire length = 701834 um.
[11/09 21:42:04   1409s] #Total half perimeter of net bounding box = 629666 um.
[11/09 21:42:04   1409s] #Total wire length on LAYER METAL1 = 0 um.
[11/09 21:42:04   1409s] #Total wire length on LAYER METAL2 = 178915 um.
[11/09 21:42:04   1409s] #Total wire length on LAYER METAL3 = 346244 um.
[11/09 21:42:04   1409s] #Total wire length on LAYER METAL4 = 176675 um.
[11/09 21:42:04   1409s] #Total wire length on LAYER METAL5 = 0 um.
[11/09 21:42:04   1409s] #Total wire length on LAYER METAL6 = 0 um.
[11/09 21:42:04   1409s] #Total number of vias = 90802
[11/09 21:42:04   1409s] #Up-Via Summary (total 90802):
[11/09 21:42:04   1409s] #           
[11/09 21:42:04   1409s] #-----------------------
[11/09 21:42:04   1409s] # METAL1          46911
[11/09 21:42:04   1409s] # METAL2          33081
[11/09 21:42:04   1409s] # METAL3          10810
[11/09 21:42:04   1409s] #-----------------------
[11/09 21:42:04   1409s] #                 90802 
[11/09 21:42:04   1409s] #
[11/09 21:42:04   1409s] #Total number of DRC violations = 0
[11/09 21:42:04   1409s] #Total number of process antenna violations = 1
[11/09 21:42:04   1409s] #Total number of net violated process antenna rule = 1
[11/09 21:42:04   1409s] #
[11/09 21:42:04   1409s] #
[11/09 21:42:04   1409s] #start delete and reroute for process antenna violation fix ...
[11/09 21:42:06   1413s] #cpu time = 00:00:05, elapsed time = 00:00:02, memory = 2320.68 (MB), peak = 2788.21 (MB)
[11/09 21:42:06   1413s] #Total wire length = 701834 um.
[11/09 21:42:06   1413s] #Total half perimeter of net bounding box = 629666 um.
[11/09 21:42:06   1413s] #Total wire length on LAYER METAL1 = 0 um.
[11/09 21:42:06   1413s] #Total wire length on LAYER METAL2 = 178915 um.
[11/09 21:42:06   1413s] #Total wire length on LAYER METAL3 = 346244 um.
[11/09 21:42:06   1413s] #Total wire length on LAYER METAL4 = 176675 um.
[11/09 21:42:06   1413s] #Total wire length on LAYER METAL5 = 0 um.
[11/09 21:42:06   1413s] #Total wire length on LAYER METAL6 = 0 um.
[11/09 21:42:06   1413s] #Total number of vias = 90802
[11/09 21:42:06   1413s] #Up-Via Summary (total 90802):
[11/09 21:42:06   1413s] #           
[11/09 21:42:06   1413s] #-----------------------
[11/09 21:42:06   1413s] # METAL1          46911
[11/09 21:42:06   1413s] # METAL2          33081
[11/09 21:42:06   1413s] # METAL3          10810
[11/09 21:42:06   1413s] #-----------------------
[11/09 21:42:06   1413s] #                 90802 
[11/09 21:42:06   1413s] #
[11/09 21:42:06   1413s] #Total number of DRC violations = 0
[11/09 21:42:06   1413s] #Total number of process antenna violations = 1
[11/09 21:42:06   1413s] #Total number of net violated process antenna rule = 1
[11/09 21:42:06   1413s] #
[11/09 21:42:06   1414s] #
[11/09 21:42:06   1414s] #Total wire length = 701834 um.
[11/09 21:42:06   1414s] #Total half perimeter of net bounding box = 629666 um.
[11/09 21:42:06   1414s] #Total wire length on LAYER METAL1 = 0 um.
[11/09 21:42:06   1414s] #Total wire length on LAYER METAL2 = 178915 um.
[11/09 21:42:06   1414s] #Total wire length on LAYER METAL3 = 346244 um.
[11/09 21:42:06   1414s] #Total wire length on LAYER METAL4 = 176675 um.
[11/09 21:42:06   1414s] #Total wire length on LAYER METAL5 = 0 um.
[11/09 21:42:06   1414s] #Total wire length on LAYER METAL6 = 0 um.
[11/09 21:42:06   1414s] #Total number of vias = 90802
[11/09 21:42:06   1414s] #Up-Via Summary (total 90802):
[11/09 21:42:06   1414s] #           
[11/09 21:42:06   1414s] #-----------------------
[11/09 21:42:06   1414s] # METAL1          46911
[11/09 21:42:06   1414s] # METAL2          33081
[11/09 21:42:06   1414s] # METAL3          10810
[11/09 21:42:06   1414s] #-----------------------
[11/09 21:42:06   1414s] #                 90802 
[11/09 21:42:06   1414s] #
[11/09 21:42:06   1414s] #Total number of DRC violations = 0
[11/09 21:42:06   1414s] #Total number of process antenna violations = 1
[11/09 21:42:06   1414s] #Total number of net violated process antenna rule = 1
[11/09 21:42:06   1414s] #
[11/09 21:42:06   1414s] ### Time Record (Antenna Fixing) is uninstalled.
[11/09 21:42:06   1414s] ### detail_route design signature (324): route=1594902953 flt_obj=0 vio=1100984598 shield_wire=1
[11/09 21:42:06   1414s] ### Time Record (DB Export) is installed.
[11/09 21:42:07   1414s] ### export design design signature (325): route=1594902953 fixed_route=1443807067 flt_obj=0 vio=1100984598 swire=282492057 shield_wire=1 net_attr=1469410446 dirty_area=0 del_dirty_area=0 cell=1204719608 placement=364994287 pin_access=1252015978 inst_pattern=1
[11/09 21:42:07   1415s] #	no debugging net set
[11/09 21:42:07   1415s] ### Time Record (DB Export) is uninstalled.
[11/09 21:42:07   1415s] ### Time Record (Post Callback) is installed.
[11/09 21:42:07   1415s] ### Time Record (Post Callback) is uninstalled.
[11/09 21:42:07   1415s] #
[11/09 21:42:07   1415s] #detailRoute statistics:
[11/09 21:42:07   1415s] #Cpu time = 00:00:16
[11/09 21:42:07   1415s] #Elapsed time = 00:00:09
[11/09 21:42:07   1415s] #Increased memory = -7.30 (MB)
[11/09 21:42:07   1415s] #Total memory = 2313.07 (MB)
[11/09 21:42:07   1415s] #Peak memory = 2788.21 (MB)
[11/09 21:42:07   1415s] #Number of warnings = 0
[11/09 21:42:07   1415s] #Total number of warnings = 14
[11/09 21:42:07   1415s] #Number of fails = 0
[11/09 21:42:07   1415s] #Total number of fails = 0
[11/09 21:42:07   1415s] #Complete detailRoute on Sat Nov  9 21:42:07 2024
[11/09 21:42:07   1415s] #
[11/09 21:42:07   1415s] ### Time Record (detailRoute) is uninstalled.
[11/09 21:42:07   1415s] #Default setup view is reset to wc.
[11/09 21:42:07   1415s] AAE_INFO: Post Route call back at the end of routeDesign
[11/09 21:42:07   1415s] #routeDesign: cpu time = 00:03:08, elapsed time = 00:01:45, memory = 2312.06 (MB), peak = 2788.21 (MB)
[11/09 21:42:07   1415s] *** Message Summary: 0 warning(s), 0 error(s)
[11/09 21:42:07   1415s] 
[11/09 21:42:07   1415s] ### Time Record (routeDesign) is uninstalled.
[11/09 21:42:07   1415s] ### 
[11/09 21:42:07   1415s] ###   Scalability Statistics
[11/09 21:42:07   1415s] ### 
[11/09 21:42:07   1415s] ### --------------------------------+----------------+----------------+----------------+
[11/09 21:42:07   1415s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[11/09 21:42:07   1415s] ### --------------------------------+----------------+----------------+----------------+
[11/09 21:42:07   1415s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[11/09 21:42:07   1415s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[11/09 21:42:07   1415s] ###   Timing Data Generation        |        00:00:04|        00:00:03|             1.4|
[11/09 21:42:07   1415s] ###   DB Import                     |        00:00:01|        00:00:01|             1.0|
[11/09 21:42:07   1415s] ###   DB Export                     |        00:00:01|        00:00:01|             1.0|
[11/09 21:42:07   1415s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[11/09 21:42:07   1415s] ###   Data Preparation              |        00:00:02|        00:00:01|             1.3|
[11/09 21:42:07   1415s] ###   Global Routing                |        00:00:13|        00:00:12|             1.1|
[11/09 21:42:07   1415s] ###   Track Assignment              |        00:00:03|        00:00:03|             1.2|
[11/09 21:42:07   1415s] ###   Detail Routing                |        00:01:28|        00:00:45|             2.0|
[11/09 21:42:07   1415s] ###   Antenna Fixing                |        00:00:58|        00:00:31|             1.9|
[11/09 21:42:07   1415s] ###   Post Route Wire Spreading     |        00:00:17|        00:00:09|             1.9|
[11/09 21:42:07   1415s] ###   Entire Command                |        00:03:08|        00:01:45|             1.8|
[11/09 21:42:07   1415s] ### --------------------------------+----------------+----------------+----------------+
[11/09 21:42:07   1415s] ### 
[11/09 21:42:07   1415s] All 15474 nets 47198 terms of cell soc_top are properly connected
[11/09 21:42:07   1415s] <CMD> saveDesign DBS/soc_top-routed.enc
[11/09 21:42:07   1415s] #% Begin save design ... (date=11/09 21:42:07, mem=2312.1M)
[11/09 21:42:07   1415s] % Begin Save ccopt configuration ... (date=11/09 21:42:07, mem=2312.1M)
[11/09 21:42:07   1415s] % End Save ccopt configuration ... (date=11/09 21:42:07, total cpu=0:00:00.1, real=0:00:00.0, peak res=2312.6M, current mem=2312.6M)
[11/09 21:42:07   1415s] % Begin Save netlist data ... (date=11/09 21:42:07, mem=2312.6M)
[11/09 21:42:07   1415s] Writing Binary DB to DBS/soc_top-routed.enc.dat.tmp/vbin/soc_top.v.bin in multi-threaded mode...
[11/09 21:42:07   1415s] % End Save netlist data ... (date=11/09 21:42:07, total cpu=0:00:00.1, real=0:00:00.0, peak res=2312.6M, current mem=2312.6M)
[11/09 21:42:07   1415s] Saving symbol-table file ...
[11/09 21:42:08   1415s] Saving congestion map file DBS/soc_top-routed.enc.dat.tmp/soc_top.route.congmap.gz ...
[11/09 21:42:08   1415s] % Begin Save AAE data ... (date=11/09 21:42:08, mem=2313.0M)
[11/09 21:42:08   1415s] Saving AAE Data ...
[11/09 21:42:08   1415s] AAE DB initialization (MEM=3255.17 CPU=0:00:00.0 REAL=0:00:00.0) 
[11/09 21:42:08   1415s] % End Save AAE data ... (date=11/09 21:42:08, total cpu=0:00:00.1, real=0:00:00.0, peak res=2316.3M, current mem=2316.3M)
[11/09 21:42:08   1415s] Saving preference file DBS/soc_top-routed.enc.dat.tmp/gui.pref.tcl ...
[11/09 21:42:08   1415s] Saving mode setting ...
[11/09 21:42:08   1415s] Saving global file ...
[11/09 21:42:09   1415s] % Begin Save floorplan data ... (date=11/09 21:42:08, mem=2313.4M)
[11/09 21:42:09   1415s] Saving floorplan file ...
[11/09 21:42:09   1416s] % End Save floorplan data ... (date=11/09 21:42:09, total cpu=0:00:00.1, real=0:00:00.0, peak res=2313.4M, current mem=2313.4M)
[11/09 21:42:09   1416s] Saving PG file DBS/soc_top-routed.enc.dat.tmp/soc_top.pg.gz, version#2, (Created by Innovus v21.15-s110_1 on Sat Nov  9 21:42:09 2024)
[11/09 21:42:09   1416s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=3252.7M) ***
[11/09 21:42:09   1416s] Saving Drc markers ...
[11/09 21:42:09   1416s] ... 1 markers are saved ...
[11/09 21:42:09   1416s] ... 0 geometry drc markers are saved ...
[11/09 21:42:09   1416s] ... 1 antenna drc markers are saved ...
[11/09 21:42:09   1416s] % Begin Save placement data ... (date=11/09 21:42:09, mem=2313.9M)
[11/09 21:42:09   1416s] ** Saving stdCellPlacement_binary (version# 2) ...
[11/09 21:42:09   1416s] Save Adaptive View Pruning View Names to Binary file
[11/09 21:42:09   1416s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=3255.7M) ***
[11/09 21:42:09   1416s] % End Save placement data ... (date=11/09 21:42:09, total cpu=0:00:00.1, real=0:00:00.0, peak res=2313.9M, current mem=2313.9M)
[11/09 21:42:09   1416s] % Begin Save routing data ... (date=11/09 21:42:09, mem=2313.9M)
[11/09 21:42:09   1416s] Saving route file ...
[11/09 21:42:10   1416s] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:01.0 mem=3252.7M) ***
[11/09 21:42:10   1416s] % End Save routing data ... (date=11/09 21:42:10, total cpu=0:00:00.2, real=0:00:01.0, peak res=2314.1M, current mem=2314.1M)
[11/09 21:42:10   1416s] Saving property file DBS/soc_top-routed.enc.dat.tmp/soc_top.prop
[11/09 21:42:10   1416s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3255.7M) ***
[11/09 21:42:10   1416s] #Saving pin access data to file DBS/soc_top-routed.enc.dat.tmp/soc_top.apa ...
[11/09 21:42:10   1416s] #
[11/09 21:42:10   1416s] % Begin Save power constraints data ... (date=11/09 21:42:10, mem=2314.1M)
[11/09 21:42:10   1416s] % End Save power constraints data ... (date=11/09 21:42:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=2314.1M, current mem=2314.1M)
[11/09 21:42:11   1416s] Generated self-contained design soc_top-routed.enc.dat.tmp
[11/09 21:42:11   1416s] #% End save design ... (date=11/09 21:42:11, total cpu=0:00:01.2, real=0:00:04.0, peak res=2316.3M, current mem=2314.4M)
[11/09 21:42:11   1416s] *** Message Summary: 0 warning(s), 0 error(s)
[11/09 21:42:11   1416s] 
[11/09 21:42:11   1416s] <CMD> addFiller -cell {FILL32 FILL16 FILL8 FILL4 FILL2 FILL1} -prefix FILLER
[11/09 21:42:11   1416s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
[11/09 21:42:11   1416s] Type 'man IMPSP-5217' for more detail.
[11/09 21:42:11   1416s] OPERPROF: Starting PlacementAddFillerCore
 at level 1, MEM:3252.7M, EPOCH TIME: 1731213731.911770
[11/09 21:42:11   1416s] OPERPROF:   Starting DPlace-Init-For-Physical at level 2, MEM:3252.7M, EPOCH TIME: 1731213731.913244
[11/09 21:42:11   1416s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3252.7M, EPOCH TIME: 1731213731.913318
[11/09 21:42:11   1416s] Processing tracks to init pin-track alignment.
[11/09 21:42:11   1416s] z: 2, totalTracks: 1
[11/09 21:42:11   1416s] z: 4, totalTracks: 1
[11/09 21:42:11   1416s] z: 6, totalTracks: 1
[11/09 21:42:11   1416s] #spOpts: N=180 hrOri=1 hrSnap=1 rpCkHalo=4 
[11/09 21:42:11   1416s] All LLGs are deleted
[11/09 21:42:11   1416s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:42:11   1416s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:42:11   1416s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:3252.7M, EPOCH TIME: 1731213731.919672
[11/09 21:42:11   1416s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:3252.7M, EPOCH TIME: 1731213731.919747
[11/09 21:42:11   1416s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3252.7M, EPOCH TIME: 1731213731.920421
[11/09 21:42:11   1416s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:42:11   1416s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:42:11   1416s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:3268.7M, EPOCH TIME: 1731213731.923753
[11/09 21:42:11   1416s] Max number of tech site patterns supported in site array is 256.
[11/09 21:42:11   1416s] Core basic site is core7T
[11/09 21:42:11   1416s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:3268.7M, EPOCH TIME: 1731213731.925168
[11/09 21:42:11   1416s] After signature check, allow fast init is false, keep pre-filter is true.
[11/09 21:42:11   1416s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[11/09 21:42:11   1416s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.069, REAL:0.035, MEM:3268.7M, EPOCH TIME: 1731213731.960011
[11/09 21:42:11   1416s] SiteArray: non-trimmed site array dimensions = 232 x 1911
[11/09 21:42:11   1416s] SiteArray: use 2,375,680 bytes
[11/09 21:42:11   1416s] SiteArray: current memory after site array memory allocation 3268.7M
[11/09 21:42:11   1416s] SiteArray: FP blocked sites are writable
[11/09 21:42:11   1416s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:42:11   1416s] OPERPROF:           Starting RoutingBlockageFromWireViaStBox at level 6, MEM:3252.7M, EPOCH TIME: 1731213731.965160
[11/09 21:42:12   1416s] Process 261075 wires and vias for routing blockage analysis
[11/09 21:42:12   1416s] OPERPROF:           Finished RoutingBlockageFromWireViaStBox at level 6, CPU:0.092, REAL:0.047, MEM:3268.7M, EPOCH TIME: 1731213732.011722
[11/09 21:42:12   1416s] SiteArray: number of non floorplan blocked sites for llg default is 443352
[11/09 21:42:12   1416s] Atter site array init, number of instance map data is 0.
[11/09 21:42:12   1416s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.183, REAL:0.095, MEM:3268.7M, EPOCH TIME: 1731213732.019231
[11/09 21:42:12   1416s] 
[11/09 21:42:12   1416s]  Pre_CCE_Colorizing is not ON! (0:0:27:0)
[11/09 21:42:12   1416s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.194, REAL:0.106, MEM:3252.7M, EPOCH TIME: 1731213732.026487
[11/09 21:42:12   1416s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:3252.7M, EPOCH TIME: 1731213732.026546
[11/09 21:42:12   1416s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:3252.7M, EPOCH TIME: 1731213732.026813
[11/09 21:42:12   1416s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=3252.7MB).
[11/09 21:42:12   1416s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.203, REAL:0.115, MEM:3252.7M, EPOCH TIME: 1731213732.028715
[11/09 21:42:12   1416s] OPERPROF:   Finished DPlace-Init-For-Physical at level 2, CPU:0.203, REAL:0.116, MEM:3252.7M, EPOCH TIME: 1731213732.028747
[11/09 21:42:12   1416s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:3252.7M, EPOCH TIME: 1731213732.028777
[11/09 21:42:12   1416s]   Signal wire search tree: 254358 elements. (cpu=0:00:00.1, mem=0.0M)
[11/09 21:42:12   1416s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.087, REAL:0.087, MEM:3252.7M, EPOCH TIME: 1731213732.115961
[11/09 21:42:12   1416s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:3252.7M, EPOCH TIME: 1731213732.142712
[11/09 21:42:12   1416s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:3252.7M, EPOCH TIME: 1731213732.142805
[11/09 21:42:12   1416s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:3252.7M, EPOCH TIME: 1731213732.143001
[11/09 21:42:12   1417s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3252.7M, EPOCH TIME: 1731213732.144185
[11/09 21:42:12   1417s] AddFiller init all instances time CPU:0.001, REAL:0.001
[11/09 21:42:12   1417s] AddFiller main function time CPU:0.899, REAL:0.644
[11/09 21:42:12   1417s] Filler instance commit time CPU:0.201, REAL:0.201
[11/09 21:42:12   1417s] *INFO: Adding fillers to top-module.
[11/09 21:42:12   1417s] *INFO:   Added 1291 filler insts (cell FILL32 / prefix FILLER).
[11/09 21:42:12   1417s] *INFO:   Added 1314 filler insts (cell FILL16 / prefix FILLER).
[11/09 21:42:12   1417s] *INFO:   Added 2677 filler insts (cell FILL8 / prefix FILLER).
[11/09 21:42:12   1417s] *INFO:   Added 5517 filler insts (cell FILL4 / prefix FILLER).
[11/09 21:42:12   1417s] *INFO:   Added 8050 filler insts (cell FILL2 / prefix FILLER).
[11/09 21:42:12   1417s] *INFO:   Added 7422 filler insts (cell FILL1 / prefix FILLER).
[11/09 21:42:12   1417s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.943, REAL:0.646, MEM:3284.7M, EPOCH TIME: 1731213732.790419
[11/09 21:42:12   1417s] *INFO: Total 26271 filler insts added - prefix FILLER (CPU: 0:00:01.3).
[11/09 21:42:12   1417s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:0.943, REAL:0.648, MEM:3284.7M, EPOCH TIME: 1731213732.790517
[11/09 21:42:12   1417s] OPERPROF:       Starting AddFillerWithCellMap/BatchGNCProcess at level 4, MEM:3284.7M, EPOCH TIME: 1731213732.790552
[11/09 21:42:12   1417s] For 26271 new insts, OPERPROF:       Finished AddFillerWithCellMap/BatchGNCProcess at level 4, CPU:0.001, REAL:0.001, MEM:3284.7M, EPOCH TIME: 1731213732.791506
[11/09 21:42:12   1417s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:0.945, REAL:0.649, MEM:3284.7M, EPOCH TIME: 1731213732.791556
[11/09 21:42:12   1417s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:0.945, REAL:0.649, MEM:3284.7M, EPOCH TIME: 1731213732.791588
[11/09 21:42:12   1417s] OPERPROF:   Starting spDPlaceCleanup(full) at level 2, MEM:3284.7M, EPOCH TIME: 1731213732.792151
[11/09 21:42:12   1417s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:42062).
[11/09 21:42:12   1417s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:42:12   1418s] All LLGs are deleted
[11/09 21:42:12   1418s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:42:12   1418s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:42:12   1418s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:3252.7M, EPOCH TIME: 1731213732.847954
[11/09 21:42:12   1418s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.002, REAL:0.002, MEM:3250.4M, EPOCH TIME: 1731213732.850088
[11/09 21:42:12   1418s] OPERPROF:   Finished spDPlaceCleanup(full) at level 2, CPU:0.062, REAL:0.059, MEM:3250.4M, EPOCH TIME: 1731213732.851288
[11/09 21:42:12   1418s] OPERPROF: Finished PlacementAddFillerCore
 at level 1, CPU:1.325, REAL:0.940, MEM:3250.4M, EPOCH TIME: 1731213732.851349
[11/09 21:42:12   1418s] <CMD> setDrawView place
[11/09 21:42:12   1418s] <CMD> saveDesign DBS/soc_top-filled.enc
[11/09 21:42:12   1418s] #% Begin save design ... (date=11/09 21:42:12, mem=2318.1M)
[11/09 21:42:13   1418s] % Begin Save ccopt configuration ... (date=11/09 21:42:12, mem=2318.1M)
[11/09 21:42:13   1418s] % End Save ccopt configuration ... (date=11/09 21:42:13, total cpu=0:00:00.1, real=0:00:00.0, peak res=2318.3M, current mem=2318.3M)
[11/09 21:42:13   1418s] % Begin Save netlist data ... (date=11/09 21:42:13, mem=2318.3M)
[11/09 21:42:13   1418s] Writing Binary DB to DBS/soc_top-filled.enc.dat/vbin/soc_top.v.bin in multi-threaded mode...
[11/09 21:42:13   1418s] % End Save netlist data ... (date=11/09 21:42:13, total cpu=0:00:00.1, real=0:00:00.0, peak res=2318.4M, current mem=2318.4M)
[11/09 21:42:13   1418s] Saving symbol-table file ...
[11/09 21:42:13   1418s] Saving congestion map file DBS/soc_top-filled.enc.dat/soc_top.route.congmap.gz ...
[11/09 21:42:13   1418s] % Begin Save AAE data ... (date=11/09 21:42:13, mem=2318.4M)
[11/09 21:42:13   1418s] Saving AAE Data ...
[11/09 21:42:13   1418s] % End Save AAE data ... (date=11/09 21:42:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=2318.4M, current mem=2318.4M)
[11/09 21:42:13   1418s] Saving preference file DBS/soc_top-filled.enc.dat/gui.pref.tcl ...
[11/09 21:42:13   1418s] Saving mode setting ...
[11/09 21:42:14   1418s] Saving global file ...
[11/09 21:42:14   1418s] % Begin Save floorplan data ... (date=11/09 21:42:14, mem=2318.9M)
[11/09 21:42:14   1418s] Saving floorplan file ...
[11/09 21:42:14   1418s] % End Save floorplan data ... (date=11/09 21:42:14, total cpu=0:00:00.1, real=0:00:00.0, peak res=2318.9M, current mem=2318.9M)
[11/09 21:42:14   1418s] Saving PG file DBS/soc_top-filled.enc.dat/soc_top.pg.gz, version#2, (Created by Innovus v21.15-s110_1 on Sat Nov  9 21:42:14 2024)
[11/09 21:42:14   1418s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=3249.9M) ***
[11/09 21:42:14   1418s] Saving Drc markers ...
[11/09 21:42:15   1418s] ... 1 markers are saved ...
[11/09 21:42:15   1418s] ... 0 geometry drc markers are saved ...
[11/09 21:42:15   1418s] ... 1 antenna drc markers are saved ...
[11/09 21:42:15   1418s] % Begin Save placement data ... (date=11/09 21:42:15, mem=2319.1M)
[11/09 21:42:15   1418s] ** Saving stdCellPlacement_binary (version# 2) ...
[11/09 21:42:15   1418s] Save Adaptive View Pruning View Names to Binary file
[11/09 21:42:15   1418s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=3252.9M) ***
[11/09 21:42:15   1418s] % End Save placement data ... (date=11/09 21:42:15, total cpu=0:00:00.1, real=0:00:00.0, peak res=2319.1M, current mem=2319.1M)
[11/09 21:42:15   1418s] % Begin Save routing data ... (date=11/09 21:42:15, mem=2319.1M)
[11/09 21:42:15   1418s] Saving route file ...
[11/09 21:42:15   1418s] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=3249.9M) ***
[11/09 21:42:15   1418s] % End Save routing data ... (date=11/09 21:42:15, total cpu=0:00:00.2, real=0:00:00.0, peak res=2319.3M, current mem=2319.3M)
[11/09 21:42:15   1418s] Saving property file DBS/soc_top-filled.enc.dat/soc_top.prop
[11/09 21:42:15   1418s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3252.9M) ***
[11/09 21:42:15   1419s] #Saving pin access data to file DBS/soc_top-filled.enc.dat/soc_top.apa ...
[11/09 21:42:15   1419s] #
[11/09 21:42:16   1419s] % Begin Save power constraints data ... (date=11/09 21:42:16, mem=2319.3M)
[11/09 21:42:16   1419s] % End Save power constraints data ... (date=11/09 21:42:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=2319.3M, current mem=2319.3M)
[11/09 21:42:16   1419s] Generated self-contained design soc_top-filled.enc.dat
[11/09 21:42:16   1419s] #% End save design ... (date=11/09 21:42:16, total cpu=0:00:01.2, real=0:00:04.0, peak res=2319.6M, current mem=2319.6M)
[11/09 21:42:16   1419s] *** Message Summary: 0 warning(s), 0 error(s)
[11/09 21:42:16   1419s] 
[11/09 21:42:16   1419s] <CMD> verifyConnectivity -type all -report ./RPT/connectivity.rpt
[11/09 21:42:16   1419s] VERIFY_CONNECTIVITY use new engine.
[11/09 21:42:16   1419s] 
[11/09 21:42:16   1419s] ******** Start: VERIFY CONNECTIVITY ********
[11/09 21:42:16   1419s] Start Time: Sat Nov  9 21:42:16 2024
[11/09 21:42:16   1419s] 
[11/09 21:42:16   1419s] Design Name: soc_top
[11/09 21:42:16   1419s] Database Units: 2000
[11/09 21:42:16   1419s] Design Boundary: (0.0000, 0.0000) (1696.7200, 1536.5600)
[11/09 21:42:16   1419s] Error Limit = 1000; Warning Limit = 50
[11/09 21:42:16   1419s] Check all nets
[11/09 21:42:17   1419s] Use 2 pthreads
[11/09 21:42:17   1419s] 
[11/09 21:42:17   1419s] Begin Summary 
[11/09 21:42:17   1419s]   Found no problems or warnings.
[11/09 21:42:17   1419s] End Summary
[11/09 21:42:17   1419s] 
[11/09 21:42:17   1419s] End Time: Sat Nov  9 21:42:17 2024
[11/09 21:42:17   1419s] Time Elapsed: 0:00:01.0
[11/09 21:42:17   1419s] 
[11/09 21:42:17   1419s] ******** End: VERIFY CONNECTIVITY ********
[11/09 21:42:17   1419s]   Verification Complete : 0 Viols.  0 Wrngs.
[11/09 21:42:17   1419s]   (CPU Time: 0:00:00.6  MEM: 0.000M)
[11/09 21:42:17   1419s] 
[11/09 21:42:17   1419s]  *** Starting Verify Geometry (MEM: 3249.9) ***
[11/09 21:42:17   1419s] 
[11/09 21:42:17   1419s] **WARN: (IMPVFG-257):	setVerifyGeometryMode/verifyGeometry command is obsolete and should not be used any more. It still works in this release but will be removed in future release. You should change to use set_verify_drc_mode/verify_drc which is the replacement tool for verifyGeometry.
[11/09 21:42:17   1419s]   VERIFY GEOMETRY ...... Starting Verification
[11/09 21:42:17   1419s]   VERIFY GEOMETRY ...... Initializing
[11/09 21:42:17   1419s]   VERIFY GEOMETRY ...... Deleting Existing Violations
[11/09 21:42:17   1419s]   VERIFY GEOMETRY ...... Creating Sub-Areas
[11/09 21:42:17   1419s]                   ...... bin size: 8320
[11/09 21:42:17   1419s] Multi-CPU acceleration using 2 CPU(s).
[11/09 21:42:17   1419s] <CMD> saveDrc /tmp/innovus_temp_4732_lnissrv4_u1500738_Zyg4BO/vergQTmpqYBDDH/qthread_src.drc
[11/09 21:42:17   1419s] Saving Drc markers ...
[11/09 21:42:17   1419s] ... 1 markers are saved ...
[11/09 21:42:17   1419s] ... 0 geometry drc markers are saved ...
[11/09 21:42:17   1419s] ... 1 antenna drc markers are saved ...
[11/09 21:42:17   1419s] <CMD> clearDrc
[11/09 21:42:17   1419s]   VERIFY GEOMETRY ...... SubArea : 1 of 4  Thread : 0
[11/09 21:42:17   1419s]   VERIFY GEOMETRY ...... SubArea : 2 of 4  Thread : 1
[11/09 21:42:17   1419s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[11/09 21:42:17   1419s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[11/09 21:42:17   1419s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[11/09 21:42:17   1419s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[11/09 21:42:17   1419s]   VERIFY GEOMETRY ...... SubArea : 3 of 4  Thread : 0
[11/09 21:42:17   1419s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[11/09 21:42:17   1419s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[11/09 21:42:17   1419s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[11/09 21:42:17   1419s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[11/09 21:42:17   1419s]   VERIFY GEOMETRY ...... SubArea : 4 of 4  Thread : 1
[11/09 21:42:17   1419s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[11/09 21:42:17   1419s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[11/09 21:42:17   1419s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[11/09 21:42:17   1419s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[11/09 21:42:17   1419s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[11/09 21:42:17   1419s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[11/09 21:42:17   1419s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[11/09 21:42:17   1419s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[11/09 21:42:20   1423s] VG: elapsed time: 3.00
[11/09 21:42:20   1423s] Begin Summary ...
[11/09 21:42:20   1423s]   Cells       : 0
[11/09 21:42:20   1423s]   SameNet     : 0
[11/09 21:42:20   1423s]   Wiring      : 0
[11/09 21:42:20   1423s]   Antenna     : 0
[11/09 21:42:20   1423s]   Short       : 0
[11/09 21:42:20   1423s]   Overlap     : 0
[11/09 21:42:20   1423s] End Summary
[11/09 21:42:20   1423s] 
[11/09 21:42:20   1423s]   Verification Complete : 0 Viols.  0 Wrngs.
[11/09 21:42:20   1423s] 
[11/09 21:42:20   1423s] **********End: VERIFY GEOMETRY**********
[11/09 21:42:20   1423s]  *** verify geometry (CPU: 0:00:04.1  MEM: 413.3M)
[11/09 21:42:20   1423s] 
[11/09 21:42:20   1423s] <CMD> set_verify_drc_mode -check_only regular
[11/09 21:42:20   1423s] <CMD> verify_drc -report ./RPT/geometry.rpt
[11/09 21:42:20   1423s] #-check_only regular                     # enums={all regular special selected_net selected cell default}, default=regular+special, user setting
[11/09 21:42:20   1423s] #-check_same_via_cell true               # bool, default=false, user setting
[11/09 21:42:20   1423s] #-report ./RPT/geometry.rpt              # string, default="", user setting
[11/09 21:42:20   1423s]  *** Starting Verify DRC (MEM: 3506.0) ***
[11/09 21:42:20   1423s] 
[11/09 21:42:20   1424s] ### import design signature (326): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1252015978 inst_pattern=1
[11/09 21:42:20   1424s]   VERIFY DRC ...... Starting Verification
[11/09 21:42:20   1424s]   VERIFY DRC ...... Initializing
[11/09 21:42:20   1424s]   VERIFY DRC ...... Deleting Existing Violations
[11/09 21:42:20   1424s]   VERIFY DRC ...... Creating Sub-Areas
[11/09 21:42:20   1424s]   VERIFY DRC ...... Using new threading
[11/09 21:42:20   1424s]  VERIFY DRC ...... Sub-Area: {485.760 0.000 728.640 220.800} 3 of 49  Thread : 1
[11/09 21:42:20   1424s]  VERIFY DRC ...... Sub-Area: {728.640 0.000 971.520 220.800} 4 of 49  Thread : 1
[11/09 21:42:20   1424s]  VERIFY DRC ...... Sub-Area: {971.520 0.000 1214.400 220.800} 5 of 49  Thread : 1
[11/09 21:42:20   1424s]  VERIFY DRC ...... Sub-Area: {1214.400 0.000 1457.280 220.800} 6 of 49  Thread : 1
[11/09 21:42:20   1424s]  VERIFY DRC ...... Sub-Area: {0.000 0.000 242.880 220.800} 1 of 49  Thread : 0
[11/09 21:42:20   1424s]  VERIFY DRC ...... Sub-Area: {728.640 220.800 971.520 441.600} 11 of 49  Thread : 1
[11/09 21:42:20   1424s]  VERIFY DRC ...... Sub-Area: {242.880 220.800 485.760 441.600} 9 of 49  Thread : 0
[11/09 21:42:20   1424s]  VERIFY DRC ...... Sub-Area: {971.520 220.800 1214.400 441.600} 12 of 49  Thread : 1
[11/09 21:42:20   1424s]  VERIFY DRC ...... Sub-Area: {485.760 220.800 728.640 441.600} 10 of 49  Thread : 1
[11/09 21:42:20   1424s]  VERIFY DRC ...... Sub-Area: {1214.400 220.800 1457.280 441.600} 13 of 49  Thread : 1
[11/09 21:42:20   1424s]  VERIFY DRC ...... Sub-Area: {1457.280 220.800 1696.720 441.600} 14 of 49  Thread : 1
[11/09 21:42:20   1424s]  VERIFY DRC ...... Sub-Area: {0.000 220.800 242.880 441.600} 8 of 49  Thread : 0
[11/09 21:42:20   1424s]  VERIFY DRC ...... Sub-Area: {0.000 441.600 242.880 662.400} 15 of 49  Thread : 0
[11/09 21:42:20   1424s]  VERIFY DRC ...... Sub-Area: {485.760 441.600 728.640 662.400} 17 of 49  Thread : 1
[11/09 21:42:20   1424s]  VERIFY DRC ...... Sub-Area: {971.520 441.600 1214.400 662.400} 19 of 49  Thread : 0
[11/09 21:42:20   1424s]  VERIFY DRC ...... Sub-Area: {242.880 441.600 485.760 662.400} 16 of 49  Thread : 1
[11/09 21:42:20   1424s]  VERIFY DRC ...... Sub-Area: {1214.400 441.600 1457.280 662.400} 20 of 49  Thread : 1
[11/09 21:42:20   1424s]  VERIFY DRC ...... Sub-Area: {1457.280 441.600 1696.720 662.400} 21 of 49  Thread : 1
[11/09 21:42:20   1424s]  VERIFY DRC ...... Sub-Area: {0.000 662.400 242.880 883.200} 22 of 49  Thread : 1
[11/09 21:42:20   1424s]  VERIFY DRC ...... Sub-Area: {242.880 662.400 485.760 883.200} 23 of 49  Thread : 1
[11/09 21:42:20   1424s]  VERIFY DRC ...... Sub-Area: {728.640 441.600 971.520 662.400} 18 of 49  Thread : 0
[11/09 21:42:20   1425s]  VERIFY DRC ...... Sub-Area: {1214.400 662.400 1457.280 883.200} 27 of 49  Thread : 1
[11/09 21:42:20   1425s]  VERIFY DRC ...... Sub-Area: {485.760 662.400 728.640 883.200} 24 of 49  Thread : 0
[11/09 21:42:20   1425s]  VERIFY DRC ...... Sub-Area: {1457.280 662.400 1696.720 883.200} 28 of 49  Thread : 0
[11/09 21:42:20   1425s]  VERIFY DRC ...... Sub-Area: {0.000 883.200 242.880 1104.000} 29 of 49  Thread : 0
[11/09 21:42:20   1425s]  VERIFY DRC ...... Sub-Area: {242.880 883.200 485.760 1104.000} 30 of 49  Thread : 0
[11/09 21:42:20   1425s]  VERIFY DRC ...... Sub-Area: {485.760 883.200 728.640 1104.000} 31 of 49  Thread : 0
[11/09 21:42:20   1425s]  VERIFY DRC ...... Sub-Area: {1457.280 883.200 1696.720 1104.000} 35 of 49  Thread : 0
[11/09 21:42:20   1425s]  VERIFY DRC ...... Sub-Area: {0.000 1104.000 242.880 1324.800} 36 of 49  Thread : 0
[11/09 21:42:20   1425s]  VERIFY DRC ...... Sub-Area: {242.880 1104.000 485.760 1324.800} 37 of 49  Thread : 0
[11/09 21:42:21   1425s]  VERIFY DRC ...... Sub-Area: {485.760 1104.000 728.640 1324.800} 38 of 49  Thread : 0
[11/09 21:42:21   1425s]  VERIFY DRC ...... Sub-Area: {971.520 662.400 1214.400 883.200} 26 of 49  Thread : 1
[11/09 21:42:21   1425s]  VERIFY DRC ...... Sub-Area: {728.640 1104.000 971.520 1324.800} 39 of 49  Thread : 0
[11/09 21:42:21   1425s]  VERIFY DRC ...... Sub-Area: {1214.400 883.200 1457.280 1104.000} 34 of 49  Thread : 0
[11/09 21:42:21   1425s]  VERIFY DRC ...... Sub-Area: {971.520 1104.000 1214.400 1324.800} 40 of 49  Thread : 0
[11/09 21:42:21   1425s]  VERIFY DRC ...... Sub-Area: {1214.400 1104.000 1457.280 1324.800} 41 of 49  Thread : 0
[11/09 21:42:21   1425s]  VERIFY DRC ...... Sub-Area: {1457.280 1104.000 1696.720 1324.800} 42 of 49  Thread : 0
[11/09 21:42:21   1425s]  VERIFY DRC ...... Sub-Area: {0.000 1324.800 242.880 1536.560} 43 of 49  Thread : 0
[11/09 21:42:21   1425s]  VERIFY DRC ...... Sub-Area: {242.880 1324.800 485.760 1536.560} 44 of 49  Thread : 0
[11/09 21:42:21   1425s]  VERIFY DRC ...... Sub-Area: {485.760 1324.800 728.640 1536.560} 45 of 49  Thread : 0
[11/09 21:42:21   1425s]  VERIFY DRC ...... Sub-Area: {728.640 1324.800 971.520 1536.560} 46 of 49  Thread : 0
[11/09 21:42:21   1425s]  VERIFY DRC ...... Sub-Area: {971.520 1324.800 1214.400 1536.560} 47 of 49  Thread : 0
[11/09 21:42:21   1425s]  VERIFY DRC ...... Sub-Area: {1214.400 1324.800 1457.280 1536.560} 48 of 49  Thread : 0
[11/09 21:42:21   1425s]  VERIFY DRC ...... Sub-Area: {1457.280 1324.800 1696.720 1536.560} 49 of 49  Thread : 0
[11/09 21:42:21   1426s]  VERIFY DRC ...... Sub-Area: {728.640 662.400 971.520 883.200} 25 of 49  Thread : 1
[11/09 21:42:21   1426s]  VERIFY DRC ...... Sub-Area: {728.640 883.200 971.520 1104.000} 32 of 49  Thread : 1
[11/09 21:42:21   1426s]  VERIFY DRC ...... Thread : 0 finished.
[11/09 21:42:21   1426s]  VERIFY DRC ...... Sub-Area: {971.520 883.200 1214.400 1104.000} 33 of 49  Thread : 1
[11/09 21:42:21   1426s]  VERIFY DRC ...... Thread : 1 finished.
[11/09 21:42:21   1426s] 
[11/09 21:42:21   1426s]   Verification Complete : 0 Viols.
[11/09 21:42:21   1426s] 
[11/09 21:42:21   1426s]  *** End Verify DRC (CPU: 0:00:02.3  ELAPSED TIME: 1.00  MEM: 272.1M) ***
[11/09 21:42:21   1426s] 
[11/09 21:42:21   1426s] <CMD> verifyProcessAntenna -report ./RPT/antenna.rpt
[11/09 21:42:21   1426s] 
[11/09 21:42:21   1426s] ******* START VERIFY ANTENNA ********
[11/09 21:42:21   1426s] Report File: ./RPT/antenna.rpt
[11/09 21:42:21   1426s] LEF Macro File: soc_top.antenna.lef
[11/09 21:42:21   1426s] 5000 nets processed: 1 violations
[11/09 21:42:22   1426s] 10000 nets processed: 1 violations
[11/09 21:42:22   1426s] 15000 nets processed: 1 violations
[11/09 21:42:22   1427s] Verification Complete: 1 Violations
[11/09 21:42:22   1427s] ******* DONE VERIFY ANTENNA ********
[11/09 21:42:22   1427s] (CPU Time: 0:00:00.7  MEM: 0.000M)
[11/09 21:42:22   1427s] 
[11/09 21:42:22   1427s] <CMD> verifyProcessAntenna -report ./RPT/antenna.rpt
[11/09 21:42:22   1427s] 
[11/09 21:42:22   1427s] ******* START VERIFY ANTENNA ********
[11/09 21:42:22   1427s] Report File: ./RPT/antenna.rpt
[11/09 21:42:22   1427s] LEF Macro File: soc_top.antenna.lef
[11/09 21:42:22   1427s] 5000 nets processed: 1 violations
[11/09 21:42:22   1427s] 10000 nets processed: 1 violations
[11/09 21:42:22   1427s] 15000 nets processed: 1 violations
[11/09 21:42:23   1427s] Verification Complete: 1 Violations
[11/09 21:42:23   1427s] ******* DONE VERIFY ANTENNA ********
[11/09 21:42:23   1427s] (CPU Time: 0:00:00.7  MEM: 0.000M)
[11/09 21:42:23   1427s] 
[11/09 21:42:23   1427s] <CMD> reportNetStat > ./RPT/netlist_stats_final.rpt
[11/09 21:42:23   1427s] *** Statistics for net list soc_top ***
[11/09 21:42:23   1427s] Number of cells      = 42084
[11/09 21:42:23   1427s] Number of nets       = 15474
[11/09 21:42:23   1427s] Number of tri-nets   = 4
[11/09 21:42:23   1427s] Number of degen nets = 0
[11/09 21:42:23   1427s] Number of pins       = 47198
[11/09 21:42:23   1427s] Number of i/os       = 16
[11/09 21:42:23   1427s] 
[11/09 21:42:23   1427s] Number of nets with    2 terms = 10849 (70.1%)
[11/09 21:42:23   1427s] Number of nets with    3 terms = 2033 (13.1%)
[11/09 21:42:23   1427s] Number of nets with    4 terms = 1171 (7.6%)
[11/09 21:42:23   1427s] Number of nets with    5 terms = 402 (2.6%)
[11/09 21:42:23   1427s] Number of nets with    6 terms = 241 (1.6%)
[11/09 21:42:23   1427s] Number of nets with    7 terms = 218 (1.4%)
[11/09 21:42:23   1427s] Number of nets with    8 terms = 156 (1.0%)
[11/09 21:42:23   1427s] Number of nets with    9 terms = 99 (0.6%)
[11/09 21:42:23   1427s] Number of nets with >=10 terms = 305 (2.0%)
[11/09 21:42:23   1427s] 
[11/09 21:42:23   1427s] *** 34 Primitives used:
[11/09 21:42:23   1427s] Primitive RF2SH (2 insts)
[11/09 21:42:23   1427s] Primitive RA1SHD_RD (2 insts)
[11/09 21:42:23   1427s] Primitive pad_vdd (1 insts)
[11/09 21:42:23   1427s] Primitive pad_out (10 insts)
[11/09 21:42:23   1427s] Primitive pad_in (2 insts)
[11/09 21:42:23   1427s] Primitive pad_gnd (1 insts)
[11/09 21:42:23   1427s] Primitive pad_fill_8 (10 insts)
[11/09 21:42:23   1427s] Primitive pad_fill_4 (10 insts)
[11/09 21:42:23   1427s] Primitive pad_fill_32 (88 insts)
[11/09 21:42:23   1427s] Primitive pad_fill_2 (22 insts)
[11/09 21:42:23   1427s] Primitive pad_fill_005 (192 insts)
[11/09 21:42:23   1427s] Primitive pad_corner (4 insts)
[11/09 21:42:23   1427s] Primitive pad_bidirhe (4 insts)
[11/09 21:42:23   1427s] Primitive XOR2X1 (1725 insts)
[11/09 21:42:23   1427s] Primitive OR2X1 (615 insts)
[11/09 21:42:23   1427s] Primitive NOR2X1 (2794 insts)
[11/09 21:42:23   1427s] Primitive NAND3X1 (1481 insts)
[11/09 21:42:23   1427s] Primitive NAND2X1 (4529 insts)
[11/09 21:42:23   1427s] Primitive MUX2X1 (599 insts)
[11/09 21:42:23   1427s] Primitive INVX4 (10 insts)
[11/09 21:42:23   1427s] Primitive INVX2 (994 insts)
[11/09 21:42:23   1427s] Primitive INVX1 (1 insts)
[11/09 21:42:23   1427s] Primitive FILL8 (2677 insts)
[11/09 21:42:23   1427s] Primitive FILL4 (5517 insts)
[11/09 21:42:23   1427s] Primitive FILL32 (1291 insts)
[11/09 21:42:23   1427s] Primitive FILL2 (8050 insts)
[11/09 21:42:23   1427s] Primitive FILL16 (1314 insts)
[11/09 21:42:23   1427s] Primitive FILL1 (7422 insts)
[11/09 21:42:23   1427s] Primitive DFFQX1 (1190 insts)
[11/09 21:42:23   1427s] Primitive DFFQQBX1 (4 insts)
[11/09 21:42:23   1427s] Primitive DFFQBX1 (6 insts)
[11/09 21:42:23   1427s] Primitive BUFX1 (350 insts)
[11/09 21:42:23   1427s] Primitive ANTENNA (145 insts)
[11/09 21:42:23   1427s] Primitive AND2X1 (1022 insts)
[11/09 21:42:23   1427s] ************
[11/09 21:42:23   1427s] <CMD> report_area > ./RPT/area_final.rpt
[11/09 21:42:23   1427s] <CMD> report_timing > ${rpt_dir}/timing_final.rpt
[11/09 21:42:23   1428s] AAE_INFO: opIsDesignInPostRouteState() is 1
[11/09 21:42:23   1428s] AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
[11/09 21:42:23   1428s] AAE DB initialization (MEM=3520.09 CPU=0:00:00.0 REAL=0:00:00.0) 
[11/09 21:42:23   1428s] #################################################################################
[11/09 21:42:23   1428s] # Design Stage: PostRoute
[11/09 21:42:23   1428s] # Design Name: soc_top
[11/09 21:42:23   1428s] # Design Mode: 180nm
[11/09 21:42:23   1428s] # Analysis Mode: MMMC Non-OCV 
[11/09 21:42:23   1428s] # Parasitics Mode: No SPEF/RCDB 
[11/09 21:42:23   1428s] # Signoff Settings: SI Off 
[11/09 21:42:23   1428s] #################################################################################
[11/09 21:42:23   1428s] Extraction called for design 'soc_top' of instances=42084 and nets=15622 using extraction engine 'preRoute' .
[11/09 21:42:23   1428s] PreRoute RC Extraction called for design soc_top.
[11/09 21:42:23   1428s] RC Extraction called in multi-corner(2) mode.
[11/09 21:42:23   1428s] RCMode: PreRoute
[11/09 21:42:23   1428s]       RC Corner Indexes            0       1   
[11/09 21:42:23   1428s] Capacitance Scaling Factor   : 1.00000 1.00000 
[11/09 21:42:23   1428s] Resistance Scaling Factor    : 1.00000 1.00000 
[11/09 21:42:23   1428s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[11/09 21:42:23   1428s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[11/09 21:42:23   1428s] Shrink Factor                : 1.00000
[11/09 21:42:23   1428s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/09 21:42:23   1428s] Using capacitance table file ...
[11/09 21:42:23   1428s] 
[11/09 21:42:23   1428s] Trim Metal Layers:
[11/09 21:42:23   1428s] LayerId::1 widthSet size::4
[11/09 21:42:23   1428s] LayerId::2 widthSet size::4
[11/09 21:42:23   1428s] LayerId::3 widthSet size::4
[11/09 21:42:23   1428s] LayerId::4 widthSet size::4
[11/09 21:42:23   1428s] LayerId::5 widthSet size::4
[11/09 21:42:23   1428s] LayerId::6 widthSet size::3
[11/09 21:42:23   1428s] Updating RC grid for preRoute extraction ...
[11/09 21:42:23   1428s] eee: pegSigSF::1.070000
[11/09 21:42:23   1428s] Initializing multi-corner capacitance tables ... 
[11/09 21:42:23   1428s] Initializing multi-corner resistance tables ...
[11/09 21:42:23   1428s] eee: l::1 avDens::0.130419 usedTrk::3794.659821 availTrk::29095.804833 sigTrk::3794.659821
[11/09 21:42:23   1428s] eee: l::2 avDens::0.153189 usedTrk::4564.394388 availTrk::29795.875161 sigTrk::4564.394388
[11/09 21:42:23   1428s] eee: l::3 avDens::0.282660 usedTrk::8834.665953 availTrk::31255.451533 sigTrk::8834.665953
[11/09 21:42:23   1428s] eee: l::4 avDens::0.156428 usedTrk::4508.563387 availTrk::28821.916830 sigTrk::4508.563387
[11/09 21:42:23   1428s] eee: l::5 avDens::0.024396 usedTrk::840.185459 availTrk::34440.000000 sigTrk::840.185459
[11/09 21:42:23   1428s] eee: l::6 avDens::0.047566 usedTrk::802.443878 availTrk::16870.000000 sigTrk::802.443878
[11/09 21:42:23   1428s] {RT wc 0 4 4 0}
[11/09 21:42:23   1428s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.296860 uaWl=1.000000 uaWlH=0.242920 aWlH=0.000000 lMod=0 pMax=0.838200 pMod=82 wcR=0.555600 newSi=0.001600 wHLS=1.389000 siPrev=0 viaL=0.000000
[11/09 21:42:23   1428s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 3260.090M)
[11/09 21:42:23   1428s] Topological Sorting (REAL = 0:00:00.0, MEM = 3271.1M, InitMEM = 3269.1M)
[11/09 21:42:23   1428s] Calculate delays in BcWc mode...
[11/09 21:42:23   1428s] Start delay calculation (fullDC) (2 T). (MEM=3271.14)
[11/09 21:42:24   1428s] Start AAE Lib Loading. (MEM=3282.66)
[11/09 21:42:24   1428s] End AAE Lib Loading. (MEM=3301.74 CPU=0:00:00.0 Real=0:00:00.0)
[11/09 21:42:24   1428s] End AAE Lib Interpolated Model. (MEM=3301.74 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:42:25   1430s] Total number of fetched objects 15478
[11/09 21:42:25   1430s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:42:25   1430s] End delay calculation. (MEM=3416.21 CPU=0:00:01.7 REAL=0:00:01.0)
[11/09 21:42:25   1430s] End delay calculation (fullDC). (MEM=3416.21 CPU=0:00:02.2 REAL=0:00:02.0)
[11/09 21:42:25   1430s] *** CDM Built up (cpu=0:00:02.9  real=0:00:02.0  mem= 3416.2M) ***
[11/09 21:42:25   1431s] <CMD> summaryReport -noHtml -outfile ./RPT/summary_report.rpt
[11/09 21:42:25   1431s] Start to collect the design information.
[11/09 21:42:25   1431s] Build netlist information for Cell soc_top.
[11/09 21:42:25   1431s] Finished collecting the design information.
[11/09 21:42:25   1431s] Generating macro cells used in the design report.
[11/09 21:42:25   1431s] Generating standard cells used in the design report.
[11/09 21:42:25   1431s] Generating IO cells used in the design report.
[11/09 21:42:25   1431s] Analyze library ... 
[11/09 21:42:25   1431s] Analyze netlist ... 
[11/09 21:42:25   1431s] Generate no-driven nets information report.
[11/09 21:42:25   1431s] Analyze timing ... 
[11/09 21:42:25   1431s] Analyze floorplan/placement ... 
[11/09 21:42:25   1431s] All LLGs are deleted
[11/09 21:42:25   1431s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:42:25   1431s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:42:25   1431s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3400.2M, EPOCH TIME: 1731213745.367583
[11/09 21:42:25   1431s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3400.2M, EPOCH TIME: 1731213745.367697
[11/09 21:42:25   1431s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3400.2M, EPOCH TIME: 1731213745.387376
[11/09 21:42:25   1431s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:42:25   1431s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:42:25   1431s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3432.2M, EPOCH TIME: 1731213745.390725
[11/09 21:42:25   1431s] Max number of tech site patterns supported in site array is 256.
[11/09 21:42:25   1431s] Core basic site is core7T
[11/09 21:42:25   1431s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3432.2M, EPOCH TIME: 1731213745.393406
[11/09 21:42:25   1431s] After signature check, allow fast init is false, keep pre-filter is true.
[11/09 21:42:25   1431s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[11/09 21:42:25   1431s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.003, REAL:0.002, MEM:3448.2M, EPOCH TIME: 1731213745.395566
[11/09 21:42:25   1431s] SiteArray: non-trimmed site array dimensions = 232 x 1911
[11/09 21:42:25   1431s] SiteArray: use 2,375,680 bytes
[11/09 21:42:25   1431s] SiteArray: current memory after site array memory allocation 3450.5M
[11/09 21:42:25   1431s] SiteArray: FP blocked sites are writable
[11/09 21:42:25   1431s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:3434.5M, EPOCH TIME: 1731213745.401239
[11/09 21:42:25   1431s] Process 6919 wires and vias for routing blockage analysis
[11/09 21:42:25   1431s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.011, REAL:0.006, MEM:3450.5M, EPOCH TIME: 1731213745.407109
[11/09 21:42:25   1431s] SiteArray: number of non floorplan blocked sites for llg default is 443352
[11/09 21:42:25   1431s] Atter site array init, number of instance map data is 0.
[11/09 21:42:25   1431s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.040, REAL:0.025, MEM:3450.5M, EPOCH TIME: 1731213745.415937
[11/09 21:42:25   1431s] 
[11/09 21:42:25   1431s]  Pre_CCE_Colorizing is not ON! (0:0:27:0)
[11/09 21:42:25   1431s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.055, REAL:0.040, MEM:3434.5M, EPOCH TIME: 1731213745.426899
[11/09 21:42:25   1431s] All LLGs are deleted
[11/09 21:42:25   1431s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:514).
[11/09 21:42:25   1431s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/09 21:42:25   1431s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3434.5M, EPOCH TIME: 1731213745.443434
[11/09 21:42:25   1431s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.003, REAL:0.003, MEM:3434.5M, EPOCH TIME: 1731213745.445964
[11/09 21:42:25   1431s] Analysis Routing ...
[11/09 21:42:25   1431s] Report saved in file ./RPT/summary_report.rpt
[11/09 21:42:25   1431s] <CMD> saveNetlist -includePowerGround -excludeLeafCell ./HDL/PLACED/soc_top_placed_virtuoso.v
[11/09 21:42:25   1431s] Writing Netlist "./HDL/PLACED/soc_top_placed_virtuoso.v" ...
[11/09 21:42:25   1431s] Pwr name (VDD).
[11/09 21:42:25   1431s] Gnd name (VSS).
[11/09 21:42:25   1431s] 1 Pwr names and 1 Gnd names.
[11/09 21:42:25   1431s] <CMD> saveNetlist -excludeLeafCell ../HDL/PLACED/soc_top_placed_modelsim.v
[11/09 21:42:25   1431s] Writing Netlist "../HDL/PLACED/soc_top_placed_modelsim.v" ...
[11/09 21:42:25   1431s] <CMD> write_sdf SDF/${design}_placed.sdf
[11/09 21:42:25   1431s] **WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_delay_calc'. This setting is recommended for generating SDF for functional  simulation applications.
[11/09 21:42:25   1431s] AAE_INFO: opIsDesignInPostRouteState() is 1
[11/09 21:42:25   1431s] #################################################################################
[11/09 21:42:25   1431s] # Design Stage: PostRoute
[11/09 21:42:25   1431s] # Design Name: soc_top
[11/09 21:42:25   1431s] # Design Mode: 180nm
[11/09 21:42:25   1431s] # Analysis Mode: MMMC Non-OCV 
[11/09 21:42:25   1431s] # Parasitics Mode: No SPEF/RCDB 
[11/09 21:42:25   1431s] # Signoff Settings: SI Off 
[11/09 21:42:25   1431s] #################################################################################
[11/09 21:42:26   1431s] Topological Sorting (REAL = 0:00:00.0, MEM = 3423.0M, InitMEM = 3423.0M)
[11/09 21:42:26   1432s] Start delay calculation (fullDC) (2 T). (MEM=3422.96)
[11/09 21:42:26   1432s] End AAE Lib Interpolated Model. (MEM=3434.57 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:42:27   1434s] Total number of fetched objects 15478
[11/09 21:42:28   1436s] Total number of fetched objects 15478
[11/09 21:42:28   1436s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[11/09 21:42:28   1436s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[11/09 21:42:28   1436s] End delay calculation. (MEM=3411.61 CPU=0:00:03.5 REAL=0:00:02.0)
[11/09 21:42:28   1436s] End delay calculation (fullDC). (MEM=3411.61 CPU=0:00:04.2 REAL=0:00:02.0)
[11/09 21:42:28   1436s] *** CDM Built up (cpu=0:00:04.6  real=0:00:03.0  mem= 3411.6M) ***
[11/09 21:42:28   1436s] <CMD> streamOut GDS/soc_top.gds -mapFile /research/ece/lnis-teaching/Designkits/tsmc180nm/pdk/captable/gds2.map -libName DesignLib -structureName soc_top -units 2000 -mode ALL
[11/09 21:42:28   1436s] Parse flat map file...
[11/09 21:42:28   1436s] Writing GDSII file ...
[11/09 21:42:28   1436s] 	****** db unit per micron = 2000 ******
[11/09 21:42:28   1436s] 	****** output gds2 file unit per micron = 2000 ******
[11/09 21:42:28   1436s] 	****** unit scaling factor = 1 ******
[11/09 21:42:28   1436s] Output for instance
[11/09 21:42:28   1436s] Output for bump
[11/09 21:42:28   1436s] Output for physical terminals
[11/09 21:42:28   1436s] Output for logical terminals
[11/09 21:42:28   1436s] Output for regular nets
[11/09 21:42:29   1437s] Output for special nets and metal fills
[11/09 21:42:29   1437s] Output for via structure generation total number 85
[11/09 21:42:29   1437s] Statistics for GDS generated (version 3)
[11/09 21:42:29   1437s] ----------------------------------------
[11/09 21:42:29   1437s] Stream Out Layer Mapping Information:
[11/09 21:42:29   1437s] GDS Layer Number          GDS Layer Name
[11/09 21:42:29   1437s] ----------------------------------------
[11/09 21:42:29   1437s]     59                              COMP
[11/09 21:42:29   1437s]     62                           DIEAREA
[11/09 21:42:29   1437s]     39                             VIA56
[11/09 21:42:29   1437s]     45                            METAL6
[11/09 21:42:29   1437s]     32                             VIA45
[11/09 21:42:29   1437s]     38                            METAL6
[11/09 21:42:29   1437s]     44                            METAL5
[11/09 21:42:29   1437s]     29                             VIA34
[11/09 21:42:29   1437s]     33                            METAL5
[11/09 21:42:29   1437s]     43                            METAL4
[11/09 21:42:29   1437s]     31                            METAL4
[11/09 21:42:29   1437s]     28                            METAL3
[11/09 21:42:29   1437s]     16                            METAL1
[11/09 21:42:29   1437s]     18                            METAL2
[11/09 21:42:29   1437s]     13                             POLY1
[11/09 21:42:29   1437s]     15                              CONT
[11/09 21:42:29   1437s]     17                             VIA12
[11/09 21:42:29   1437s]     27                             VIA23
[11/09 21:42:29   1437s]     42                            METAL3
[11/09 21:42:29   1437s]     40                            METAL1
[11/09 21:42:29   1437s]     41                            METAL2
[11/09 21:42:29   1437s] 
[11/09 21:42:29   1437s] 
[11/09 21:42:29   1437s] Stream Out Information Processed for GDS version 3:
[11/09 21:42:29   1437s] Units: 2000 DBU
[11/09 21:42:29   1437s] 
[11/09 21:42:29   1437s] Object                             Count
[11/09 21:42:29   1437s] ----------------------------------------
[11/09 21:42:29   1437s] Instances                          42084
[11/09 21:42:29   1437s] 
[11/09 21:42:29   1437s] Ports/Pins                             0
[11/09 21:42:29   1437s] 
[11/09 21:42:29   1437s] Nets                              163554
[11/09 21:42:29   1437s]     metal layer METAL2             90965
[11/09 21:42:29   1437s]     metal layer METAL3             56217
[11/09 21:42:29   1437s]     metal layer METAL4             16372
[11/09 21:42:29   1437s] 
[11/09 21:42:29   1437s]     Via Instances                  90804
[11/09 21:42:29   1437s] 
[11/09 21:42:29   1437s] Special Nets                         505
[11/09 21:42:29   1437s]     metal layer METAL1               445
[11/09 21:42:29   1437s]     metal layer METAL2                 1
[11/09 21:42:29   1437s]     metal layer METAL3                 3
[11/09 21:42:29   1437s]     metal layer METAL4                 1
[11/09 21:42:29   1437s]     metal layer METAL5                27
[11/09 21:42:29   1437s]     metal layer METAL6                28
[11/09 21:42:29   1437s] 
[11/09 21:42:29   1437s]     Via Instances                   8676
[11/09 21:42:29   1437s] 
[11/09 21:42:29   1437s] Metal Fills                            0
[11/09 21:42:29   1437s] 
[11/09 21:42:29   1437s]     Via Instances                      0
[11/09 21:42:29   1437s] 
[11/09 21:42:29   1437s] Metal FillOPCs                         0
[11/09 21:42:29   1437s] 
[11/09 21:42:29   1437s]     Via Instances                      0
[11/09 21:42:29   1437s] 
[11/09 21:42:29   1437s] Metal FillDRCs                         0
[11/09 21:42:29   1437s] 
[11/09 21:42:29   1437s]     Via Instances                      0
[11/09 21:42:29   1437s] 
[11/09 21:42:29   1437s] Text                                  16
[11/09 21:42:29   1437s]     metal layer METAL6                16
[11/09 21:42:29   1437s] 
[11/09 21:42:29   1437s] 
[11/09 21:42:29   1437s] Blockages                              0
[11/09 21:42:29   1437s] 
[11/09 21:42:29   1437s] 
[11/09 21:42:29   1437s] Custom Text                            0
[11/09 21:42:29   1437s] 
[11/09 21:42:29   1437s] 
[11/09 21:42:29   1437s] Custom Box                             0
[11/09 21:42:29   1437s] 
[11/09 21:42:29   1437s] Trim Metal                             0
[11/09 21:42:29   1437s] 
[11/09 21:42:29   1437s] ######Streamout is finished!
