`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 21.15-s080_1
// Generated on: Jun  4 2025 00:39:50 CST (Jun  3 2025 16:39:50 UTC)

module dut_GreaterThan_8Ux16U_1U_4(in2, in1, out1);
  input [7:0] in2;
  input [15:0] in1;
  output out1;
  wire [7:0] in2;
  wire [15:0] in1;
  wire out1;
  wire gt_16_38_n_0, gt_16_38_n_1, gt_16_38_n_2, gt_16_38_n_3,
       gt_16_38_n_4, gt_16_38_n_5, gt_16_38_n_6, gt_16_38_n_7;
  wire gt_16_38_n_8, gt_16_38_n_9, gt_16_38_n_10, gt_16_38_n_11,
       gt_16_38_n_12, gt_16_38_n_13, gt_16_38_n_14, gt_16_38_n_15;
  wire gt_16_38_n_16, gt_16_38_n_17, gt_16_38_n_18, gt_16_38_n_19,
       gt_16_38_n_20, gt_16_38_n_21, gt_16_38_n_22, gt_16_38_n_23;
  AND4XL gt_16_38_g320(.A (gt_16_38_n_12), .B (gt_16_38_n_13), .C
       (gt_16_38_n_21), .D (gt_16_38_n_23), .Y (out1));
  NAND4XL gt_16_38_g321(.A (gt_16_38_n_22), .B (gt_16_38_n_18), .C
       (gt_16_38_n_10), .D (gt_16_38_n_11), .Y (gt_16_38_n_23));
  OAI211X1 gt_16_38_g322(.A0 (gt_16_38_n_0), .A1 (in2[3]), .B0
       (gt_16_38_n_20), .C0 (gt_16_38_n_15), .Y (gt_16_38_n_22));
  AOI221X1 gt_16_38_g323(.A0 (in1[7]), .A1 (gt_16_38_n_4), .B0
       (gt_16_38_n_18), .B1 (gt_16_38_n_19), .C0 (gt_16_38_n_16), .Y
       (gt_16_38_n_21));
  OAI221X1 gt_16_38_g324(.A0 (gt_16_38_n_9), .A1 (gt_16_38_n_14), .B0
       (gt_16_38_n_2), .B1 (in1[2]), .C0 (gt_16_38_n_7), .Y
       (gt_16_38_n_20));
  OAI2BB1X1 gt_16_38_g325(.A0N (in1[5]), .A1N (gt_16_38_n_3), .B0
       (gt_16_38_n_17), .Y (gt_16_38_n_19));
  AOI21X1 gt_16_38_g326(.A0 (in2[6]), .A1 (gt_16_38_n_5), .B0
       (gt_16_38_n_8), .Y (gt_16_38_n_18));
  NAND3BXL gt_16_38_g327(.AN (in2[4]), .B (gt_16_38_n_10), .C (in1[4]),
       .Y (gt_16_38_n_17));
  NOR3X1 gt_16_38_g328(.A (gt_16_38_n_8), .B (gt_16_38_n_5), .C
       (in2[6]), .Y (gt_16_38_n_16));
  NAND3X1 gt_16_38_g329(.A (gt_16_38_n_7), .B (in1[2]), .C
       (gt_16_38_n_2), .Y (gt_16_38_n_15));
  AOI22X1 gt_16_38_g330(.A0 (in2[0]), .A1 (gt_16_38_n_6), .B0 (in2[1]),
       .B1 (gt_16_38_n_1), .Y (gt_16_38_n_14));
  NOR4X1 gt_16_38_g331(.A (in1[11]), .B (in1[10]), .C (in1[9]), .D
       (in1[8]), .Y (gt_16_38_n_13));
  NOR4X1 gt_16_38_g332(.A (in1[15]), .B (in1[14]), .C (in1[13]), .D
       (in1[12]), .Y (gt_16_38_n_12));
  NAND2BX1 gt_16_38_g333(.AN (in1[4]), .B (in2[4]), .Y (gt_16_38_n_11));
  NAND2BX1 gt_16_38_g334(.AN (in1[5]), .B (in2[5]), .Y (gt_16_38_n_10));
  NOR2X1 gt_16_38_g335(.A (gt_16_38_n_1), .B (in2[1]), .Y
       (gt_16_38_n_9));
  NOR2X1 gt_16_38_g336(.A (gt_16_38_n_4), .B (in1[7]), .Y
       (gt_16_38_n_8));
  NAND2X1 gt_16_38_g337(.A (in2[3]), .B (gt_16_38_n_0), .Y
       (gt_16_38_n_7));
  INVX1 gt_16_38_g338(.A (in1[0]), .Y (gt_16_38_n_6));
  INVX1 gt_16_38_g339(.A (in1[6]), .Y (gt_16_38_n_5));
  INVX1 gt_16_38_g340(.A (in2[7]), .Y (gt_16_38_n_4));
  INVX1 gt_16_38_g341(.A (in2[5]), .Y (gt_16_38_n_3));
  INVX1 gt_16_38_g342(.A (in2[2]), .Y (gt_16_38_n_2));
  INVX1 gt_16_38_g343(.A (in1[1]), .Y (gt_16_38_n_1));
  INVX1 gt_16_38_g344(.A (in1[3]), .Y (gt_16_38_n_0));
endmodule


