TimeQuest Timing Analyzer report for aca_nios_intro
Thu Jul 10 17:01:05 2014
Quartus II 32-bit Version 12.1 Build 177 11/07/2012 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'altpll_0|sd1|pll|clk[2]'
 13. Slow Model Setup: 'altpll_0|sd1|pll|clk[0]'
 14. Slow Model Setup: 'altpll_1|sd1|pll|clk[0]'
 15. Slow Model Hold: 'altpll_0|sd1|pll|clk[0]'
 16. Slow Model Hold: 'altpll_0|sd1|pll|clk[2]'
 17. Slow Model Hold: 'altpll_1|sd1|pll|clk[0]'
 18. Slow Model Recovery: 'altpll_0|sd1|pll|clk[2]'
 19. Slow Model Recovery: 'altpll_0|sd1|pll|clk[0]'
 20. Slow Model Recovery: 'altpll_1|sd1|pll|clk[0]'
 21. Slow Model Removal: 'altpll_0|sd1|pll|clk[2]'
 22. Slow Model Removal: 'altpll_1|sd1|pll|clk[0]'
 23. Slow Model Removal: 'altpll_0|sd1|pll|clk[0]'
 24. Slow Model Minimum Pulse Width: 'altpll_0|sd1|pll|clk[2]'
 25. Slow Model Minimum Pulse Width: 'altpll_0|sd1|pll|clk[0]'
 26. Slow Model Minimum Pulse Width: 'altpll_1|sd1|pll|clk[0]'
 27. Slow Model Minimum Pulse Width: 'clock1'
 28. Slow Model Minimum Pulse Width: 'clk_1_clk_in_clk'
 29. Slow Model Minimum Pulse Width: 'altera_reserved_tck'
 30. Setup Times
 31. Hold Times
 32. Clock to Output Times
 33. Minimum Clock to Output Times
 34. Output Enable Times
 35. Minimum Output Enable Times
 36. Output Disable Times
 37. Minimum Output Disable Times
 38. Fast Model Setup Summary
 39. Fast Model Hold Summary
 40. Fast Model Recovery Summary
 41. Fast Model Removal Summary
 42. Fast Model Minimum Pulse Width Summary
 43. Fast Model Setup: 'altpll_0|sd1|pll|clk[2]'
 44. Fast Model Setup: 'altpll_0|sd1|pll|clk[0]'
 45. Fast Model Setup: 'altpll_1|sd1|pll|clk[0]'
 46. Fast Model Hold: 'altpll_0|sd1|pll|clk[0]'
 47. Fast Model Hold: 'altpll_0|sd1|pll|clk[2]'
 48. Fast Model Hold: 'altpll_1|sd1|pll|clk[0]'
 49. Fast Model Recovery: 'altpll_0|sd1|pll|clk[2]'
 50. Fast Model Recovery: 'altpll_0|sd1|pll|clk[0]'
 51. Fast Model Recovery: 'altpll_1|sd1|pll|clk[0]'
 52. Fast Model Removal: 'altpll_1|sd1|pll|clk[0]'
 53. Fast Model Removal: 'altpll_0|sd1|pll|clk[2]'
 54. Fast Model Removal: 'altpll_0|sd1|pll|clk[0]'
 55. Fast Model Minimum Pulse Width: 'altpll_0|sd1|pll|clk[2]'
 56. Fast Model Minimum Pulse Width: 'altpll_0|sd1|pll|clk[0]'
 57. Fast Model Minimum Pulse Width: 'clock1'
 58. Fast Model Minimum Pulse Width: 'altpll_1|sd1|pll|clk[0]'
 59. Fast Model Minimum Pulse Width: 'clk_1_clk_in_clk'
 60. Fast Model Minimum Pulse Width: 'altera_reserved_tck'
 61. Setup Times
 62. Hold Times
 63. Clock to Output Times
 64. Minimum Clock to Output Times
 65. Output Enable Times
 66. Minimum Output Enable Times
 67. Output Disable Times
 68. Minimum Output Disable Times
 69. Multicorner Timing Analysis Summary
 70. Setup Times
 71. Hold Times
 72. Clock to Output Times
 73. Minimum Clock to Output Times
 74. Setup Transfers
 75. Hold Transfers
 76. Recovery Transfers
 77. Removal Transfers
 78. Report TCCS
 79. Report RSKM
 80. Unconstrained Paths
 81. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                     ;
+--------------------+--------------------------------------------------+
; Quartus II Version ; Version 12.1 Build 177 11/07/2012 SJ Web Edition ;
; Revision Name      ; aca_nios_intro                                   ;
; Device Family      ; Cyclone II                                       ;
; Device Name        ; EP2C20F484C8                                     ;
; Timing Models      ; Final                                            ;
; Delay Model        ; Combined                                         ;
; Rise/Fall Delays   ; Unavailable                                      ;
+--------------------+--------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ; < 0.1%      ;
;     5-8 processors         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------+
; SDC File List                                          ;
+--------------------+--------+--------------------------+
; SDC File Path      ; Status ; Read at                  ;
+--------------------+--------+--------------------------+
; aca_nios_intro.sdc ; OK     ; Thu Jul 10 17:01:02 2014 ;
+--------------------+--------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                               ;
+-------------------------+-----------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------------+---------------------------+-----------------------------+
; Clock Name              ; Type      ; Period  ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master           ; Source                    ; Targets                     ;
+-------------------------+-----------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------------+---------------------------+-----------------------------+
; altera_reserved_tck     ; Base      ; 100.000 ; 10.0 MHz   ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;                  ;                           ; { altera_reserved_tck }     ;
; altpll_0|sd1|pll|clk[0] ; Generated ; 5.416   ; 184.64 MHz ; 0.000 ; 2.708  ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; clock1           ; altpll_0|sd1|pll|inclk[0] ; { altpll_0|sd1|pll|clk[0] } ;
; altpll_0|sd1|pll|clk[1] ; Generated ; 1.805   ; 554.02 MHz ; 0.000 ; 0.902  ; 50.00      ; 1         ; 3           ;       ;        ;           ;            ; false    ; clock1           ; altpll_0|sd1|pll|inclk[0] ; { altpll_0|sd1|pll|clk[1] } ;
; altpll_0|sd1|pll|clk[2] ; Generated ; 1.805   ; 554.02 MHz ; 0.000 ; 0.902  ; 50.00      ; 1         ; 3           ;       ;        ;           ;            ; false    ; clock1           ; altpll_0|sd1|pll|inclk[0] ; { altpll_0|sd1|pll|clk[2] } ;
; altpll_1|sd1|pll|clk[0] ; Generated ; 10.416  ; 96.01 MHz  ; 0.000 ; 5.208  ; 50.00      ; 1         ; 4           ;       ;        ;           ;            ; false    ; clk_1_clk_in_clk ; altpll_1|sd1|pll|inclk[0] ; { altpll_1|sd1|pll|clk[0] } ;
; clk_1_clk_in_clk        ; Base      ; 41.666  ; 24.0 MHz   ; 0.000 ; 20.833 ;            ;           ;             ;       ;        ;           ;            ;          ;                  ;                           ; { clk_1_clk_in_clk }        ;
; clock1                  ; Base      ; 5.416   ; 184.64 MHz ; 0.000 ; 2.708  ;            ;           ;             ;       ;        ;           ;            ;          ;                  ;                           ; { clk_0 }                   ;
+-------------------------+-----------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------------+---------------------------+-----------------------------+


+---------------------------------------------------------------+
; Slow Model Fmax Summary                                       ;
+------------+-----------------+-------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name              ; Note ;
+------------+-----------------+-------------------------+------+
; 96.75 MHz  ; 96.75 MHz       ; altpll_0|sd1|pll|clk[2] ;      ;
; 108.42 MHz ; 108.42 MHz      ; altpll_1|sd1|pll|clk[0] ;      ;
; 174.03 MHz ; 174.03 MHz      ; altpll_0|sd1|pll|clk[0] ;      ;
+------------+-----------------+-------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------+
; Slow Model Setup Summary                         ;
+-------------------------+--------+---------------+
; Clock                   ; Slack  ; End Point TNS ;
+-------------------------+--------+---------------+
; altpll_0|sd1|pll|clk[2] ; -8.531 ; -16912.858    ;
; altpll_0|sd1|pll|clk[0] ; -0.330 ; -6.782        ;
; altpll_1|sd1|pll|clk[0] ; 1.193  ; 0.000         ;
+-------------------------+--------+---------------+


+-------------------------------------------------+
; Slow Model Hold Summary                         ;
+-------------------------+-------+---------------+
; Clock                   ; Slack ; End Point TNS ;
+-------------------------+-------+---------------+
; altpll_0|sd1|pll|clk[0] ; 0.499 ; 0.000         ;
; altpll_0|sd1|pll|clk[2] ; 0.499 ; 0.000         ;
; altpll_1|sd1|pll|clk[0] ; 0.499 ; 0.000         ;
+-------------------------+-------+---------------+


+--------------------------------------------------+
; Slow Model Recovery Summary                      ;
+-------------------------+--------+---------------+
; Clock                   ; Slack  ; End Point TNS ;
+-------------------------+--------+---------------+
; altpll_0|sd1|pll|clk[2] ; -1.970 ; -3056.083     ;
; altpll_0|sd1|pll|clk[0] ; 1.744  ; 0.000         ;
; altpll_1|sd1|pll|clk[0] ; 4.445  ; 0.000         ;
+-------------------------+--------+---------------+


+-------------------------------------------------+
; Slow Model Removal Summary                      ;
+-------------------------+-------+---------------+
; Clock                   ; Slack ; End Point TNS ;
+-------------------------+-------+---------------+
; altpll_0|sd1|pll|clk[2] ; 2.008 ; 0.000         ;
; altpll_1|sd1|pll|clk[0] ; 2.028 ; 0.000         ;
; altpll_0|sd1|pll|clk[0] ; 3.406 ; 0.000         ;
+-------------------------+-------+---------------+


+--------------------------------------------------+
; Slow Model Minimum Pulse Width Summary           ;
+-------------------------+--------+---------------+
; Clock                   ; Slack  ; End Point TNS ;
+-------------------------+--------+---------------+
; altpll_0|sd1|pll|clk[2] ; -2.165 ; -6483.515     ;
; altpll_0|sd1|pll|clk[0] ; 1.466  ; 0.000         ;
; altpll_1|sd1|pll|clk[0] ; 2.439  ; 0.000         ;
; clock1                  ; 2.475  ; 0.000         ;
; clk_1_clk_in_clk        ; 20.833 ; 0.000         ;
; altera_reserved_tck     ; 97.223 ; 0.000         ;
+-------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'altpll_0|sd1|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                       ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                            ; To Node                                                                                                                              ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; -8.531 ; nios_sys_cpu_0:cpu_0|W_alu_result[21]                                                                                                                ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a8~porta_address_reg6  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.099      ; 10.389     ;
; -8.523 ; nios_sys_cpu_0:cpu_0|W_alu_result[21]                                                                                                                ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a8~porta_address_reg8  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.099      ; 10.381     ;
; -8.514 ; nios_sys_cpu_0:cpu_0|W_alu_result[21]                                                                                                                ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a23~porta_address_reg6 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.082      ; 10.355     ;
; -8.510 ; nios_sys_cpu_0:cpu_0|W_alu_result[21]                                                                                                                ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a23~porta_address_reg8 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.082      ; 10.351     ;
; -8.509 ; nios_sys_cpu_0:cpu_0|W_alu_result[21]                                                                                                                ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a8~porta_address_reg7  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.099      ; 10.367     ;
; -8.442 ; nios_sys_cpu_0:cpu_0|F_pc[9]~_Duplicate_26                                                                                                           ; nios_sys_dma:dma|length[2]~_Duplicate_5                                                                                              ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.001      ; 10.288     ;
; -8.439 ; nios_sys_cpu_0:cpu_0|F_pc[13]                                                                                                                        ; nios_sys_dma:dma|length[2]~_Duplicate_5                                                                                              ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.002      ; 10.286     ;
; -8.434 ; nios_sys_cpu_0:cpu_0|W_alu_result[21]                                                                                                                ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a8~porta_bytena_reg0   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.094      ; 10.287     ;
; -8.434 ; nios_sys_cpu_0:cpu_0|F_pc[9]~_Duplicate_26                                                                                                           ; nios_sys_dma:dma|length[0]~_Duplicate_3                                                                                              ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.001      ; 10.280     ;
; -8.431 ; nios_sys_cpu_0:cpu_0|F_pc[13]                                                                                                                        ; nios_sys_dma:dma|length[0]~_Duplicate_3                                                                                              ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.002      ; 10.278     ;
; -8.421 ; nios_sys_cpu_0:cpu_0|W_alu_result[25]                                                                                                                ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a8~porta_address_reg6  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.099      ; 10.279     ;
; -8.413 ; nios_sys_cpu_0:cpu_0|W_alu_result[25]                                                                                                                ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a8~porta_address_reg8  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.099      ; 10.271     ;
; -8.408 ; nios_sys_cpu_0:cpu_0|W_alu_result[16]                                                                                                                ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a8~porta_address_reg6  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.099      ; 10.266     ;
; -8.404 ; nios_sys_cpu_0:cpu_0|W_alu_result[25]                                                                                                                ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a23~porta_address_reg6 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.082      ; 10.245     ;
; -8.401 ; nios_sys_cpu_0:cpu_0|W_alu_result[21]                                                                                                                ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a23~porta_address_reg7 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.082      ; 10.242     ;
; -8.400 ; nios_sys_cpu_0:cpu_0|W_alu_result[16]                                                                                                                ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a8~porta_address_reg8  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.099      ; 10.258     ;
; -8.400 ; nios_sys_cpu_0:cpu_0|W_alu_result[25]                                                                                                                ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a23~porta_address_reg8 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.082      ; 10.241     ;
; -8.399 ; nios_sys_cpu_0:cpu_0|W_alu_result[25]                                                                                                                ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a8~porta_address_reg7  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.099      ; 10.257     ;
; -8.393 ; nios_sys_cpu_0:cpu_0|W_alu_result[21]                                                                                                                ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a22~porta_address_reg3 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.078      ; 10.230     ;
; -8.391 ; nios_sys_cpu_0:cpu_0|W_alu_result[16]                                                                                                                ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a23~porta_address_reg6 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.082      ; 10.232     ;
; -8.387 ; nios_sys_cpu_0:cpu_0|W_alu_result[16]                                                                                                                ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a23~porta_address_reg8 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.082      ; 10.228     ;
; -8.386 ; nios_sys_cpu_0:cpu_0|W_alu_result[16]                                                                                                                ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a8~porta_address_reg7  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.099      ; 10.244     ;
; -8.383 ; nios_sys_sdram_controller:sdram_controller|nios_sys_sdram_controller_input_efifo_module:the_nios_sys_sdram_controller_input_efifo_module|entry_0[51] ; nios_sys_sdram_controller:sdram_controller|m_data[29]                                                                                ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.049     ; 10.036     ;
; -8.381 ; nios_sys_cpu_0:cpu_0|W_alu_result[21]                                                                                                                ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a22~porta_address_reg4 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.078      ; 10.218     ;
; -8.373 ; nios_sys_cpu_0:cpu_0|W_alu_result[21]                                                                                                                ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a30~porta_address_reg3 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.082      ; 10.214     ;
; -8.372 ; nios_sys_cpu_0:cpu_0|W_alu_result[21]                                                                                                                ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a30~porta_address_reg7 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.082      ; 10.213     ;
; -8.372 ; nios_sys_cpu_0:cpu_0|W_alu_result[24]                                                                                                                ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a8~porta_address_reg6  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.099      ; 10.230     ;
; -8.367 ; nios_sys_sdram_controller:sdram_controller|nios_sys_sdram_controller_input_efifo_module:the_nios_sys_sdram_controller_input_efifo_module|entry_0[51] ; nios_sys_sdram_controller:sdram_controller|m_data[28]                                                                                ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.049     ; 10.020     ;
; -8.364 ; nios_sys_cpu_0:cpu_0|W_alu_result[24]                                                                                                                ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a8~porta_address_reg8  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.099      ; 10.222     ;
; -8.363 ; nios_sys_cpu_0:cpu_0|W_alu_result[21]                                                                                                                ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a30~porta_address_reg4 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.082      ; 10.204     ;
; -8.361 ; nios_sys_cpu_0:cpu_0|W_alu_result[21]                                                                                                                ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a24~porta_address_reg5 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.083      ; 10.203     ;
; -8.358 ; nios_sys_cpu_0:cpu_0|W_alu_result[21]                                                                                                                ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a31~porta_address_reg3 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.087      ; 10.204     ;
; -8.358 ; nios_sys_cpu_0:cpu_0|F_pc[9]~_Duplicate_26                                                                                                           ; nios_sys_dma:dma|length[4]~_Duplicate_7                                                                                              ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.001      ; 10.204     ;
; -8.355 ; nios_sys_cpu_0:cpu_0|F_pc[9]~_Duplicate_26                                                                                                           ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a8~porta_address_reg1  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.108      ; 10.222     ;
; -8.355 ; nios_sys_cpu_0:cpu_0|W_alu_result[21]                                                                                                                ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a31~porta_address_reg7 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.087      ; 10.201     ;
; -8.355 ; nios_sys_cpu_0:cpu_0|W_alu_result[24]                                                                                                                ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a23~porta_address_reg6 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.082      ; 10.196     ;
; -8.355 ; nios_sys_cpu_0:cpu_0|F_pc[13]                                                                                                                        ; nios_sys_dma:dma|length[4]~_Duplicate_7                                                                                              ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.002      ; 10.202     ;
; -8.352 ; nios_sys_cpu_0:cpu_0|F_pc[13]                                                                                                                        ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a8~porta_address_reg1  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.109      ; 10.220     ;
; -8.351 ; nios_sys_cpu_0:cpu_0|W_alu_result[24]                                                                                                                ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a23~porta_address_reg8 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.082      ; 10.192     ;
; -8.350 ; nios_sys_cpu_0:cpu_0|W_alu_result[24]                                                                                                                ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a8~porta_address_reg7  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.099      ; 10.208     ;
; -8.345 ; nios_sys_cpu_0:cpu_0|W_alu_result[21]                                                                                                                ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a31~porta_bytena_reg0  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.082      ; 10.186     ;
; -8.341 ; nios_sys_cpu_0:cpu_0|W_alu_result[21]                                                                                                                ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a8~porta_address_reg9  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.099      ; 10.199     ;
; -8.337 ; nios_sys_cpu_0:cpu_0|W_alu_result[21]                                                                                                                ; nios_sys_dma:dma|length[2]~_Duplicate_5                                                                                              ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.008     ; 10.174     ;
; -8.334 ; nios_sys_cpu_0:cpu_0|W_alu_result[21]                                                                                                                ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a7~porta_address_reg3  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.093      ; 10.186     ;
; -8.329 ; nios_sys_cpu_0:cpu_0|W_alu_result[21]                                                                                                                ; nios_sys_dma:dma|length[0]~_Duplicate_3                                                                                              ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.008     ; 10.166     ;
; -8.324 ; nios_sys_cpu_0:cpu_0|W_alu_result[25]                                                                                                                ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a8~porta_bytena_reg0   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.094      ; 10.177     ;
; -8.319 ; nios_sys_sdram_controller:sdram_controller|nios_sys_sdram_controller_input_efifo_module:the_nios_sys_sdram_controller_input_efifo_module|entry_0[51] ; nios_sys_sdram_controller:sdram_controller|m_addr[2]                                                                                 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.049     ; 9.972      ;
; -8.314 ; nios_sys_cpu_0:cpu_0|F_pc[9]~_Duplicate_26                                                                                                           ; nios_sys_dma:dma|writelength[0]                                                                                                      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.001      ; 10.160     ;
; -8.314 ; nios_sys_cpu_0:cpu_0|F_pc[9]~_Duplicate_26                                                                                                           ; nios_sys_dma:dma|writelength[1]                                                                                                      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.001      ; 10.160     ;
; -8.314 ; nios_sys_cpu_0:cpu_0|F_pc[9]~_Duplicate_26                                                                                                           ; nios_sys_dma:dma|writelength[2]                                                                                                      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.001      ; 10.160     ;
; -8.314 ; nios_sys_cpu_0:cpu_0|F_pc[9]~_Duplicate_26                                                                                                           ; nios_sys_dma:dma|writelength[3]                                                                                                      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.001      ; 10.160     ;
; -8.314 ; nios_sys_cpu_0:cpu_0|F_pc[9]~_Duplicate_26                                                                                                           ; nios_sys_dma:dma|writelength[5]                                                                                                      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.001      ; 10.160     ;
; -8.314 ; nios_sys_cpu_0:cpu_0|F_pc[9]~_Duplicate_26                                                                                                           ; nios_sys_dma:dma|writelength[7]                                                                                                      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.001      ; 10.160     ;
; -8.314 ; nios_sys_cpu_0:cpu_0|F_pc[9]~_Duplicate_26                                                                                                           ; nios_sys_dma:dma|writelength[9]                                                                                                      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.001      ; 10.160     ;
; -8.314 ; nios_sys_cpu_0:cpu_0|F_pc[9]~_Duplicate_26                                                                                                           ; nios_sys_dma:dma|writelength[11]                                                                                                     ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.001      ; 10.160     ;
; -8.312 ; nios_sys_dma:dma|control[2]~_Duplicate_4                                                                                                             ; nios_sys_dma:dma|nios_sys_dma_mem_read:the_nios_sys_dma_mem_read|nios_sys_dma_mem_read_idle                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.000      ; 10.157     ;
; -8.311 ; nios_sys_dma:dma|control[2]~_Duplicate_4                                                                                                             ; nios_sys_dma:dma|nios_sys_dma_mem_read:the_nios_sys_dma_mem_read|read_select                                                         ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.000      ; 10.156     ;
; -8.311 ; nios_sys_cpu_0:cpu_0|W_alu_result[16]                                                                                                                ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a8~porta_bytena_reg0   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.094      ; 10.164     ;
; -8.311 ; nios_sys_cpu_0:cpu_0|F_pc[13]                                                                                                                        ; nios_sys_dma:dma|writelength[0]                                                                                                      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.002      ; 10.158     ;
; -8.311 ; nios_sys_cpu_0:cpu_0|F_pc[13]                                                                                                                        ; nios_sys_dma:dma|writelength[1]                                                                                                      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.002      ; 10.158     ;
; -8.311 ; nios_sys_cpu_0:cpu_0|F_pc[13]                                                                                                                        ; nios_sys_dma:dma|writelength[2]                                                                                                      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.002      ; 10.158     ;
; -8.311 ; nios_sys_cpu_0:cpu_0|F_pc[13]                                                                                                                        ; nios_sys_dma:dma|writelength[3]                                                                                                      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.002      ; 10.158     ;
; -8.311 ; nios_sys_cpu_0:cpu_0|F_pc[13]                                                                                                                        ; nios_sys_dma:dma|writelength[5]                                                                                                      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.002      ; 10.158     ;
; -8.311 ; nios_sys_cpu_0:cpu_0|F_pc[13]                                                                                                                        ; nios_sys_dma:dma|writelength[7]                                                                                                      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.002      ; 10.158     ;
; -8.311 ; nios_sys_cpu_0:cpu_0|F_pc[13]                                                                                                                        ; nios_sys_dma:dma|writelength[9]                                                                                                      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.002      ; 10.158     ;
; -8.311 ; nios_sys_cpu_0:cpu_0|F_pc[13]                                                                                                                        ; nios_sys_dma:dma|writelength[11]                                                                                                     ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.002      ; 10.158     ;
; -8.310 ; nios_sys_cpu_0:cpu_0|W_alu_result[21]                                                                                                                ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a7~porta_address_reg8  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.093      ; 10.162     ;
; -8.310 ; nios_sys_cpu_0:cpu_0|W_alu_result[21]                                                                                                                ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a7~porta_address_reg7  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.093      ; 10.162     ;
; -8.309 ; nios_sys_cpu_0:cpu_0|W_alu_result[21]                                                                                                                ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a22~porta_address_reg6 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.078      ; 10.146     ;
; -8.309 ; nios_sys_sdram_controller:sdram_controller|nios_sys_sdram_controller_input_efifo_module:the_nios_sys_sdram_controller_input_efifo_module|entry_0[51] ; nios_sys_sdram_controller:sdram_controller|m_addr[3]                                                                                 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.040     ; 9.971      ;
; -8.307 ; nios_sys_cpu_0:cpu_0|W_alu_result[21]                                                                                                                ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a24~porta_address_reg4 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.083      ; 10.149     ;
; -8.307 ; nios_sys_cpu_0:cpu_0|W_alu_result[21]                                                                                                                ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a30~porta_bytena_reg0  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.077      ; 10.143     ;
; -8.307 ; nios_sys_cpu_0:cpu_0|W_alu_result[21]                                                                                                                ; nios_sys_dma:dma|nios_sys_dma_mem_read:the_nios_sys_dma_mem_read|nios_sys_dma_mem_read_idle                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.000      ; 10.152     ;
; -8.306 ; nios_sys_cpu_0:cpu_0|W_alu_result[21]                                                                                                                ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a30~porta_address_reg6 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.082      ; 10.147     ;
; -8.306 ; nios_sys_cpu_0:cpu_0|F_pc[11]                                                                                                                        ; nios_sys_dma:dma|length[2]~_Duplicate_5                                                                                              ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.002      ; 10.153     ;
; -8.306 ; nios_sys_cpu_0:cpu_0|W_alu_result[21]                                                                                                                ; nios_sys_dma:dma|nios_sys_dma_mem_read:the_nios_sys_dma_mem_read|read_select                                                         ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.000      ; 10.151     ;
; -8.304 ; nios_sys_cpu_0:cpu_0|W_alu_result[21]                                                                                                                ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a10~porta_address_reg4 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.095      ; 10.158     ;
; -8.303 ; nios_sys_cpu_0:cpu_0|W_alu_result[21]                                                                                                                ; nios_sys_dma:dma|writeaddress[0]                                                                                                     ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.004     ; 10.144     ;
; -8.303 ; nios_sys_cpu_0:cpu_0|W_alu_result[21]                                                                                                                ; nios_sys_dma:dma|writeaddress[1]                                                                                                     ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.004     ; 10.144     ;
; -8.303 ; nios_sys_cpu_0:cpu_0|W_alu_result[21]                                                                                                                ; nios_sys_dma:dma|writeaddress[2]                                                                                                     ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.004     ; 10.144     ;
; -8.303 ; nios_sys_cpu_0:cpu_0|W_alu_result[21]                                                                                                                ; nios_sys_dma:dma|writeaddress[3]                                                                                                     ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.004     ; 10.144     ;
; -8.303 ; nios_sys_cpu_0:cpu_0|W_alu_result[21]                                                                                                                ; nios_sys_dma:dma|writeaddress[4]                                                                                                     ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.004     ; 10.144     ;
; -8.303 ; nios_sys_cpu_0:cpu_0|W_alu_result[21]                                                                                                                ; nios_sys_dma:dma|writeaddress[5]                                                                                                     ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.004     ; 10.144     ;
; -8.303 ; nios_sys_cpu_0:cpu_0|W_alu_result[21]                                                                                                                ; nios_sys_dma:dma|writeaddress[6]                                                                                                     ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.004     ; 10.144     ;
; -8.303 ; nios_sys_cpu_0:cpu_0|W_alu_result[21]                                                                                                                ; nios_sys_dma:dma|writeaddress[7]                                                                                                     ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.004     ; 10.144     ;
; -8.303 ; nios_sys_cpu_0:cpu_0|W_alu_result[21]                                                                                                                ; nios_sys_dma:dma|writeaddress[9]                                                                                                     ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.004     ; 10.144     ;
; -8.303 ; nios_sys_cpu_0:cpu_0|W_alu_result[21]                                                                                                                ; nios_sys_dma:dma|writeaddress[10]                                                                                                    ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.004     ; 10.144     ;
; -8.303 ; nios_sys_cpu_0:cpu_0|W_alu_result[21]                                                                                                                ; nios_sys_dma:dma|writeaddress[11]                                                                                                    ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.004     ; 10.144     ;
; -8.303 ; nios_sys_cpu_0:cpu_0|W_alu_result[21]                                                                                                                ; nios_sys_dma:dma|writeaddress[12]                                                                                                    ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.004     ; 10.144     ;
; -8.303 ; nios_sys_cpu_0:cpu_0|W_alu_result[21]                                                                                                                ; nios_sys_dma:dma|writeaddress[8]                                                                                                     ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.004     ; 10.144     ;
; -8.298 ; nios_sys_cpu_0:cpu_0|F_pc[9]~_Duplicate_26                                                                                                           ; nios_sys_dma:dma|length[3]~_Duplicate_6                                                                                              ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.001      ; 10.144     ;
; -8.298 ; nios_sys_cpu_0:cpu_0|W_alu_result[13]                                                                                                                ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a8~porta_address_reg6  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.098      ; 10.155     ;
; -8.298 ; nios_sys_cpu_0:cpu_0|F_pc[11]                                                                                                                        ; nios_sys_dma:dma|length[0]~_Duplicate_3                                                                                              ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.002      ; 10.145     ;
; -8.297 ; nios_sys_cpu_0:cpu_0|W_alu_result[21]                                                                                                                ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a20~porta_address_reg4 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.088      ; 10.144     ;
; -8.295 ; nios_sys_cpu_0:cpu_0|F_pc[13]                                                                                                                        ; nios_sys_dma:dma|length[3]~_Duplicate_6                                                                                              ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.002      ; 10.142     ;
; -8.293 ; nios_sys_cpu_0:cpu_0|F_pc[9]~_Duplicate_26                                                                                                           ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a22~porta_bytena_reg0  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.082      ; 10.134     ;
; -8.292 ; nios_sys_cpu_0:cpu_0|F_pc[9]~_Duplicate_26                                                                                                           ; nios_sys_dma:dma|writelength[17]                                                                                                     ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.007      ; 10.144     ;
; -8.292 ; nios_sys_cpu_0:cpu_0|F_pc[9]~_Duplicate_26                                                                                                           ; nios_sys_dma:dma|writelength[19]                                                                                                     ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.007      ; 10.144     ;
; -8.292 ; nios_sys_cpu_0:cpu_0|F_pc[9]~_Duplicate_26                                                                                                           ; nios_sys_dma:dma|writelength[21]                                                                                                     ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.007      ; 10.144     ;
; -8.292 ; nios_sys_cpu_0:cpu_0|F_pc[9]~_Duplicate_26                                                                                                           ; nios_sys_dma:dma|writelength[22]                                                                                                     ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.007      ; 10.144     ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'altpll_0|sd1|pll|clk[0]'                                                                                                                                                                                                                                                                                                                               ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                        ; To Node                                                                                                          ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; -0.330 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; usbFIFOCtrl:usbfifoctrl_0|reg_ep_address[1]                                                                      ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.007     ; 5.779      ;
; -0.330 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; usbFIFOCtrl:usbfifoctrl_0|reg_ep_address[0]                                                                      ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.007     ; 5.779      ;
; -0.270 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; usbFIFOCtrl:usbfifoctrl_0|reg_ep_address[1]                                                                      ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.007     ; 5.719      ;
; -0.270 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; usbFIFOCtrl:usbfifoctrl_0|reg_ep_address[0]                                                                      ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.007     ; 5.719      ;
; -0.269 ; altera_merlin_width_adapter:width_adapter|use_reg                                                                                                ; altera_merlin_width_adapter:width_adapter|data_reg[2]                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.004      ; 5.729      ;
; -0.269 ; altera_merlin_width_adapter:width_adapter|use_reg                                                                                                ; altera_merlin_width_adapter:width_adapter|data_reg[14]                                                           ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.004      ; 5.729      ;
; -0.269 ; altera_merlin_width_adapter:width_adapter|use_reg                                                                                                ; altera_merlin_width_adapter:width_adapter|data_reg[15]                                                           ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.004      ; 5.729      ;
; -0.269 ; altera_merlin_width_adapter:width_adapter|use_reg                                                                                                ; altera_merlin_width_adapter:width_adapter|data_reg[7]                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.004      ; 5.729      ;
; -0.269 ; altera_merlin_width_adapter:width_adapter|use_reg                                                                                                ; altera_merlin_width_adapter:width_adapter|data_reg[13]                                                           ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.004      ; 5.729      ;
; -0.269 ; altera_merlin_width_adapter:width_adapter|use_reg                                                                                                ; altera_merlin_width_adapter:width_adapter|data_reg[12]                                                           ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.004      ; 5.729      ;
; -0.269 ; altera_merlin_width_adapter:width_adapter|use_reg                                                                                                ; altera_merlin_width_adapter:width_adapter|data_reg[11]                                                           ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.004      ; 5.729      ;
; -0.269 ; altera_merlin_width_adapter:width_adapter|use_reg                                                                                                ; altera_merlin_width_adapter:width_adapter|data_reg[10]                                                           ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.004      ; 5.729      ;
; -0.269 ; altera_merlin_width_adapter:width_adapter|use_reg                                                                                                ; altera_merlin_width_adapter:width_adapter|data_reg[8]                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.004      ; 5.729      ;
; -0.269 ; altera_merlin_width_adapter:width_adapter|use_reg                                                                                                ; altera_merlin_width_adapter:width_adapter|data_reg[5]                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.004      ; 5.729      ;
; -0.269 ; altera_merlin_width_adapter:width_adapter|use_reg                                                                                                ; altera_merlin_width_adapter:width_adapter|data_reg[4]                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.004      ; 5.729      ;
; -0.248 ; altera_merlin_width_adapter:width_adapter|use_reg                                                                                                ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[14]                                                                       ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.004      ; 5.708      ;
; -0.248 ; altera_merlin_width_adapter:width_adapter|use_reg                                                                                                ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[15]                                                                       ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.004      ; 5.708      ;
; -0.248 ; altera_merlin_width_adapter:width_adapter|use_reg                                                                                                ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[7]                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.004      ; 5.708      ;
; -0.248 ; altera_merlin_width_adapter:width_adapter|use_reg                                                                                                ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[12]                                                                       ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.004      ; 5.708      ;
; -0.248 ; altera_merlin_width_adapter:width_adapter|use_reg                                                                                                ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[11]                                                                       ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.004      ; 5.708      ;
; -0.248 ; altera_merlin_width_adapter:width_adapter|use_reg                                                                                                ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[10]                                                                       ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.004      ; 5.708      ;
; -0.248 ; altera_merlin_width_adapter:width_adapter|use_reg                                                                                                ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[8]                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.004      ; 5.708      ;
; -0.248 ; altera_merlin_width_adapter:width_adapter|use_reg                                                                                                ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[6]                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.004      ; 5.708      ;
; -0.248 ; altera_merlin_width_adapter:width_adapter|use_reg                                                                                                ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[5]                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.004      ; 5.708      ;
; -0.248 ; altera_merlin_width_adapter:width_adapter|use_reg                                                                                                ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[2]                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.004      ; 5.708      ;
; -0.248 ; altera_merlin_width_adapter:width_adapter|use_reg                                                                                                ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[1]                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.004      ; 5.708      ;
; -0.248 ; altera_merlin_width_adapter:width_adapter|use_reg                                                                                                ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[0]                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.004      ; 5.708      ;
; -0.157 ; altera_merlin_width_adapter:width_adapter|use_reg                                                                                                ; usbFIFOCtrl:usbfifoctrl_0|readdata[5]                                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.006      ; 5.619      ;
; -0.120 ; altera_merlin_width_adapter:width_adapter|use_reg~_Duplicate_3                                                                                   ; usbFIFOCtrl:usbfifoctrl_0|reg_ep_address[1]                                                                      ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.004     ; 5.572      ;
; -0.120 ; altera_merlin_width_adapter:width_adapter|use_reg~_Duplicate_3                                                                                   ; usbFIFOCtrl:usbfifoctrl_0|reg_ep_address[0]                                                                      ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.004     ; 5.572      ;
; -0.067 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                    ; altera_merlin_width_adapter:width_adapter|data_reg[2]                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.004      ; 5.527      ;
; -0.067 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                    ; altera_merlin_width_adapter:width_adapter|data_reg[14]                                                           ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.004      ; 5.527      ;
; -0.067 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                    ; altera_merlin_width_adapter:width_adapter|data_reg[15]                                                           ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.004      ; 5.527      ;
; -0.067 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                    ; altera_merlin_width_adapter:width_adapter|data_reg[7]                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.004      ; 5.527      ;
; -0.067 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                    ; altera_merlin_width_adapter:width_adapter|data_reg[13]                                                           ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.004      ; 5.527      ;
; -0.067 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                    ; altera_merlin_width_adapter:width_adapter|data_reg[12]                                                           ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.004      ; 5.527      ;
; -0.067 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                    ; altera_merlin_width_adapter:width_adapter|data_reg[11]                                                           ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.004      ; 5.527      ;
; -0.067 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                    ; altera_merlin_width_adapter:width_adapter|data_reg[10]                                                           ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.004      ; 5.527      ;
; -0.067 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                    ; altera_merlin_width_adapter:width_adapter|data_reg[8]                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.004      ; 5.527      ;
; -0.067 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                    ; altera_merlin_width_adapter:width_adapter|data_reg[5]                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.004      ; 5.527      ;
; -0.067 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                    ; altera_merlin_width_adapter:width_adapter|data_reg[4]                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.004      ; 5.527      ;
; -0.062 ; altera_merlin_width_adapter:width_adapter|use_reg                                                                                                ; usbFIFOCtrl:usbfifoctrl_0|reg_ep_address[1]                                                                      ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.005     ; 5.513      ;
; -0.062 ; altera_merlin_width_adapter:width_adapter|use_reg                                                                                                ; usbFIFOCtrl:usbfifoctrl_0|reg_ep_address[0]                                                                      ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.005     ; 5.513      ;
; -0.058 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                ; usbFIFOCtrl:usbfifoctrl_0|reg_ep_address[1]                                                                      ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.007     ; 5.507      ;
; -0.058 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                ; usbFIFOCtrl:usbfifoctrl_0|reg_ep_address[0]                                                                      ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.007     ; 5.507      ;
; -0.030 ; altera_merlin_width_adapter:width_adapter|use_reg                                                                                                ; usbFIFOCtrl:usbfifoctrl_0|reg_commit                                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.005      ; 5.491      ;
; 0.000  ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; usbFIFOCtrl:usbfifoctrl_0|readdata[5]                                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.004      ; 5.460      ;
; 0.033  ; altera_merlin_width_adapter:width_adapter|use_reg                                                                                                ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85] ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.015      ; 5.438      ;
; 0.045  ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                    ; usbFIFOCtrl:usbfifoctrl_0|reg_ep_address[1]                                                                      ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.005     ; 5.406      ;
; 0.045  ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                    ; usbFIFOCtrl:usbfifoctrl_0|reg_ep_address[0]                                                                      ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.005     ; 5.406      ;
; 0.045  ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                    ; usbFIFOCtrl:usbfifoctrl_0|readdata[5]                                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.006      ; 5.417      ;
; 0.051  ; altera_merlin_width_adapter:width_adapter|use_reg                                                                                                ; altera_merlin_width_adapter:width_adapter|use_reg~_Duplicate_3                                                   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.001     ; 5.404      ;
; 0.061  ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; usbFIFOCtrl:usbfifoctrl_0|readdata[5]                                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.004      ; 5.399      ;
; 0.067  ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; altera_merlin_width_adapter:width_adapter|data_reg[2]                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.002      ; 5.391      ;
; 0.067  ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; altera_merlin_width_adapter:width_adapter|data_reg[14]                                                           ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.002      ; 5.391      ;
; 0.067  ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; altera_merlin_width_adapter:width_adapter|data_reg[15]                                                           ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.002      ; 5.391      ;
; 0.067  ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; altera_merlin_width_adapter:width_adapter|data_reg[7]                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.002      ; 5.391      ;
; 0.067  ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; altera_merlin_width_adapter:width_adapter|data_reg[13]                                                           ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.002      ; 5.391      ;
; 0.067  ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; altera_merlin_width_adapter:width_adapter|data_reg[12]                                                           ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.002      ; 5.391      ;
; 0.067  ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; altera_merlin_width_adapter:width_adapter|data_reg[11]                                                           ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.002      ; 5.391      ;
; 0.067  ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; altera_merlin_width_adapter:width_adapter|data_reg[10]                                                           ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.002      ; 5.391      ;
; 0.067  ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; altera_merlin_width_adapter:width_adapter|data_reg[8]                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.002      ; 5.391      ;
; 0.067  ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; altera_merlin_width_adapter:width_adapter|data_reg[5]                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.002      ; 5.391      ;
; 0.067  ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; altera_merlin_width_adapter:width_adapter|data_reg[4]                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.002      ; 5.391      ;
; 0.079  ; altera_merlin_width_adapter:width_adapter|use_reg                                                                                                ; altera_merlin_width_adapter:width_adapter|address_reg[2]                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.001     ; 5.376      ;
; 0.105  ; altera_merlin_width_adapter:width_adapter|use_reg                                                                                                ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[13]                                                                       ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.006      ; 5.357      ;
; 0.105  ; altera_merlin_width_adapter:width_adapter|use_reg                                                                                                ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[9]                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.006      ; 5.357      ;
; 0.105  ; altera_merlin_width_adapter:width_adapter|use_reg                                                                                                ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[4]                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.006      ; 5.357      ;
; 0.105  ; altera_merlin_width_adapter:width_adapter|use_reg                                                                                                ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[3]                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.006      ; 5.357      ;
; 0.109  ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                    ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[14]                                                                       ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.004      ; 5.351      ;
; 0.109  ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                    ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[15]                                                                       ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.004      ; 5.351      ;
; 0.109  ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                    ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[7]                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.004      ; 5.351      ;
; 0.109  ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                    ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[12]                                                                       ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.004      ; 5.351      ;
; 0.109  ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                    ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[11]                                                                       ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.004      ; 5.351      ;
; 0.109  ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                    ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[10]                                                                       ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.004      ; 5.351      ;
; 0.109  ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                    ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[8]                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.004      ; 5.351      ;
; 0.109  ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                    ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[6]                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.004      ; 5.351      ;
; 0.109  ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                    ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[5]                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.004      ; 5.351      ;
; 0.109  ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                    ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[2]                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.004      ; 5.351      ;
; 0.109  ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                    ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[1]                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.004      ; 5.351      ;
; 0.109  ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                    ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[0]                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.004      ; 5.351      ;
; 0.113  ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                    ; usbFIFOCtrl:usbfifoctrl_0|reg_ep_address[1]                                                                      ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.007     ; 5.336      ;
; 0.113  ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                    ; usbFIFOCtrl:usbfifoctrl_0|reg_ep_address[0]                                                                      ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.007     ; 5.336      ;
; 0.121  ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[14]                                                                       ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.002      ; 5.337      ;
; 0.121  ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[15]                                                                       ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.002      ; 5.337      ;
; 0.121  ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[7]                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.002      ; 5.337      ;
; 0.121  ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[12]                                                                       ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.002      ; 5.337      ;
; 0.121  ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[11]                                                                       ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.002      ; 5.337      ;
; 0.121  ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[10]                                                                       ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.002      ; 5.337      ;
; 0.121  ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[8]                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.002      ; 5.337      ;
; 0.121  ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[6]                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.002      ; 5.337      ;
; 0.121  ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[5]                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.002      ; 5.337      ;
; 0.121  ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[2]                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.002      ; 5.337      ;
; 0.121  ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[1]                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.002      ; 5.337      ;
; 0.121  ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[0]                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.002      ; 5.337      ;
; 0.127  ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; altera_merlin_width_adapter:width_adapter|data_reg[2]                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.002      ; 5.331      ;
; 0.127  ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; altera_merlin_width_adapter:width_adapter|data_reg[14]                                                           ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.002      ; 5.331      ;
; 0.127  ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; altera_merlin_width_adapter:width_adapter|data_reg[15]                                                           ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.002      ; 5.331      ;
; 0.127  ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; altera_merlin_width_adapter:width_adapter|data_reg[7]                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.002      ; 5.331      ;
; 0.127  ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; altera_merlin_width_adapter:width_adapter|data_reg[13]                                                           ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.002      ; 5.331      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'altpll_1|sd1|pll|clk[0]'                                                                                                                                                                                                                                                               ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                     ; To Node                                                              ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 1.193 ; NDimReg:ndimreg|NDim0[1]                                                                                                      ; distancecore:distancecore_0|CustomReader:c_0|AddressxD[7]            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.001      ; 9.264      ;
; 1.246 ; NDimReg:ndimreg|NDim0[0]                                                                                                      ; distancecore:distancecore_0|CustomReader:c_0|AddressxD[7]            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.001      ; 9.211      ;
; 1.306 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_0|CustomReader:c_0|Address1xD[9]~_emulated ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.006      ; 9.156      ;
; 1.336 ; NDimReg:ndimreg|NDim0[2]                                                                                                      ; distancecore:distancecore_0|CustomReader:c_0|AddressxD[7]            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.001      ; 9.121      ;
; 1.364 ; NDimReg:ndimreg|NDim0[3]                                                                                                      ; distancecore:distancecore_0|CustomReader:c_0|AddressxD[7]            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.001      ; 9.093      ;
; 1.378 ; NDimReg:ndimreg|NDim0[1]                                                                                                      ; distancecore:distancecore_1|CustomReader:c_0|Q[0]                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.020     ; 9.058      ;
; 1.378 ; NDimReg:ndimreg|NDim0[1]                                                                                                      ; distancecore:distancecore_1|CustomReader:c_0|Q[6]                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.020     ; 9.058      ;
; 1.378 ; NDimReg:ndimreg|NDim0[1]                                                                                                      ; distancecore:distancecore_1|CustomReader:c_0|Q[8]                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.020     ; 9.058      ;
; 1.378 ; NDimReg:ndimreg|NDim0[1]                                                                                                      ; distancecore:distancecore_1|CustomReader:c_0|Q[9]                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.020     ; 9.058      ;
; 1.425 ; NDimReg:ndimreg|NDim0[1]                                                                                                      ; distancecore:distancecore_1|CustomReader:c_0|T[4]                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.014     ; 9.017      ;
; 1.425 ; NDimReg:ndimreg|NDim0[1]                                                                                                      ; distancecore:distancecore_1|CustomReader:c_0|Q[5]                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.014     ; 9.017      ;
; 1.425 ; NDimReg:ndimreg|NDim0[1]                                                                                                      ; distancecore:distancecore_1|CustomReader:c_0|T[5]                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.014     ; 9.017      ;
; 1.425 ; NDimReg:ndimreg|NDim0[1]                                                                                                      ; distancecore:distancecore_1|CustomReader:c_0|Q[7]                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.014     ; 9.017      ;
; 1.431 ; NDimReg:ndimreg|NDim0[0]                                                                                                      ; distancecore:distancecore_1|CustomReader:c_0|Q[0]                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.020     ; 9.005      ;
; 1.431 ; NDimReg:ndimreg|NDim0[0]                                                                                                      ; distancecore:distancecore_1|CustomReader:c_0|Q[6]                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.020     ; 9.005      ;
; 1.431 ; NDimReg:ndimreg|NDim0[0]                                                                                                      ; distancecore:distancecore_1|CustomReader:c_0|Q[8]                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.020     ; 9.005      ;
; 1.431 ; NDimReg:ndimreg|NDim0[0]                                                                                                      ; distancecore:distancecore_1|CustomReader:c_0|Q[9]                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.020     ; 9.005      ;
; 1.438 ; NDimReg:ndimreg|NDim0[1]                                                                                                      ; distancecore:distancecore_0|CustomReader:c_0|AddressxD[6]            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.007      ; 9.025      ;
; 1.442 ; NDimReg:ndimreg|NDim0[1]                                                                                                      ; distancecore:distancecore_0|CustomReader:c_0|AddressxD[2]            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.007      ; 9.021      ;
; 1.478 ; NDimReg:ndimreg|NDim0[0]                                                                                                      ; distancecore:distancecore_1|CustomReader:c_0|T[4]                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.014     ; 8.964      ;
; 1.478 ; NDimReg:ndimreg|NDim0[0]                                                                                                      ; distancecore:distancecore_1|CustomReader:c_0|Q[5]                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.014     ; 8.964      ;
; 1.478 ; NDimReg:ndimreg|NDim0[0]                                                                                                      ; distancecore:distancecore_1|CustomReader:c_0|T[5]                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.014     ; 8.964      ;
; 1.478 ; NDimReg:ndimreg|NDim0[0]                                                                                                      ; distancecore:distancecore_1|CustomReader:c_0|Q[7]                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.014     ; 8.964      ;
; 1.484 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_0|CustomReader:c_0|Address1xD[5]~_emulated ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.006      ; 8.978      ;
; 1.490 ; NDimReg:ndimreg|NDim0[1]                                                                                                      ; distancecore:distancecore_1|CustomReader:c_0|Q[1]                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.005     ; 8.961      ;
; 1.490 ; NDimReg:ndimreg|NDim0[1]                                                                                                      ; distancecore:distancecore_1|CustomReader:c_0|T[7]                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.005     ; 8.961      ;
; 1.490 ; NDimReg:ndimreg|NDim0[1]                                                                                                      ; distancecore:distancecore_1|CustomReader:c_0|T[8]                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.005     ; 8.961      ;
; 1.491 ; NDimReg:ndimreg|NDim0[0]                                                                                                      ; distancecore:distancecore_0|CustomReader:c_0|AddressxD[6]            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.007      ; 8.972      ;
; 1.495 ; NDimReg:ndimreg|NDim0[0]                                                                                                      ; distancecore:distancecore_0|CustomReader:c_0|AddressxD[2]            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.007      ; 8.968      ;
; 1.518 ; KnnWrapper:knnclasscore|knnclass:c0|DropDist:c6|DropOut[1]                                                                    ; distancecore:distancecore_1|CustomReader:c_0|AddressxD[6]            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.011      ; 8.949      ;
; 1.543 ; NDimReg:ndimreg|NDim0[0]                                                                                                      ; distancecore:distancecore_1|CustomReader:c_0|Q[1]                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.005     ; 8.908      ;
; 1.543 ; NDimReg:ndimreg|NDim0[0]                                                                                                      ; distancecore:distancecore_1|CustomReader:c_0|T[7]                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.005     ; 8.908      ;
; 1.543 ; NDimReg:ndimreg|NDim0[0]                                                                                                      ; distancecore:distancecore_1|CustomReader:c_0|T[8]                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.005     ; 8.908      ;
; 1.558 ; NDimReg:ndimreg|NDim0[1]                                                                                                      ; distancecore:distancecore_0|CustomReader:c_0|AddressxD[5]            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.006      ; 8.904      ;
; 1.581 ; NDimReg:ndimreg|NDim0[2]                                                                                                      ; distancecore:distancecore_0|CustomReader:c_0|AddressxD[6]            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.007      ; 8.882      ;
; 1.585 ; NDimReg:ndimreg|NDim0[2]                                                                                                      ; distancecore:distancecore_0|CustomReader:c_0|AddressxD[2]            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.007      ; 8.878      ;
; 1.597 ; NDimReg:ndimreg|NDim0[2]                                                                                                      ; distancecore:distancecore_1|CustomReader:c_0|Q[0]                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.020     ; 8.839      ;
; 1.597 ; NDimReg:ndimreg|NDim0[2]                                                                                                      ; distancecore:distancecore_1|CustomReader:c_0|Q[6]                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.020     ; 8.839      ;
; 1.597 ; NDimReg:ndimreg|NDim0[2]                                                                                                      ; distancecore:distancecore_1|CustomReader:c_0|Q[8]                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.020     ; 8.839      ;
; 1.597 ; NDimReg:ndimreg|NDim0[2]                                                                                                      ; distancecore:distancecore_1|CustomReader:c_0|Q[9]                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.020     ; 8.839      ;
; 1.609 ; NDimReg:ndimreg|NDim0[3]                                                                                                      ; distancecore:distancecore_0|CustomReader:c_0|AddressxD[6]            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.007      ; 8.854      ;
; 1.611 ; NDimReg:ndimreg|NDim0[0]                                                                                                      ; distancecore:distancecore_0|CustomReader:c_0|AddressxD[5]            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.006      ; 8.851      ;
; 1.613 ; NDimReg:ndimreg|NDim0[3]                                                                                                      ; distancecore:distancecore_0|CustomReader:c_0|AddressxD[2]            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.007      ; 8.850      ;
; 1.625 ; distancecore:distancecore_1|CustomReader:c_0|NDimCount[11]                                                                    ; distancecore:distancecore_1|CustomReader:c_0|Q[0]                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.031     ; 8.800      ;
; 1.625 ; distancecore:distancecore_1|CustomReader:c_0|NDimCount[11]                                                                    ; distancecore:distancecore_1|CustomReader:c_0|Q[6]                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.031     ; 8.800      ;
; 1.625 ; distancecore:distancecore_1|CustomReader:c_0|NDimCount[11]                                                                    ; distancecore:distancecore_1|CustomReader:c_0|Q[8]                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.031     ; 8.800      ;
; 1.625 ; distancecore:distancecore_1|CustomReader:c_0|NDimCount[11]                                                                    ; distancecore:distancecore_1|CustomReader:c_0|Q[9]                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.031     ; 8.800      ;
; 1.625 ; NDimReg:ndimreg|NDim0[3]                                                                                                      ; distancecore:distancecore_1|CustomReader:c_0|Q[0]                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.020     ; 8.811      ;
; 1.625 ; NDimReg:ndimreg|NDim0[3]                                                                                                      ; distancecore:distancecore_1|CustomReader:c_0|Q[6]                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.020     ; 8.811      ;
; 1.625 ; NDimReg:ndimreg|NDim0[3]                                                                                                      ; distancecore:distancecore_1|CustomReader:c_0|Q[8]                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.020     ; 8.811      ;
; 1.625 ; NDimReg:ndimreg|NDim0[3]                                                                                                      ; distancecore:distancecore_1|CustomReader:c_0|Q[9]                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.020     ; 8.811      ;
; 1.641 ; NDimReg:ndimreg|NDim0[1]                                                                                                      ; distancecore:distancecore_0|CustomReader:c_0|AddressxD[10]           ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.007      ; 8.822      ;
; 1.644 ; NDimReg:ndimreg|NDim0[2]                                                                                                      ; distancecore:distancecore_1|CustomReader:c_0|T[4]                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.014     ; 8.798      ;
; 1.644 ; NDimReg:ndimreg|NDim0[2]                                                                                                      ; distancecore:distancecore_1|CustomReader:c_0|Q[5]                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.014     ; 8.798      ;
; 1.644 ; NDimReg:ndimreg|NDim0[2]                                                                                                      ; distancecore:distancecore_1|CustomReader:c_0|T[5]                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.014     ; 8.798      ;
; 1.644 ; NDimReg:ndimreg|NDim0[2]                                                                                                      ; distancecore:distancecore_1|CustomReader:c_0|Q[7]                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.014     ; 8.798      ;
; 1.651 ; NDimReg:ndimreg|NDim0[1]                                                                                                      ; distancecore:distancecore_0|CustomReader:c_0|AddressxD[3]            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.007      ; 8.812      ;
; 1.655 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_1|CustomReader:c_0|Address1xD[8]~_emulated ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.018      ; 8.819      ;
; 1.660 ; distancecore:distancecore_1|CustomReader:c_0|NDimCount[14]                                                                    ; distancecore:distancecore_1|CustomReader:c_0|Q[0]                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.031     ; 8.765      ;
; 1.660 ; distancecore:distancecore_1|CustomReader:c_0|NDimCount[14]                                                                    ; distancecore:distancecore_1|CustomReader:c_0|Q[6]                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.031     ; 8.765      ;
; 1.660 ; distancecore:distancecore_1|CustomReader:c_0|NDimCount[14]                                                                    ; distancecore:distancecore_1|CustomReader:c_0|Q[8]                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.031     ; 8.765      ;
; 1.660 ; distancecore:distancecore_1|CustomReader:c_0|NDimCount[14]                                                                    ; distancecore:distancecore_1|CustomReader:c_0|Q[9]                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.031     ; 8.765      ;
; 1.672 ; distancecore:distancecore_1|CustomReader:c_0|NDimCount[11]                                                                    ; distancecore:distancecore_1|CustomReader:c_0|T[4]                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.025     ; 8.759      ;
; 1.672 ; distancecore:distancecore_1|CustomReader:c_0|NDimCount[11]                                                                    ; distancecore:distancecore_1|CustomReader:c_0|Q[5]                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.025     ; 8.759      ;
; 1.672 ; distancecore:distancecore_1|CustomReader:c_0|NDimCount[11]                                                                    ; distancecore:distancecore_1|CustomReader:c_0|T[5]                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.025     ; 8.759      ;
; 1.672 ; distancecore:distancecore_1|CustomReader:c_0|NDimCount[11]                                                                    ; distancecore:distancecore_1|CustomReader:c_0|Q[7]                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.025     ; 8.759      ;
; 1.672 ; NDimReg:ndimreg|NDim0[3]                                                                                                      ; distancecore:distancecore_1|CustomReader:c_0|T[4]                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.014     ; 8.770      ;
; 1.672 ; NDimReg:ndimreg|NDim0[3]                                                                                                      ; distancecore:distancecore_1|CustomReader:c_0|Q[5]                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.014     ; 8.770      ;
; 1.672 ; NDimReg:ndimreg|NDim0[3]                                                                                                      ; distancecore:distancecore_1|CustomReader:c_0|T[5]                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.014     ; 8.770      ;
; 1.672 ; NDimReg:ndimreg|NDim0[3]                                                                                                      ; distancecore:distancecore_1|CustomReader:c_0|Q[7]                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.014     ; 8.770      ;
; 1.694 ; NDimReg:ndimreg|NDim0[0]                                                                                                      ; distancecore:distancecore_0|CustomReader:c_0|AddressxD[10]           ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.007      ; 8.769      ;
; 1.701 ; NDimReg:ndimreg|NDim0[2]                                                                                                      ; distancecore:distancecore_0|CustomReader:c_0|AddressxD[5]            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.006      ; 8.761      ;
; 1.704 ; NDimReg:ndimreg|NDim0[0]                                                                                                      ; distancecore:distancecore_0|CustomReader:c_0|AddressxD[3]            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.007      ; 8.759      ;
; 1.707 ; distancecore:distancecore_1|CustomReader:c_0|NDimCount[14]                                                                    ; distancecore:distancecore_1|CustomReader:c_0|T[4]                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.025     ; 8.724      ;
; 1.707 ; distancecore:distancecore_1|CustomReader:c_0|NDimCount[14]                                                                    ; distancecore:distancecore_1|CustomReader:c_0|Q[5]                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.025     ; 8.724      ;
; 1.707 ; distancecore:distancecore_1|CustomReader:c_0|NDimCount[14]                                                                    ; distancecore:distancecore_1|CustomReader:c_0|T[5]                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.025     ; 8.724      ;
; 1.707 ; distancecore:distancecore_1|CustomReader:c_0|NDimCount[14]                                                                    ; distancecore:distancecore_1|CustomReader:c_0|Q[7]                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.025     ; 8.724      ;
; 1.709 ; NDimReg:ndimreg|NDim0[2]                                                                                                      ; distancecore:distancecore_1|CustomReader:c_0|Q[1]                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.005     ; 8.742      ;
; 1.709 ; NDimReg:ndimreg|NDim0[2]                                                                                                      ; distancecore:distancecore_1|CustomReader:c_0|T[7]                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.005     ; 8.742      ;
; 1.709 ; NDimReg:ndimreg|NDim0[2]                                                                                                      ; distancecore:distancecore_1|CustomReader:c_0|T[8]                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.005     ; 8.742      ;
; 1.711 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_0|CustomReader:c_0|Address1xD[4]~_emulated ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.009      ; 8.754      ;
; 1.729 ; NDimReg:ndimreg|NDim0[3]                                                                                                      ; distancecore:distancecore_0|CustomReader:c_0|AddressxD[5]            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.006      ; 8.733      ;
; 1.730 ; NDimReg:ndimreg|NDim0[1]                                                                                                      ; distancecore:distancecore_1|CustomReader:c_0|AddressxD[8]            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.000      ; 8.726      ;
; 1.736 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[1]                                                           ; distancecore:distancecore_0|CustomReader:c_0|Address1xD[9]~_emulated ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.006      ; 8.726      ;
; 1.737 ; KnnWrapper:knnclasscore|knnclass:c0|DropDist:c6|DropOut[1]                                                                    ; distancecore:distancecore_1|CustomReader:c_0|AddressxD[2]            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.012      ; 8.731      ;
; 1.737 ; distancecore:distancecore_1|CustomReader:c_0|NDimCount[11]                                                                    ; distancecore:distancecore_1|CustomReader:c_0|Q[1]                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.016     ; 8.703      ;
; 1.737 ; distancecore:distancecore_1|CustomReader:c_0|NDimCount[11]                                                                    ; distancecore:distancecore_1|CustomReader:c_0|T[7]                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.016     ; 8.703      ;
; 1.737 ; distancecore:distancecore_1|CustomReader:c_0|NDimCount[11]                                                                    ; distancecore:distancecore_1|CustomReader:c_0|T[8]                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.016     ; 8.703      ;
; 1.737 ; NDimReg:ndimreg|NDim0[3]                                                                                                      ; distancecore:distancecore_1|CustomReader:c_0|Q[1]                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.005     ; 8.714      ;
; 1.737 ; NDimReg:ndimreg|NDim0[3]                                                                                                      ; distancecore:distancecore_1|CustomReader:c_0|T[7]                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.005     ; 8.714      ;
; 1.737 ; NDimReg:ndimreg|NDim0[3]                                                                                                      ; distancecore:distancecore_1|CustomReader:c_0|T[8]                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.005     ; 8.714      ;
; 1.738 ; NDimReg:ndimreg|NDim0[1]                                                                                                      ; distancecore:distancecore_1|CustomReader:c_0|AddressxD[5]            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.000      ; 8.718      ;
; 1.749 ; KnnWrapper:knnclasscore|knnclass:c0|DropDist:c6|DropOut[1]                                                                    ; distancecore:distancecore_1|CustomReader:c_0|AddressxD[9]            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.011      ; 8.718      ;
; 1.753 ; KnnWrapper:knnclasscore|knnclass:c0|DropDist:c6|DropOut[1]                                                                    ; distancecore:distancecore_1|CustomReader:c_0|AddressxD[3]            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.011      ; 8.714      ;
; 1.759 ; NDimReg:ndimreg|NDim0[1]                                                                                                      ; distancecore:distancecore_1|CustomReader:c_0|AddressxD[3]            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.000      ; 8.697      ;
; 1.760 ; NDimReg:ndimreg|NDim0[1]                                                                                                      ; distancecore:distancecore_1|CustomReader:c_0|AddressxD[7]            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.001     ; 8.695      ;
; 1.760 ; NDimReg:ndimreg|NDim0[1]                                                                                                      ; distancecore:distancecore_1|CustomReader:c_0|AddressxD[10]           ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.001     ; 8.695      ;
; 1.769 ; NDimReg:ndimreg|NDim0[4]                                                                                                      ; distancecore:distancecore_1|CustomReader:c_0|Q[0]                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.020     ; 8.667      ;
; 1.769 ; NDimReg:ndimreg|NDim0[4]                                                                                                      ; distancecore:distancecore_1|CustomReader:c_0|Q[6]                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.020     ; 8.667      ;
; 1.769 ; NDimReg:ndimreg|NDim0[4]                                                                                                      ; distancecore:distancecore_1|CustomReader:c_0|Q[8]                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.020     ; 8.667      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'altpll_0|sd1|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                        ; To Node                                                                                                                                                                           ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 0.499 ; altera_merlin_width_adapter:width_adapter|use_reg                                                                                                ; altera_merlin_width_adapter:width_adapter|use_reg                                                                                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|wait_latency_counter[0]                                                   ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|wait_latency_counter[0]                                                                                    ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_merlin_width_adapter:width_adapter|count[0]                                                                                               ; altera_merlin_width_adapter:width_adapter|count[0]                                                                                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][19]                                 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][19]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_merlin_width_adapter:width_adapter|address_reg[1]                                                                                         ; altera_merlin_width_adapter:width_adapter|address_reg[1]                                                                                                                          ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                     ; altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                      ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]                                 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                              ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                                               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                              ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                                               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                               ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; usbFIFOCtrl:usbfifoctrl_0|reg_commit                                                                                                             ; usbFIFOCtrl:usbfifoctrl_0|reg_commit                                                                                                                                              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; usbFIFOCtrl:usbfifoctrl_0|state.W0                                                                                                               ; usbFIFOCtrl:usbfifoctrl_0|state.W0                                                                                                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; usbFIFOCtrl:usbfifoctrl_0|state.R0                                                                                                               ; usbFIFOCtrl:usbfifoctrl_0|state.R0                                                                                                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                               ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_merlin_width_adapter:width_adapter_001|data_reg[15]                                                                                       ; altera_merlin_width_adapter:width_adapter_001|data_reg[15]                                                                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_merlin_width_adapter:width_adapter_001|data_reg[7]                                                                                        ; altera_merlin_width_adapter:width_adapter_001|data_reg[7]                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                               ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                               ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                               ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                               ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_merlin_width_adapter:width_adapter_001|data_reg[14]                                                                                       ; altera_merlin_width_adapter:width_adapter_001|data_reg[14]                                                                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_merlin_width_adapter:width_adapter_001|data_reg[13]                                                                                       ; altera_merlin_width_adapter:width_adapter_001|data_reg[13]                                                                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_merlin_width_adapter:width_adapter_001|data_reg[12]                                                                                       ; altera_merlin_width_adapter:width_adapter_001|data_reg[12]                                                                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_merlin_width_adapter:width_adapter_001|data_reg[11]                                                                                       ; altera_merlin_width_adapter:width_adapter_001|data_reg[11]                                                                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_merlin_width_adapter:width_adapter_001|data_reg[10]                                                                                       ; altera_merlin_width_adapter:width_adapter_001|data_reg[10]                                                                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_merlin_width_adapter:width_adapter_001|data_reg[9]                                                                                        ; altera_merlin_width_adapter:width_adapter_001|data_reg[9]                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_merlin_width_adapter:width_adapter_001|data_reg[8]                                                                                        ; altera_merlin_width_adapter:width_adapter_001|data_reg[8]                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_merlin_width_adapter:width_adapter_001|data_reg[6]                                                                                        ; altera_merlin_width_adapter:width_adapter_001|data_reg[6]                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_merlin_width_adapter:width_adapter_001|data_reg[5]                                                                                        ; altera_merlin_width_adapter:width_adapter_001|data_reg[5]                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_merlin_width_adapter:width_adapter_001|data_reg[4]                                                                                        ; altera_merlin_width_adapter:width_adapter_001|data_reg[4]                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_merlin_width_adapter:width_adapter_001|data_reg[3]                                                                                        ; altera_merlin_width_adapter:width_adapter_001|data_reg[3]                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_merlin_width_adapter:width_adapter_001|data_reg[2]                                                                                        ; altera_merlin_width_adapter:width_adapter_001|data_reg[2]                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_merlin_width_adapter:width_adapter_001|data_reg[1]                                                                                        ; altera_merlin_width_adapter:width_adapter_001|data_reg[1]                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_merlin_width_adapter:width_adapter_001|data_reg[0]                                                                                        ; altera_merlin_width_adapter:width_adapter_001|data_reg[0]                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.735 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                     ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                      ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.041      ;
; 0.735 ; altera_merlin_width_adapter:width_adapter_001|data_reg[10]                                                                                       ; altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.041      ;
; 0.740 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                     ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.046      ;
; 0.743 ; usbFIFOCtrl:usbfifoctrl_0|readdata[1]                                                                                                            ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[1]                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.049      ;
; 0.747 ; altera_merlin_width_adapter:width_adapter_001|data_reg[11]                                                                                       ; altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.053      ;
; 0.771 ; usbFIFOCtrl:usbfifoctrl_0|reg_read                                                                                                               ; usbFIFOCtrl:usbfifoctrl_0|state.PKTEND                                                                                                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.077      ;
; 0.775 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.081      ;
; 0.811 ; altera_merlin_width_adapter:width_adapter|use_reg                                                                                                ; altera_merlin_width_adapter:width_adapter|byteen_reg[1]                                                                                                                           ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.117      ;
; 0.813 ; altera_merlin_width_adapter:width_adapter|use_reg                                                                                                ; altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                                                                           ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.119      ;
; 0.815 ; altera_merlin_width_adapter:width_adapter|use_reg                                                                                                ; altera_merlin_width_adapter:width_adapter|data_reg[9]                                                                                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.121      ;
; 0.910 ; usbFIFOCtrl:usbfifoctrl_0|reg_data_in[9]                                                                                                         ; usbFIFOCtrl:usbfifoctrl_0|readdata[9]                                                                                                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.216      ;
; 0.911 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                    ; altera_merlin_width_adapter:width_adapter|data_reg[7]                                                                                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.217      ;
; 0.949 ; usbFIFOCtrl:usbfifoctrl_0|readdata[5]                                                                                                            ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[5]                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.002      ; 1.257      ;
; 0.955 ; usbFIFOCtrl:usbfifoctrl_0|reg_commit                                                                                                             ; usbFIFOCtrl:usbfifoctrl_0|state.PKTEND                                                                                                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.261      ;
; 0.964 ; usbFIFOCtrl:usbfifoctrl_0|reg_write                                                                                                              ; usbFIFOCtrl:usbfifoctrl_0|state.W1                                                                                                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.270      ;
; 0.972 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                    ; altera_merlin_width_adapter:width_adapter|data_reg[14]                                                                                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.001     ; 1.277      ;
; 1.028 ; usbFIFOCtrl:usbfifoctrl_0|readdata[10]                                                                                                           ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[10]                                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.006      ; 1.340      ;
; 1.031 ; usbFIFOCtrl:usbfifoctrl_0|readdata[2]                                                                                                            ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[2]                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.006      ; 1.343      ;
; 1.036 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                    ; altera_merlin_width_adapter:width_adapter|data_reg[13]                                                                                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.001     ; 1.341      ;
; 1.049 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                    ; altera_merlin_width_adapter:width_adapter|data_reg[4]                                                                                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.001      ; 1.356      ;
; 1.052 ; usbFIFOCtrl:usbfifoctrl_0|readdata[8]                                                                                                            ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[8]                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.001      ; 1.359      ;
; 1.060 ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[5]                                                        ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.006      ; 1.372      ;
; 1.065 ; usbFIFOCtrl:usbfifoctrl_0|state.IDLE                                                                                                             ; usbFIFOCtrl:usbfifoctrl_0|state.R0                                                                                                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.006      ; 1.377      ;
; 1.068 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63]                                    ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.374      ;
; 1.106 ; usbFIFOCtrl:usbfifoctrl_0|readdata[9]                                                                                                            ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[9]                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.001      ; 1.413      ;
; 1.106 ; usbFIFOCtrl:usbfifoctrl_0|state.IDLE                                                                                                             ; usbFIFOCtrl:usbfifoctrl_0|state.PKTEND                                                                                                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.412      ;
; 1.130 ; usbFIFOCtrl:usbfifoctrl_0|reg_data_in[1]                                                                                                         ; usbFIFOCtrl:usbfifoctrl_0|readdata[1]                                                                                                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.436      ;
; 1.131 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                    ; altera_merlin_width_adapter:width_adapter|data_reg[5]                                                                                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.001      ; 1.438      ;
; 1.138 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                    ; altera_merlin_width_adapter:width_adapter|data_reg[15]                                                                                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.001      ; 1.445      ;
; 1.139 ; altera_merlin_width_adapter:width_adapter|use_reg                                                                                                ; altera_merlin_width_adapter:width_adapter|data_reg[0]                                                                                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.445      ;
; 1.152 ; usbFIFOCtrl:usbfifoctrl_0|reg_write                                                                                                              ; usbFIFOCtrl:usbfifoctrl_0|state.PKTEND                                                                                                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.458      ;
; 1.156 ; altera_merlin_width_adapter:width_adapter_001|data_reg[3]                                                                                        ; altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                                                   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.462      ;
; 1.157 ; altera_merlin_width_adapter:width_adapter_001|data_reg[12]                                                                                       ; altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.463      ;
; 1.159 ; altera_merlin_width_adapter:width_adapter_001|data_reg[1]                                                                                        ; altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                                                   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.465      ;
; 1.160 ; altera_merlin_width_adapter:width_adapter_001|data_reg[8]                                                                                        ; altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                                                   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.466      ;
; 1.160 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                    ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.466      ;
; 1.164 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                 ; altera_merlin_slave_agent:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0] ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.470      ;
; 1.165 ; altera_merlin_width_adapter:width_adapter_001|data_reg[6]                                                                                        ; altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                                                   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.471      ;
; 1.165 ; altera_merlin_width_adapter:width_adapter_001|data_reg[4]                                                                                        ; altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                                                   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.471      ;
; 1.165 ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[14]                                                       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.471      ;
; 1.166 ; altera_merlin_width_adapter:width_adapter_001|data_reg[15]                                                                                       ; altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.472      ;
; 1.167 ; usbFIFOCtrl:usbfifoctrl_0|reg_data_in[4]                                                                                                         ; usbFIFOCtrl:usbfifoctrl_0|readdata[4]                                                                                                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.473      ;
; 1.167 ; altera_merlin_width_adapter:width_adapter_001|data_reg[9]                                                                                        ; altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                                                   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.473      ;
; 1.168 ; usbFIFOCtrl:usbfifoctrl_0|reg_data_in[10]                                                                                                        ; usbFIFOCtrl:usbfifoctrl_0|readdata[10]                                                                                                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.474      ;
; 1.168 ; usbFIFOCtrl:usbfifoctrl_0|reg_data_in[6]                                                                                                         ; usbFIFOCtrl:usbfifoctrl_0|readdata[6]                                                                                                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.474      ;
; 1.168 ; altera_merlin_width_adapter:width_adapter_001|data_reg[0]                                                                                        ; altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                                                   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.474      ;
; 1.168 ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[0]                                                        ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.474      ;
; 1.169 ; altera_merlin_width_adapter:width_adapter_001|data_reg[7]                                                                                        ; altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                                                   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.475      ;
; 1.169 ; usbFIFOCtrl:usbfifoctrl_0|reg_data_in[13]                                                                                                        ; usbFIFOCtrl:usbfifoctrl_0|readdata[13]                                                                                                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.475      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'altpll_0|sd1|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                           ; To Node                                                                                                                                             ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 0.499 ; nios_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_sys_jtag_uart_0_alt_jtag_atlantic|rvalid0                                                   ; nios_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_sys_jtag_uart_0_alt_jtag_atlantic|rvalid0                                                   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                            ; altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                             ; altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]                                             ; altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_merlin_slave_translator:dma_control_port_slave_translator|wait_latency_counter[1]                                                            ; altera_merlin_slave_translator:dma_control_port_slave_translator|wait_latency_counter[1]                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|nios_sys_sdram_controller_input_efifo_module:the_nios_sys_sdram_controller_input_efifo_module|wr_address ; nios_sys_sdram_controller:sdram_controller|nios_sys_sdram_controller_input_efifo_module:the_nios_sys_sdram_controller_input_efifo_module|wr_address ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]                                            ; altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_dma:dma|writelength_eq_0                                                                                                                   ; nios_sys_dma:dma|writelength_eq_0                                                                                                                   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|i_next.000                                                                                               ; nios_sys_sdram_controller:sdram_controller|i_next.000                                                                                               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|i_count[0]                                                                                               ; nios_sys_sdram_controller:sdram_controller|i_count[0]                                                                                               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|i_count[3]                                                                                               ; nios_sys_sdram_controller:sdram_controller|i_count[3]                                                                                               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|i_refs[0]                                                                                                ; nios_sys_sdram_controller:sdram_controller|i_refs[0]                                                                                                ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|i_refs[1]                                                                                                ; nios_sys_sdram_controller:sdram_controller|i_refs[1]                                                                                                ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|i_refs[2]                                                                                                ; nios_sys_sdram_controller:sdram_controller|i_refs[2]                                                                                                ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|i_next.111                                                                                               ; nios_sys_sdram_controller:sdram_controller|i_next.111                                                                                               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|i_count[1]                                                                                               ; nios_sys_sdram_controller:sdram_controller|i_count[1]                                                                                               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|i_count[2]                                                                                               ; nios_sys_sdram_controller:sdram_controller|i_count[2]                                                                                               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|i_state.000                                                                                              ; nios_sys_sdram_controller:sdram_controller|i_state.000                                                                                              ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|i_next.101                                                                                               ; nios_sys_sdram_controller:sdram_controller|i_next.101                                                                                               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|i_state.101                                                                                              ; nios_sys_sdram_controller:sdram_controller|i_state.101                                                                                              ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|init_done                                                                                                ; nios_sys_sdram_controller:sdram_controller|init_done                                                                                                ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|active_rnw                                                                                               ; nios_sys_sdram_controller:sdram_controller|active_rnw                                                                                               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|m_next.000001000                                                                                         ; nios_sys_sdram_controller:sdram_controller|m_next.000001000                                                                                         ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|m_count[2]                                                                                               ; nios_sys_sdram_controller:sdram_controller|m_count[2]                                                                                               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|m_count[0]                                                                                               ; nios_sys_sdram_controller:sdram_controller|m_count[0]                                                                                               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|m_count[3]                                                                                               ; nios_sys_sdram_controller:sdram_controller|m_count[3]                                                                                               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|m_state.000000001                                                                                        ; nios_sys_sdram_controller:sdram_controller|m_state.000000001                                                                                        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|m_next.010000000                                                                                         ; nios_sys_sdram_controller:sdram_controller|m_next.010000000                                                                                         ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|ack_refresh_request                                                                                      ; nios_sys_sdram_controller:sdram_controller|ack_refresh_request                                                                                      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|refresh_request                                                                                          ; nios_sys_sdram_controller:sdram_controller|refresh_request                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|m_next.000010000                                                                                         ; nios_sys_sdram_controller:sdram_controller|m_next.000010000                                                                                         ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|active_addr[17]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_addr[17]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|active_addr[18]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_addr[18]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|active_addr[16]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_addr[16]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|active_addr[15]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_addr[15]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|active_addr[21]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_addr[21]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|active_cs_n                                                                                              ; nios_sys_sdram_controller:sdram_controller|active_cs_n                                                                                              ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|active_addr[19]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_addr[19]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|active_addr[20]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_addr[20]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|nios_sys_sdram_controller_input_efifo_module:the_nios_sys_sdram_controller_input_efifo_module|entries[0] ; nios_sys_sdram_controller:sdram_controller|nios_sys_sdram_controller_input_efifo_module:the_nios_sys_sdram_controller_input_efifo_module|entries[0] ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|nios_sys_sdram_controller_input_efifo_module:the_nios_sys_sdram_controller_input_efifo_module|entries[1] ; nios_sys_sdram_controller:sdram_controller|nios_sys_sdram_controller_input_efifo_module:the_nios_sys_sdram_controller_input_efifo_module|entries[1] ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|nios_sys_sdram_controller_input_efifo_module:the_nios_sys_sdram_controller_input_efifo_module|rd_address ; nios_sys_sdram_controller:sdram_controller|nios_sys_sdram_controller_input_efifo_module:the_nios_sys_sdram_controller_input_efifo_module|rd_address ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|active_addr[12]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_addr[12]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|active_addr[11]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_addr[11]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|active_addr[14]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_addr[14]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|active_addr[13]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_addr[13]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|active_addr[9]                                                                                           ; nios_sys_sdram_controller:sdram_controller|active_addr[9]                                                                                           ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|active_addr[22]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_addr[22]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|active_addr[10]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_addr[10]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|i_cmd[1]                                                                                                 ; nios_sys_sdram_controller:sdram_controller|i_cmd[1]                                                                                                 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|i_cmd[2]                                                                                                 ; nios_sys_sdram_controller:sdram_controller|i_cmd[2]                                                                                                 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|i_cmd[0]                                                                                                 ; nios_sys_sdram_controller:sdram_controller|i_cmd[0]                                                                                                 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][84]                                             ; altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][84]                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][83]                                             ; altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][83]                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|rdaddress_reg[0]                                                             ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|rdaddress_reg[0]                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|rdaddress_reg[1]                                                             ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|rdaddress_reg[1]                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|wraddress[0]                                                                 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|wraddress[0]                                                                 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|wraddress[1]                                                                 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|wraddress[1]                                                                 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_st_handshake_clock_crosser:crosser_026|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ; altera_avalon_st_handshake_clock_crosser:crosser_026|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_cmd_xbar_mux_019:cmd_xbar_mux_020|prev_request[1]                                                                                          ; nios_sys_cmd_xbar_mux_019:cmd_xbar_mux_020|prev_request[1]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:cache_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                     ; altera_avalon_sc_fifo:cache_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                     ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:cache_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                     ; altera_avalon_sc_fifo:cache_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                     ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:cache_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]                                                      ; altera_avalon_sc_fifo:cache_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]                                                      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:cache_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]                                                      ; altera_avalon_sc_fifo:cache_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]                                                      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:cache_1_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                                   ; altera_avalon_sc_fifo:cache_1_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                                   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:cache_1_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                                   ; altera_avalon_sc_fifo:cache_1_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                                   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_st_handshake_clock_crosser:crosser_029|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; altera_avalon_st_handshake_clock_crosser:crosser_029|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:cache_1_s2_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                     ; altera_avalon_sc_fifo:cache_1_s2_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                     ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:cache_1_s2_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                     ; altera_avalon_sc_fifo:cache_1_s2_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                     ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_st_handshake_clock_crosser:crosser_032|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ; altera_avalon_st_handshake_clock_crosser:crosser_032|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:cache_1_s2_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                                   ; altera_avalon_sc_fifo:cache_1_s2_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                                   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:cache_1_s2_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                                   ; altera_avalon_sc_fifo:cache_1_s2_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                                   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_st_handshake_clock_crosser:crosser_033|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; altera_avalon_st_handshake_clock_crosser:crosser_033|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|active_data[23]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_data[23]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|active_data[15]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_data[15]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|active_data[31]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_data[31]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|active_data[7]                                                                                           ; nios_sys_sdram_controller:sdram_controller|active_data[7]                                                                                           ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|last_write_collision                                                         ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|last_write_collision                                                         ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|active_data[14]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_data[14]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|active_data[22]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_data[22]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|active_data[6]                                                                                           ; nios_sys_sdram_controller:sdram_controller|active_data[6]                                                                                           ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|active_data[30]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_data[30]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|active_data[29]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_data[29]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|active_data[13]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_data[13]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|active_data[21]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_data[21]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|active_data[5]                                                                                           ; nios_sys_sdram_controller:sdram_controller|active_data[5]                                                                                           ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|active_data[12]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_data[12]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|active_data[20]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_data[20]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|active_data[28]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_data[28]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|active_data[4]                                                                                           ; nios_sys_sdram_controller:sdram_controller|active_data[4]                                                                                           ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|active_data[11]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_data[11]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|active_data[19]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_data[19]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|active_data[27]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_data[27]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'altpll_1|sd1|pll|clk[0]'                                                                                                                                                                                                                                                                                                         ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                                                                                               ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 0.499 ; altera_merlin_slave_translator:knnclasscore_avalon_slave_0_translator|wait_latency_counter[0]                         ; altera_merlin_slave_translator:knnclasscore_avalon_slave_0_translator|wait_latency_counter[0]                         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_merlin_slave_translator:knnclasscore_avalon_slave_0_translator|wait_latency_counter[1]                         ; altera_merlin_slave_translator:knnclasscore_avalon_slave_0_translator|wait_latency_counter[1]                         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]      ; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]      ; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]      ; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_st_handshake_clock_crosser:crosser_025|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; altera_avalon_st_handshake_clock_crosser:crosser_025|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]    ; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]    ; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]      ; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_merlin_slave_translator:ndimreg_avalon_slave_0_translator|wait_latency_counter[1]                              ; altera_merlin_slave_translator:ndimreg_avalon_slave_0_translator|wait_latency_counter[1]                              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_merlin_slave_translator:ndimreg_avalon_slave_0_translator|wait_latency_counter[0]                              ; altera_merlin_slave_translator:ndimreg_avalon_slave_0_translator|wait_latency_counter[0]                              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]           ; altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]           ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]           ; altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]           ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]         ; altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]         ; altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_merlin_slave_translator:fullreg_1_avalon_slave_0_translator|wait_latency_counter[0]                            ; altera_merlin_slave_translator:fullreg_1_avalon_slave_0_translator|wait_latency_counter[0]                            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_merlin_slave_translator:fullreg_1_avalon_slave_0_translator|wait_latency_counter[1]                            ; altera_merlin_slave_translator:fullreg_1_avalon_slave_0_translator|wait_latency_counter[1]                            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; FullReg:fullreg_1|FullxD                                                                                              ; FullReg:fullreg_1|FullxD                                                                                              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|StartCl                                                            ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|StartCl                                                            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|CounterUpdMaxT[0]                                              ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|CounterUpdMaxT[0]                                              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|CounterUpdMaxT[3]                                              ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|CounterUpdMaxT[3]                                              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|CounterUpdMaxT[2]                                              ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|CounterUpdMaxT[2]                                              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|NextStatexT.UpdateMaxState                                     ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|NextStatexT.UpdateMaxState                                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|Go[0]                                                          ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|Go[0]                                                          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]         ; altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]         ; altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]       ; altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]       ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]       ; altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]       ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_merlin_slave_translator:fullreg_0_avalon_slave_0_translator|wait_latency_counter[0]                            ; altera_merlin_slave_translator:fullreg_0_avalon_slave_0_translator|wait_latency_counter[0]                            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_merlin_slave_translator:fullreg_0_avalon_slave_0_translator|wait_latency_counter[1]                            ; altera_merlin_slave_translator:fullreg_0_avalon_slave_0_translator|wait_latency_counter[1]                            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; FullReg:fullreg_0|FullxD                                                                                              ; FullReg:fullreg_0|FullxD                                                                                              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_merlin_slave_translator:endtsetreg_0_avalon_slave_0_translator|wait_latency_counter[0]                         ; altera_merlin_slave_translator:endtsetreg_0_avalon_slave_0_translator|wait_latency_counter[0]                         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_merlin_slave_translator:endtsetreg_0_avalon_slave_0_translator|wait_latency_counter[1]                         ; altera_merlin_slave_translator:endtsetreg_0_avalon_slave_0_translator|wait_latency_counter[1]                         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]      ; altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]    ; altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]    ; altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]      ; altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; EndTSetReg:endtsetreg_0|EndTSet                                                                                       ; EndTSetReg:endtsetreg_0|EndTSet                                                                                       ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; distancecore:distancecore_0|CustomReader:c_0|NextStatexT.ASKFULL                                                      ; distancecore:distancecore_0|CustomReader:c_0|NextStatexT.ASKFULL                                                      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; distancecore:distancecore_0|CustomReader:c_0|NextStatexT.WAITFULL                                                     ; distancecore:distancecore_0|CustomReader:c_0|NextStatexT.WAITFULL                                                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; distancecore:distancecore_0|CustomReader:c_0|PosCountxD[0]                                                            ; distancecore:distancecore_0|CustomReader:c_0|PosCountxD[0]                                                            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; distancecore:distancecore_0|CustomReader:c_0|PosCountxD[1]                                                            ; distancecore:distancecore_0|CustomReader:c_0|PosCountxD[1]                                                            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[2]                                                             ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[2]                                                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[3]                                                             ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[3]                                                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[4]                                                             ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[4]                                                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[5]                                                             ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[5]                                                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[6]                                                             ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[6]                                                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[7]                                                             ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[7]                                                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[8]                                                             ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[8]                                                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[1]                                                             ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[1]                                                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[9]                                                             ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[9]                                                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[0]                                                              ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[0]                                                              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[1]                                                              ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[1]                                                              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[2]                                                              ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[2]                                                              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[3]                                                              ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[3]                                                              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[4]                                                              ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[4]                                                              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[5]                                                              ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[5]                                                              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[6]                                                              ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[6]                                                              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[7]                                                              ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[7]                                                              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[8]                                                              ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[8]                                                              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[9]                                                              ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[9]                                                              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[10]                                                             ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[10]                                                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[11]                                                             ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[11]                                                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[12]                                                             ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[12]                                                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[13]                                                             ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[13]                                                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[14]                                                             ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[14]                                                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[15]                                                             ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[15]                                                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_merlin_slave_translator:ntrreg_0_avalon_slave_0_translator|wait_latency_counter[0]                             ; altera_merlin_slave_translator:ntrreg_0_avalon_slave_0_translator|wait_latency_counter[0]                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]          ; altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]          ; altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]        ; altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]        ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]        ; altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]        ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_merlin_slave_translator:ntrreg_0_avalon_slave_0_translator|wait_latency_counter[1]                             ; altera_merlin_slave_translator:ntrreg_0_avalon_slave_0_translator|wait_latency_counter[1]                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; distancecore:distancecore_0|CustomReader:c_0|NextStatexT.NEWADDR                                                      ; distancecore:distancecore_0|CustomReader:c_0|NextStatexT.NEWADDR                                                      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[0]                                                             ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[0]                                                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|MuxDistSelxD[0]                                                ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|MuxDistSelxD[0]                                                ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|Go[1]                                                          ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|Go[1]                                                          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_merlin_slave_translator:endtsetreg_1_avalon_slave_0_translator|wait_latency_counter[0]                         ; altera_merlin_slave_translator:endtsetreg_1_avalon_slave_0_translator|wait_latency_counter[0]                         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_merlin_slave_translator:endtsetreg_1_avalon_slave_0_translator|wait_latency_counter[1]                         ; altera_merlin_slave_translator:endtsetreg_1_avalon_slave_0_translator|wait_latency_counter[1]                         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:endtsetreg_1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]      ; altera_avalon_sc_fifo:endtsetreg_1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:endtsetreg_1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]      ; altera_avalon_sc_fifo:endtsetreg_1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:endtsetreg_1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]    ; altera_avalon_sc_fifo:endtsetreg_1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:endtsetreg_1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]    ; altera_avalon_sc_fifo:endtsetreg_1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; EndTSetReg:endtsetreg_1|EndTSet                                                                                       ; EndTSetReg:endtsetreg_1|EndTSet                                                                                       ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; distancecore:distancecore_1|CustomReader:c_0|NextStatexT.ASKFULL                                                      ; distancecore:distancecore_1|CustomReader:c_0|NextStatexT.ASKFULL                                                      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; distancecore:distancecore_1|CustomReader:c_0|NextStatexT.WAITFULL                                                     ; distancecore:distancecore_1|CustomReader:c_0|NextStatexT.WAITFULL                                                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; distancecore:distancecore_1|CustomReader:c_0|PosCountxD[0]                                                            ; distancecore:distancecore_1|CustomReader:c_0|PosCountxD[0]                                                            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; distancecore:distancecore_1|CustomReader:c_0|PosCountxD[1]                                                            ; distancecore:distancecore_1|CustomReader:c_0|PosCountxD[1]                                                            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; distancecore:distancecore_1|CustomReader:c_0|request                                                                  ; distancecore:distancecore_1|CustomReader:c_0|request                                                                  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'altpll_0|sd1|pll|clk[2]'                                                                                                                                                                                                                                                                              ;
+--------+---------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                 ; To Node                                                                                   ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; -1.970 ; nios_sys_dma:dma|reset_n_OTERM1                                                                                           ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|last_write_data[3] ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.004      ; 3.819      ;
; -1.970 ; nios_sys_dma:dma|reset_n_OTERM1                                                                                           ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|last_write_data[0] ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.004      ; 3.819      ;
; -1.954 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_23                               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.066     ; 3.590      ;
; -1.954 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_30                               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.075     ; 3.581      ;
; -1.954 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_13                               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.075     ; 3.581      ;
; -1.954 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_21                               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.066     ; 3.590      ;
; -1.954 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_5                                ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.067     ; 3.589      ;
; -1.954 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_12                               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.074     ; 3.582      ;
; -1.954 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_11                               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.074     ; 3.582      ;
; -1.954 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_18                               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.075     ; 3.581      ;
; -1.954 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_10                               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.067     ; 3.589      ;
; -1.954 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_2                                ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.075     ; 3.581      ;
; -1.954 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_17                               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.075     ; 3.581      ;
; -1.953 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_14                               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.072     ; 3.583      ;
; -1.953 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_29                               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.075     ; 3.580      ;
; -1.953 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_28                               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.075     ; 3.580      ;
; -1.953 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_4                                ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.072     ; 3.583      ;
; -1.953 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_3                                ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.072     ; 3.583      ;
; -1.953 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.072     ; 3.583      ;
; -1.952 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[23]                                     ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.059     ; 3.595      ;
; -1.952 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[30]                                     ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.068     ; 3.586      ;
; -1.952 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[13]                                     ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.068     ; 3.586      ;
; -1.952 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[21]                                     ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.059     ; 3.595      ;
; -1.952 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[5]                                      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.060     ; 3.594      ;
; -1.952 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[12]                                     ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.067     ; 3.587      ;
; -1.952 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_20                               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.075     ; 3.579      ;
; -1.952 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[11]                                     ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.067     ; 3.587      ;
; -1.952 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_19                               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.075     ; 3.579      ;
; -1.952 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_27                               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.075     ; 3.579      ;
; -1.952 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[18]                                     ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.068     ; 3.586      ;
; -1.952 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[10]                                     ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.060     ; 3.594      ;
; -1.952 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[2]                                      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.068     ; 3.586      ;
; -1.952 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[17]                                     ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.068     ; 3.586      ;
; -1.952 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_25                               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.067     ; 3.587      ;
; -1.952 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_16                               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.075     ; 3.579      ;
; -1.952 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_addr[3]                                      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.059     ; 3.595      ;
; -1.952 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_bank[1]                                      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.067     ; 3.587      ;
; -1.952 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_cmd[1]                                       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.061     ; 3.593      ;
; -1.952 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_dqm[0]                                       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.061     ; 3.593      ;
; -1.952 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_dqm[1]                                       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.068     ; 3.586      ;
; -1.952 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_dqm[3]                                       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.059     ; 3.595      ;
; -1.952 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_cmd[2]                                       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.061     ; 3.593      ;
; -1.952 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_cmd[0]                                       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.061     ; 3.593      ;
; -1.951 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|za_data[23]                                    ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.088     ; 3.565      ;
; -1.951 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_31                               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.071     ; 3.582      ;
; -1.951 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[14]                                     ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.065     ; 3.588      ;
; -1.951 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|za_data[30]                                    ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.097     ; 3.556      ;
; -1.951 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[29]                                     ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.068     ; 3.585      ;
; -1.951 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|za_data[13]                                    ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.097     ; 3.556      ;
; -1.951 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|za_data[21]                                    ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.088     ; 3.565      ;
; -1.951 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|za_data[5]                                     ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.089     ; 3.564      ;
; -1.951 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|za_data[12]                                    ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.096     ; 3.557      ;
; -1.951 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[28]                                     ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.068     ; 3.585      ;
; -1.951 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[4]                                      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.065     ; 3.588      ;
; -1.951 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|za_data[11]                                    ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.096     ; 3.557      ;
; -1.951 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[3]                                      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.065     ; 3.588      ;
; -1.951 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|za_data[18]                                    ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.097     ; 3.556      ;
; -1.951 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|za_data[10]                                    ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.089     ; 3.564      ;
; -1.951 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|za_data[2]                                     ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.097     ; 3.556      ;
; -1.951 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|za_data[17]                                    ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.097     ; 3.556      ;
; -1.951 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[0]                                      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.065     ; 3.588      ;
; -1.951 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_addr[2]                                      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.068     ; 3.585      ;
; -1.950 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|za_data[14]                                    ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.094     ; 3.558      ;
; -1.950 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_22                               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.066     ; 3.586      ;
; -1.950 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_6                                ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.078     ; 3.574      ;
; -1.950 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|za_data[29]                                    ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.097     ; 3.555      ;
; -1.950 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[20]                                     ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.068     ; 3.584      ;
; -1.950 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|za_data[28]                                    ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.097     ; 3.555      ;
; -1.950 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|za_data[4]                                     ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.094     ; 3.558      ;
; -1.950 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[19]                                     ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.068     ; 3.584      ;
; -1.950 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[27]                                     ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.068     ; 3.584      ;
; -1.950 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|za_data[3]                                     ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.094     ; 3.558      ;
; -1.950 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[25]                                     ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.060     ; 3.592      ;
; -1.950 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[16]                                     ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.068     ; 3.584      ;
; -1.950 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|za_data[0]                                     ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.094     ; 3.558      ;
; -1.950 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_24                               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.066     ; 3.586      ;
; -1.949 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_15                               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.070     ; 3.581      ;
; -1.949 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[31]                                     ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.064     ; 3.587      ;
; -1.949 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_7                                ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.064     ; 3.587      ;
; -1.949 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|za_data[20]                                    ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.097     ; 3.554      ;
; -1.949 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|za_data[19]                                    ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.097     ; 3.554      ;
; -1.949 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|za_data[27]                                    ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.097     ; 3.554      ;
; -1.949 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_26                               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.069     ; 3.582      ;
; -1.949 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_9                                ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.064     ; 3.587      ;
; -1.949 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_1                                ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.070     ; 3.581      ;
; -1.949 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|za_data[25]                                    ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.089     ; 3.562      ;
; -1.949 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|za_data[16]                                    ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.097     ; 3.554      ;
; -1.949 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_8                                ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.065     ; 3.586      ;
; -1.949 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_addr[0]                                      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.064     ; 3.587      ;
; -1.948 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|za_data[31]                                    ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.093     ; 3.557      ;
; -1.948 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[22]                                     ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.059     ; 3.591      ;
; -1.948 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[6]                                      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.071     ; 3.579      ;
; -1.948 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[24]                                     ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.059     ; 3.591      ;
; -1.948 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_addr[4]                                      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.073     ; 3.577      ;
; -1.948 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_addr[9]                                      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.071     ; 3.579      ;
; -1.948 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_addr[11]                                     ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.062     ; 3.588      ;
; -1.948 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_cmd[3]                                       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.062     ; 3.588      ;
; -1.948 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_dqm[2]                                       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.073     ; 3.577      ;
; -1.947 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[15]                                     ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.063     ; 3.586      ;
; -1.947 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[7]                                      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.057     ; 3.592      ;
+--------+---------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'altpll_0|sd1|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                     ; To Node                                                                                                                                                                           ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 1.744 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.015     ; 3.697      ;
; 1.744 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.017     ; 3.695      ;
; 1.744 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|use_reg                                                                                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.017     ; 3.695      ;
; 1.744 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[103]                                                                    ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.012     ; 3.700      ;
; 1.744 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|endofpacket_reg                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.014     ; 3.698      ;
; 1.744 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.014     ; 3.698      ;
; 1.744 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|waitrequest_reset_override                                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.015     ; 3.697      ;
; 1.744 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.015     ; 3.697      ;
; 1.744 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|wait_latency_counter[0]                                                                                    ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.017     ; 3.695      ;
; 1.744 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|wait_latency_counter[1]                                                                                    ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.015     ; 3.697      ;
; 1.744 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.010     ; 3.702      ;
; 1.744 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                                                                           ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.017     ; 3.695      ;
; 1.744 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.017     ; 3.695      ;
; 1.744 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.017     ; 3.695      ;
; 1.744 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.012     ; 3.700      ;
; 1.744 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|byteen_reg[1]                                                                                                                           ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.017     ; 3.695      ;
; 1.744 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|count[0]                                                                                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.014     ; 3.698      ;
; 1.744 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.015     ; 3.697      ;
; 1.744 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.015     ; 3.697      ;
; 1.744 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.014     ; 3.698      ;
; 1.744 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 3.710      ;
; 1.744 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|read_latency_shift_reg[0]                                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 3.710      ;
; 1.744 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.014     ; 3.698      ;
; 1.744 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 3.710      ;
; 1.744 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][19]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.006     ; 3.706      ;
; 1.744 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|address_reg[1]                                                                                                                          ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.006     ; 3.706      ;
; 1.744 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][19]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 3.710      ;
; 1.744 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 3.710      ;
; 1.744 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 3.710      ;
; 1.744 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                      ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 3.710      ;
; 1.744 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.008     ; 3.704      ;
; 1.744 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[72]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.007     ; 3.705      ;
; 1.744 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 3.710      ;
; 1.744 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_agent:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.001     ; 3.711      ;
; 1.744 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.008     ; 3.704      ;
; 1.744 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.008     ; 3.704      ;
; 1.744 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 3.710      ;
; 1.744 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.008     ; 3.704      ;
; 1.744 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.001     ; 3.711      ;
; 1.744 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_agent:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0] ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.001     ; 3.711      ;
; 1.744 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_agent:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1] ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.001     ; 3.711      ;
; 1.744 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                                               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 3.710      ;
; 1.744 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                                               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 3.710      ;
; 1.744 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.005     ; 3.707      ;
; 1.744 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.018     ; 3.694      ;
; 1.744 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|address_reg[2]                                                                                                                          ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.018     ; 3.694      ;
; 1.744 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|use_reg~_Duplicate_3                                                                                                                    ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.018     ; 3.694      ;
; 1.744 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.010     ; 3.702      ;
; 1.744 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|data_reg[1]                                                                                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.017     ; 3.695      ;
; 1.744 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                      ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.015     ; 3.697      ;
; 1.744 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|state.R2                                                                                                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.012     ; 3.700      ;
; 1.744 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                      ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.015     ; 3.697      ;
; 1.744 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.014     ; 3.698      ;
; 1.744 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|data_reg[0]                                                                                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.017     ; 3.695      ;
; 1.744 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_write                                                                                                                                               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.012     ; 3.700      ;
; 1.744 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|state.IDLE                                                                                                                                              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.012     ; 3.700      ;
; 1.744 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                      ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.013     ; 3.699      ;
; 1.744 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.014     ; 3.698      ;
; 1.744 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|data_reg[2]                                                                                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.013     ; 3.699      ;
; 1.744 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_commit                                                                                                                                              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.012     ; 3.700      ;
; 1.744 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|state.W0                                                                                                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.018     ; 3.694      ;
; 1.744 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|state.W1                                                                                                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.012     ; 3.700      ;
; 1.744 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|state.PKTEND                                                                                                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.012     ; 3.700      ;
; 1.744 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_read                                                                                                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.012     ; 3.700      ;
; 1.744 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|state.R0                                                                                                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.006     ; 3.706      ;
; 1.744 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|state.R1                                                                                                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.006     ; 3.706      ;
; 1.744 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.012     ; 3.700      ;
; 1.744 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|data_reg[14]                                                                                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.013     ; 3.699      ;
; 1.744 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.008     ; 3.704      ;
; 1.744 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[14]                                                                                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.013     ; 3.699      ;
; 1.744 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_in[14]                                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.014     ; 3.698      ;
; 1.744 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|readdata[14]                                                                                                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.014     ; 3.698      ;
; 1.744 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[14]                                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.005     ; 3.707      ;
; 1.744 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][14]                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.003     ; 3.709      ;
; 1.744 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.002      ; 3.714      ;
; 1.744 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.005     ; 3.707      ;
; 1.744 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.014     ; 3.698      ;
; 1.744 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|data_reg[15]                                                                                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.013     ; 3.699      ;
; 1.744 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.005     ; 3.707      ;
; 1.744 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[15]                                                                                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.013     ; 3.699      ;
; 1.744 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_in[15]                                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.019     ; 3.693      ;
; 1.744 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|readdata[15]                                                                                                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.011     ; 3.701      ;
; 1.744 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[15]                                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.005     ; 3.707      ;
; 1.744 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][15]                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.003     ; 3.709      ;
; 1.744 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.002      ; 3.714      ;
; 1.744 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.005     ; 3.707      ;
; 1.744 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.013     ; 3.699      ;
; 1.744 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|data_reg[7]                                                                                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.013     ; 3.699      ;
; 1.744 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                      ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.008     ; 3.704      ;
; 1.744 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[7]                                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.013     ; 3.699      ;
; 1.744 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_in[7]                                                                                                                                          ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.019     ; 3.693      ;
; 1.744 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|readdata[7]                                                                                                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.013     ; 3.699      ;
; 1.744 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[7]                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.006     ; 3.706      ;
; 1.744 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][7]                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.003     ; 3.709      ;
; 1.744 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.000      ; 3.712      ;
; 1.744 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter_001|data_reg[15]                                                                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.002      ; 3.714      ;
; 1.744 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.002      ; 3.714      ;
; 1.744 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter_001|data_reg[7]                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.000      ; 3.712      ;
; 1.744 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                                                   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.000      ; 3.712      ;
; 1.744 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.004      ; 3.716      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'altpll_1|sd1|pll|clk[0]'                                                                                                                                                                                                                                                             ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                     ; To Node                                                               ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 4.445 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_0|CustomReader:c_0|Address1xD[5]~_emulated  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.006      ; 6.017      ;
; 4.445 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_0|CustomReader:c_0|Address1xD[9]~_emulated  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.006      ; 6.017      ;
; 4.450 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_1|CustomReader:c_0|Address1xD[6]~_emulated  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.017      ; 6.023      ;
; 4.450 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_1|CustomReader:c_0|Address1xD[7]~_emulated  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.017      ; 6.023      ;
; 4.452 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_1|CustomReader:c_0|Address1xD[4]~_emulated  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.009      ; 6.013      ;
; 4.452 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_0|CustomReader:c_0|Address1xD[4]~_emulated  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.009      ; 6.013      ;
; 4.468 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_1|CustomReader:c_0|Address1xD[2]~_emulated  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.007      ; 5.995      ;
; 4.468 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_1|CustomReader:c_0|AddressxD[7]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.007      ; 5.995      ;
; 4.468 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_1|CustomReader:c_0|AddressxD[10]            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.007      ; 5.995      ;
; 4.470 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_0|CustomReader:c_0|Address1xD[7]~_emulated  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.011      ; 5.997      ;
; 4.483 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_0|CustomReader:c_0|NextStatexT.SENDDIST     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.012      ; 5.985      ;
; 4.483 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_0|CustomReader:c_0|NextStatexT.WAITFULL     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.012      ; 5.985      ;
; 4.483 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[10]            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.012      ; 5.985      ;
; 4.483 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_0|CustomReader:c_0|NextStatexT.READMEM      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.012      ; 5.985      ;
; 4.483 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_0|CustomReader:c_0|EndComp                  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.012      ; 5.985      ;
; 4.483 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[15]            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.012      ; 5.985      ;
; 4.875 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[1]                                                           ; distancecore:distancecore_0|CustomReader:c_0|Address1xD[5]~_emulated  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.006      ; 5.587      ;
; 4.875 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[1]                                                           ; distancecore:distancecore_0|CustomReader:c_0|Address1xD[9]~_emulated  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.006      ; 5.587      ;
; 4.880 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[1]                                                           ; distancecore:distancecore_1|CustomReader:c_0|Address1xD[6]~_emulated  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.017      ; 5.593      ;
; 4.880 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[1]                                                           ; distancecore:distancecore_1|CustomReader:c_0|Address1xD[7]~_emulated  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.017      ; 5.593      ;
; 4.882 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[1]                                                           ; distancecore:distancecore_1|CustomReader:c_0|Address1xD[4]~_emulated  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.009      ; 5.583      ;
; 4.882 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[1]                                                           ; distancecore:distancecore_0|CustomReader:c_0|Address1xD[4]~_emulated  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.009      ; 5.583      ;
; 4.898 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[1]                                                           ; distancecore:distancecore_1|CustomReader:c_0|Address1xD[2]~_emulated  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.007      ; 5.565      ;
; 4.898 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[1]                                                           ; distancecore:distancecore_1|CustomReader:c_0|AddressxD[7]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.007      ; 5.565      ;
; 4.898 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[1]                                                           ; distancecore:distancecore_1|CustomReader:c_0|AddressxD[10]            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.007      ; 5.565      ;
; 4.900 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[1]                                                           ; distancecore:distancecore_0|CustomReader:c_0|Address1xD[7]~_emulated  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.011      ; 5.567      ;
; 4.913 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[1]                                                           ; distancecore:distancecore_0|CustomReader:c_0|NextStatexT.SENDDIST     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.012      ; 5.555      ;
; 4.913 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[1]                                                           ; distancecore:distancecore_0|CustomReader:c_0|NextStatexT.WAITFULL     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.012      ; 5.555      ;
; 4.913 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[1]                                                           ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[10]            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.012      ; 5.555      ;
; 4.913 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[1]                                                           ; distancecore:distancecore_0|CustomReader:c_0|NextStatexT.READMEM      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.012      ; 5.555      ;
; 4.913 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[1]                                                           ; distancecore:distancecore_0|CustomReader:c_0|EndComp                  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.012      ; 5.555      ;
; 4.913 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[1]                                                           ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[15]            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.012      ; 5.555      ;
; 4.932 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_1|CustomReader:c_0|NextStatexT.SENDDIST     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.011      ; 5.535      ;
; 4.932 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_1|CustomReader:c_0|NextStatexT.ASKFULL      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.012      ; 5.536      ;
; 4.932 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_1|CustomReader:c_0|NextStatexT.WAITFULL     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.012      ; 5.536      ;
; 4.932 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_1|CustomReader:c_0|NextStatexT.NEWADDR      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.012      ; 5.536      ;
; 4.932 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_1|CustomReader:c_0|NextStatexT.WAITRESET    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.012      ; 5.536      ;
; 4.932 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_1|CustomReader:c_0|AddressxD[2]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.009      ; 5.533      ;
; 4.932 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_1|CustomReader:c_0|AddressxD[4]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.009      ; 5.533      ;
; 4.932 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_1|CustomReader:c_0|EndTSetOut               ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.012      ; 5.536      ;
; 4.932 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_1|CustomReader:c_0|NextStatexT.READMEM      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.011      ; 5.535      ;
; 4.932 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_1|CustomReader:c_0|EndComp                  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.012      ; 5.536      ;
; 4.933 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_1|CustomReader:c_0|AddressxD[3]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.008      ; 5.531      ;
; 4.933 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_1|CustomReader:c_0|AddressxD[5]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.008      ; 5.531      ;
; 4.933 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_1|CustomReader:c_0|AddressxD[6]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.008      ; 5.531      ;
; 4.933 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_1|CustomReader:c_0|AddressxD[8]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.008      ; 5.531      ;
; 4.933 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_1|CustomReader:c_0|AddressxD[9]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.008      ; 5.531      ;
; 4.934 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_0|CustomReader:c_0|PosCountxD[0]            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.009      ; 5.531      ;
; 4.934 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_0|CustomReader:c_0|PosCountxD[1]            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.009      ; 5.531      ;
; 4.934 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[2]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.009      ; 5.531      ;
; 4.934 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[8]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.009      ; 5.531      ;
; 4.934 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_1|CustomReader:c_0|PosCountxD[0]            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.010      ; 5.532      ;
; 4.934 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_1|CustomReader:c_0|PosCountxD[1]            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.010      ; 5.532      ;
; 4.934 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_1|CustomReader:c_0|AddressxD[0]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.000      ; 5.522      ;
; 4.934 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_1|CustomReader:c_0|AddressxD[1]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.000      ; 5.522      ;
; 4.934 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_0|CustomReader:c_0|request                  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.009      ; 5.531      ;
; 4.934 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_0|CustomReader:c_0|read1                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.009      ; 5.531      ;
; 4.934 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_0|CustomReader:c_0|read                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.009      ; 5.531      ;
; 4.934 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_1|CustomReader:c_0|Empty                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.010      ; 5.532      ;
; 4.935 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[4]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.012      ; 5.533      ;
; 4.935 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[5]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.012      ; 5.533      ;
; 4.935 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[6]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.012      ; 5.533      ;
; 4.935 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[7]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.012      ; 5.533      ;
; 4.935 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[11]            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.012      ; 5.533      ;
; 4.935 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[12]            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.012      ; 5.533      ;
; 4.935 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[13]            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.012      ; 5.533      ;
; 4.935 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[14]            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.012      ; 5.533      ;
; 4.935 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[0]              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.011      ; 5.532      ;
; 4.935 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[1]              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.011      ; 5.532      ;
; 4.935 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[2]              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.011      ; 5.532      ;
; 4.935 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[3]              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.011      ; 5.532      ;
; 4.935 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[4]              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.011      ; 5.532      ;
; 4.935 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[5]              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.011      ; 5.532      ;
; 4.935 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[8]              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.011      ; 5.532      ;
; 4.935 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[10]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.011      ; 5.532      ;
; 4.935 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[11]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.011      ; 5.532      ;
; 4.935 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[15]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.011      ; 5.532      ;
; 4.935 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_1|CustomReader:c_0|request                  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.018      ; 5.539      ;
; 4.935 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_1|CustomReader:c_0|read                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.018      ; 5.539      ;
; 4.935 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_1|CustomReader:c_0|read1                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.018      ; 5.539      ;
; 4.935 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_1|CustomReader:c_0|NDimCount[4]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.017      ; 5.538      ;
; 4.935 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_1|CustomReader:c_0|NDimCount[5]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.017      ; 5.538      ;
; 4.935 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_1|CustomReader:c_0|NDimCount[6]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.017      ; 5.538      ;
; 4.935 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_1|CustomReader:c_0|NDimCount[7]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.018      ; 5.539      ;
; 4.935 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_1|CustomReader:c_0|NDimCount[8]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.017      ; 5.538      ;
; 4.935 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_1|CustomReader:c_0|NDimCount[9]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.018      ; 5.539      ;
; 4.935 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_1|CustomReader:c_0|NTrCount[5]              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.016      ; 5.537      ;
; 4.935 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_1|CustomReader:c_0|NTrCount[7]              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.016      ; 5.537      ;
; 4.935 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_1|CustomReader:c_0|NTrCount[10]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.016      ; 5.537      ;
; 4.935 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_1|CustomReader:c_0|NTrCount[12]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.016      ; 5.537      ;
; 4.935 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_1|CustomReader:c_0|NTrCount[13]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.016      ; 5.537      ;
; 4.935 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_1|CustomReader:c_0|NTrCount[15]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.016      ; 5.537      ;
; 4.935 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_1|CustomReader:c_0|DataInPipexD             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.016      ; 5.537      ;
; 4.935 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_0|CustomReader:c_0|DataInPipexD             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.014      ; 5.535      ;
; 4.935 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_0|CustomReader:c_0|Address1xD[2]~_emulated  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.013      ; 5.534      ;
; 4.935 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_0|CustomReader:c_0|Address1xD[3]~_emulated  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.013      ; 5.534      ;
; 4.935 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_0|CustomReader:c_0|Address1xD[10]~_emulated ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.013      ; 5.534      ;
; 4.935 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_0|CustomReader:c_0|AddressxD[4]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.013      ; 5.534      ;
; 4.935 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_0|CustomReader:c_0|AddressxD[5]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.014      ; 5.535      ;
; 4.935 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_0|CustomReader:c_0|AddressxD[8]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.013      ; 5.534      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'altpll_0|sd1|pll|clk[2]'                                                                                                                                                                                            ;
+-------+---------------------------------+---------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                                                                                           ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 2.008 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[11]                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.006      ; 2.320      ;
; 2.086 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[21]                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.008      ; 2.400      ;
; 2.086 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[31]                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.008      ; 2.400      ;
; 2.086 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[27]                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.008      ; 2.400      ;
; 2.086 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[13]                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.008      ; 2.400      ;
; 2.086 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|length[26]                                                                       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.008      ; 2.400      ;
; 2.111 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|length_eq_0                                                                      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.008      ; 2.425      ;
; 2.111 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|fifo_full                  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.008      ; 2.425      ;
; 2.111 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_mem_read:the_nios_sys_dma_mem_read|nios_sys_dma_mem_read_idle       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.008      ; 2.425      ;
; 2.111 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_mem_read:the_nios_sys_dma_mem_read|read_select                      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.008      ; 2.425      ;
; 2.429 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|readaddress[12]                                                                  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.006      ; 2.741      ;
; 2.429 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|readaddress[13]                                                                  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.006      ; 2.741      ;
; 2.429 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|readaddress[14]                                                                  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.006      ; 2.741      ;
; 2.429 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|readaddress[15]                                                                  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.006      ; 2.741      ;
; 2.429 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|readaddress[16]                                                                  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.006      ; 2.741      ;
; 2.429 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|readaddress[17]                                                                  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.006      ; 2.741      ;
; 2.429 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|readaddress[18]                                                                  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.006      ; 2.741      ;
; 2.429 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|readaddress[19]                                                                  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.006      ; 2.741      ;
; 2.429 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|readaddress[20]                                                                  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.006      ; 2.741      ;
; 2.429 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|readaddress[21]                                                                  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.006      ; 2.741      ;
; 2.429 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|readaddress[22]                                                                  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.006      ; 2.741      ;
; 2.429 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|readaddress[23]                                                                  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.006      ; 2.741      ;
; 2.429 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|readaddress[24]                                                                  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.006      ; 2.741      ;
; 2.442 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_read_data_mux:the_nios_sys_dma_read_data_mux|readdata_mux_select[0] ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.009      ; 2.757      ;
; 2.442 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_read_data_mux:the_nios_sys_dma_read_data_mux|readdata_mux_select[1] ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.009      ; 2.757      ;
; 2.445 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[10]                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.007      ; 2.758      ;
; 2.445 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[8]                                                              ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.007      ; 2.758      ;
; 2.445 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[9]                                                              ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.007      ; 2.758      ;
; 2.450 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[20]                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.008      ; 2.764      ;
; 2.450 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[23]                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.008      ; 2.764      ;
; 2.450 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[5]                                                              ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.008      ; 2.764      ;
; 2.450 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[12]                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.008      ; 2.764      ;
; 2.450 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[2]                                                              ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.008      ; 2.764      ;
; 2.469 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writeaddress[0]                                                                  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.004      ; 2.779      ;
; 2.469 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writeaddress[1]                                                                  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.004      ; 2.779      ;
; 2.469 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writeaddress[2]                                                                  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.004      ; 2.779      ;
; 2.469 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writeaddress[3]                                                                  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.004      ; 2.779      ;
; 2.469 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writeaddress[4]                                                                  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.004      ; 2.779      ;
; 2.469 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writeaddress[5]                                                                  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.004      ; 2.779      ;
; 2.469 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writeaddress[6]                                                                  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.004      ; 2.779      ;
; 2.469 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writeaddress[7]                                                                  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.004      ; 2.779      ;
; 2.469 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writeaddress[9]                                                                  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.004      ; 2.779      ;
; 2.469 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writeaddress[10]                                                                 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.004      ; 2.779      ;
; 2.469 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writeaddress[11]                                                                 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.004      ; 2.779      ;
; 2.469 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writeaddress[12]                                                                 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.004      ; 2.779      ;
; 2.469 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writeaddress[8]                                                                  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.004      ; 2.779      ;
; 2.474 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[10]                                                                  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.008      ; 2.788      ;
; 2.474 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|length[10]                                                                       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.008      ; 2.788      ;
; 2.474 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|length[21]                                                                       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.008      ; 2.788      ;
; 2.552 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[0]                                                                   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 2.858      ;
; 2.552 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[1]                                                                   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 2.858      ;
; 2.552 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[2]                                                                   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 2.858      ;
; 2.552 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[3]                                                                   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 2.858      ;
; 2.552 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[5]                                                                   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 2.858      ;
; 2.552 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[7]                                                                   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 2.858      ;
; 2.552 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[9]                                                                   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 2.858      ;
; 2.552 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[11]                                                                  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 2.858      ;
; 2.552 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|length[9]                                                                        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 2.858      ;
; 2.552 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|length[11]                                                                       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 2.858      ;
; 2.796 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|wraddress[0]               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.009      ; 3.111      ;
; 2.796 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|wraddress[1]               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.009      ; 3.111      ;
; 2.796 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|fifo_empty                 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.009      ; 3.111      ;
; 2.827 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|control[12]                                                                      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.008      ; 3.141      ;
; 2.827 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|control[0]                                                                       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.008      ; 3.141      ;
; 2.827 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|control[9]                                                                       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.008      ; 3.141      ;
; 2.827 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|control[2]                                                                       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.008      ; 3.141      ;
; 2.827 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|control[8]                                                                       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.008      ; 3.141      ;
; 2.827 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|control[10]                                                                      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.008      ; 3.141      ;
; 2.827 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|control[3]                                                                       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.008      ; 3.141      ;
; 2.827 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|control[7]                                                                       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.008      ; 3.141      ;
; 2.827 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|control[4]                                                                       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.008      ; 3.141      ;
; 2.827 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|control[5]                                                                       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.008      ; 3.141      ;
; 2.827 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|control[1]                                                                       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.008      ; 3.141      ;
; 2.827 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|control[11]                                                                      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.008      ; 3.141      ;
; 2.827 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|control[6]                                                                       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.008      ; 3.141      ;
; 2.827 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[6]                                                              ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.008      ; 3.141      ;
; 2.827 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|control[2]~_Duplicate_4                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.008      ; 3.141      ;
; 2.830 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|len                                                                              ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.004      ; 3.140      ;
; 2.830 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[1]                                                              ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.004      ; 3.140      ;
; 2.830 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|done                                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.004      ; 3.140      ;
; 2.830 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[3]                                                              ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.004      ; 3.140      ;
; 2.830 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[0]                                                              ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.004      ; 3.140      ;
; 2.849 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[12]                                                                  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.008      ; 3.163      ;
; 2.849 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[13]                                                                  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.008      ; 3.163      ;
; 2.849 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[14]                                                                  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.008      ; 3.163      ;
; 2.849 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[15]                                                                  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.008      ; 3.163      ;
; 2.849 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[26]                                                                  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.008      ; 3.163      ;
; 2.849 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[27]                                                                  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.008      ; 3.163      ;
; 2.849 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[28]                                                                  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.008      ; 3.163      ;
; 2.849 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[30]                                                                  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.008      ; 3.163      ;
; 2.849 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength_eq_0                                                                 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.008      ; 3.163      ;
; 2.849 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|done_write                                                                       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.008      ; 3.163      ;
; 2.849 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|d1_done_transaction                                                              ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.011      ; 3.166      ;
; 2.849 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|rdaddress_reg[0]           ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.011      ; 3.166      ;
; 2.849 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|rdaddress_reg[1]           ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.011      ; 3.166      ;
; 2.849 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|estimated_wraddress[0]     ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.011      ; 3.166      ;
; 2.849 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|estimated_wraddress[1]     ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.011      ; 3.166      ;
; 2.879 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[18]                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.006      ; 3.191      ;
; 2.879 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[17]                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.006      ; 3.191      ;
; 2.879 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[24]                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.006      ; 3.191      ;
+-------+---------------------------------+---------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'altpll_1|sd1|pll|clk[0]'                                                                                                                                                                                                                                                                                ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                     ; To Node                                                                                 ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 2.028 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[1]                                                           ; distancecore:distancecore_0|OverflowLatch:c_2|LatchxD                                   ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.006      ; 2.340      ;
; 2.510 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:1:CountClBlk|CountxD[0]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.001      ; 2.817      ;
; 2.510 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:0:CountClBlk|CountxD[0]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.001      ; 2.817      ;
; 2.510 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:0:CountClBlk|CountxD[1]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.001      ; 2.817      ;
; 2.510 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:0:CountClBlk|CountxD[2]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.001      ; 2.817      ;
; 2.510 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:0:CountClBlk|CountxD[3]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.001      ; 2.817      ;
; 2.510 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:0:CountClBlk|CountxD[4]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.001      ; 2.817      ;
; 2.539 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:3:CountClBlk|CountxD[0]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.007     ; 2.838      ;
; 2.539 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:3:CountClBlk|CountxD[1]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.007     ; 2.838      ;
; 2.539 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:3:CountClBlk|CountxD[2]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.007     ; 2.838      ;
; 2.539 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:3:CountClBlk|CountxD[3]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.007     ; 2.838      ;
; 2.539 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:3:CountClBlk|CountxD[4]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.007     ; 2.838      ;
; 2.544 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:4:CountClBlk|CountxD[0]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 2.850      ;
; 2.544 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:5:CountClBlk|CountxD[0]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 2.850      ;
; 2.544 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:5:CountClBlk|CountxD[1]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 2.850      ;
; 2.544 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:5:CountClBlk|CountxD[2]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 2.850      ;
; 2.544 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:5:CountClBlk|CountxD[3]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 2.850      ;
; 2.544 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:5:CountClBlk|CountxD[4]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 2.850      ;
; 2.546 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:6:CountClBlk|CountxD[1]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.006     ; 2.846      ;
; 2.546 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:6:CountClBlk|CountxD[2]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.006     ; 2.846      ;
; 2.546 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:6:CountClBlk|CountxD[3]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.006     ; 2.846      ;
; 2.546 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:6:CountClBlk|CountxD[4]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.006     ; 2.846      ;
; 2.546 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:4:CountClBlk|CountxD[1]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.006     ; 2.846      ;
; 2.546 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:4:CountClBlk|CountxD[2]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.006     ; 2.846      ;
; 2.546 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:4:CountClBlk|CountxD[3]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.006     ; 2.846      ;
; 2.546 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:4:CountClBlk|CountxD[4]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.006     ; 2.846      ;
; 2.706 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|Go[0]                            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 3.012      ;
; 2.706 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[1]                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 3.012      ;
; 2.706 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|NextStatexT.CheckEndCompState    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 3.012      ;
; 2.706 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KRamWrEn                         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 3.012      ;
; 2.706 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|NextStatexT.MaxClassState        ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 3.012      ;
; 2.706 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|NextStatexT.ClassState           ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 3.012      ;
; 2.706 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|NextStatexT.InitState            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 3.012      ;
; 2.706 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DropEn                           ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 3.012      ;
; 2.706 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterEn                          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 3.012      ;
; 2.706 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                       ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 3.012      ;
; 2.770 ; distancecore:distancecore_0|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_0|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[0]          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.010     ; 3.066      ;
; 2.770 ; distancecore:distancecore_0|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_0|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[1]          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.010     ; 3.066      ;
; 2.770 ; distancecore:distancecore_0|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_0|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[2]          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.010     ; 3.066      ;
; 2.770 ; distancecore:distancecore_0|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_0|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[3]          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.010     ; 3.066      ;
; 2.770 ; distancecore:distancecore_0|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_0|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[4]          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.010     ; 3.066      ;
; 2.770 ; distancecore:distancecore_0|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_0|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[5]          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.010     ; 3.066      ;
; 2.770 ; distancecore:distancecore_0|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_0|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[6]          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.010     ; 3.066      ;
; 2.770 ; distancecore:distancecore_0|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_0|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[7]          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.010     ; 3.066      ;
; 2.770 ; distancecore:distancecore_0|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_0|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[8]          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.010     ; 3.066      ;
; 2.770 ; distancecore:distancecore_0|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_0|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[9]          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.010     ; 3.066      ;
; 2.784 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[1]                                                           ; distancecore:distancecore_1|OverflowLatch:c_2|LatchxD                                   ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.006      ; 3.096      ;
; 2.800 ; distancecore:distancecore_0|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_0|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[10]         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.013     ; 3.093      ;
; 2.800 ; distancecore:distancecore_0|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_0|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[11]         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.013     ; 3.093      ;
; 2.800 ; distancecore:distancecore_0|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_0|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[12]         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.013     ; 3.093      ;
; 2.800 ; distancecore:distancecore_0|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_0|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[13]         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.013     ; 3.093      ;
; 2.800 ; distancecore:distancecore_0|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_0|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[14]         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.013     ; 3.093      ;
; 2.800 ; distancecore:distancecore_0|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_0|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[15]         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.013     ; 3.093      ;
; 2.800 ; distancecore:distancecore_0|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_0|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[16]         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.013     ; 3.093      ;
; 2.800 ; distancecore:distancecore_0|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_0|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[17]         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.013     ; 3.093      ;
; 2.800 ; distancecore:distancecore_0|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_0|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[18]         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.013     ; 3.093      ;
; 2.800 ; distancecore:distancecore_0|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_0|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[19]         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.013     ; 3.093      ;
; 3.077 ; distancecore:distancecore_1|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_1|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[0]          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.010     ; 3.373      ;
; 3.077 ; distancecore:distancecore_1|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_1|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[1]          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.010     ; 3.373      ;
; 3.077 ; distancecore:distancecore_1|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_1|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[2]          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.010     ; 3.373      ;
; 3.077 ; distancecore:distancecore_1|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_1|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[3]          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.010     ; 3.373      ;
; 3.077 ; distancecore:distancecore_1|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_1|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[4]          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.010     ; 3.373      ;
; 3.077 ; distancecore:distancecore_1|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_1|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[5]          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.010     ; 3.373      ;
; 3.077 ; distancecore:distancecore_1|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_1|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[6]          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.010     ; 3.373      ;
; 3.077 ; distancecore:distancecore_1|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_1|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[7]          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.010     ; 3.373      ;
; 3.077 ; distancecore:distancecore_1|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_1|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[8]          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.010     ; 3.373      ;
; 3.077 ; distancecore:distancecore_1|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_1|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[9]          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.010     ; 3.373      ;
; 3.300 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:2:CountClBlk|CountxD[0]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.001     ; 3.605      ;
; 3.300 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:2:CountClBlk|CountxD[1]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.001     ; 3.605      ;
; 3.300 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:2:CountClBlk|CountxD[2]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.001     ; 3.605      ;
; 3.300 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:2:CountClBlk|CountxD[3]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.001     ; 3.605      ;
; 3.300 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:2:CountClBlk|CountxD[4]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.001     ; 3.605      ;
; 3.309 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:14:CountClBlk|CountxD[0] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 3.613      ;
; 3.309 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:14:CountClBlk|CountxD[1] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 3.613      ;
; 3.309 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:14:CountClBlk|CountxD[2] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 3.613      ;
; 3.309 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:14:CountClBlk|CountxD[3] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 3.613      ;
; 3.309 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:14:CountClBlk|CountxD[4] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 3.613      ;
; 3.309 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:15:CountClBlk|CountxD[0] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 3.613      ;
; 3.312 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:13:CountClBlk|CountxD[1] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.005      ; 3.623      ;
; 3.312 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:13:CountClBlk|CountxD[2] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.005      ; 3.623      ;
; 3.312 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:13:CountClBlk|CountxD[3] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.005      ; 3.623      ;
; 3.312 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:13:CountClBlk|CountxD[4] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.005      ; 3.623      ;
; 3.322 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:13:CountClBlk|CountxD[0] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.001     ; 3.627      ;
; 3.322 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:12:CountClBlk|CountxD[0] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.001     ; 3.627      ;
; 3.322 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:12:CountClBlk|CountxD[1] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.001     ; 3.627      ;
; 3.322 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:12:CountClBlk|CountxD[2] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.001     ; 3.627      ;
; 3.322 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:12:CountClBlk|CountxD[3] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.001     ; 3.627      ;
; 3.322 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:12:CountClBlk|CountxD[4] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.001     ; 3.627      ;
; 3.330 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:8:CountClBlk|CountxD[0]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.011     ; 3.625      ;
; 3.330 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:9:CountClBlk|CountxD[0]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.011     ; 3.625      ;
; 3.330 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:9:CountClBlk|CountxD[1]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.011     ; 3.625      ;
; 3.330 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:9:CountClBlk|CountxD[2]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.011     ; 3.625      ;
; 3.330 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:9:CountClBlk|CountxD[3]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.011     ; 3.625      ;
; 3.330 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:9:CountClBlk|CountxD[4]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.011     ; 3.625      ;
; 3.336 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:8:CountClBlk|CountxD[1]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.012     ; 3.630      ;
; 3.336 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:8:CountClBlk|CountxD[2]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.012     ; 3.630      ;
; 3.336 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:8:CountClBlk|CountxD[3]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.012     ; 3.630      ;
; 3.336 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:8:CountClBlk|CountxD[4]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.012     ; 3.630      ;
; 3.345 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:1:CountClBlk|CountxD[1]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.001     ; 3.650      ;
; 3.345 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:1:CountClBlk|CountxD[2]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.001     ; 3.650      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'altpll_0|sd1|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                     ; To Node                                                                                                                                                                           ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 3.406 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.015     ; 3.697      ;
; 3.406 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.017     ; 3.695      ;
; 3.406 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|use_reg                                                                                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.017     ; 3.695      ;
; 3.406 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[103]                                                                    ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.012     ; 3.700      ;
; 3.406 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|endofpacket_reg                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.014     ; 3.698      ;
; 3.406 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.014     ; 3.698      ;
; 3.406 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|waitrequest_reset_override                                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.015     ; 3.697      ;
; 3.406 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.015     ; 3.697      ;
; 3.406 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|wait_latency_counter[0]                                                                                    ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.017     ; 3.695      ;
; 3.406 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|wait_latency_counter[1]                                                                                    ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.015     ; 3.697      ;
; 3.406 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.010     ; 3.702      ;
; 3.406 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                                                                           ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.017     ; 3.695      ;
; 3.406 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.017     ; 3.695      ;
; 3.406 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.017     ; 3.695      ;
; 3.406 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.012     ; 3.700      ;
; 3.406 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|byteen_reg[1]                                                                                                                           ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.017     ; 3.695      ;
; 3.406 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|count[0]                                                                                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.014     ; 3.698      ;
; 3.406 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.015     ; 3.697      ;
; 3.406 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.015     ; 3.697      ;
; 3.406 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.014     ; 3.698      ;
; 3.406 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 3.710      ;
; 3.406 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|read_latency_shift_reg[0]                                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 3.710      ;
; 3.406 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.014     ; 3.698      ;
; 3.406 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 3.710      ;
; 3.406 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][19]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.006     ; 3.706      ;
; 3.406 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|address_reg[1]                                                                                                                          ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.006     ; 3.706      ;
; 3.406 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][19]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 3.710      ;
; 3.406 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 3.710      ;
; 3.406 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 3.710      ;
; 3.406 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                      ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 3.710      ;
; 3.406 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.008     ; 3.704      ;
; 3.406 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[72]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.007     ; 3.705      ;
; 3.406 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 3.710      ;
; 3.406 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_agent:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.001     ; 3.711      ;
; 3.406 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.008     ; 3.704      ;
; 3.406 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.008     ; 3.704      ;
; 3.406 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 3.710      ;
; 3.406 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.008     ; 3.704      ;
; 3.406 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.001     ; 3.711      ;
; 3.406 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_agent:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0] ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.001     ; 3.711      ;
; 3.406 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_agent:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1] ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.001     ; 3.711      ;
; 3.406 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                                               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 3.710      ;
; 3.406 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                                               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 3.710      ;
; 3.406 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.005     ; 3.707      ;
; 3.406 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.018     ; 3.694      ;
; 3.406 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|address_reg[2]                                                                                                                          ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.018     ; 3.694      ;
; 3.406 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|use_reg~_Duplicate_3                                                                                                                    ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.018     ; 3.694      ;
; 3.406 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.010     ; 3.702      ;
; 3.406 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|data_reg[1]                                                                                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.017     ; 3.695      ;
; 3.406 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                      ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.015     ; 3.697      ;
; 3.406 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|state.R2                                                                                                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.012     ; 3.700      ;
; 3.406 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                      ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.015     ; 3.697      ;
; 3.406 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.014     ; 3.698      ;
; 3.406 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|data_reg[0]                                                                                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.017     ; 3.695      ;
; 3.406 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_write                                                                                                                                               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.012     ; 3.700      ;
; 3.406 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|state.IDLE                                                                                                                                              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.012     ; 3.700      ;
; 3.406 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                      ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.013     ; 3.699      ;
; 3.406 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.014     ; 3.698      ;
; 3.406 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|data_reg[2]                                                                                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.013     ; 3.699      ;
; 3.406 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_commit                                                                                                                                              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.012     ; 3.700      ;
; 3.406 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|state.W0                                                                                                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.018     ; 3.694      ;
; 3.406 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|state.W1                                                                                                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.012     ; 3.700      ;
; 3.406 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|state.PKTEND                                                                                                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.012     ; 3.700      ;
; 3.406 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_read                                                                                                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.012     ; 3.700      ;
; 3.406 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|state.R0                                                                                                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.006     ; 3.706      ;
; 3.406 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|state.R1                                                                                                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.006     ; 3.706      ;
; 3.406 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.012     ; 3.700      ;
; 3.406 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|data_reg[14]                                                                                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.013     ; 3.699      ;
; 3.406 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.008     ; 3.704      ;
; 3.406 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[14]                                                                                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.013     ; 3.699      ;
; 3.406 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_in[14]                                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.014     ; 3.698      ;
; 3.406 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|readdata[14]                                                                                                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.014     ; 3.698      ;
; 3.406 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[14]                                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.005     ; 3.707      ;
; 3.406 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][14]                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.003     ; 3.709      ;
; 3.406 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.002      ; 3.714      ;
; 3.406 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.005     ; 3.707      ;
; 3.406 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.014     ; 3.698      ;
; 3.406 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|data_reg[15]                                                                                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.013     ; 3.699      ;
; 3.406 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.005     ; 3.707      ;
; 3.406 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[15]                                                                                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.013     ; 3.699      ;
; 3.406 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_in[15]                                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.019     ; 3.693      ;
; 3.406 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|readdata[15]                                                                                                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.011     ; 3.701      ;
; 3.406 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[15]                                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.005     ; 3.707      ;
; 3.406 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][15]                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.003     ; 3.709      ;
; 3.406 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.002      ; 3.714      ;
; 3.406 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.005     ; 3.707      ;
; 3.406 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.013     ; 3.699      ;
; 3.406 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|data_reg[7]                                                                                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.013     ; 3.699      ;
; 3.406 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                      ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.008     ; 3.704      ;
; 3.406 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[7]                                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.013     ; 3.699      ;
; 3.406 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_in[7]                                                                                                                                          ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.019     ; 3.693      ;
; 3.406 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|readdata[7]                                                                                                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.013     ; 3.699      ;
; 3.406 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[7]                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.006     ; 3.706      ;
; 3.406 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][7]                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.003     ; 3.709      ;
; 3.406 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 3.712      ;
; 3.406 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter_001|data_reg[15]                                                                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.002      ; 3.714      ;
; 3.406 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.002      ; 3.714      ;
; 3.406 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter_001|data_reg[7]                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 3.712      ;
; 3.406 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                                                   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 3.712      ;
; 3.406 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.004      ; 3.716      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'altpll_0|sd1|pll|clk[2]'                                                                                                                                                             ;
+--------+--------------+----------------+------------------+-------------------------+------------+--------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                   ; Clock Edge ; Target                                                                                                             ;
+--------+--------------+----------------+------------------+-------------------------+------------+--------------------------------------------------------------------------------------------------------------------+
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_address_reg8  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_bytena_reg0   ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_address_reg0  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_address_reg1  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_address_reg2  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_address_reg3  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_address_reg4  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_address_reg5  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_address_reg6  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_address_reg7  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_address_reg8  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_bytena_reg0   ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_datain_reg0   ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_datain_reg1   ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_datain_reg2   ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_datain_reg3   ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_datain_reg4   ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_datain_reg5   ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_datain_reg6   ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_datain_reg7   ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_memory_reg0   ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a10~portb_memory_reg0  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a11~portb_memory_reg0  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a12~portb_memory_reg0  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a13~portb_memory_reg0  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a14~porta_memory_reg0  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a14~portb_memory_reg0  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a15~porta_memory_reg0  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a15~portb_memory_reg0  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_address_reg0 ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_address_reg1 ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_address_reg2 ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_address_reg3 ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_address_reg4 ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_address_reg5 ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_address_reg6 ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_address_reg7 ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_address_reg8 ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_bytena_reg0  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_datain_reg0  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_datain_reg1  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_datain_reg2  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_datain_reg3  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_datain_reg4  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_datain_reg5  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_datain_reg6  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_datain_reg7  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_memory_reg0  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_we_reg       ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_address_reg0 ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_address_reg1 ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_address_reg2 ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_address_reg3 ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_address_reg4 ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_address_reg5 ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_address_reg6 ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_address_reg7 ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_address_reg8 ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_bytena_reg0  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_datain_reg0  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_datain_reg1  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_datain_reg2  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_datain_reg3  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_datain_reg4  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_datain_reg5  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_datain_reg6  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_datain_reg7  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_memory_reg0  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a17~porta_memory_reg0  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a17~portb_memory_reg0  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a18~porta_memory_reg0  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a18~portb_memory_reg0  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a19~porta_memory_reg0  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a19~portb_memory_reg0  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a1~porta_memory_reg0   ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a1~portb_memory_reg0   ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a20~porta_memory_reg0  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a20~portb_memory_reg0  ;
+--------+--------------+----------------+------------------+-------------------------+------------+--------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'altpll_0|sd1|pll|clk[0]'                                                                                                                                                                                              ;
+-------+--------------+----------------+------------------+-------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                   ; Clock Edge ; Target                                                                                                                                               ;
+-------+--------------+----------------+------------------+-------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                    ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                    ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                   ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                   ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]                                   ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]                                   ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][12]                                   ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][12]                                   ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][13]                                   ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][13]                                   ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][14]                                   ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][14]                                   ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][15]                                   ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][15]                                   ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                    ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                    ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][2]                                    ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][2]                                    ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][3]                                    ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][3]                                    ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][4]                                    ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][4]                                    ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][5]                                    ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][5]                                    ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][6]                                    ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][6]                                    ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][7]                                    ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][7]                                    ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][8]                                    ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][8]                                    ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][9]                                    ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][9]                                    ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                    ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                    ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                   ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                   ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                   ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                   ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                   ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                   ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                   ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                   ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                   ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                   ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                   ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                   ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                    ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                    ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                    ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                    ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                    ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                    ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                    ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                    ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                    ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                    ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                    ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                    ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                    ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                    ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                    ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                    ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                    ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                    ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                  ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                  ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                  ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                  ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][19]                                     ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][19]                                     ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                     ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                     ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                     ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                     ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                     ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                     ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                     ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                     ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                     ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                     ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][19]                                     ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][19]                                     ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                     ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                     ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                     ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                     ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]                                     ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]                                     ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                     ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                     ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                     ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                     ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                    ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                    ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                    ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                    ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;
+-------+--------------+----------------+------------------+-------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'altpll_1|sd1|pll|clk[0]'                                                                                                                ;
+-------+--------------+----------------+------------------+-------------------------+------------+------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                   ; Clock Edge ; Target                                                                 ;
+-------+--------------+----------------+------------------+-------------------------+------------+------------------------------------------------------------------------+
; 2.439 ; 5.208        ; 2.769          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[10] ;
; 2.439 ; 5.208        ; 2.769          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[10] ;
; 2.439 ; 5.208        ; 2.769          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[11] ;
; 2.439 ; 5.208        ; 2.769          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[11] ;
; 2.439 ; 5.208        ; 2.769          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[12] ;
; 2.439 ; 5.208        ; 2.769          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[12] ;
; 2.439 ; 5.208        ; 2.769          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[13] ;
; 2.439 ; 5.208        ; 2.769          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[13] ;
; 2.439 ; 5.208        ; 2.769          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[14] ;
; 2.439 ; 5.208        ; 2.769          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[14] ;
; 2.439 ; 5.208        ; 2.769          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[15] ;
; 2.439 ; 5.208        ; 2.769          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[15] ;
; 2.439 ; 5.208        ; 2.769          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[16] ;
; 2.439 ; 5.208        ; 2.769          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[16] ;
; 2.439 ; 5.208        ; 2.769          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[17] ;
; 2.439 ; 5.208        ; 2.769          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[17] ;
; 2.439 ; 5.208        ; 2.769          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[2]  ;
; 2.439 ; 5.208        ; 2.769          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[2]  ;
; 2.439 ; 5.208        ; 2.769          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[3]  ;
; 2.439 ; 5.208        ; 2.769          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[3]  ;
; 2.439 ; 5.208        ; 2.769          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[4]  ;
; 2.439 ; 5.208        ; 2.769          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[4]  ;
; 2.439 ; 5.208        ; 2.769          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[5]  ;
; 2.439 ; 5.208        ; 2.769          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[5]  ;
; 2.439 ; 5.208        ; 2.769          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[6]  ;
; 2.439 ; 5.208        ; 2.769          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[6]  ;
; 2.439 ; 5.208        ; 2.769          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[7]  ;
; 2.439 ; 5.208        ; 2.769          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[7]  ;
; 2.439 ; 5.208        ; 2.769          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[8]  ;
; 2.439 ; 5.208        ; 2.769          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[8]  ;
; 2.439 ; 5.208        ; 2.769          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[9]  ;
; 2.439 ; 5.208        ; 2.769          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[9]  ;
; 2.439 ; 5.208        ; 2.769          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[10] ;
; 2.439 ; 5.208        ; 2.769          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[10] ;
; 2.439 ; 5.208        ; 2.769          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[11] ;
; 2.439 ; 5.208        ; 2.769          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[11] ;
; 2.439 ; 5.208        ; 2.769          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[12] ;
; 2.439 ; 5.208        ; 2.769          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[12] ;
; 2.439 ; 5.208        ; 2.769          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[13] ;
; 2.439 ; 5.208        ; 2.769          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[13] ;
; 2.439 ; 5.208        ; 2.769          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[14] ;
; 2.439 ; 5.208        ; 2.769          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[14] ;
; 2.439 ; 5.208        ; 2.769          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[15] ;
; 2.439 ; 5.208        ; 2.769          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[15] ;
; 2.439 ; 5.208        ; 2.769          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[16] ;
; 2.439 ; 5.208        ; 2.769          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[16] ;
; 2.439 ; 5.208        ; 2.769          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[17] ;
; 2.439 ; 5.208        ; 2.769          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[17] ;
; 2.439 ; 5.208        ; 2.769          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[2]  ;
; 2.439 ; 5.208        ; 2.769          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[2]  ;
; 2.439 ; 5.208        ; 2.769          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[3]  ;
; 2.439 ; 5.208        ; 2.769          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[3]  ;
; 2.439 ; 5.208        ; 2.769          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[4]  ;
; 2.439 ; 5.208        ; 2.769          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[4]  ;
; 2.439 ; 5.208        ; 2.769          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[5]  ;
; 2.439 ; 5.208        ; 2.769          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[5]  ;
; 2.439 ; 5.208        ; 2.769          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[6]  ;
; 2.439 ; 5.208        ; 2.769          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[6]  ;
; 2.439 ; 5.208        ; 2.769          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[7]  ;
; 2.439 ; 5.208        ; 2.769          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[7]  ;
; 2.439 ; 5.208        ; 2.769          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[8]  ;
; 2.439 ; 5.208        ; 2.769          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[8]  ;
; 2.439 ; 5.208        ; 2.769          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[9]  ;
; 2.439 ; 5.208        ; 2.769          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[9]  ;
; 3.966 ; 5.208        ; 1.242          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; BaseQAddr:baseqaddr_0|QAddress0[10]                                    ;
; 3.966 ; 5.208        ; 1.242          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; BaseQAddr:baseqaddr_0|QAddress0[10]                                    ;
; 3.966 ; 5.208        ; 1.242          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; BaseQAddr:baseqaddr_0|QAddress0[2]                                     ;
; 3.966 ; 5.208        ; 1.242          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; BaseQAddr:baseqaddr_0|QAddress0[2]                                     ;
; 3.966 ; 5.208        ; 1.242          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; BaseQAddr:baseqaddr_0|QAddress0[3]                                     ;
; 3.966 ; 5.208        ; 1.242          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; BaseQAddr:baseqaddr_0|QAddress0[3]                                     ;
; 3.966 ; 5.208        ; 1.242          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; BaseQAddr:baseqaddr_0|QAddress0[4]                                     ;
; 3.966 ; 5.208        ; 1.242          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; BaseQAddr:baseqaddr_0|QAddress0[4]                                     ;
; 3.966 ; 5.208        ; 1.242          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; BaseQAddr:baseqaddr_0|QAddress0[5]                                     ;
; 3.966 ; 5.208        ; 1.242          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; BaseQAddr:baseqaddr_0|QAddress0[5]                                     ;
; 3.966 ; 5.208        ; 1.242          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; BaseQAddr:baseqaddr_0|QAddress0[6]                                     ;
; 3.966 ; 5.208        ; 1.242          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; BaseQAddr:baseqaddr_0|QAddress0[6]                                     ;
; 3.966 ; 5.208        ; 1.242          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; BaseQAddr:baseqaddr_0|QAddress0[7]                                     ;
; 3.966 ; 5.208        ; 1.242          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; BaseQAddr:baseqaddr_0|QAddress0[7]                                     ;
; 3.966 ; 5.208        ; 1.242          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; BaseQAddr:baseqaddr_0|QAddress0[8]                                     ;
; 3.966 ; 5.208        ; 1.242          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; BaseQAddr:baseqaddr_0|QAddress0[8]                                     ;
; 3.966 ; 5.208        ; 1.242          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; BaseQAddr:baseqaddr_0|QAddress0[9]                                     ;
; 3.966 ; 5.208        ; 1.242          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; BaseQAddr:baseqaddr_0|QAddress0[9]                                     ;
; 3.966 ; 5.208        ; 1.242          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; EmptyReg:emptyreg_0|readdata[0]                                        ;
; 3.966 ; 5.208        ; 1.242          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; EmptyReg:emptyreg_0|readdata[0]                                        ;
; 3.966 ; 5.208        ; 1.242          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; EmptyReg:emptyreg_1|readdata[0]                                        ;
; 3.966 ; 5.208        ; 1.242          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; EmptyReg:emptyreg_1|readdata[0]                                        ;
; 3.966 ; 5.208        ; 1.242          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; EndTSetReg:endtsetreg_0|EndTSet                                        ;
; 3.966 ; 5.208        ; 1.242          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; EndTSetReg:endtsetreg_0|EndTSet                                        ;
; 3.966 ; 5.208        ; 1.242          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; EndTSetReg:endtsetreg_1|EndTSet                                        ;
; 3.966 ; 5.208        ; 1.242          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; EndTSetReg:endtsetreg_1|EndTSet                                        ;
; 3.966 ; 5.208        ; 1.242          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; FullReg:fullreg_0|FullxD                                               ;
; 3.966 ; 5.208        ; 1.242          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; FullReg:fullreg_0|FullxD                                               ;
; 3.966 ; 5.208        ; 1.242          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; FullReg:fullreg_1|FullxD                                               ;
; 3.966 ; 5.208        ; 1.242          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; FullReg:fullreg_1|FullxD                                               ;
; 3.966 ; 5.208        ; 1.242          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|KVal[0]             ;
; 3.966 ; 5.208        ; 1.242          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|KVal[0]             ;
; 3.966 ; 5.208        ; 1.242          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|KVal[1]             ;
; 3.966 ; 5.208        ; 1.242          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|KVal[1]             ;
; 3.966 ; 5.208        ; 1.242          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|KVal[2]             ;
; 3.966 ; 5.208        ; 1.242          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|KVal[2]             ;
+-------+--------------+----------------+------------------+-------------------------+------------+------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock1'                                                                   ;
+-------+--------------+----------------+------------------+--------+------------+---------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                    ;
+-------+--------------+----------------+------------------+--------+------------+---------------------------+
; 2.475 ; 5.416        ; 2.941          ; Port Rate        ; clock1 ; Rise       ; clk_0                     ;
; 2.708 ; 2.708        ; 0.000          ; High Pulse Width ; clock1 ; Rise       ; altpll_0|sd1|pll|clk[0]   ;
; 2.708 ; 2.708        ; 0.000          ; Low Pulse Width  ; clock1 ; Rise       ; altpll_0|sd1|pll|clk[0]   ;
; 2.708 ; 2.708        ; 0.000          ; High Pulse Width ; clock1 ; Rise       ; altpll_0|sd1|pll|clk[1]   ;
; 2.708 ; 2.708        ; 0.000          ; Low Pulse Width  ; clock1 ; Rise       ; altpll_0|sd1|pll|clk[1]   ;
; 2.708 ; 2.708        ; 0.000          ; High Pulse Width ; clock1 ; Rise       ; altpll_0|sd1|pll|clk[2]   ;
; 2.708 ; 2.708        ; 0.000          ; Low Pulse Width  ; clock1 ; Rise       ; altpll_0|sd1|pll|clk[2]   ;
; 2.708 ; 2.708        ; 0.000          ; High Pulse Width ; clock1 ; Rise       ; altpll_0|sd1|pll|inclk[0] ;
; 2.708 ; 2.708        ; 0.000          ; Low Pulse Width  ; clock1 ; Rise       ; altpll_0|sd1|pll|inclk[0] ;
; 2.708 ; 2.708        ; 0.000          ; High Pulse Width ; clock1 ; Rise       ; clk_0|combout             ;
; 2.708 ; 2.708        ; 0.000          ; Low Pulse Width  ; clock1 ; Rise       ; clk_0|combout             ;
+-------+--------------+----------------+------------------+--------+------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_1_clk_in_clk'                                                                    ;
+--------+--------------+----------------+------------------+------------------+------------+---------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock            ; Clock Edge ; Target                    ;
+--------+--------------+----------------+------------------+------------------+------------+---------------------------+
; 20.833 ; 20.833       ; 0.000          ; High Pulse Width ; clk_1_clk_in_clk ; Rise       ; altpll_1|sd1|pll|clk[0]   ;
; 20.833 ; 20.833       ; 0.000          ; Low Pulse Width  ; clk_1_clk_in_clk ; Rise       ; altpll_1|sd1|pll|clk[0]   ;
; 20.833 ; 20.833       ; 0.000          ; High Pulse Width ; clk_1_clk_in_clk ; Rise       ; altpll_1|sd1|pll|inclk[0] ;
; 20.833 ; 20.833       ; 0.000          ; Low Pulse Width  ; clk_1_clk_in_clk ; Rise       ; altpll_1|sd1|pll|inclk[0] ;
; 20.833 ; 20.833       ; 0.000          ; High Pulse Width ; clk_1_clk_in_clk ; Rise       ; clk_1_clk_in_clk|combout  ;
; 20.833 ; 20.833       ; 0.000          ; Low Pulse Width  ; clk_1_clk_in_clk ; Rise       ; clk_1_clk_in_clk|combout  ;
; 38.725 ; 41.666       ; 2.941          ; Port Rate        ; clk_1_clk_in_clk ; Rise       ; clk_1_clk_in_clk          ;
+--------+--------------+----------------+------------------+------------------+------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 97.223 ; 100.000      ; 2.777          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


+------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                      ;
+----------------------------------------------+------------+-------+-------+------------+-------------------------+
; Data Port                                    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference         ;
+----------------------------------------------+------------+-------+-------+------------+-------------------------+
; FIFO_data_to_and_from_the_usbFIFOCtrl_0[*]   ; clock1     ; 7.536 ; 7.536 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[0]  ; clock1     ; 7.294 ; 7.294 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[1]  ; clock1     ; 7.536 ; 7.536 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[2]  ; clock1     ; 7.211 ; 7.211 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[3]  ; clock1     ; 7.124 ; 7.124 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[4]  ; clock1     ; 7.176 ; 7.176 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[5]  ; clock1     ; 7.111 ; 7.111 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[6]  ; clock1     ; 6.794 ; 6.794 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[7]  ; clock1     ; 6.776 ; 6.776 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[8]  ; clock1     ; 6.676 ; 6.676 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[9]  ; clock1     ; 7.111 ; 7.111 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[10] ; clock1     ; 6.781 ; 6.781 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[11] ; clock1     ; 6.328 ; 6.328 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[12] ; clock1     ; 6.770 ; 6.770 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[13] ; clock1     ; 6.758 ; 6.758 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[14] ; clock1     ; 6.898 ; 6.898 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[15] ; clock1     ; 6.267 ; 6.267 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FLAGB_n_to_the_usbFIFOCtrl_0                 ; clock1     ; 7.405 ; 7.405 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FLAGC_n_to_the_usbFIFOCtrl_0                 ; clock1     ; 7.446 ; 7.446 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; zs_dq_to_and_from_the_sdram_0[*]             ; clock1     ; 1.439 ; 1.439 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[0]            ; clock1     ; 1.406 ; 1.406 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[1]            ; clock1     ; 1.434 ; 1.434 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[2]            ; clock1     ; 1.429 ; 1.429 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[3]            ; clock1     ; 1.406 ; 1.406 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[4]            ; clock1     ; 1.396 ; 1.396 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[5]            ; clock1     ; 1.411 ; 1.411 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[6]            ; clock1     ; 1.412 ; 1.412 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[7]            ; clock1     ; 1.418 ; 1.418 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[8]            ; clock1     ; 1.389 ; 1.389 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[9]            ; clock1     ; 1.418 ; 1.418 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[10]           ; clock1     ; 1.421 ; 1.421 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[11]           ; clock1     ; 1.428 ; 1.428 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[12]           ; clock1     ; 1.428 ; 1.428 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[13]           ; clock1     ; 1.439 ; 1.439 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[14]           ; clock1     ; 1.406 ; 1.406 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[15]           ; clock1     ; 1.424 ; 1.424 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[16]           ; clock1     ; 1.409 ; 1.409 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[17]           ; clock1     ; 1.429 ; 1.429 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[18]           ; clock1     ; 1.429 ; 1.429 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[19]           ; clock1     ; 1.429 ; 1.429 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[20]           ; clock1     ; 1.439 ; 1.439 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[21]           ; clock1     ; 1.400 ; 1.400 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[22]           ; clock1     ; 1.430 ; 1.430 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[23]           ; clock1     ; 1.410 ; 1.410 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[24]           ; clock1     ; 1.420 ; 1.420 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[25]           ; clock1     ; 1.431 ; 1.431 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[26]           ; clock1     ; 1.433 ; 1.433 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[27]           ; clock1     ; 1.439 ; 1.439 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[28]           ; clock1     ; 1.409 ; 1.409 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[29]           ; clock1     ; 1.409 ; 1.409 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[30]           ; clock1     ; 1.429 ; 1.429 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[31]           ; clock1     ; 1.425 ; 1.425 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
+----------------------------------------------+------------+-------+-------+------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                         ;
+----------------------------------------------+------------+--------+--------+------------+-------------------------+
; Data Port                                    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference         ;
+----------------------------------------------+------------+--------+--------+------------+-------------------------+
; FIFO_data_to_and_from_the_usbFIFOCtrl_0[*]   ; clock1     ; -6.001 ; -6.001 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[0]  ; clock1     ; -7.028 ; -7.028 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[1]  ; clock1     ; -7.270 ; -7.270 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[2]  ; clock1     ; -6.945 ; -6.945 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[3]  ; clock1     ; -6.858 ; -6.858 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[4]  ; clock1     ; -6.910 ; -6.910 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[5]  ; clock1     ; -6.845 ; -6.845 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[6]  ; clock1     ; -6.528 ; -6.528 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[7]  ; clock1     ; -6.510 ; -6.510 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[8]  ; clock1     ; -6.410 ; -6.410 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[9]  ; clock1     ; -6.845 ; -6.845 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[10] ; clock1     ; -6.515 ; -6.515 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[11] ; clock1     ; -6.062 ; -6.062 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[12] ; clock1     ; -6.504 ; -6.504 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[13] ; clock1     ; -6.492 ; -6.492 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[14] ; clock1     ; -6.632 ; -6.632 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[15] ; clock1     ; -6.001 ; -6.001 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FLAGB_n_to_the_usbFIFOCtrl_0                 ; clock1     ; -6.844 ; -6.844 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FLAGC_n_to_the_usbFIFOCtrl_0                 ; clock1     ; -7.009 ; -7.009 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; zs_dq_to_and_from_the_sdram_0[*]             ; clock1     ; -1.162 ; -1.162 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[0]            ; clock1     ; -1.179 ; -1.179 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[1]            ; clock1     ; -1.207 ; -1.207 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[2]            ; clock1     ; -1.202 ; -1.202 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[3]            ; clock1     ; -1.179 ; -1.179 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[4]            ; clock1     ; -1.169 ; -1.169 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[5]            ; clock1     ; -1.184 ; -1.184 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[6]            ; clock1     ; -1.185 ; -1.185 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[7]            ; clock1     ; -1.191 ; -1.191 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[8]            ; clock1     ; -1.162 ; -1.162 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[9]            ; clock1     ; -1.191 ; -1.191 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[10]           ; clock1     ; -1.194 ; -1.194 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[11]           ; clock1     ; -1.201 ; -1.201 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[12]           ; clock1     ; -1.201 ; -1.201 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[13]           ; clock1     ; -1.212 ; -1.212 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[14]           ; clock1     ; -1.179 ; -1.179 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[15]           ; clock1     ; -1.197 ; -1.197 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[16]           ; clock1     ; -1.182 ; -1.182 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[17]           ; clock1     ; -1.202 ; -1.202 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[18]           ; clock1     ; -1.202 ; -1.202 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[19]           ; clock1     ; -1.202 ; -1.202 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[20]           ; clock1     ; -1.212 ; -1.212 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[21]           ; clock1     ; -1.173 ; -1.173 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[22]           ; clock1     ; -1.203 ; -1.203 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[23]           ; clock1     ; -1.183 ; -1.183 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[24]           ; clock1     ; -1.193 ; -1.193 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[25]           ; clock1     ; -1.204 ; -1.204 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[26]           ; clock1     ; -1.206 ; -1.206 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[27]           ; clock1     ; -1.212 ; -1.212 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[28]           ; clock1     ; -1.182 ; -1.182 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[29]           ; clock1     ; -1.182 ; -1.182 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[30]           ; clock1     ; -1.202 ; -1.202 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[31]           ; clock1     ; -1.198 ; -1.198 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
+----------------------------------------------+------------+--------+--------+------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                            ;
+----------------------------------------------+------------+-------+-------+------------+-------------------------+
; Data Port                                    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference         ;
+----------------------------------------------+------------+-------+-------+------------+-------------------------+
; FIFO_add_from_the_usbFIFOCtrl_0[*]           ; clock1     ; 4.909 ; 4.909 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_add_from_the_usbFIFOCtrl_0[0]          ; clock1     ; 4.478 ; 4.478 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_add_from_the_usbFIFOCtrl_0[1]          ; clock1     ; 4.909 ; 4.909 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FIFO_data_to_and_from_the_usbFIFOCtrl_0[*]   ; clock1     ; 5.384 ; 5.384 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[0]  ; clock1     ; 5.358 ; 5.358 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[1]  ; clock1     ; 5.384 ; 5.384 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[2]  ; clock1     ; 5.344 ; 5.344 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[3]  ; clock1     ; 4.975 ; 4.975 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[4]  ; clock1     ; 5.337 ; 5.337 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[5]  ; clock1     ; 5.331 ; 5.331 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[6]  ; clock1     ; 4.931 ; 4.931 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[7]  ; clock1     ; 4.948 ; 4.948 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[8]  ; clock1     ; 4.461 ; 4.461 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[9]  ; clock1     ; 4.933 ; 4.933 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[10] ; clock1     ; 4.915 ; 4.915 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[11] ; clock1     ; 4.468 ; 4.468 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[12] ; clock1     ; 4.902 ; 4.902 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[13] ; clock1     ; 4.935 ; 4.935 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[14] ; clock1     ; 4.904 ; 4.904 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[15] ; clock1     ; 4.894 ; 4.894 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FIFO_oe_n_from_the_usbFIFOCtrl_0             ; clock1     ; 4.981 ; 4.981 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FIFO_pktend_from_the_usbFIFOCtrl_0           ; clock1     ; 7.018 ; 7.018 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FIFO_rd_n_from_the_usbFIFOCtrl_0             ; clock1     ; 4.922 ; 4.922 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FIFO_wr_n_from_the_usbFIFOCtrl_0             ; clock1     ; 4.940 ; 4.940 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; led_from_the_usbFIFOCtrl_0[*]                ; clock1     ; 6.742 ; 6.742 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  led_from_the_usbFIFOCtrl_0[0]               ; clock1     ; 6.742 ; 6.742 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  led_from_the_usbFIFOCtrl_0[1]               ; clock1     ; 6.277 ; 6.277 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  led_from_the_usbFIFOCtrl_0[2]               ; clock1     ; 6.655 ; 6.655 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; altpll_0_c1_clk                              ; clock1     ; 1.139 ;       ; Rise       ; altpll_0|sd1|pll|clk[1] ;
; altpll_0_c1_clk                              ; clock1     ;       ; 1.139 ; Fall       ; altpll_0|sd1|pll|clk[1] ;
; out_port_from_the_pio_0[*]                   ; clock1     ; 8.403 ; 8.403 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[0]                  ; clock1     ; 7.065 ; 7.065 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[1]                  ; clock1     ; 7.295 ; 7.295 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[2]                  ; clock1     ; 7.663 ; 7.663 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[3]                  ; clock1     ; 7.241 ; 7.241 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[4]                  ; clock1     ; 7.883 ; 7.883 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[5]                  ; clock1     ; 6.482 ; 6.482 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[6]                  ; clock1     ; 7.430 ; 7.430 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[7]                  ; clock1     ; 8.403 ; 8.403 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_addr_from_the_sdram_0[*]                  ; clock1     ; 3.163 ; 3.163 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[0]                 ; clock1     ; 3.156 ; 3.156 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[1]                 ; clock1     ; 3.134 ; 3.134 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[2]                 ; clock1     ; 3.132 ; 3.132 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[3]                 ; clock1     ; 3.141 ; 3.141 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[4]                 ; clock1     ; 3.117 ; 3.117 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[5]                 ; clock1     ; 3.134 ; 3.134 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[6]                 ; clock1     ; 3.156 ; 3.156 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[7]                 ; clock1     ; 3.163 ; 3.163 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[8]                 ; clock1     ; 3.142 ; 3.142 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[9]                 ; clock1     ; 3.119 ; 3.119 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[10]                ; clock1     ; 3.156 ; 3.156 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[11]                ; clock1     ; 3.128 ; 3.128 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_ba_from_the_sdram_0[*]                    ; clock1     ; 3.163 ; 3.163 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_ba_from_the_sdram_0[0]                   ; clock1     ; 3.163 ; 3.163 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_ba_from_the_sdram_0[1]                   ; clock1     ; 3.143 ; 3.143 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_cas_n_from_the_sdram_0                    ; clock1     ; 3.159 ; 3.159 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_cs_n_from_the_sdram_0                     ; clock1     ; 3.148 ; 3.148 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_dq_to_and_from_the_sdram_0[*]             ; clock1     ; 3.171 ; 3.171 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[0]            ; clock1     ; 3.135 ; 3.135 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[1]            ; clock1     ; 3.167 ; 3.167 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[2]            ; clock1     ; 3.152 ; 3.152 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[3]            ; clock1     ; 3.135 ; 3.135 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[4]            ; clock1     ; 3.125 ; 3.125 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[5]            ; clock1     ; 3.150 ; 3.150 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[6]            ; clock1     ; 3.129 ; 3.129 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[7]            ; clock1     ; 3.163 ; 3.163 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[8]            ; clock1     ; 3.132 ; 3.132 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[9]            ; clock1     ; 3.163 ; 3.163 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[10]           ; clock1     ; 3.160 ; 3.160 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[11]           ; clock1     ; 3.153 ; 3.153 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[12]           ; clock1     ; 3.153 ; 3.153 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[13]           ; clock1     ; 3.162 ; 3.162 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[14]           ; clock1     ; 3.135 ; 3.135 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[15]           ; clock1     ; 3.157 ; 3.157 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[16]           ; clock1     ; 3.132 ; 3.132 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[17]           ; clock1     ; 3.152 ; 3.152 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[18]           ; clock1     ; 3.152 ; 3.152 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[19]           ; clock1     ; 3.152 ; 3.152 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[20]           ; clock1     ; 3.162 ; 3.162 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[21]           ; clock1     ; 3.141 ; 3.141 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[22]           ; clock1     ; 3.171 ; 3.171 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[23]           ; clock1     ; 3.151 ; 3.151 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[24]           ; clock1     ; 3.161 ; 3.161 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[25]           ; clock1     ; 3.170 ; 3.170 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[26]           ; clock1     ; 3.168 ; 3.168 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[27]           ; clock1     ; 3.162 ; 3.162 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[28]           ; clock1     ; 3.132 ; 3.132 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[29]           ; clock1     ; 3.132 ; 3.132 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[30]           ; clock1     ; 3.152 ; 3.152 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[31]           ; clock1     ; 3.156 ; 3.156 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_dqm_from_the_sdram_0[*]                   ; clock1     ; 3.169 ; 3.169 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dqm_from_the_sdram_0[0]                  ; clock1     ; 3.169 ; 3.169 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dqm_from_the_sdram_0[1]                  ; clock1     ; 3.132 ; 3.132 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dqm_from_the_sdram_0[2]                  ; clock1     ; 3.157 ; 3.157 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dqm_from_the_sdram_0[3]                  ; clock1     ; 3.141 ; 3.141 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_ras_n_from_the_sdram_0                    ; clock1     ; 3.159 ; 3.159 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_we_n_from_the_sdram_0                     ; clock1     ; 3.169 ; 3.169 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
+----------------------------------------------+------------+-------+-------+------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                    ;
+----------------------------------------------+------------+-------+-------+------------+-------------------------+
; Data Port                                    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference         ;
+----------------------------------------------+------------+-------+-------+------------+-------------------------+
; FIFO_add_from_the_usbFIFOCtrl_0[*]           ; clock1     ; 4.478 ; 4.478 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_add_from_the_usbFIFOCtrl_0[0]          ; clock1     ; 4.478 ; 4.478 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_add_from_the_usbFIFOCtrl_0[1]          ; clock1     ; 4.909 ; 4.909 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FIFO_data_to_and_from_the_usbFIFOCtrl_0[*]   ; clock1     ; 4.461 ; 4.461 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[0]  ; clock1     ; 5.358 ; 5.358 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[1]  ; clock1     ; 5.384 ; 5.384 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[2]  ; clock1     ; 5.344 ; 5.344 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[3]  ; clock1     ; 4.975 ; 4.975 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[4]  ; clock1     ; 5.337 ; 5.337 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[5]  ; clock1     ; 5.331 ; 5.331 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[6]  ; clock1     ; 4.931 ; 4.931 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[7]  ; clock1     ; 4.948 ; 4.948 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[8]  ; clock1     ; 4.461 ; 4.461 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[9]  ; clock1     ; 4.933 ; 4.933 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[10] ; clock1     ; 4.915 ; 4.915 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[11] ; clock1     ; 4.468 ; 4.468 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[12] ; clock1     ; 4.902 ; 4.902 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[13] ; clock1     ; 4.935 ; 4.935 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[14] ; clock1     ; 4.904 ; 4.904 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[15] ; clock1     ; 4.894 ; 4.894 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FIFO_oe_n_from_the_usbFIFOCtrl_0             ; clock1     ; 4.981 ; 4.981 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FIFO_pktend_from_the_usbFIFOCtrl_0           ; clock1     ; 5.950 ; 5.950 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FIFO_rd_n_from_the_usbFIFOCtrl_0             ; clock1     ; 4.922 ; 4.922 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FIFO_wr_n_from_the_usbFIFOCtrl_0             ; clock1     ; 4.940 ; 4.940 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; led_from_the_usbFIFOCtrl_0[*]                ; clock1     ; 6.277 ; 6.277 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  led_from_the_usbFIFOCtrl_0[0]               ; clock1     ; 6.742 ; 6.742 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  led_from_the_usbFIFOCtrl_0[1]               ; clock1     ; 6.277 ; 6.277 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  led_from_the_usbFIFOCtrl_0[2]               ; clock1     ; 6.655 ; 6.655 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; altpll_0_c1_clk                              ; clock1     ; 1.139 ;       ; Rise       ; altpll_0|sd1|pll|clk[1] ;
; altpll_0_c1_clk                              ; clock1     ;       ; 1.139 ; Fall       ; altpll_0|sd1|pll|clk[1] ;
; out_port_from_the_pio_0[*]                   ; clock1     ; 6.482 ; 6.482 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[0]                  ; clock1     ; 7.065 ; 7.065 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[1]                  ; clock1     ; 7.295 ; 7.295 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[2]                  ; clock1     ; 7.663 ; 7.663 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[3]                  ; clock1     ; 7.241 ; 7.241 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[4]                  ; clock1     ; 7.883 ; 7.883 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[5]                  ; clock1     ; 6.482 ; 6.482 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[6]                  ; clock1     ; 7.430 ; 7.430 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[7]                  ; clock1     ; 8.403 ; 8.403 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_addr_from_the_sdram_0[*]                  ; clock1     ; 3.117 ; 3.117 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[0]                 ; clock1     ; 3.156 ; 3.156 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[1]                 ; clock1     ; 3.134 ; 3.134 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[2]                 ; clock1     ; 3.132 ; 3.132 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[3]                 ; clock1     ; 3.141 ; 3.141 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[4]                 ; clock1     ; 3.117 ; 3.117 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[5]                 ; clock1     ; 3.134 ; 3.134 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[6]                 ; clock1     ; 3.156 ; 3.156 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[7]                 ; clock1     ; 3.163 ; 3.163 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[8]                 ; clock1     ; 3.142 ; 3.142 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[9]                 ; clock1     ; 3.119 ; 3.119 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[10]                ; clock1     ; 3.156 ; 3.156 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[11]                ; clock1     ; 3.128 ; 3.128 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_ba_from_the_sdram_0[*]                    ; clock1     ; 3.143 ; 3.143 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_ba_from_the_sdram_0[0]                   ; clock1     ; 3.163 ; 3.163 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_ba_from_the_sdram_0[1]                   ; clock1     ; 3.143 ; 3.143 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_cas_n_from_the_sdram_0                    ; clock1     ; 3.159 ; 3.159 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_cs_n_from_the_sdram_0                     ; clock1     ; 3.148 ; 3.148 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_dq_to_and_from_the_sdram_0[*]             ; clock1     ; 3.099 ; 3.099 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[0]            ; clock1     ; 3.109 ; 3.109 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[1]            ; clock1     ; 3.141 ; 3.141 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[2]            ; clock1     ; 3.126 ; 3.126 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[3]            ; clock1     ; 3.109 ; 3.109 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[4]            ; clock1     ; 3.099 ; 3.099 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[5]            ; clock1     ; 3.124 ; 3.124 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[6]            ; clock1     ; 3.103 ; 3.103 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[7]            ; clock1     ; 3.137 ; 3.137 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[8]            ; clock1     ; 3.106 ; 3.106 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[9]            ; clock1     ; 3.137 ; 3.137 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[10]           ; clock1     ; 3.134 ; 3.134 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[11]           ; clock1     ; 3.127 ; 3.127 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[12]           ; clock1     ; 3.127 ; 3.127 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[13]           ; clock1     ; 3.136 ; 3.136 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[14]           ; clock1     ; 3.109 ; 3.109 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[15]           ; clock1     ; 3.131 ; 3.131 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[16]           ; clock1     ; 3.106 ; 3.106 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[17]           ; clock1     ; 3.126 ; 3.126 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[18]           ; clock1     ; 3.126 ; 3.126 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[19]           ; clock1     ; 3.126 ; 3.126 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[20]           ; clock1     ; 3.136 ; 3.136 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[21]           ; clock1     ; 3.115 ; 3.115 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[22]           ; clock1     ; 3.145 ; 3.145 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[23]           ; clock1     ; 3.125 ; 3.125 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[24]           ; clock1     ; 3.135 ; 3.135 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[25]           ; clock1     ; 3.144 ; 3.144 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[26]           ; clock1     ; 3.142 ; 3.142 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[27]           ; clock1     ; 3.136 ; 3.136 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[28]           ; clock1     ; 3.106 ; 3.106 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[29]           ; clock1     ; 3.106 ; 3.106 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[30]           ; clock1     ; 3.126 ; 3.126 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[31]           ; clock1     ; 3.130 ; 3.130 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_dqm_from_the_sdram_0[*]                   ; clock1     ; 3.132 ; 3.132 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dqm_from_the_sdram_0[0]                  ; clock1     ; 3.169 ; 3.169 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dqm_from_the_sdram_0[1]                  ; clock1     ; 3.132 ; 3.132 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dqm_from_the_sdram_0[2]                  ; clock1     ; 3.157 ; 3.157 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dqm_from_the_sdram_0[3]                  ; clock1     ; 3.141 ; 3.141 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_ras_n_from_the_sdram_0                    ; clock1     ; 3.159 ; 3.159 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_we_n_from_the_sdram_0                     ; clock1     ; 3.169 ; 3.169 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
+----------------------------------------------+------------+-------+-------+------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                             ;
+----------------------------------------------+------------+-------+------+------------+-------------------------+
; Data Port                                    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference         ;
+----------------------------------------------+------------+-------+------+------------+-------------------------+
; FIFO_data_to_and_from_the_usbFIFOCtrl_0[*]   ; clock1     ; 4.860 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[0]  ; clock1     ; 5.346 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[1]  ; clock1     ; 5.341 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[2]  ; clock1     ; 5.331 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[3]  ; clock1     ; 5.336 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[4]  ; clock1     ; 5.306 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[5]  ; clock1     ; 5.331 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[6]  ; clock1     ; 5.311 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[7]  ; clock1     ; 5.311 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[8]  ; clock1     ; 5.274 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[9]  ; clock1     ; 4.872 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[10] ; clock1     ; 4.872 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[11] ; clock1     ; 5.284 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[12] ; clock1     ; 5.279 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[13] ; clock1     ; 5.279 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[14] ; clock1     ; 4.860 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[15] ; clock1     ; 4.931 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
+----------------------------------------------+------------+-------+------+------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                     ;
+----------------------------------------------+------------+-------+------+------------+-------------------------+
; Data Port                                    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference         ;
+----------------------------------------------+------------+-------+------+------------+-------------------------+
; FIFO_data_to_and_from_the_usbFIFOCtrl_0[*]   ; clock1     ; 4.860 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[0]  ; clock1     ; 5.346 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[1]  ; clock1     ; 5.341 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[2]  ; clock1     ; 5.331 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[3]  ; clock1     ; 5.336 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[4]  ; clock1     ; 5.306 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[5]  ; clock1     ; 5.331 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[6]  ; clock1     ; 5.311 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[7]  ; clock1     ; 5.311 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[8]  ; clock1     ; 5.274 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[9]  ; clock1     ; 4.872 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[10] ; clock1     ; 4.872 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[11] ; clock1     ; 5.284 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[12] ; clock1     ; 5.279 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[13] ; clock1     ; 5.279 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[14] ; clock1     ; 4.860 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[15] ; clock1     ; 4.931 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
+----------------------------------------------+------------+-------+------+------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                     ;
+----------------------------------------------+------------+-----------+-----------+------------+-------------------------+
; Data Port                                    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference         ;
+----------------------------------------------+------------+-----------+-----------+------------+-------------------------+
; FIFO_data_to_and_from_the_usbFIFOCtrl_0[*]   ; clock1     ; 4.860     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[0]  ; clock1     ; 5.346     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[1]  ; clock1     ; 5.341     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[2]  ; clock1     ; 5.331     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[3]  ; clock1     ; 5.336     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[4]  ; clock1     ; 5.306     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[5]  ; clock1     ; 5.331     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[6]  ; clock1     ; 5.311     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[7]  ; clock1     ; 5.311     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[8]  ; clock1     ; 5.274     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[9]  ; clock1     ; 4.872     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[10] ; clock1     ; 4.872     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[11] ; clock1     ; 5.284     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[12] ; clock1     ; 5.279     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[13] ; clock1     ; 5.279     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[14] ; clock1     ; 4.860     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[15] ; clock1     ; 4.931     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
+----------------------------------------------+------------+-----------+-----------+------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                             ;
+----------------------------------------------+------------+-----------+-----------+------------+-------------------------+
; Data Port                                    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference         ;
+----------------------------------------------+------------+-----------+-----------+------------+-------------------------+
; FIFO_data_to_and_from_the_usbFIFOCtrl_0[*]   ; clock1     ; 4.860     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[0]  ; clock1     ; 5.346     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[1]  ; clock1     ; 5.341     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[2]  ; clock1     ; 5.331     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[3]  ; clock1     ; 5.336     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[4]  ; clock1     ; 5.306     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[5]  ; clock1     ; 5.331     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[6]  ; clock1     ; 5.311     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[7]  ; clock1     ; 5.311     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[8]  ; clock1     ; 5.274     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[9]  ; clock1     ; 4.872     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[10] ; clock1     ; 4.872     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[11] ; clock1     ; 5.284     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[12] ; clock1     ; 5.279     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[13] ; clock1     ; 5.279     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[14] ; clock1     ; 4.860     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[15] ; clock1     ; 4.931     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
+----------------------------------------------+------------+-----------+-----------+------------+-------------------------+


+--------------------------------------------------+
; Fast Model Setup Summary                         ;
+-------------------------+--------+---------------+
; Clock                   ; Slack  ; End Point TNS ;
+-------------------------+--------+---------------+
; altpll_0|sd1|pll|clk[2] ; -1.880 ; -2501.871     ;
; altpll_0|sd1|pll|clk[0] ; 3.472  ; 0.000         ;
; altpll_1|sd1|pll|clk[0] ; 7.385  ; 0.000         ;
+-------------------------+--------+---------------+


+-------------------------------------------------+
; Fast Model Hold Summary                         ;
+-------------------------+-------+---------------+
; Clock                   ; Slack ; End Point TNS ;
+-------------------------+-------+---------------+
; altpll_0|sd1|pll|clk[0] ; 0.215 ; 0.000         ;
; altpll_0|sd1|pll|clk[2] ; 0.215 ; 0.000         ;
; altpll_1|sd1|pll|clk[0] ; 0.215 ; 0.000         ;
+-------------------------+-------+---------------+


+--------------------------------------------------+
; Fast Model Recovery Summary                      ;
+-------------------------+--------+---------------+
; Clock                   ; Slack  ; End Point TNS ;
+-------------------------+--------+---------------+
; altpll_0|sd1|pll|clk[2] ; -0.205 ; -23.769       ;
; altpll_0|sd1|pll|clk[0] ; 3.550  ; 0.000         ;
; altpll_1|sd1|pll|clk[0] ; 7.763  ; 0.000         ;
+-------------------------+--------+---------------+


+-------------------------------------------------+
; Fast Model Removal Summary                      ;
+-------------------------+-------+---------------+
; Clock                   ; Slack ; End Point TNS ;
+-------------------------+-------+---------------+
; altpll_1|sd1|pll|clk[0] ; 0.785 ; 0.000         ;
; altpll_0|sd1|pll|clk[2] ; 0.808 ; 0.000         ;
; altpll_0|sd1|pll|clk[0] ; 1.746 ; 0.000         ;
+-------------------------+-------+---------------+


+--------------------------------------------------+
; Fast Model Minimum Pulse Width Summary           ;
+-------------------------+--------+---------------+
; Clock                   ; Slack  ; End Point TNS ;
+-------------------------+--------+---------------+
; altpll_0|sd1|pll|clk[2] ; -1.225 ; -3222.087     ;
; altpll_0|sd1|pll|clk[0] ; 1.708  ; 0.000         ;
; clock1                  ; 2.708  ; 0.000         ;
; altpll_1|sd1|pll|clk[0] ; 3.189  ; 0.000         ;
; clk_1_clk_in_clk        ; 20.833 ; 0.000         ;
; altera_reserved_tck     ; 97.778 ; 0.000         ;
+-------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'altpll_0|sd1|pll|clk[2]'                                                                                                                                                                                                                                            ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                             ; To Node                                  ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; -1.880 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a14~porta_we_reg        ; nios_sys_cpu_0:cpu_0|av_ld_byte1_data[6] ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.074     ; 3.643      ;
; -1.880 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a14~porta_address_reg0  ; nios_sys_cpu_0:cpu_0|av_ld_byte1_data[6] ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.074     ; 3.643      ;
; -1.880 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a14~porta_address_reg1  ; nios_sys_cpu_0:cpu_0|av_ld_byte1_data[6] ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.074     ; 3.643      ;
; -1.880 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a14~porta_address_reg2  ; nios_sys_cpu_0:cpu_0|av_ld_byte1_data[6] ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.074     ; 3.643      ;
; -1.880 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a14~porta_address_reg3  ; nios_sys_cpu_0:cpu_0|av_ld_byte1_data[6] ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.074     ; 3.643      ;
; -1.880 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a14~porta_address_reg4  ; nios_sys_cpu_0:cpu_0|av_ld_byte1_data[6] ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.074     ; 3.643      ;
; -1.880 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a14~porta_address_reg5  ; nios_sys_cpu_0:cpu_0|av_ld_byte1_data[6] ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.074     ; 3.643      ;
; -1.880 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a14~porta_address_reg6  ; nios_sys_cpu_0:cpu_0|av_ld_byte1_data[6] ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.074     ; 3.643      ;
; -1.880 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a14~porta_address_reg7  ; nios_sys_cpu_0:cpu_0|av_ld_byte1_data[6] ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.074     ; 3.643      ;
; -1.880 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a14~porta_address_reg8  ; nios_sys_cpu_0:cpu_0|av_ld_byte1_data[6] ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.074     ; 3.643      ;
; -1.880 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a14~porta_address_reg9  ; nios_sys_cpu_0:cpu_0|av_ld_byte1_data[6] ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.074     ; 3.643      ;
; -1.880 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a14~porta_address_reg10 ; nios_sys_cpu_0:cpu_0|av_ld_byte1_data[6] ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.074     ; 3.643      ;
; -1.880 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a14~porta_address_reg11 ; nios_sys_cpu_0:cpu_0|av_ld_byte1_data[6] ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.074     ; 3.643      ;
; -1.812 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a28~porta_we_reg        ; nios_sys_cpu_0:cpu_0|av_ld_byte3_data[4] ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.077     ; 3.572      ;
; -1.812 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a28~porta_address_reg0  ; nios_sys_cpu_0:cpu_0|av_ld_byte3_data[4] ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.077     ; 3.572      ;
; -1.812 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a28~porta_address_reg1  ; nios_sys_cpu_0:cpu_0|av_ld_byte3_data[4] ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.077     ; 3.572      ;
; -1.812 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a28~porta_address_reg2  ; nios_sys_cpu_0:cpu_0|av_ld_byte3_data[4] ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.077     ; 3.572      ;
; -1.812 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a28~porta_address_reg3  ; nios_sys_cpu_0:cpu_0|av_ld_byte3_data[4] ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.077     ; 3.572      ;
; -1.812 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a28~porta_address_reg4  ; nios_sys_cpu_0:cpu_0|av_ld_byte3_data[4] ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.077     ; 3.572      ;
; -1.812 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a28~porta_address_reg5  ; nios_sys_cpu_0:cpu_0|av_ld_byte3_data[4] ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.077     ; 3.572      ;
; -1.812 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a28~porta_address_reg6  ; nios_sys_cpu_0:cpu_0|av_ld_byte3_data[4] ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.077     ; 3.572      ;
; -1.812 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a28~porta_address_reg7  ; nios_sys_cpu_0:cpu_0|av_ld_byte3_data[4] ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.077     ; 3.572      ;
; -1.812 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a28~porta_address_reg8  ; nios_sys_cpu_0:cpu_0|av_ld_byte3_data[4] ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.077     ; 3.572      ;
; -1.812 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a28~porta_address_reg9  ; nios_sys_cpu_0:cpu_0|av_ld_byte3_data[4] ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.077     ; 3.572      ;
; -1.812 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a28~porta_address_reg10 ; nios_sys_cpu_0:cpu_0|av_ld_byte3_data[4] ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.077     ; 3.572      ;
; -1.812 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a28~porta_address_reg11 ; nios_sys_cpu_0:cpu_0|av_ld_byte3_data[4] ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.077     ; 3.572      ;
; -1.780 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a8~porta_we_reg         ; nios_sys_cpu_0:cpu_0|av_ld_byte1_data[0] ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.076     ; 3.541      ;
; -1.780 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a8~porta_address_reg0   ; nios_sys_cpu_0:cpu_0|av_ld_byte1_data[0] ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.076     ; 3.541      ;
; -1.780 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a8~porta_address_reg1   ; nios_sys_cpu_0:cpu_0|av_ld_byte1_data[0] ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.076     ; 3.541      ;
; -1.780 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a8~porta_address_reg2   ; nios_sys_cpu_0:cpu_0|av_ld_byte1_data[0] ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.076     ; 3.541      ;
; -1.780 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a8~porta_address_reg3   ; nios_sys_cpu_0:cpu_0|av_ld_byte1_data[0] ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.076     ; 3.541      ;
; -1.780 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a8~porta_address_reg4   ; nios_sys_cpu_0:cpu_0|av_ld_byte1_data[0] ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.076     ; 3.541      ;
; -1.780 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a8~porta_address_reg5   ; nios_sys_cpu_0:cpu_0|av_ld_byte1_data[0] ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.076     ; 3.541      ;
; -1.780 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a8~porta_address_reg6   ; nios_sys_cpu_0:cpu_0|av_ld_byte1_data[0] ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.076     ; 3.541      ;
; -1.780 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a8~porta_address_reg7   ; nios_sys_cpu_0:cpu_0|av_ld_byte1_data[0] ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.076     ; 3.541      ;
; -1.780 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a8~porta_address_reg8   ; nios_sys_cpu_0:cpu_0|av_ld_byte1_data[0] ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.076     ; 3.541      ;
; -1.780 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a8~porta_address_reg9   ; nios_sys_cpu_0:cpu_0|av_ld_byte1_data[0] ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.076     ; 3.541      ;
; -1.780 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a8~porta_address_reg10  ; nios_sys_cpu_0:cpu_0|av_ld_byte1_data[0] ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.076     ; 3.541      ;
; -1.780 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a8~porta_address_reg11  ; nios_sys_cpu_0:cpu_0|av_ld_byte1_data[0] ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.076     ; 3.541      ;
; -1.722 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a15~porta_we_reg        ; nios_sys_cpu_0:cpu_0|av_ld_byte1_data[7] ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.076     ; 3.483      ;
; -1.722 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a15~porta_address_reg0  ; nios_sys_cpu_0:cpu_0|av_ld_byte1_data[7] ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.076     ; 3.483      ;
; -1.722 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a15~porta_address_reg1  ; nios_sys_cpu_0:cpu_0|av_ld_byte1_data[7] ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.076     ; 3.483      ;
; -1.722 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a15~porta_address_reg2  ; nios_sys_cpu_0:cpu_0|av_ld_byte1_data[7] ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.076     ; 3.483      ;
; -1.722 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a15~porta_address_reg3  ; nios_sys_cpu_0:cpu_0|av_ld_byte1_data[7] ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.076     ; 3.483      ;
; -1.722 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a15~porta_address_reg4  ; nios_sys_cpu_0:cpu_0|av_ld_byte1_data[7] ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.076     ; 3.483      ;
; -1.722 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a15~porta_address_reg5  ; nios_sys_cpu_0:cpu_0|av_ld_byte1_data[7] ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.076     ; 3.483      ;
; -1.722 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a15~porta_address_reg6  ; nios_sys_cpu_0:cpu_0|av_ld_byte1_data[7] ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.076     ; 3.483      ;
; -1.722 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a15~porta_address_reg7  ; nios_sys_cpu_0:cpu_0|av_ld_byte1_data[7] ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.076     ; 3.483      ;
; -1.722 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a15~porta_address_reg8  ; nios_sys_cpu_0:cpu_0|av_ld_byte1_data[7] ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.076     ; 3.483      ;
; -1.722 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a15~porta_address_reg9  ; nios_sys_cpu_0:cpu_0|av_ld_byte1_data[7] ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.076     ; 3.483      ;
; -1.722 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a15~porta_address_reg10 ; nios_sys_cpu_0:cpu_0|av_ld_byte1_data[7] ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.076     ; 3.483      ;
; -1.722 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a15~porta_address_reg11 ; nios_sys_cpu_0:cpu_0|av_ld_byte1_data[7] ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.076     ; 3.483      ;
; -1.705 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a20~porta_we_reg        ; nios_sys_cpu_0:cpu_0|av_ld_byte2_data[4] ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.067     ; 3.475      ;
; -1.705 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a20~porta_address_reg0  ; nios_sys_cpu_0:cpu_0|av_ld_byte2_data[4] ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.067     ; 3.475      ;
; -1.705 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a20~porta_address_reg1  ; nios_sys_cpu_0:cpu_0|av_ld_byte2_data[4] ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.067     ; 3.475      ;
; -1.705 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a20~porta_address_reg2  ; nios_sys_cpu_0:cpu_0|av_ld_byte2_data[4] ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.067     ; 3.475      ;
; -1.705 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a20~porta_address_reg3  ; nios_sys_cpu_0:cpu_0|av_ld_byte2_data[4] ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.067     ; 3.475      ;
; -1.705 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a20~porta_address_reg4  ; nios_sys_cpu_0:cpu_0|av_ld_byte2_data[4] ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.067     ; 3.475      ;
; -1.705 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a20~porta_address_reg5  ; nios_sys_cpu_0:cpu_0|av_ld_byte2_data[4] ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.067     ; 3.475      ;
; -1.705 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a20~porta_address_reg6  ; nios_sys_cpu_0:cpu_0|av_ld_byte2_data[4] ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.067     ; 3.475      ;
; -1.705 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a20~porta_address_reg7  ; nios_sys_cpu_0:cpu_0|av_ld_byte2_data[4] ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.067     ; 3.475      ;
; -1.705 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a20~porta_address_reg8  ; nios_sys_cpu_0:cpu_0|av_ld_byte2_data[4] ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.067     ; 3.475      ;
; -1.705 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a20~porta_address_reg9  ; nios_sys_cpu_0:cpu_0|av_ld_byte2_data[4] ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.067     ; 3.475      ;
; -1.705 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a20~porta_address_reg10 ; nios_sys_cpu_0:cpu_0|av_ld_byte2_data[4] ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.067     ; 3.475      ;
; -1.705 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a20~porta_address_reg11 ; nios_sys_cpu_0:cpu_0|av_ld_byte2_data[4] ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.067     ; 3.475      ;
; -1.696 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a5~porta_we_reg         ; nios_sys_cpu_0:cpu_0|av_ld_byte0_data[5] ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.072     ; 3.461      ;
; -1.696 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a5~porta_address_reg0   ; nios_sys_cpu_0:cpu_0|av_ld_byte0_data[5] ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.072     ; 3.461      ;
; -1.696 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a5~porta_address_reg1   ; nios_sys_cpu_0:cpu_0|av_ld_byte0_data[5] ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.072     ; 3.461      ;
; -1.696 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a5~porta_address_reg2   ; nios_sys_cpu_0:cpu_0|av_ld_byte0_data[5] ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.072     ; 3.461      ;
; -1.696 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a5~porta_address_reg3   ; nios_sys_cpu_0:cpu_0|av_ld_byte0_data[5] ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.072     ; 3.461      ;
; -1.696 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a5~porta_address_reg4   ; nios_sys_cpu_0:cpu_0|av_ld_byte0_data[5] ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.072     ; 3.461      ;
; -1.696 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a5~porta_address_reg5   ; nios_sys_cpu_0:cpu_0|av_ld_byte0_data[5] ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.072     ; 3.461      ;
; -1.696 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a5~porta_address_reg6   ; nios_sys_cpu_0:cpu_0|av_ld_byte0_data[5] ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.072     ; 3.461      ;
; -1.696 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a5~porta_address_reg7   ; nios_sys_cpu_0:cpu_0|av_ld_byte0_data[5] ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.072     ; 3.461      ;
; -1.696 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a5~porta_address_reg8   ; nios_sys_cpu_0:cpu_0|av_ld_byte0_data[5] ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.072     ; 3.461      ;
; -1.696 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a5~porta_address_reg9   ; nios_sys_cpu_0:cpu_0|av_ld_byte0_data[5] ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.072     ; 3.461      ;
; -1.696 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a5~porta_address_reg10  ; nios_sys_cpu_0:cpu_0|av_ld_byte0_data[5] ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.072     ; 3.461      ;
; -1.696 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a5~porta_address_reg11  ; nios_sys_cpu_0:cpu_0|av_ld_byte0_data[5] ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.072     ; 3.461      ;
; -1.694 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a31~porta_we_reg        ; nios_sys_cpu_0:cpu_0|D_iw[31]            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.065     ; 3.466      ;
; -1.694 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a31~porta_address_reg0  ; nios_sys_cpu_0:cpu_0|D_iw[31]            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.065     ; 3.466      ;
; -1.694 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a31~porta_address_reg1  ; nios_sys_cpu_0:cpu_0|D_iw[31]            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.065     ; 3.466      ;
; -1.694 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a31~porta_address_reg2  ; nios_sys_cpu_0:cpu_0|D_iw[31]            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.065     ; 3.466      ;
; -1.694 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a31~porta_address_reg3  ; nios_sys_cpu_0:cpu_0|D_iw[31]            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.065     ; 3.466      ;
; -1.694 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a31~porta_address_reg4  ; nios_sys_cpu_0:cpu_0|D_iw[31]            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.065     ; 3.466      ;
; -1.694 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a31~porta_address_reg5  ; nios_sys_cpu_0:cpu_0|D_iw[31]            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.065     ; 3.466      ;
; -1.694 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a31~porta_address_reg6  ; nios_sys_cpu_0:cpu_0|D_iw[31]            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.065     ; 3.466      ;
; -1.694 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a31~porta_address_reg7  ; nios_sys_cpu_0:cpu_0|D_iw[31]            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.065     ; 3.466      ;
; -1.694 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a31~porta_address_reg8  ; nios_sys_cpu_0:cpu_0|D_iw[31]            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.065     ; 3.466      ;
; -1.694 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a31~porta_address_reg9  ; nios_sys_cpu_0:cpu_0|D_iw[31]            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.065     ; 3.466      ;
; -1.694 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a31~porta_address_reg10 ; nios_sys_cpu_0:cpu_0|D_iw[31]            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.065     ; 3.466      ;
; -1.694 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a31~porta_address_reg11 ; nios_sys_cpu_0:cpu_0|D_iw[31]            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.065     ; 3.466      ;
; -1.625 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a26~porta_we_reg        ; nios_sys_cpu_0:cpu_0|av_ld_byte3_data[2] ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.070     ; 3.392      ;
; -1.625 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a26~porta_address_reg0  ; nios_sys_cpu_0:cpu_0|av_ld_byte3_data[2] ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.070     ; 3.392      ;
; -1.625 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a26~porta_address_reg1  ; nios_sys_cpu_0:cpu_0|av_ld_byte3_data[2] ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.070     ; 3.392      ;
; -1.625 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a26~porta_address_reg2  ; nios_sys_cpu_0:cpu_0|av_ld_byte3_data[2] ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.070     ; 3.392      ;
; -1.625 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a26~porta_address_reg3  ; nios_sys_cpu_0:cpu_0|av_ld_byte3_data[2] ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.070     ; 3.392      ;
; -1.625 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a26~porta_address_reg4  ; nios_sys_cpu_0:cpu_0|av_ld_byte3_data[2] ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.070     ; 3.392      ;
; -1.625 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a26~porta_address_reg5  ; nios_sys_cpu_0:cpu_0|av_ld_byte3_data[2] ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.070     ; 3.392      ;
; -1.625 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a26~porta_address_reg6  ; nios_sys_cpu_0:cpu_0|av_ld_byte3_data[2] ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.070     ; 3.392      ;
; -1.625 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a26~porta_address_reg7  ; nios_sys_cpu_0:cpu_0|av_ld_byte3_data[2] ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.070     ; 3.392      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'altpll_0|sd1|pll|clk[0]'                                                                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                        ; To Node                                                  ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 3.472 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; usbFIFOCtrl:usbfifoctrl_0|reg_ep_address[1]              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.009     ; 1.967      ;
; 3.472 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; usbFIFOCtrl:usbfifoctrl_0|reg_ep_address[0]              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.009     ; 1.967      ;
; 3.478 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; usbFIFOCtrl:usbfifoctrl_0|reg_ep_address[1]              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.009     ; 1.961      ;
; 3.478 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; usbFIFOCtrl:usbfifoctrl_0|reg_ep_address[0]              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.009     ; 1.961      ;
; 3.526 ; altera_merlin_width_adapter:width_adapter|use_reg                                                                                                ; usbFIFOCtrl:usbfifoctrl_0|reg_ep_address[1]              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.007     ; 1.915      ;
; 3.526 ; altera_merlin_width_adapter:width_adapter|use_reg                                                                                                ; usbFIFOCtrl:usbfifoctrl_0|reg_ep_address[0]              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.007     ; 1.915      ;
; 3.557 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                ; usbFIFOCtrl:usbfifoctrl_0|reg_ep_address[1]              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.009     ; 1.882      ;
; 3.557 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                ; usbFIFOCtrl:usbfifoctrl_0|reg_ep_address[0]              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.009     ; 1.882      ;
; 3.559 ; altera_merlin_width_adapter:width_adapter|use_reg                                                                                                ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[14]               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.004      ; 1.893      ;
; 3.559 ; altera_merlin_width_adapter:width_adapter|use_reg                                                                                                ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[15]               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.004      ; 1.893      ;
; 3.559 ; altera_merlin_width_adapter:width_adapter|use_reg                                                                                                ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[7]                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.004      ; 1.893      ;
; 3.559 ; altera_merlin_width_adapter:width_adapter|use_reg                                                                                                ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[12]               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.004      ; 1.893      ;
; 3.559 ; altera_merlin_width_adapter:width_adapter|use_reg                                                                                                ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[11]               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.004      ; 1.893      ;
; 3.559 ; altera_merlin_width_adapter:width_adapter|use_reg                                                                                                ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[10]               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.004      ; 1.893      ;
; 3.559 ; altera_merlin_width_adapter:width_adapter|use_reg                                                                                                ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[8]                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.004      ; 1.893      ;
; 3.559 ; altera_merlin_width_adapter:width_adapter|use_reg                                                                                                ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[6]                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.004      ; 1.893      ;
; 3.559 ; altera_merlin_width_adapter:width_adapter|use_reg                                                                                                ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[5]                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.004      ; 1.893      ;
; 3.559 ; altera_merlin_width_adapter:width_adapter|use_reg                                                                                                ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[2]                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.004      ; 1.893      ;
; 3.559 ; altera_merlin_width_adapter:width_adapter|use_reg                                                                                                ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[1]                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.004      ; 1.893      ;
; 3.559 ; altera_merlin_width_adapter:width_adapter|use_reg                                                                                                ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[0]                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.004      ; 1.893      ;
; 3.561 ; altera_merlin_width_adapter:width_adapter|use_reg                                                                                                ; altera_merlin_width_adapter:width_adapter|data_reg[2]    ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.003      ; 1.890      ;
; 3.561 ; altera_merlin_width_adapter:width_adapter|use_reg                                                                                                ; altera_merlin_width_adapter:width_adapter|data_reg[14]   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.003      ; 1.890      ;
; 3.561 ; altera_merlin_width_adapter:width_adapter|use_reg                                                                                                ; altera_merlin_width_adapter:width_adapter|data_reg[15]   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.003      ; 1.890      ;
; 3.561 ; altera_merlin_width_adapter:width_adapter|use_reg                                                                                                ; altera_merlin_width_adapter:width_adapter|data_reg[7]    ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.003      ; 1.890      ;
; 3.561 ; altera_merlin_width_adapter:width_adapter|use_reg                                                                                                ; altera_merlin_width_adapter:width_adapter|data_reg[13]   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.003      ; 1.890      ;
; 3.561 ; altera_merlin_width_adapter:width_adapter|use_reg                                                                                                ; altera_merlin_width_adapter:width_adapter|data_reg[12]   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.003      ; 1.890      ;
; 3.561 ; altera_merlin_width_adapter:width_adapter|use_reg                                                                                                ; altera_merlin_width_adapter:width_adapter|data_reg[11]   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.003      ; 1.890      ;
; 3.561 ; altera_merlin_width_adapter:width_adapter|use_reg                                                                                                ; altera_merlin_width_adapter:width_adapter|data_reg[10]   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.003      ; 1.890      ;
; 3.561 ; altera_merlin_width_adapter:width_adapter|use_reg                                                                                                ; altera_merlin_width_adapter:width_adapter|data_reg[8]    ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.003      ; 1.890      ;
; 3.561 ; altera_merlin_width_adapter:width_adapter|use_reg                                                                                                ; altera_merlin_width_adapter:width_adapter|data_reg[5]    ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.003      ; 1.890      ;
; 3.561 ; altera_merlin_width_adapter:width_adapter|use_reg                                                                                                ; altera_merlin_width_adapter:width_adapter|data_reg[4]    ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.003      ; 1.890      ;
; 3.571 ; altera_merlin_width_adapter:width_adapter|use_reg~_Duplicate_3                                                                                   ; usbFIFOCtrl:usbfifoctrl_0|reg_ep_address[1]              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.006     ; 1.871      ;
; 3.571 ; altera_merlin_width_adapter:width_adapter|use_reg~_Duplicate_3                                                                                   ; usbFIFOCtrl:usbfifoctrl_0|reg_ep_address[0]              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.006     ; 1.871      ;
; 3.573 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                    ; usbFIFOCtrl:usbfifoctrl_0|reg_ep_address[1]              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.007     ; 1.868      ;
; 3.573 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                    ; usbFIFOCtrl:usbfifoctrl_0|reg_ep_address[0]              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.007     ; 1.868      ;
; 3.606 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                    ; usbFIFOCtrl:usbfifoctrl_0|reg_ep_address[1]              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.009     ; 1.833      ;
; 3.606 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                    ; usbFIFOCtrl:usbfifoctrl_0|reg_ep_address[0]              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.009     ; 1.833      ;
; 3.613 ; usbFIFOCtrl:usbfifoctrl_0|reg_commit                                                                                                             ; usbFIFOCtrl:usbfifoctrl_0|reg_ep_address[1]              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.013     ; 1.822      ;
; 3.613 ; usbFIFOCtrl:usbfifoctrl_0|reg_commit                                                                                                             ; usbFIFOCtrl:usbfifoctrl_0|reg_ep_address[0]              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.013     ; 1.822      ;
; 3.614 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                    ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[14]               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.004      ; 1.838      ;
; 3.614 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                    ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[15]               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.004      ; 1.838      ;
; 3.614 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                    ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[7]                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.004      ; 1.838      ;
; 3.614 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                    ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[12]               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.004      ; 1.838      ;
; 3.614 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                    ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[11]               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.004      ; 1.838      ;
; 3.614 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                    ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[10]               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.004      ; 1.838      ;
; 3.614 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                    ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[8]                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.004      ; 1.838      ;
; 3.614 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                    ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[6]                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.004      ; 1.838      ;
; 3.614 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                    ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[5]                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.004      ; 1.838      ;
; 3.614 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                    ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[2]                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.004      ; 1.838      ;
; 3.614 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                    ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[1]                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.004      ; 1.838      ;
; 3.614 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                    ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[0]                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.004      ; 1.838      ;
; 3.641 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                    ; altera_merlin_width_adapter:width_adapter|data_reg[2]    ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.003      ; 1.810      ;
; 3.641 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                    ; altera_merlin_width_adapter:width_adapter|data_reg[14]   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.003      ; 1.810      ;
; 3.641 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                    ; altera_merlin_width_adapter:width_adapter|data_reg[15]   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.003      ; 1.810      ;
; 3.641 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                    ; altera_merlin_width_adapter:width_adapter|data_reg[7]    ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.003      ; 1.810      ;
; 3.641 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                    ; altera_merlin_width_adapter:width_adapter|data_reg[13]   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.003      ; 1.810      ;
; 3.641 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                    ; altera_merlin_width_adapter:width_adapter|data_reg[12]   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.003      ; 1.810      ;
; 3.641 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                    ; altera_merlin_width_adapter:width_adapter|data_reg[11]   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.003      ; 1.810      ;
; 3.641 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                    ; altera_merlin_width_adapter:width_adapter|data_reg[10]   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.003      ; 1.810      ;
; 3.641 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                    ; altera_merlin_width_adapter:width_adapter|data_reg[8]    ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.003      ; 1.810      ;
; 3.641 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                    ; altera_merlin_width_adapter:width_adapter|data_reg[5]    ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.003      ; 1.810      ;
; 3.641 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                    ; altera_merlin_width_adapter:width_adapter|data_reg[4]    ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.003      ; 1.810      ;
; 3.641 ; usbFIFOCtrl:usbfifoctrl_0|state.IDLE                                                                                                             ; usbFIFOCtrl:usbfifoctrl_0|reg_ep_address[1]              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.013     ; 1.794      ;
; 3.641 ; usbFIFOCtrl:usbfifoctrl_0|state.IDLE                                                                                                             ; usbFIFOCtrl:usbfifoctrl_0|reg_ep_address[0]              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.013     ; 1.794      ;
; 3.644 ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|wait_latency_counter[0]                                                   ; usbFIFOCtrl:usbfifoctrl_0|reg_ep_address[1]              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.007     ; 1.797      ;
; 3.644 ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|wait_latency_counter[0]                                                   ; usbFIFOCtrl:usbfifoctrl_0|reg_ep_address[0]              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.007     ; 1.797      ;
; 3.651 ; usbFIFOCtrl:usbfifoctrl_0|state.PKTEND                                                                                                           ; usbFIFOCtrl:usbfifoctrl_0|reg_ep_address[1]              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.013     ; 1.784      ;
; 3.651 ; usbFIFOCtrl:usbfifoctrl_0|state.PKTEND                                                                                                           ; usbFIFOCtrl:usbfifoctrl_0|reg_ep_address[0]              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.013     ; 1.784      ;
; 3.654 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; altera_merlin_width_adapter:width_adapter|data_reg[2]    ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.001      ; 1.795      ;
; 3.654 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; altera_merlin_width_adapter:width_adapter|data_reg[14]   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.001      ; 1.795      ;
; 3.654 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; altera_merlin_width_adapter:width_adapter|data_reg[15]   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.001      ; 1.795      ;
; 3.654 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; altera_merlin_width_adapter:width_adapter|data_reg[7]    ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.001      ; 1.795      ;
; 3.654 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; altera_merlin_width_adapter:width_adapter|data_reg[13]   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.001      ; 1.795      ;
; 3.654 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; altera_merlin_width_adapter:width_adapter|data_reg[12]   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.001      ; 1.795      ;
; 3.654 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; altera_merlin_width_adapter:width_adapter|data_reg[11]   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.001      ; 1.795      ;
; 3.654 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; altera_merlin_width_adapter:width_adapter|data_reg[10]   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.001      ; 1.795      ;
; 3.654 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; altera_merlin_width_adapter:width_adapter|data_reg[8]    ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.001      ; 1.795      ;
; 3.654 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; altera_merlin_width_adapter:width_adapter|data_reg[5]    ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.001      ; 1.795      ;
; 3.654 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; altera_merlin_width_adapter:width_adapter|data_reg[4]    ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.001      ; 1.795      ;
; 3.660 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; altera_merlin_width_adapter:width_adapter|data_reg[2]    ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.001      ; 1.789      ;
; 3.660 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; altera_merlin_width_adapter:width_adapter|data_reg[14]   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.001      ; 1.789      ;
; 3.660 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; altera_merlin_width_adapter:width_adapter|data_reg[15]   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.001      ; 1.789      ;
; 3.660 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; altera_merlin_width_adapter:width_adapter|data_reg[7]    ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.001      ; 1.789      ;
; 3.660 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; altera_merlin_width_adapter:width_adapter|data_reg[13]   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.001      ; 1.789      ;
; 3.660 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; altera_merlin_width_adapter:width_adapter|data_reg[12]   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.001      ; 1.789      ;
; 3.660 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; altera_merlin_width_adapter:width_adapter|data_reg[11]   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.001      ; 1.789      ;
; 3.660 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; altera_merlin_width_adapter:width_adapter|data_reg[10]   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.001      ; 1.789      ;
; 3.660 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; altera_merlin_width_adapter:width_adapter|data_reg[8]    ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.001      ; 1.789      ;
; 3.660 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; altera_merlin_width_adapter:width_adapter|data_reg[5]    ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.001      ; 1.789      ;
; 3.660 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; altera_merlin_width_adapter:width_adapter|data_reg[4]    ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.001      ; 1.789      ;
; 3.661 ; altera_merlin_width_adapter:width_adapter|use_reg                                                                                                ; altera_merlin_width_adapter:width_adapter|address_reg[2] ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.001     ; 1.786      ;
; 3.662 ; altera_merlin_width_adapter:width_adapter|use_reg                                                                                                ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[13]               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.007      ; 1.793      ;
; 3.662 ; altera_merlin_width_adapter:width_adapter|use_reg                                                                                                ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[9]                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.007      ; 1.793      ;
; 3.662 ; altera_merlin_width_adapter:width_adapter|use_reg                                                                                                ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[4]                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.007      ; 1.793      ;
; 3.662 ; altera_merlin_width_adapter:width_adapter|use_reg                                                                                                ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[3]                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.007      ; 1.793      ;
; 3.664 ; altera_merlin_width_adapter:width_adapter|byteen_reg[1]                                                                                          ; usbFIFOCtrl:usbfifoctrl_0|reg_ep_address[1]              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.007     ; 1.777      ;
; 3.664 ; altera_merlin_width_adapter:width_adapter|byteen_reg[1]                                                                                          ; usbFIFOCtrl:usbfifoctrl_0|reg_ep_address[0]              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.007     ; 1.777      ;
; 3.666 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[14]               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.002      ; 1.784      ;
; 3.666 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[15]               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.002      ; 1.784      ;
; 3.666 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[7]                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.002      ; 1.784      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'altpll_1|sd1|pll|clk[0]'                                                                                                                                                                         ;
+-------+------------------------------------------------------------+---------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                           ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+---------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 7.385 ; NDimReg:ndimreg|NDim0[1]                                   ; distancecore:distancecore_1|CustomReader:c_0|Q[0] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.012     ; 3.051      ;
; 7.385 ; NDimReg:ndimreg|NDim0[1]                                   ; distancecore:distancecore_1|CustomReader:c_0|Q[6] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.012     ; 3.051      ;
; 7.385 ; NDimReg:ndimreg|NDim0[1]                                   ; distancecore:distancecore_1|CustomReader:c_0|Q[8] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.012     ; 3.051      ;
; 7.385 ; NDimReg:ndimreg|NDim0[1]                                   ; distancecore:distancecore_1|CustomReader:c_0|Q[9] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.012     ; 3.051      ;
; 7.398 ; NDimReg:ndimreg|NDim0[0]                                   ; distancecore:distancecore_1|CustomReader:c_0|Q[0] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.012     ; 3.038      ;
; 7.398 ; NDimReg:ndimreg|NDim0[0]                                   ; distancecore:distancecore_1|CustomReader:c_0|Q[6] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.012     ; 3.038      ;
; 7.398 ; NDimReg:ndimreg|NDim0[0]                                   ; distancecore:distancecore_1|CustomReader:c_0|Q[8] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.012     ; 3.038      ;
; 7.398 ; NDimReg:ndimreg|NDim0[0]                                   ; distancecore:distancecore_1|CustomReader:c_0|Q[9] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.012     ; 3.038      ;
; 7.400 ; distancecore:distancecore_1|CustomReader:c_0|NDimCount[11] ; distancecore:distancecore_1|CustomReader:c_0|Q[0] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.020     ; 3.028      ;
; 7.400 ; distancecore:distancecore_1|CustomReader:c_0|NDimCount[11] ; distancecore:distancecore_1|CustomReader:c_0|Q[6] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.020     ; 3.028      ;
; 7.400 ; distancecore:distancecore_1|CustomReader:c_0|NDimCount[11] ; distancecore:distancecore_1|CustomReader:c_0|Q[8] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.020     ; 3.028      ;
; 7.400 ; distancecore:distancecore_1|CustomReader:c_0|NDimCount[11] ; distancecore:distancecore_1|CustomReader:c_0|Q[9] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.020     ; 3.028      ;
; 7.414 ; distancecore:distancecore_1|CustomReader:c_0|NDimCount[14] ; distancecore:distancecore_1|CustomReader:c_0|Q[0] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.020     ; 3.014      ;
; 7.414 ; distancecore:distancecore_1|CustomReader:c_0|NDimCount[14] ; distancecore:distancecore_1|CustomReader:c_0|Q[6] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.020     ; 3.014      ;
; 7.414 ; distancecore:distancecore_1|CustomReader:c_0|NDimCount[14] ; distancecore:distancecore_1|CustomReader:c_0|Q[8] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.020     ; 3.014      ;
; 7.414 ; distancecore:distancecore_1|CustomReader:c_0|NDimCount[14] ; distancecore:distancecore_1|CustomReader:c_0|Q[9] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.020     ; 3.014      ;
; 7.420 ; NDimReg:ndimreg|NDim0[1]                                   ; distancecore:distancecore_1|CustomReader:c_0|T[4] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.008     ; 3.020      ;
; 7.420 ; NDimReg:ndimreg|NDim0[1]                                   ; distancecore:distancecore_1|CustomReader:c_0|Q[5] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.008     ; 3.020      ;
; 7.420 ; NDimReg:ndimreg|NDim0[1]                                   ; distancecore:distancecore_1|CustomReader:c_0|T[5] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.008     ; 3.020      ;
; 7.420 ; NDimReg:ndimreg|NDim0[1]                                   ; distancecore:distancecore_1|CustomReader:c_0|Q[7] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.008     ; 3.020      ;
; 7.433 ; NDimReg:ndimreg|NDim0[0]                                   ; distancecore:distancecore_1|CustomReader:c_0|T[4] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.008     ; 3.007      ;
; 7.433 ; NDimReg:ndimreg|NDim0[0]                                   ; distancecore:distancecore_1|CustomReader:c_0|Q[5] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.008     ; 3.007      ;
; 7.433 ; NDimReg:ndimreg|NDim0[0]                                   ; distancecore:distancecore_1|CustomReader:c_0|T[5] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.008     ; 3.007      ;
; 7.433 ; NDimReg:ndimreg|NDim0[0]                                   ; distancecore:distancecore_1|CustomReader:c_0|Q[7] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.008     ; 3.007      ;
; 7.435 ; distancecore:distancecore_1|CustomReader:c_0|NDimCount[11] ; distancecore:distancecore_1|CustomReader:c_0|T[4] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.016     ; 2.997      ;
; 7.435 ; distancecore:distancecore_1|CustomReader:c_0|NDimCount[11] ; distancecore:distancecore_1|CustomReader:c_0|Q[5] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.016     ; 2.997      ;
; 7.435 ; distancecore:distancecore_1|CustomReader:c_0|NDimCount[11] ; distancecore:distancecore_1|CustomReader:c_0|T[5] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.016     ; 2.997      ;
; 7.435 ; distancecore:distancecore_1|CustomReader:c_0|NDimCount[11] ; distancecore:distancecore_1|CustomReader:c_0|Q[7] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.016     ; 2.997      ;
; 7.449 ; distancecore:distancecore_1|CustomReader:c_0|NDimCount[14] ; distancecore:distancecore_1|CustomReader:c_0|T[4] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.016     ; 2.983      ;
; 7.449 ; distancecore:distancecore_1|CustomReader:c_0|NDimCount[14] ; distancecore:distancecore_1|CustomReader:c_0|Q[5] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.016     ; 2.983      ;
; 7.449 ; distancecore:distancecore_1|CustomReader:c_0|NDimCount[14] ; distancecore:distancecore_1|CustomReader:c_0|T[5] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.016     ; 2.983      ;
; 7.449 ; distancecore:distancecore_1|CustomReader:c_0|NDimCount[14] ; distancecore:distancecore_1|CustomReader:c_0|Q[7] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.016     ; 2.983      ;
; 7.464 ; NDimReg:ndimreg|NDim0[1]                                   ; distancecore:distancecore_1|CustomReader:c_0|Q[1] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.000      ; 2.984      ;
; 7.464 ; NDimReg:ndimreg|NDim0[1]                                   ; distancecore:distancecore_1|CustomReader:c_0|T[7] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.000      ; 2.984      ;
; 7.464 ; NDimReg:ndimreg|NDim0[1]                                   ; distancecore:distancecore_1|CustomReader:c_0|T[8] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.000      ; 2.984      ;
; 7.472 ; NDimReg:ndimreg|NDim0[2]                                   ; distancecore:distancecore_1|CustomReader:c_0|Q[0] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.012     ; 2.964      ;
; 7.472 ; NDimReg:ndimreg|NDim0[2]                                   ; distancecore:distancecore_1|CustomReader:c_0|Q[6] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.012     ; 2.964      ;
; 7.472 ; NDimReg:ndimreg|NDim0[2]                                   ; distancecore:distancecore_1|CustomReader:c_0|Q[8] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.012     ; 2.964      ;
; 7.472 ; NDimReg:ndimreg|NDim0[2]                                   ; distancecore:distancecore_1|CustomReader:c_0|Q[9] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.012     ; 2.964      ;
; 7.477 ; KnnWrapper:knnclasscore|knnclass:c0|DropDist:c6|DropOut[1] ; distancecore:distancecore_1|CustomReader:c_0|Q[0] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.005     ; 2.966      ;
; 7.477 ; KnnWrapper:knnclasscore|knnclass:c0|DropDist:c6|DropOut[1] ; distancecore:distancecore_1|CustomReader:c_0|Q[6] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.005     ; 2.966      ;
; 7.477 ; KnnWrapper:knnclasscore|knnclass:c0|DropDist:c6|DropOut[1] ; distancecore:distancecore_1|CustomReader:c_0|Q[8] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.005     ; 2.966      ;
; 7.477 ; KnnWrapper:knnclasscore|knnclass:c0|DropDist:c6|DropOut[1] ; distancecore:distancecore_1|CustomReader:c_0|Q[9] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.005     ; 2.966      ;
; 7.477 ; NDimReg:ndimreg|NDim0[0]                                   ; distancecore:distancecore_1|CustomReader:c_0|Q[1] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.000      ; 2.971      ;
; 7.477 ; NDimReg:ndimreg|NDim0[0]                                   ; distancecore:distancecore_1|CustomReader:c_0|T[7] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.000      ; 2.971      ;
; 7.477 ; NDimReg:ndimreg|NDim0[0]                                   ; distancecore:distancecore_1|CustomReader:c_0|T[8] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.000      ; 2.971      ;
; 7.478 ; distancecore:distancecore_1|CustomReader:c_0|NDimCount[12] ; distancecore:distancecore_1|CustomReader:c_0|Q[0] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.020     ; 2.950      ;
; 7.478 ; distancecore:distancecore_1|CustomReader:c_0|NDimCount[12] ; distancecore:distancecore_1|CustomReader:c_0|Q[6] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.020     ; 2.950      ;
; 7.478 ; distancecore:distancecore_1|CustomReader:c_0|NDimCount[12] ; distancecore:distancecore_1|CustomReader:c_0|Q[8] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.020     ; 2.950      ;
; 7.478 ; distancecore:distancecore_1|CustomReader:c_0|NDimCount[12] ; distancecore:distancecore_1|CustomReader:c_0|Q[9] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.020     ; 2.950      ;
; 7.479 ; distancecore:distancecore_1|CustomReader:c_0|NDimCount[11] ; distancecore:distancecore_1|CustomReader:c_0|Q[1] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.008     ; 2.961      ;
; 7.479 ; distancecore:distancecore_1|CustomReader:c_0|NDimCount[11] ; distancecore:distancecore_1|CustomReader:c_0|T[7] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.008     ; 2.961      ;
; 7.479 ; distancecore:distancecore_1|CustomReader:c_0|NDimCount[11] ; distancecore:distancecore_1|CustomReader:c_0|T[8] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.008     ; 2.961      ;
; 7.490 ; NDimReg:ndimreg|NDim0[3]                                   ; distancecore:distancecore_1|CustomReader:c_0|Q[0] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.012     ; 2.946      ;
; 7.490 ; NDimReg:ndimreg|NDim0[3]                                   ; distancecore:distancecore_1|CustomReader:c_0|Q[6] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.012     ; 2.946      ;
; 7.490 ; NDimReg:ndimreg|NDim0[3]                                   ; distancecore:distancecore_1|CustomReader:c_0|Q[8] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.012     ; 2.946      ;
; 7.490 ; NDimReg:ndimreg|NDim0[3]                                   ; distancecore:distancecore_1|CustomReader:c_0|Q[9] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.012     ; 2.946      ;
; 7.493 ; distancecore:distancecore_1|CustomReader:c_0|NDimCount[14] ; distancecore:distancecore_1|CustomReader:c_0|Q[1] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.008     ; 2.947      ;
; 7.493 ; distancecore:distancecore_1|CustomReader:c_0|NDimCount[14] ; distancecore:distancecore_1|CustomReader:c_0|T[7] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.008     ; 2.947      ;
; 7.493 ; distancecore:distancecore_1|CustomReader:c_0|NDimCount[14] ; distancecore:distancecore_1|CustomReader:c_0|T[8] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.008     ; 2.947      ;
; 7.507 ; NDimReg:ndimreg|NDim0[2]                                   ; distancecore:distancecore_1|CustomReader:c_0|T[4] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.008     ; 2.933      ;
; 7.507 ; NDimReg:ndimreg|NDim0[2]                                   ; distancecore:distancecore_1|CustomReader:c_0|Q[5] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.008     ; 2.933      ;
; 7.507 ; NDimReg:ndimreg|NDim0[2]                                   ; distancecore:distancecore_1|CustomReader:c_0|T[5] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.008     ; 2.933      ;
; 7.507 ; NDimReg:ndimreg|NDim0[2]                                   ; distancecore:distancecore_1|CustomReader:c_0|Q[7] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.008     ; 2.933      ;
; 7.512 ; KnnWrapper:knnclasscore|knnclass:c0|DropDist:c6|DropOut[1] ; distancecore:distancecore_1|CustomReader:c_0|T[4] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.001     ; 2.935      ;
; 7.512 ; KnnWrapper:knnclasscore|knnclass:c0|DropDist:c6|DropOut[1] ; distancecore:distancecore_1|CustomReader:c_0|Q[5] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.001     ; 2.935      ;
; 7.512 ; KnnWrapper:knnclasscore|knnclass:c0|DropDist:c6|DropOut[1] ; distancecore:distancecore_1|CustomReader:c_0|T[5] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.001     ; 2.935      ;
; 7.512 ; KnnWrapper:knnclasscore|knnclass:c0|DropDist:c6|DropOut[1] ; distancecore:distancecore_1|CustomReader:c_0|Q[7] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.001     ; 2.935      ;
; 7.513 ; distancecore:distancecore_1|CustomReader:c_0|NDimCount[12] ; distancecore:distancecore_1|CustomReader:c_0|T[4] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.016     ; 2.919      ;
; 7.513 ; distancecore:distancecore_1|CustomReader:c_0|NDimCount[12] ; distancecore:distancecore_1|CustomReader:c_0|Q[5] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.016     ; 2.919      ;
; 7.513 ; distancecore:distancecore_1|CustomReader:c_0|NDimCount[12] ; distancecore:distancecore_1|CustomReader:c_0|T[5] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.016     ; 2.919      ;
; 7.513 ; distancecore:distancecore_1|CustomReader:c_0|NDimCount[12] ; distancecore:distancecore_1|CustomReader:c_0|Q[7] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.016     ; 2.919      ;
; 7.517 ; distancecore:distancecore_1|CustomReader:c_0|NDimCount[15] ; distancecore:distancecore_1|CustomReader:c_0|Q[0] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.020     ; 2.911      ;
; 7.517 ; distancecore:distancecore_1|CustomReader:c_0|NDimCount[15] ; distancecore:distancecore_1|CustomReader:c_0|Q[6] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.020     ; 2.911      ;
; 7.517 ; distancecore:distancecore_1|CustomReader:c_0|NDimCount[15] ; distancecore:distancecore_1|CustomReader:c_0|Q[8] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.020     ; 2.911      ;
; 7.517 ; distancecore:distancecore_1|CustomReader:c_0|NDimCount[15] ; distancecore:distancecore_1|CustomReader:c_0|Q[9] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.020     ; 2.911      ;
; 7.525 ; NDimReg:ndimreg|NDim0[3]                                   ; distancecore:distancecore_1|CustomReader:c_0|T[4] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.008     ; 2.915      ;
; 7.525 ; NDimReg:ndimreg|NDim0[3]                                   ; distancecore:distancecore_1|CustomReader:c_0|Q[5] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.008     ; 2.915      ;
; 7.525 ; NDimReg:ndimreg|NDim0[3]                                   ; distancecore:distancecore_1|CustomReader:c_0|T[5] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.008     ; 2.915      ;
; 7.525 ; NDimReg:ndimreg|NDim0[3]                                   ; distancecore:distancecore_1|CustomReader:c_0|Q[7] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.008     ; 2.915      ;
; 7.526 ; distancecore:distancecore_1|CustomReader:c_0|NDimCount[13] ; distancecore:distancecore_1|CustomReader:c_0|Q[0] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.020     ; 2.902      ;
; 7.526 ; distancecore:distancecore_1|CustomReader:c_0|NDimCount[13] ; distancecore:distancecore_1|CustomReader:c_0|Q[6] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.020     ; 2.902      ;
; 7.526 ; distancecore:distancecore_1|CustomReader:c_0|NDimCount[13] ; distancecore:distancecore_1|CustomReader:c_0|Q[8] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.020     ; 2.902      ;
; 7.526 ; distancecore:distancecore_1|CustomReader:c_0|NDimCount[13] ; distancecore:distancecore_1|CustomReader:c_0|Q[9] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.020     ; 2.902      ;
; 7.542 ; NDimReg:ndimreg|NDim0[1]                                   ; distancecore:distancecore_1|CustomReader:c_0|T[1] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.007     ; 2.899      ;
; 7.542 ; NDimReg:ndimreg|NDim0[1]                                   ; distancecore:distancecore_1|CustomReader:c_0|Q[2] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.007     ; 2.899      ;
; 7.542 ; NDimReg:ndimreg|NDim0[1]                                   ; distancecore:distancecore_1|CustomReader:c_0|T[2] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.007     ; 2.899      ;
; 7.542 ; NDimReg:ndimreg|NDim0[1]                                   ; distancecore:distancecore_1|CustomReader:c_0|T[3] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.007     ; 2.899      ;
; 7.542 ; NDimReg:ndimreg|NDim0[1]                                   ; distancecore:distancecore_1|CustomReader:c_0|Q[3] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.007     ; 2.899      ;
; 7.542 ; NDimReg:ndimreg|NDim0[4]                                   ; distancecore:distancecore_1|CustomReader:c_0|Q[0] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.012     ; 2.894      ;
; 7.542 ; NDimReg:ndimreg|NDim0[4]                                   ; distancecore:distancecore_1|CustomReader:c_0|Q[6] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.012     ; 2.894      ;
; 7.542 ; NDimReg:ndimreg|NDim0[4]                                   ; distancecore:distancecore_1|CustomReader:c_0|Q[8] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.012     ; 2.894      ;
; 7.542 ; NDimReg:ndimreg|NDim0[4]                                   ; distancecore:distancecore_1|CustomReader:c_0|Q[9] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.012     ; 2.894      ;
; 7.551 ; NDimReg:ndimreg|NDim0[2]                                   ; distancecore:distancecore_1|CustomReader:c_0|Q[1] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.000      ; 2.897      ;
; 7.551 ; NDimReg:ndimreg|NDim0[2]                                   ; distancecore:distancecore_1|CustomReader:c_0|T[7] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.000      ; 2.897      ;
; 7.551 ; NDimReg:ndimreg|NDim0[2]                                   ; distancecore:distancecore_1|CustomReader:c_0|T[8] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.000      ; 2.897      ;
; 7.552 ; distancecore:distancecore_1|CustomReader:c_0|NDimCount[15] ; distancecore:distancecore_1|CustomReader:c_0|T[4] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.016     ; 2.880      ;
; 7.552 ; distancecore:distancecore_1|CustomReader:c_0|NDimCount[15] ; distancecore:distancecore_1|CustomReader:c_0|Q[5] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.016     ; 2.880      ;
; 7.552 ; distancecore:distancecore_1|CustomReader:c_0|NDimCount[15] ; distancecore:distancecore_1|CustomReader:c_0|T[5] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.016     ; 2.880      ;
; 7.552 ; distancecore:distancecore_1|CustomReader:c_0|NDimCount[15] ; distancecore:distancecore_1|CustomReader:c_0|Q[7] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.016     ; 2.880      ;
+-------+------------------------------------------------------------+---------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'altpll_0|sd1|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                            ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                        ; To Node                                                                                                                       ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 0.215 ; altera_merlin_width_adapter:width_adapter|use_reg                                                                                                ; altera_merlin_width_adapter:width_adapter|use_reg                                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|wait_latency_counter[0]                                                   ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|wait_latency_counter[0]                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_merlin_width_adapter:width_adapter|count[0]                                                                                               ; altera_merlin_width_adapter:width_adapter|count[0]                                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][19]                                 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][19]              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_merlin_width_adapter:width_adapter|address_reg[1]                                                                                         ; altera_merlin_width_adapter:width_adapter|address_reg[1]                                                                      ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                     ; altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]                                 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                              ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]           ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                              ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]           ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                               ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; usbFIFOCtrl:usbfifoctrl_0|reg_commit                                                                                                             ; usbFIFOCtrl:usbfifoctrl_0|reg_commit                                                                                          ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; usbFIFOCtrl:usbfifoctrl_0|state.W0                                                                                                               ; usbFIFOCtrl:usbfifoctrl_0|state.W0                                                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; usbFIFOCtrl:usbfifoctrl_0|state.R0                                                                                                               ; usbFIFOCtrl:usbfifoctrl_0|state.R0                                                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                               ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_merlin_width_adapter:width_adapter_001|data_reg[15]                                                                                       ; altera_merlin_width_adapter:width_adapter_001|data_reg[15]                                                                    ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_merlin_width_adapter:width_adapter_001|data_reg[7]                                                                                        ; altera_merlin_width_adapter:width_adapter_001|data_reg[7]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                               ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                               ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                               ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                               ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_merlin_width_adapter:width_adapter_001|data_reg[14]                                                                                       ; altera_merlin_width_adapter:width_adapter_001|data_reg[14]                                                                    ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_merlin_width_adapter:width_adapter_001|data_reg[13]                                                                                       ; altera_merlin_width_adapter:width_adapter_001|data_reg[13]                                                                    ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_merlin_width_adapter:width_adapter_001|data_reg[12]                                                                                       ; altera_merlin_width_adapter:width_adapter_001|data_reg[12]                                                                    ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_merlin_width_adapter:width_adapter_001|data_reg[11]                                                                                       ; altera_merlin_width_adapter:width_adapter_001|data_reg[11]                                                                    ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_merlin_width_adapter:width_adapter_001|data_reg[10]                                                                                       ; altera_merlin_width_adapter:width_adapter_001|data_reg[10]                                                                    ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_merlin_width_adapter:width_adapter_001|data_reg[9]                                                                                        ; altera_merlin_width_adapter:width_adapter_001|data_reg[9]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_merlin_width_adapter:width_adapter_001|data_reg[8]                                                                                        ; altera_merlin_width_adapter:width_adapter_001|data_reg[8]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_merlin_width_adapter:width_adapter_001|data_reg[6]                                                                                        ; altera_merlin_width_adapter:width_adapter_001|data_reg[6]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_merlin_width_adapter:width_adapter_001|data_reg[5]                                                                                        ; altera_merlin_width_adapter:width_adapter_001|data_reg[5]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_merlin_width_adapter:width_adapter_001|data_reg[4]                                                                                        ; altera_merlin_width_adapter:width_adapter_001|data_reg[4]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_merlin_width_adapter:width_adapter_001|data_reg[3]                                                                                        ; altera_merlin_width_adapter:width_adapter_001|data_reg[3]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_merlin_width_adapter:width_adapter_001|data_reg[2]                                                                                        ; altera_merlin_width_adapter:width_adapter_001|data_reg[2]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_merlin_width_adapter:width_adapter_001|data_reg[1]                                                                                        ; altera_merlin_width_adapter:width_adapter_001|data_reg[1]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_merlin_width_adapter:width_adapter_001|data_reg[0]                                                                                        ; altera_merlin_width_adapter:width_adapter_001|data_reg[0]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.237 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                     ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; altera_merlin_width_adapter:width_adapter_001|data_reg[10]                                                                                       ; altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.389      ;
; 0.239 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                     ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.241 ; usbFIFOCtrl:usbfifoctrl_0|readdata[1]                                                                                                            ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[1]                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.243 ; altera_merlin_width_adapter:width_adapter_001|data_reg[11]                                                                                       ; altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.255 ; usbFIFOCtrl:usbfifoctrl_0|reg_read                                                                                                               ; usbFIFOCtrl:usbfifoctrl_0|state.PKTEND                                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.407      ;
; 0.256 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.408      ;
; 0.275 ; altera_merlin_width_adapter:width_adapter|use_reg                                                                                                ; altera_merlin_width_adapter:width_adapter|byteen_reg[1]                                                                       ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.427      ;
; 0.277 ; altera_merlin_width_adapter:width_adapter|use_reg                                                                                                ; altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                       ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.429      ;
; 0.278 ; altera_merlin_width_adapter:width_adapter|use_reg                                                                                                ; altera_merlin_width_adapter:width_adapter|data_reg[9]                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.430      ;
; 0.287 ; usbFIFOCtrl:usbfifoctrl_0|reg_data_in[9]                                                                                                         ; usbFIFOCtrl:usbfifoctrl_0|readdata[9]                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.439      ;
; 0.306 ; usbFIFOCtrl:usbfifoctrl_0|readdata[5]                                                                                                            ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[5]                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.001      ; 0.459      ;
; 0.312 ; usbFIFOCtrl:usbfifoctrl_0|reg_write                                                                                                              ; usbFIFOCtrl:usbfifoctrl_0|state.W1                                                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.464      ;
; 0.314 ; usbFIFOCtrl:usbfifoctrl_0|readdata[10]                                                                                                           ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[10]                                    ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.003      ; 0.469      ;
; 0.315 ; usbFIFOCtrl:usbfifoctrl_0|readdata[2]                                                                                                            ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[2]                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.004      ; 0.471      ;
; 0.316 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                    ; altera_merlin_width_adapter:width_adapter|data_reg[7]                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.468      ;
; 0.318 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                    ; altera_merlin_width_adapter:width_adapter|data_reg[14]                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.001     ; 0.469      ;
; 0.319 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                    ; altera_merlin_width_adapter:width_adapter|data_reg[13]                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.001     ; 0.470      ;
; 0.323 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                    ; altera_merlin_width_adapter:width_adapter|data_reg[4]                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.001      ; 0.476      ;
; 0.325 ; usbFIFOCtrl:usbfifoctrl_0|readdata[8]                                                                                                            ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[8]                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.001      ; 0.478      ;
; 0.328 ; usbFIFOCtrl:usbfifoctrl_0|state.IDLE                                                                                                             ; usbFIFOCtrl:usbfifoctrl_0|state.R0                                                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.004      ; 0.484      ;
; 0.329 ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[5]                                                        ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.004      ; 0.485      ;
; 0.340 ; usbFIFOCtrl:usbfifoctrl_0|reg_commit                                                                                                             ; usbFIFOCtrl:usbfifoctrl_0|state.PKTEND                                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.492      ;
; 0.355 ; altera_merlin_width_adapter:width_adapter_001|data_reg[12]                                                                                       ; altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.507      ;
; 0.356 ; altera_merlin_width_adapter:width_adapter_001|data_reg[6]                                                                                        ; altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.508      ;
; 0.356 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                    ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.508      ;
; 0.357 ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[14]                                                       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.509      ;
; 0.358 ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[0]                                                        ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.359 ; usbFIFOCtrl:usbfifoctrl_0|reg_data_in[1]                                                                                                         ; usbFIFOCtrl:usbfifoctrl_0|readdata[1]                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; altera_merlin_width_adapter:width_adapter_001|data_reg[3]                                                                                        ; altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; altera_merlin_width_adapter:width_adapter_001|data_reg[0]                                                                                        ; altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[9]                                                        ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[8]                                                        ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[2]                                                        ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.511      ;
; 0.360 ; altera_merlin_width_adapter:width_adapter_001|data_reg[1]                                                                                        ; altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[15]                                                       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[6]                                                        ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.361 ; altera_merlin_width_adapter:width_adapter_001|data_reg[8]                                                                                        ; altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; altera_merlin_width_adapter:width_adapter_001|data_reg[4]                                                                                        ; altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.362 ; altera_merlin_width_adapter:width_adapter_001|data_reg[15]                                                                                       ; altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.514      ;
; 0.363 ; usbFIFOCtrl:usbfifoctrl_0|reg_data_in[6]                                                                                                         ; usbFIFOCtrl:usbfifoctrl_0|readdata[6]                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; usbFIFOCtrl:usbfifoctrl_0|reg_data_in[4]                                                                                                         ; usbFIFOCtrl:usbfifoctrl_0|readdata[4]                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; altera_merlin_width_adapter:width_adapter_001|data_reg[9]                                                                                        ; altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[11]                                                       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.515      ;
; 0.364 ; usbFIFOCtrl:usbfifoctrl_0|reg_data_in[13]                                                                                                        ; usbFIFOCtrl:usbfifoctrl_0|readdata[13]                                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.516      ;
; 0.364 ; usbFIFOCtrl:usbfifoctrl_0|reg_data_in[10]                                                                                                        ; usbFIFOCtrl:usbfifoctrl_0|readdata[10]                                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.516      ;
; 0.365 ; altera_merlin_width_adapter:width_adapter_001|data_reg[7]                                                                                        ; altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.517      ;
; 0.368 ; altera_merlin_width_adapter:width_adapter_001|data_reg[5]                                                                                        ; altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.520      ;
; 0.369 ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[3]                                                        ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.521      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'altpll_0|sd1|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                           ; To Node                                                                                                                                             ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 0.215 ; nios_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_sys_jtag_uart_0_alt_jtag_atlantic|rvalid0                                                   ; nios_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_sys_jtag_uart_0_alt_jtag_atlantic|rvalid0                                                   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                            ; altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                             ; altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]                                             ; altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_merlin_slave_translator:dma_control_port_slave_translator|wait_latency_counter[1]                                                            ; altera_merlin_slave_translator:dma_control_port_slave_translator|wait_latency_counter[1]                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|nios_sys_sdram_controller_input_efifo_module:the_nios_sys_sdram_controller_input_efifo_module|wr_address ; nios_sys_sdram_controller:sdram_controller|nios_sys_sdram_controller_input_efifo_module:the_nios_sys_sdram_controller_input_efifo_module|wr_address ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]                                            ; altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_dma:dma|writelength_eq_0                                                                                                                   ; nios_sys_dma:dma|writelength_eq_0                                                                                                                   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|i_next.000                                                                                               ; nios_sys_sdram_controller:sdram_controller|i_next.000                                                                                               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|i_count[0]                                                                                               ; nios_sys_sdram_controller:sdram_controller|i_count[0]                                                                                               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|i_count[3]                                                                                               ; nios_sys_sdram_controller:sdram_controller|i_count[3]                                                                                               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|i_refs[0]                                                                                                ; nios_sys_sdram_controller:sdram_controller|i_refs[0]                                                                                                ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|i_refs[1]                                                                                                ; nios_sys_sdram_controller:sdram_controller|i_refs[1]                                                                                                ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|i_refs[2]                                                                                                ; nios_sys_sdram_controller:sdram_controller|i_refs[2]                                                                                                ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|i_next.111                                                                                               ; nios_sys_sdram_controller:sdram_controller|i_next.111                                                                                               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|i_count[1]                                                                                               ; nios_sys_sdram_controller:sdram_controller|i_count[1]                                                                                               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|i_count[2]                                                                                               ; nios_sys_sdram_controller:sdram_controller|i_count[2]                                                                                               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|i_state.000                                                                                              ; nios_sys_sdram_controller:sdram_controller|i_state.000                                                                                              ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|i_next.101                                                                                               ; nios_sys_sdram_controller:sdram_controller|i_next.101                                                                                               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|i_state.101                                                                                              ; nios_sys_sdram_controller:sdram_controller|i_state.101                                                                                              ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|init_done                                                                                                ; nios_sys_sdram_controller:sdram_controller|init_done                                                                                                ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|active_rnw                                                                                               ; nios_sys_sdram_controller:sdram_controller|active_rnw                                                                                               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|m_next.000001000                                                                                         ; nios_sys_sdram_controller:sdram_controller|m_next.000001000                                                                                         ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|m_count[2]                                                                                               ; nios_sys_sdram_controller:sdram_controller|m_count[2]                                                                                               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|m_count[0]                                                                                               ; nios_sys_sdram_controller:sdram_controller|m_count[0]                                                                                               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|m_count[3]                                                                                               ; nios_sys_sdram_controller:sdram_controller|m_count[3]                                                                                               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|m_state.000000001                                                                                        ; nios_sys_sdram_controller:sdram_controller|m_state.000000001                                                                                        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|m_next.010000000                                                                                         ; nios_sys_sdram_controller:sdram_controller|m_next.010000000                                                                                         ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|ack_refresh_request                                                                                      ; nios_sys_sdram_controller:sdram_controller|ack_refresh_request                                                                                      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|refresh_request                                                                                          ; nios_sys_sdram_controller:sdram_controller|refresh_request                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|m_next.000010000                                                                                         ; nios_sys_sdram_controller:sdram_controller|m_next.000010000                                                                                         ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|active_addr[17]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_addr[17]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|active_addr[18]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_addr[18]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|active_addr[16]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_addr[16]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|active_addr[15]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_addr[15]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|active_addr[21]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_addr[21]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|active_cs_n                                                                                              ; nios_sys_sdram_controller:sdram_controller|active_cs_n                                                                                              ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|active_addr[19]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_addr[19]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|active_addr[20]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_addr[20]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|nios_sys_sdram_controller_input_efifo_module:the_nios_sys_sdram_controller_input_efifo_module|entries[0] ; nios_sys_sdram_controller:sdram_controller|nios_sys_sdram_controller_input_efifo_module:the_nios_sys_sdram_controller_input_efifo_module|entries[0] ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|nios_sys_sdram_controller_input_efifo_module:the_nios_sys_sdram_controller_input_efifo_module|entries[1] ; nios_sys_sdram_controller:sdram_controller|nios_sys_sdram_controller_input_efifo_module:the_nios_sys_sdram_controller_input_efifo_module|entries[1] ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|nios_sys_sdram_controller_input_efifo_module:the_nios_sys_sdram_controller_input_efifo_module|rd_address ; nios_sys_sdram_controller:sdram_controller|nios_sys_sdram_controller_input_efifo_module:the_nios_sys_sdram_controller_input_efifo_module|rd_address ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|active_addr[12]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_addr[12]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|active_addr[11]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_addr[11]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|active_addr[14]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_addr[14]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|active_addr[13]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_addr[13]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|active_addr[9]                                                                                           ; nios_sys_sdram_controller:sdram_controller|active_addr[9]                                                                                           ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|active_addr[22]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_addr[22]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|active_addr[10]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_addr[10]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|i_cmd[1]                                                                                                 ; nios_sys_sdram_controller:sdram_controller|i_cmd[1]                                                                                                 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|i_cmd[2]                                                                                                 ; nios_sys_sdram_controller:sdram_controller|i_cmd[2]                                                                                                 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|i_cmd[0]                                                                                                 ; nios_sys_sdram_controller:sdram_controller|i_cmd[0]                                                                                                 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][84]                                             ; altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][84]                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][83]                                             ; altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][83]                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|rdaddress_reg[0]                                                             ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|rdaddress_reg[0]                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|rdaddress_reg[1]                                                             ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|rdaddress_reg[1]                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|wraddress[0]                                                                 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|wraddress[0]                                                                 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|wraddress[1]                                                                 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|wraddress[1]                                                                 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_st_handshake_clock_crosser:crosser_026|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ; altera_avalon_st_handshake_clock_crosser:crosser_026|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_cmd_xbar_mux_019:cmd_xbar_mux_020|prev_request[1]                                                                                          ; nios_sys_cmd_xbar_mux_019:cmd_xbar_mux_020|prev_request[1]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:cache_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                     ; altera_avalon_sc_fifo:cache_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                     ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:cache_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                     ; altera_avalon_sc_fifo:cache_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                     ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:cache_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]                                                      ; altera_avalon_sc_fifo:cache_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]                                                      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:cache_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]                                                      ; altera_avalon_sc_fifo:cache_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]                                                      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:cache_1_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                                   ; altera_avalon_sc_fifo:cache_1_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                                   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:cache_1_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                                   ; altera_avalon_sc_fifo:cache_1_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                                   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_st_handshake_clock_crosser:crosser_029|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; altera_avalon_st_handshake_clock_crosser:crosser_029|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:cache_1_s2_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                     ; altera_avalon_sc_fifo:cache_1_s2_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                     ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:cache_1_s2_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                     ; altera_avalon_sc_fifo:cache_1_s2_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                     ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_st_handshake_clock_crosser:crosser_032|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ; altera_avalon_st_handshake_clock_crosser:crosser_032|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:cache_1_s2_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                                   ; altera_avalon_sc_fifo:cache_1_s2_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                                   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:cache_1_s2_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                                   ; altera_avalon_sc_fifo:cache_1_s2_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                                   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_st_handshake_clock_crosser:crosser_033|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; altera_avalon_st_handshake_clock_crosser:crosser_033|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|active_data[23]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_data[23]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|active_data[15]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_data[15]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|active_data[31]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_data[31]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|active_data[7]                                                                                           ; nios_sys_sdram_controller:sdram_controller|active_data[7]                                                                                           ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|last_write_collision                                                         ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|last_write_collision                                                         ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|active_data[14]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_data[14]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|active_data[22]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_data[22]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|active_data[6]                                                                                           ; nios_sys_sdram_controller:sdram_controller|active_data[6]                                                                                           ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|active_data[30]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_data[30]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|active_data[29]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_data[29]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|active_data[13]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_data[13]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|active_data[21]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_data[21]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|active_data[5]                                                                                           ; nios_sys_sdram_controller:sdram_controller|active_data[5]                                                                                           ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|active_data[12]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_data[12]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|active_data[20]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_data[20]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|active_data[28]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_data[28]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|active_data[4]                                                                                           ; nios_sys_sdram_controller:sdram_controller|active_data[4]                                                                                           ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|active_data[11]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_data[11]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|active_data[19]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_data[19]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|active_data[27]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_data[27]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'altpll_1|sd1|pll|clk[0]'                                                                                                                                                                                                                                                                                                         ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                                                                                               ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 0.215 ; altera_merlin_slave_translator:knnclasscore_avalon_slave_0_translator|wait_latency_counter[0]                         ; altera_merlin_slave_translator:knnclasscore_avalon_slave_0_translator|wait_latency_counter[0]                         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_merlin_slave_translator:knnclasscore_avalon_slave_0_translator|wait_latency_counter[1]                         ; altera_merlin_slave_translator:knnclasscore_avalon_slave_0_translator|wait_latency_counter[1]                         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]      ; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]      ; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]      ; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_st_handshake_clock_crosser:crosser_025|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; altera_avalon_st_handshake_clock_crosser:crosser_025|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]    ; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]    ; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]      ; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_merlin_slave_translator:ndimreg_avalon_slave_0_translator|wait_latency_counter[1]                              ; altera_merlin_slave_translator:ndimreg_avalon_slave_0_translator|wait_latency_counter[1]                              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_merlin_slave_translator:ndimreg_avalon_slave_0_translator|wait_latency_counter[0]                              ; altera_merlin_slave_translator:ndimreg_avalon_slave_0_translator|wait_latency_counter[0]                              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]           ; altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]           ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]           ; altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]           ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]         ; altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]         ; altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_merlin_slave_translator:fullreg_1_avalon_slave_0_translator|wait_latency_counter[0]                            ; altera_merlin_slave_translator:fullreg_1_avalon_slave_0_translator|wait_latency_counter[0]                            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_merlin_slave_translator:fullreg_1_avalon_slave_0_translator|wait_latency_counter[1]                            ; altera_merlin_slave_translator:fullreg_1_avalon_slave_0_translator|wait_latency_counter[1]                            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; FullReg:fullreg_1|FullxD                                                                                              ; FullReg:fullreg_1|FullxD                                                                                              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|StartCl                                                            ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|StartCl                                                            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|CounterUpdMaxT[0]                                              ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|CounterUpdMaxT[0]                                              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|CounterUpdMaxT[3]                                              ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|CounterUpdMaxT[3]                                              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|CounterUpdMaxT[2]                                              ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|CounterUpdMaxT[2]                                              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|NextStatexT.UpdateMaxState                                     ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|NextStatexT.UpdateMaxState                                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|Go[0]                                                          ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|Go[0]                                                          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]         ; altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]         ; altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]       ; altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]       ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]       ; altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]       ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_merlin_slave_translator:fullreg_0_avalon_slave_0_translator|wait_latency_counter[0]                            ; altera_merlin_slave_translator:fullreg_0_avalon_slave_0_translator|wait_latency_counter[0]                            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_merlin_slave_translator:fullreg_0_avalon_slave_0_translator|wait_latency_counter[1]                            ; altera_merlin_slave_translator:fullreg_0_avalon_slave_0_translator|wait_latency_counter[1]                            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; FullReg:fullreg_0|FullxD                                                                                              ; FullReg:fullreg_0|FullxD                                                                                              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_merlin_slave_translator:endtsetreg_0_avalon_slave_0_translator|wait_latency_counter[0]                         ; altera_merlin_slave_translator:endtsetreg_0_avalon_slave_0_translator|wait_latency_counter[0]                         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_merlin_slave_translator:endtsetreg_0_avalon_slave_0_translator|wait_latency_counter[1]                         ; altera_merlin_slave_translator:endtsetreg_0_avalon_slave_0_translator|wait_latency_counter[1]                         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]      ; altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]    ; altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]    ; altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]      ; altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; EndTSetReg:endtsetreg_0|EndTSet                                                                                       ; EndTSetReg:endtsetreg_0|EndTSet                                                                                       ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; distancecore:distancecore_0|CustomReader:c_0|NextStatexT.ASKFULL                                                      ; distancecore:distancecore_0|CustomReader:c_0|NextStatexT.ASKFULL                                                      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; distancecore:distancecore_0|CustomReader:c_0|NextStatexT.WAITFULL                                                     ; distancecore:distancecore_0|CustomReader:c_0|NextStatexT.WAITFULL                                                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; distancecore:distancecore_0|CustomReader:c_0|PosCountxD[0]                                                            ; distancecore:distancecore_0|CustomReader:c_0|PosCountxD[0]                                                            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; distancecore:distancecore_0|CustomReader:c_0|PosCountxD[1]                                                            ; distancecore:distancecore_0|CustomReader:c_0|PosCountxD[1]                                                            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[2]                                                             ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[2]                                                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[3]                                                             ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[3]                                                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[4]                                                             ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[4]                                                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[5]                                                             ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[5]                                                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[6]                                                             ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[6]                                                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[7]                                                             ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[7]                                                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[8]                                                             ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[8]                                                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[1]                                                             ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[1]                                                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[9]                                                             ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[9]                                                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[0]                                                              ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[0]                                                              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[1]                                                              ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[1]                                                              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[2]                                                              ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[2]                                                              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[3]                                                              ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[3]                                                              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[4]                                                              ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[4]                                                              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[5]                                                              ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[5]                                                              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[6]                                                              ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[6]                                                              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[7]                                                              ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[7]                                                              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[8]                                                              ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[8]                                                              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[9]                                                              ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[9]                                                              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[10]                                                             ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[10]                                                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[11]                                                             ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[11]                                                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[12]                                                             ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[12]                                                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[13]                                                             ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[13]                                                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[14]                                                             ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[14]                                                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[15]                                                             ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[15]                                                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_merlin_slave_translator:ntrreg_0_avalon_slave_0_translator|wait_latency_counter[0]                             ; altera_merlin_slave_translator:ntrreg_0_avalon_slave_0_translator|wait_latency_counter[0]                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]          ; altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]          ; altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]        ; altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]        ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]        ; altera_avalon_sc_fifo:ntrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]        ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_merlin_slave_translator:ntrreg_0_avalon_slave_0_translator|wait_latency_counter[1]                             ; altera_merlin_slave_translator:ntrreg_0_avalon_slave_0_translator|wait_latency_counter[1]                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; distancecore:distancecore_0|CustomReader:c_0|NextStatexT.NEWADDR                                                      ; distancecore:distancecore_0|CustomReader:c_0|NextStatexT.NEWADDR                                                      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[0]                                                             ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[0]                                                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|MuxDistSelxD[0]                                                ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|MuxDistSelxD[0]                                                ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|Go[1]                                                          ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|Go[1]                                                          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_merlin_slave_translator:endtsetreg_1_avalon_slave_0_translator|wait_latency_counter[0]                         ; altera_merlin_slave_translator:endtsetreg_1_avalon_slave_0_translator|wait_latency_counter[0]                         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_merlin_slave_translator:endtsetreg_1_avalon_slave_0_translator|wait_latency_counter[1]                         ; altera_merlin_slave_translator:endtsetreg_1_avalon_slave_0_translator|wait_latency_counter[1]                         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:endtsetreg_1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]      ; altera_avalon_sc_fifo:endtsetreg_1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:endtsetreg_1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]      ; altera_avalon_sc_fifo:endtsetreg_1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:endtsetreg_1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]    ; altera_avalon_sc_fifo:endtsetreg_1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:endtsetreg_1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]    ; altera_avalon_sc_fifo:endtsetreg_1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; EndTSetReg:endtsetreg_1|EndTSet                                                                                       ; EndTSetReg:endtsetreg_1|EndTSet                                                                                       ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; distancecore:distancecore_1|CustomReader:c_0|NextStatexT.ASKFULL                                                      ; distancecore:distancecore_1|CustomReader:c_0|NextStatexT.ASKFULL                                                      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; distancecore:distancecore_1|CustomReader:c_0|NextStatexT.WAITFULL                                                     ; distancecore:distancecore_1|CustomReader:c_0|NextStatexT.WAITFULL                                                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; distancecore:distancecore_1|CustomReader:c_0|PosCountxD[0]                                                            ; distancecore:distancecore_1|CustomReader:c_0|PosCountxD[0]                                                            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; distancecore:distancecore_1|CustomReader:c_0|PosCountxD[1]                                                            ; distancecore:distancecore_1|CustomReader:c_0|PosCountxD[1]                                                            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; distancecore:distancecore_1|CustomReader:c_0|request                                                                  ; distancecore:distancecore_1|CustomReader:c_0|request                                                                  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'altpll_0|sd1|pll|clk[2]'                                                                                                                                                                                                                                                ;
+--------+---------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                 ; To Node                                                     ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; -0.205 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_23 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.060     ; 1.912      ;
; -0.205 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_14 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.067     ; 1.905      ;
; -0.205 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_30 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.068     ; 1.904      ;
; -0.205 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_29 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.069     ; 1.903      ;
; -0.205 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_21 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.060     ; 1.912      ;
; -0.205 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_5  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.061     ; 1.911      ;
; -0.205 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_12 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.068     ; 1.904      ;
; -0.205 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_28 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.069     ; 1.903      ;
; -0.205 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_4  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.067     ; 1.905      ;
; -0.205 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_11 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.068     ; 1.904      ;
; -0.205 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_3  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.067     ; 1.905      ;
; -0.205 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_18 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.068     ; 1.904      ;
; -0.205 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_10 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.061     ; 1.911      ;
; -0.205 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_17 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.068     ; 1.904      ;
; -0.205 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.067     ; 1.905      ;
; -0.204 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_13 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.069     ; 1.902      ;
; -0.204 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_2  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.069     ; 1.902      ;
; -0.203 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[23]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.054     ; 1.916      ;
; -0.203 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_31 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.064     ; 1.906      ;
; -0.203 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[14]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.061     ; 1.909      ;
; -0.203 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[30]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.062     ; 1.908      ;
; -0.203 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[29]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.063     ; 1.907      ;
; -0.203 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[21]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.054     ; 1.916      ;
; -0.203 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[5]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.055     ; 1.915      ;
; -0.203 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[12]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.062     ; 1.908      ;
; -0.203 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_20 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.069     ; 1.901      ;
; -0.203 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[28]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.063     ; 1.907      ;
; -0.203 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[4]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.061     ; 1.909      ;
; -0.203 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[11]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.062     ; 1.908      ;
; -0.203 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_19 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.069     ; 1.901      ;
; -0.203 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_27 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.069     ; 1.901      ;
; -0.203 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[3]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.061     ; 1.909      ;
; -0.203 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[18]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.062     ; 1.908      ;
; -0.203 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[10]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.055     ; 1.915      ;
; -0.203 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_26 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.062     ; 1.908      ;
; -0.203 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[17]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.062     ; 1.908      ;
; -0.203 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_25 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.060     ; 1.910      ;
; -0.203 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_16 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.069     ; 1.901      ;
; -0.203 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_8  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.060     ; 1.910      ;
; -0.203 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[0]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.061     ; 1.909      ;
; -0.203 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_addr[2]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.063     ; 1.907      ;
; -0.203 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_addr[3]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.054     ; 1.916      ;
; -0.203 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_bank[1]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.062     ; 1.908      ;
; -0.203 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_cmd[1]         ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.056     ; 1.914      ;
; -0.203 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_dqm[0]         ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.056     ; 1.914      ;
; -0.203 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_dqm[3]         ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.054     ; 1.916      ;
; -0.203 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_cmd[2]         ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.056     ; 1.914      ;
; -0.203 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_cmd[0]         ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.056     ; 1.914      ;
; -0.202 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_15 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.064     ; 1.905      ;
; -0.202 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_7  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.059     ; 1.910      ;
; -0.202 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_22 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.060     ; 1.909      ;
; -0.202 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_6  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.071     ; 1.898      ;
; -0.202 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[13]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.063     ; 1.906      ;
; -0.202 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[2]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.063     ; 1.906      ;
; -0.202 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_9  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.059     ; 1.910      ;
; -0.202 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_1  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.064     ; 1.905      ;
; -0.202 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_24 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.060     ; 1.909      ;
; -0.202 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_dqm[1]         ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.063     ; 1.906      ;
; -0.201 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[31]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.058     ; 1.910      ;
; -0.201 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[20]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.063     ; 1.905      ;
; -0.201 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[19]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.063     ; 1.905      ;
; -0.201 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[27]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.063     ; 1.905      ;
; -0.201 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[26]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.056     ; 1.912      ;
; -0.201 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[25]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.054     ; 1.914      ;
; -0.201 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[16]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.063     ; 1.905      ;
; -0.201 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[8]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.054     ; 1.914      ;
; -0.201 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_addr[0]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.058     ; 1.910      ;
; -0.201 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_addr[1]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.060     ; 1.908      ;
; -0.201 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_addr[5]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.060     ; 1.908      ;
; -0.201 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_addr[8]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.054     ; 1.914      ;
; -0.200 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|za_data[23]      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.069     ; 1.898      ;
; -0.200 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[15]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.058     ; 1.909      ;
; -0.200 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[7]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.053     ; 1.914      ;
; -0.200 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|za_data[14]      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.076     ; 1.891      ;
; -0.200 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[22]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.054     ; 1.913      ;
; -0.200 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[6]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.065     ; 1.902      ;
; -0.200 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|za_data[30]      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.077     ; 1.890      ;
; -0.200 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|za_data[29]      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.078     ; 1.889      ;
; -0.200 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|za_data[21]      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.069     ; 1.898      ;
; -0.200 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|za_data[5]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.070     ; 1.897      ;
; -0.200 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|za_data[12]      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.077     ; 1.890      ;
; -0.200 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|za_data[28]      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.078     ; 1.889      ;
; -0.200 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|za_data[4]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.076     ; 1.891      ;
; -0.200 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|za_data[11]      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.077     ; 1.890      ;
; -0.200 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|za_data[3]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.076     ; 1.891      ;
; -0.200 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|za_data[18]      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.077     ; 1.890      ;
; -0.200 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|za_data[10]      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.070     ; 1.897      ;
; -0.200 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[9]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.053     ; 1.914      ;
; -0.200 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|za_data[17]      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.077     ; 1.890      ;
; -0.200 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[1]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.058     ; 1.909      ;
; -0.200 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|za_data[0]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.076     ; 1.891      ;
; -0.200 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[24]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.054     ; 1.913      ;
; -0.200 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_addr[4]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.066     ; 1.901      ;
; -0.200 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_addr[6]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.058     ; 1.909      ;
; -0.200 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_addr[7]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.053     ; 1.914      ;
; -0.200 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_addr[9]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.065     ; 1.902      ;
; -0.200 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_addr[10]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.058     ; 1.909      ;
; -0.200 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_addr[11]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.057     ; 1.910      ;
; -0.200 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_bank[0]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.053     ; 1.914      ;
; -0.200 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_cmd[3]         ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.057     ; 1.910      ;
+--------+---------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'altpll_0|sd1|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                     ; To Node                                                                                                                                                                           ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 3.550 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.015     ; 1.883      ;
; 3.550 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.017     ; 1.881      ;
; 3.550 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|use_reg                                                                                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.017     ; 1.881      ;
; 3.550 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[103]                                                                    ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.013     ; 1.885      ;
; 3.550 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|endofpacket_reg                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.015     ; 1.883      ;
; 3.550 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.015     ; 1.883      ;
; 3.550 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|waitrequest_reset_override                                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.015     ; 1.883      ;
; 3.550 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.015     ; 1.883      ;
; 3.550 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|wait_latency_counter[0]                                                                                    ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.017     ; 1.881      ;
; 3.550 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|wait_latency_counter[1]                                                                                    ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.015     ; 1.883      ;
; 3.550 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.011     ; 1.887      ;
; 3.550 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                                                                           ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.017     ; 1.881      ;
; 3.550 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.017     ; 1.881      ;
; 3.550 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.017     ; 1.881      ;
; 3.550 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.013     ; 1.885      ;
; 3.550 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|byteen_reg[1]                                                                                                                           ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.017     ; 1.881      ;
; 3.550 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|count[0]                                                                                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.015     ; 1.883      ;
; 3.550 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.015     ; 1.883      ;
; 3.550 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.015     ; 1.883      ;
; 3.550 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.015     ; 1.883      ;
; 3.550 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.004     ; 1.894      ;
; 3.550 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|read_latency_shift_reg[0]                                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.004     ; 1.894      ;
; 3.550 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.015     ; 1.883      ;
; 3.550 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.004     ; 1.894      ;
; 3.550 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][19]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.007     ; 1.891      ;
; 3.550 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|address_reg[1]                                                                                                                          ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.007     ; 1.891      ;
; 3.550 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][19]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.004     ; 1.894      ;
; 3.550 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.004     ; 1.894      ;
; 3.550 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.004     ; 1.894      ;
; 3.550 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                      ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.004     ; 1.894      ;
; 3.550 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.008     ; 1.890      ;
; 3.550 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[72]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.008     ; 1.890      ;
; 3.550 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.004     ; 1.894      ;
; 3.550 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_agent:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.004     ; 1.894      ;
; 3.550 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.008     ; 1.890      ;
; 3.550 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.008     ; 1.890      ;
; 3.550 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.004     ; 1.894      ;
; 3.550 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.008     ; 1.890      ;
; 3.550 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.004     ; 1.894      ;
; 3.550 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_agent:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0] ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.004     ; 1.894      ;
; 3.550 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_agent:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1] ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.004     ; 1.894      ;
; 3.550 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                                               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.004     ; 1.894      ;
; 3.550 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                                               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.004     ; 1.894      ;
; 3.550 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.006     ; 1.892      ;
; 3.550 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.018     ; 1.880      ;
; 3.550 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|address_reg[2]                                                                                                                          ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.018     ; 1.880      ;
; 3.550 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|use_reg~_Duplicate_3                                                                                                                    ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.018     ; 1.880      ;
; 3.550 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.010     ; 1.888      ;
; 3.550 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|data_reg[1]                                                                                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.017     ; 1.881      ;
; 3.550 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                      ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.015     ; 1.883      ;
; 3.550 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|state.R2                                                                                                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.011     ; 1.887      ;
; 3.550 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                      ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.015     ; 1.883      ;
; 3.550 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.015     ; 1.883      ;
; 3.550 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|data_reg[0]                                                                                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.017     ; 1.881      ;
; 3.550 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_write                                                                                                                                               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.011     ; 1.887      ;
; 3.550 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|state.IDLE                                                                                                                                              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.011     ; 1.887      ;
; 3.550 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                      ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.014     ; 1.884      ;
; 3.550 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.015     ; 1.883      ;
; 3.550 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|data_reg[2]                                                                                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.014     ; 1.884      ;
; 3.550 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_commit                                                                                                                                              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.011     ; 1.887      ;
; 3.550 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|state.W0                                                                                                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.018     ; 1.880      ;
; 3.550 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|state.W1                                                                                                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.011     ; 1.887      ;
; 3.550 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|state.PKTEND                                                                                                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.011     ; 1.887      ;
; 3.550 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_read                                                                                                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.011     ; 1.887      ;
; 3.550 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|state.R0                                                                                                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.007     ; 1.891      ;
; 3.550 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|state.R1                                                                                                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.007     ; 1.891      ;
; 3.550 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.013     ; 1.885      ;
; 3.550 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|data_reg[14]                                                                                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.014     ; 1.884      ;
; 3.550 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.008     ; 1.890      ;
; 3.550 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[14]                                                                                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.013     ; 1.885      ;
; 3.550 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_in[14]                                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.013     ; 1.885      ;
; 3.550 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|readdata[14]                                                                                                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.013     ; 1.885      ;
; 3.550 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[14]                                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.006     ; 1.892      ;
; 3.550 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][14]                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.005     ; 1.893      ;
; 3.550 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.001     ; 1.897      ;
; 3.550 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.006     ; 1.892      ;
; 3.550 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.015     ; 1.883      ;
; 3.550 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|data_reg[15]                                                                                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.014     ; 1.884      ;
; 3.550 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.006     ; 1.892      ;
; 3.550 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[15]                                                                                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.013     ; 1.885      ;
; 3.550 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_in[15]                                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.019     ; 1.879      ;
; 3.550 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|readdata[15]                                                                                                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.010     ; 1.888      ;
; 3.550 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[15]                                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.006     ; 1.892      ;
; 3.550 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][15]                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.005     ; 1.893      ;
; 3.550 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.001     ; 1.897      ;
; 3.550 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.006     ; 1.892      ;
; 3.550 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.014     ; 1.884      ;
; 3.550 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|data_reg[7]                                                                                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.014     ; 1.884      ;
; 3.550 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                      ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.008     ; 1.890      ;
; 3.550 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[7]                                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.013     ; 1.885      ;
; 3.550 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_in[7]                                                                                                                                          ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.019     ; 1.879      ;
; 3.550 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|readdata[7]                                                                                                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.014     ; 1.884      ;
; 3.550 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[7]                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.007     ; 1.891      ;
; 3.550 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][7]                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.005     ; 1.893      ;
; 3.550 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 1.896      ;
; 3.550 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter_001|data_reg[15]                                                                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.001     ; 1.897      ;
; 3.550 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.001     ; 1.897      ;
; 3.550 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter_001|data_reg[7]                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 1.896      ;
; 3.550 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                                                   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 1.896      ;
; 3.550 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.001      ; 1.899      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'altpll_1|sd1|pll|clk[0]'                                                                                                                                                                                                                                                             ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                     ; To Node                                                               ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 7.763 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_0|CustomReader:c_0|Address1xD[5]~_emulated  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.005      ; 2.690      ;
; 7.763 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_0|CustomReader:c_0|Address1xD[9]~_emulated  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.005      ; 2.690      ;
; 7.766 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_1|CustomReader:c_0|Address1xD[6]~_emulated  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.014      ; 2.696      ;
; 7.766 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_1|CustomReader:c_0|Address1xD[7]~_emulated  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.014      ; 2.696      ;
; 7.767 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_1|CustomReader:c_0|Address1xD[4]~_emulated  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.007      ; 2.688      ;
; 7.767 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_0|CustomReader:c_0|Address1xD[4]~_emulated  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.007      ; 2.688      ;
; 7.776 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_0|CustomReader:c_0|Address1xD[7]~_emulated  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.011      ; 2.683      ;
; 7.778 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_1|CustomReader:c_0|Address1xD[2]~_emulated  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.007      ; 2.677      ;
; 7.778 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_1|CustomReader:c_0|AddressxD[7]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.007      ; 2.677      ;
; 7.778 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_1|CustomReader:c_0|AddressxD[10]            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.007      ; 2.677      ;
; 7.783 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_0|CustomReader:c_0|NextStatexT.SENDDIST     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.012      ; 2.677      ;
; 7.783 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_0|CustomReader:c_0|NextStatexT.WAITFULL     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.012      ; 2.677      ;
; 7.783 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[10]            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.012      ; 2.677      ;
; 7.783 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_0|CustomReader:c_0|NextStatexT.READMEM      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.012      ; 2.677      ;
; 7.783 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_0|CustomReader:c_0|EndComp                  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.012      ; 2.677      ;
; 7.783 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[15]            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.012      ; 2.677      ;
; 7.862 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[1]                                                           ; distancecore:distancecore_0|CustomReader:c_0|Address1xD[5]~_emulated  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.005      ; 2.591      ;
; 7.862 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[1]                                                           ; distancecore:distancecore_0|CustomReader:c_0|Address1xD[9]~_emulated  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.005      ; 2.591      ;
; 7.865 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[1]                                                           ; distancecore:distancecore_1|CustomReader:c_0|Address1xD[6]~_emulated  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.014      ; 2.597      ;
; 7.865 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[1]                                                           ; distancecore:distancecore_1|CustomReader:c_0|Address1xD[7]~_emulated  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.014      ; 2.597      ;
; 7.866 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[1]                                                           ; distancecore:distancecore_1|CustomReader:c_0|Address1xD[4]~_emulated  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.007      ; 2.589      ;
; 7.866 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[1]                                                           ; distancecore:distancecore_0|CustomReader:c_0|Address1xD[4]~_emulated  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.007      ; 2.589      ;
; 7.875 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[1]                                                           ; distancecore:distancecore_0|CustomReader:c_0|Address1xD[7]~_emulated  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.011      ; 2.584      ;
; 7.877 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[1]                                                           ; distancecore:distancecore_1|CustomReader:c_0|Address1xD[2]~_emulated  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.007      ; 2.578      ;
; 7.877 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[1]                                                           ; distancecore:distancecore_1|CustomReader:c_0|AddressxD[7]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.007      ; 2.578      ;
; 7.877 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[1]                                                           ; distancecore:distancecore_1|CustomReader:c_0|AddressxD[10]            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.007      ; 2.578      ;
; 7.882 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[1]                                                           ; distancecore:distancecore_0|CustomReader:c_0|NextStatexT.SENDDIST     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.012      ; 2.578      ;
; 7.882 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[1]                                                           ; distancecore:distancecore_0|CustomReader:c_0|NextStatexT.WAITFULL     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.012      ; 2.578      ;
; 7.882 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[1]                                                           ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[10]            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.012      ; 2.578      ;
; 7.882 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[1]                                                           ; distancecore:distancecore_0|CustomReader:c_0|NextStatexT.READMEM      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.012      ; 2.578      ;
; 7.882 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[1]                                                           ; distancecore:distancecore_0|CustomReader:c_0|EndComp                  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.012      ; 2.578      ;
; 7.882 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[1]                                                           ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[15]            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.012      ; 2.578      ;
; 7.941 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[4]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.010      ; 2.517      ;
; 7.941 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[5]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.010      ; 2.517      ;
; 7.941 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[6]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.010      ; 2.517      ;
; 7.941 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[7]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.010      ; 2.517      ;
; 7.941 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[1]              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.010      ; 2.517      ;
; 7.941 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[2]              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.010      ; 2.517      ;
; 7.941 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[5]              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.010      ; 2.517      ;
; 7.941 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_1|CustomReader:c_0|request                  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.014      ; 2.521      ;
; 7.941 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_1|CustomReader:c_0|read                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.014      ; 2.521      ;
; 7.941 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_1|CustomReader:c_0|read1                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.014      ; 2.521      ;
; 7.941 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_1|CustomReader:c_0|NDimCount[4]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.013      ; 2.520      ;
; 7.941 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_1|CustomReader:c_0|NDimCount[5]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.013      ; 2.520      ;
; 7.941 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_1|CustomReader:c_0|NDimCount[6]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.013      ; 2.520      ;
; 7.941 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_1|CustomReader:c_0|NDimCount[7]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.014      ; 2.521      ;
; 7.941 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_1|CustomReader:c_0|NDimCount[8]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.013      ; 2.520      ;
; 7.941 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_1|CustomReader:c_0|NDimCount[9]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.014      ; 2.521      ;
; 7.941 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_1|CustomReader:c_0|NDimCount[1]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.011      ; 2.518      ;
; 7.941 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_1|CustomReader:c_0|NTrCount[0]              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.011      ; 2.518      ;
; 7.941 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_1|CustomReader:c_0|NTrCount[1]              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.011      ; 2.518      ;
; 7.941 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_1|CustomReader:c_0|NTrCount[2]              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.011      ; 2.518      ;
; 7.941 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_1|CustomReader:c_0|NTrCount[3]              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.011      ; 2.518      ;
; 7.941 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_1|CustomReader:c_0|NTrCount[5]              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.013      ; 2.520      ;
; 7.941 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_1|CustomReader:c_0|NTrCount[7]              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.013      ; 2.520      ;
; 7.941 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_1|CustomReader:c_0|NTrCount[10]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.013      ; 2.520      ;
; 7.941 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_1|CustomReader:c_0|NTrCount[12]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.013      ; 2.520      ;
; 7.941 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_1|CustomReader:c_0|NTrCount[13]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.013      ; 2.520      ;
; 7.941 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_1|CustomReader:c_0|NTrCount[15]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.013      ; 2.520      ;
; 7.941 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_1|CustomReader:c_0|Address1xD[3]~_emulated  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.013      ; 2.520      ;
; 7.941 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_1|CustomReader:c_0|Address1xD[5]~_emulated  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.013      ; 2.520      ;
; 7.941 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_1|CustomReader:c_0|Address1xD[8]~_emulated  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.013      ; 2.520      ;
; 7.941 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_1|CustomReader:c_0|Address1xD[9]~_emulated  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.013      ; 2.520      ;
; 7.941 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_1|CustomReader:c_0|Address1xD[10]~_emulated ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.013      ; 2.520      ;
; 7.941 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_0|CustomReader:c_0|AddressxD[4]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.012      ; 2.519      ;
; 7.941 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_0|CustomReader:c_0|AddressxD[8]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.012      ; 2.519      ;
; 7.941 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_0|CustomReader:c_0|AddressxD[9]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.012      ; 2.519      ;
; 7.942 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_0|CustomReader:c_0|NextStatexT.ASKFULL      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.012      ; 2.518      ;
; 7.942 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_0|CustomReader:c_0|PosCountxD[0]            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.010      ; 2.516      ;
; 7.942 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_0|CustomReader:c_0|PosCountxD[1]            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.010      ; 2.516      ;
; 7.942 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[2]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.010      ; 2.516      ;
; 7.942 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[3]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.010      ; 2.516      ;
; 7.942 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[8]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.010      ; 2.516      ;
; 7.942 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[1]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.010      ; 2.516      ;
; 7.942 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[9]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.010      ; 2.516      ;
; 7.942 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[11]            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.011      ; 2.517      ;
; 7.942 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[12]            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.011      ; 2.517      ;
; 7.942 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[13]            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.011      ; 2.517      ;
; 7.942 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[14]            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.011      ; 2.517      ;
; 7.942 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[0]              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.011      ; 2.517      ;
; 7.942 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[3]              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.011      ; 2.517      ;
; 7.942 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[4]              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.011      ; 2.517      ;
; 7.942 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[6]              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.010      ; 2.516      ;
; 7.942 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[7]              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.010      ; 2.516      ;
; 7.942 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[8]              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.011      ; 2.517      ;
; 7.942 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[9]              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.010      ; 2.516      ;
; 7.942 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[10]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.011      ; 2.517      ;
; 7.942 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[11]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.011      ; 2.517      ;
; 7.942 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[12]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.010      ; 2.516      ;
; 7.942 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[13]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.010      ; 2.516      ;
; 7.942 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[14]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.010      ; 2.516      ;
; 7.942 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[15]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.011      ; 2.517      ;
; 7.942 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_0|CustomReader:c_0|NextStatexT.NEWADDR      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.012      ; 2.518      ;
; 7.942 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[0]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.010      ; 2.516      ;
; 7.942 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_1|CustomReader:c_0|NextStatexT.SENDDIST     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.010      ; 2.516      ;
; 7.942 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_1|CustomReader:c_0|NextStatexT.ASKFULL      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.011      ; 2.517      ;
; 7.942 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_1|CustomReader:c_0|NextStatexT.WAITFULL     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.011      ; 2.517      ;
; 7.942 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_1|CustomReader:c_0|PosCountxD[0]            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.010      ; 2.516      ;
; 7.942 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_1|CustomReader:c_0|PosCountxD[1]            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.010      ; 2.516      ;
; 7.942 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_1|CustomReader:c_0|NDimCount[2]             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.014      ; 2.520      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'altpll_1|sd1|pll|clk[0]'                                                                                                                                                                                                                                                                                ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                     ; To Node                                                                                 ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 0.785 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[1]                                                           ; distancecore:distancecore_0|OverflowLatch:c_2|LatchxD                                   ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.007      ; 0.944      ;
; 0.970 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|Go[0]                            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.122      ;
; 0.970 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[1]                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.122      ;
; 0.970 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|NextStatexT.CheckEndCompState    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.122      ;
; 0.970 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KRamWrEn                         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.122      ;
; 0.970 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|NextStatexT.MaxClassState        ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.122      ;
; 0.970 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|NextStatexT.ClassState           ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.122      ;
; 0.970 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|NextStatexT.InitState            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.122      ;
; 0.970 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DropEn                           ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.122      ;
; 0.970 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterEn                          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.122      ;
; 0.970 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                       ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.122      ;
; 0.970 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:1:CountClBlk|CountxD[0]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.003      ; 1.125      ;
; 0.970 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:0:CountClBlk|CountxD[0]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.003      ; 1.125      ;
; 0.970 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:0:CountClBlk|CountxD[1]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.003      ; 1.125      ;
; 0.970 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:0:CountClBlk|CountxD[2]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.003      ; 1.125      ;
; 0.970 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:0:CountClBlk|CountxD[3]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.003      ; 1.125      ;
; 0.970 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:0:CountClBlk|CountxD[4]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.003      ; 1.125      ;
; 0.992 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:4:CountClBlk|CountxD[0]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.001      ; 1.145      ;
; 0.992 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:5:CountClBlk|CountxD[0]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.001      ; 1.145      ;
; 0.992 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:5:CountClBlk|CountxD[1]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.001      ; 1.145      ;
; 0.992 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:5:CountClBlk|CountxD[2]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.001      ; 1.145      ;
; 0.992 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:5:CountClBlk|CountxD[3]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.001      ; 1.145      ;
; 0.992 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:5:CountClBlk|CountxD[4]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.001      ; 1.145      ;
; 0.997 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:3:CountClBlk|CountxD[0]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.004     ; 1.145      ;
; 0.997 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:3:CountClBlk|CountxD[1]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.004     ; 1.145      ;
; 0.997 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:3:CountClBlk|CountxD[2]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.004     ; 1.145      ;
; 0.997 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:3:CountClBlk|CountxD[3]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.004     ; 1.145      ;
; 0.997 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:3:CountClBlk|CountxD[4]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.004     ; 1.145      ;
; 0.999 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:6:CountClBlk|CountxD[1]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.003     ; 1.148      ;
; 0.999 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:6:CountClBlk|CountxD[2]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.003     ; 1.148      ;
; 0.999 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:6:CountClBlk|CountxD[3]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.003     ; 1.148      ;
; 0.999 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:6:CountClBlk|CountxD[4]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.003     ; 1.148      ;
; 0.999 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:4:CountClBlk|CountxD[1]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.003     ; 1.148      ;
; 0.999 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:4:CountClBlk|CountxD[2]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.003     ; 1.148      ;
; 0.999 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:4:CountClBlk|CountxD[3]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.003     ; 1.148      ;
; 0.999 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:4:CountClBlk|CountxD[4]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.003     ; 1.148      ;
; 1.015 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[1]                                                           ; distancecore:distancecore_1|OverflowLatch:c_2|LatchxD                                   ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.007      ; 1.174      ;
; 1.023 ; distancecore:distancecore_0|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_0|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[0]          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.009     ; 1.166      ;
; 1.023 ; distancecore:distancecore_0|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_0|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[1]          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.009     ; 1.166      ;
; 1.023 ; distancecore:distancecore_0|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_0|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[2]          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.009     ; 1.166      ;
; 1.023 ; distancecore:distancecore_0|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_0|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[3]          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.009     ; 1.166      ;
; 1.023 ; distancecore:distancecore_0|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_0|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[4]          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.009     ; 1.166      ;
; 1.023 ; distancecore:distancecore_0|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_0|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[5]          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.009     ; 1.166      ;
; 1.023 ; distancecore:distancecore_0|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_0|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[6]          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.009     ; 1.166      ;
; 1.023 ; distancecore:distancecore_0|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_0|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[7]          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.009     ; 1.166      ;
; 1.023 ; distancecore:distancecore_0|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_0|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[8]          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.009     ; 1.166      ;
; 1.023 ; distancecore:distancecore_0|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_0|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[9]          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.009     ; 1.166      ;
; 1.043 ; distancecore:distancecore_0|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_0|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[10]         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.011     ; 1.184      ;
; 1.043 ; distancecore:distancecore_0|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_0|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[11]         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.011     ; 1.184      ;
; 1.043 ; distancecore:distancecore_0|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_0|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[12]         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.011     ; 1.184      ;
; 1.043 ; distancecore:distancecore_0|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_0|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[13]         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.011     ; 1.184      ;
; 1.043 ; distancecore:distancecore_0|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_0|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[14]         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.011     ; 1.184      ;
; 1.043 ; distancecore:distancecore_0|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_0|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[15]         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.011     ; 1.184      ;
; 1.043 ; distancecore:distancecore_0|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_0|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[16]         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.011     ; 1.184      ;
; 1.043 ; distancecore:distancecore_0|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_0|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[17]         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.011     ; 1.184      ;
; 1.043 ; distancecore:distancecore_0|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_0|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[18]         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.011     ; 1.184      ;
; 1.043 ; distancecore:distancecore_0|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_0|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[19]         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.011     ; 1.184      ;
; 1.179 ; distancecore:distancecore_1|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_1|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[0]          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.009     ; 1.322      ;
; 1.179 ; distancecore:distancecore_1|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_1|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[1]          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.009     ; 1.322      ;
; 1.179 ; distancecore:distancecore_1|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_1|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[2]          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.009     ; 1.322      ;
; 1.179 ; distancecore:distancecore_1|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_1|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[3]          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.009     ; 1.322      ;
; 1.179 ; distancecore:distancecore_1|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_1|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[4]          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.009     ; 1.322      ;
; 1.179 ; distancecore:distancecore_1|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_1|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[5]          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.009     ; 1.322      ;
; 1.179 ; distancecore:distancecore_1|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_1|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[6]          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.009     ; 1.322      ;
; 1.179 ; distancecore:distancecore_1|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_1|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[7]          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.009     ; 1.322      ;
; 1.179 ; distancecore:distancecore_1|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_1|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[8]          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.009     ; 1.322      ;
; 1.179 ; distancecore:distancecore_1|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_1|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[9]          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.009     ; 1.322      ;
; 1.188 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|CounterUpdMaxT[1]                ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.004     ; 1.336      ;
; 1.188 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|CounterUpdMaxT[0]                ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.004     ; 1.336      ;
; 1.188 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|CounterUpdMaxT[3]                ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.004     ; 1.336      ;
; 1.188 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|CounterUpdMaxT[2]                ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.004     ; 1.336      ;
; 1.188 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|NextStatexT.UpdateMaxState       ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.004     ; 1.336      ;
; 1.214 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:2:CountClBlk|CountxD[0]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.003      ; 1.369      ;
; 1.214 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:2:CountClBlk|CountxD[1]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.003      ; 1.369      ;
; 1.214 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:2:CountClBlk|CountxD[2]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.003      ; 1.369      ;
; 1.214 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:2:CountClBlk|CountxD[3]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.003      ; 1.369      ;
; 1.214 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:2:CountClBlk|CountxD[4]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.003      ; 1.369      ;
; 1.220 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:13:CountClBlk|CountxD[1] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.006      ; 1.378      ;
; 1.220 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:13:CountClBlk|CountxD[2] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.006      ; 1.378      ;
; 1.220 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:13:CountClBlk|CountxD[3] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.006      ; 1.378      ;
; 1.220 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:13:CountClBlk|CountxD[4] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.006      ; 1.378      ;
; 1.222 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:14:CountClBlk|CountxD[0] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.002      ; 1.376      ;
; 1.222 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:14:CountClBlk|CountxD[1] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.002      ; 1.376      ;
; 1.222 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:14:CountClBlk|CountxD[2] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.002      ; 1.376      ;
; 1.222 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:14:CountClBlk|CountxD[3] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.002      ; 1.376      ;
; 1.222 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:14:CountClBlk|CountxD[4] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.002      ; 1.376      ;
; 1.222 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:15:CountClBlk|CountxD[0] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.002      ; 1.376      ;
; 1.230 ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|StartCl                                                                    ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|Go[0]                            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.007     ; 1.375      ;
; 1.230 ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|StartCl                                                                    ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[1]                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.007     ; 1.375      ;
; 1.230 ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|StartCl                                                                    ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|NextStatexT.CheckEndCompState    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.007     ; 1.375      ;
; 1.230 ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|StartCl                                                                    ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KRamWrEn                         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.007     ; 1.375      ;
; 1.230 ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|StartCl                                                                    ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|NextStatexT.MaxClassState        ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.007     ; 1.375      ;
; 1.230 ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|StartCl                                                                    ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|NextStatexT.ClassState           ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.007     ; 1.375      ;
; 1.230 ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|StartCl                                                                    ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|NextStatexT.InitState            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.007     ; 1.375      ;
; 1.230 ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|StartCl                                                                    ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DropEn                           ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.007     ; 1.375      ;
; 1.230 ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|StartCl                                                                    ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterEn                          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.007     ; 1.375      ;
; 1.230 ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|StartCl                                                                    ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                       ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.007     ; 1.375      ;
; 1.231 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:13:CountClBlk|CountxD[0] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.002      ; 1.385      ;
; 1.231 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:12:CountClBlk|CountxD[0] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.002      ; 1.385      ;
; 1.231 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:12:CountClBlk|CountxD[1] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.002      ; 1.385      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'altpll_0|sd1|pll|clk[2]'                                                                                                                                                                                            ;
+-------+---------------------------------+---------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                                                                                           ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 0.808 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[11]                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.004      ; 0.964      ;
; 0.827 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[21]                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.005      ; 0.984      ;
; 0.827 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[31]                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.005      ; 0.984      ;
; 0.827 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[27]                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.005      ; 0.984      ;
; 0.827 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[13]                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.005      ; 0.984      ;
; 0.827 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|length[26]                                                                       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.005      ; 0.984      ;
; 0.841 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|length_eq_0                                                                      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.005      ; 0.998      ;
; 0.841 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|fifo_full                  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.005      ; 0.998      ;
; 0.841 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_mem_read:the_nios_sys_dma_mem_read|nios_sys_dma_mem_read_idle       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.005      ; 0.998      ;
; 0.841 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_mem_read:the_nios_sys_dma_mem_read|read_select                      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.005      ; 0.998      ;
; 0.916 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|readaddress[12]                                                                  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.004      ; 1.072      ;
; 0.916 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|readaddress[13]                                                                  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.004      ; 1.072      ;
; 0.916 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|readaddress[14]                                                                  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.004      ; 1.072      ;
; 0.916 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|readaddress[15]                                                                  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.004      ; 1.072      ;
; 0.916 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|readaddress[16]                                                                  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.004      ; 1.072      ;
; 0.916 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|readaddress[17]                                                                  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.004      ; 1.072      ;
; 0.916 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|readaddress[18]                                                                  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.004      ; 1.072      ;
; 0.916 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|readaddress[19]                                                                  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.004      ; 1.072      ;
; 0.916 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|readaddress[20]                                                                  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.004      ; 1.072      ;
; 0.916 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|readaddress[21]                                                                  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.004      ; 1.072      ;
; 0.916 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|readaddress[22]                                                                  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.004      ; 1.072      ;
; 0.916 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|readaddress[23]                                                                  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.004      ; 1.072      ;
; 0.916 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|readaddress[24]                                                                  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.004      ; 1.072      ;
; 0.925 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[10]                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.003      ; 1.080      ;
; 0.925 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[8]                                                              ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.003      ; 1.080      ;
; 0.925 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[9]                                                              ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.003      ; 1.080      ;
; 0.930 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_read_data_mux:the_nios_sys_dma_read_data_mux|readdata_mux_select[0] ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.005      ; 1.087      ;
; 0.930 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_read_data_mux:the_nios_sys_dma_read_data_mux|readdata_mux_select[1] ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.005      ; 1.087      ;
; 0.932 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[20]                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.005      ; 1.089      ;
; 0.932 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[23]                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.005      ; 1.089      ;
; 0.932 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[5]                                                              ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.005      ; 1.089      ;
; 0.932 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[12]                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.005      ; 1.089      ;
; 0.932 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[2]                                                              ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.005      ; 1.089      ;
; 0.940 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[10]                                                                  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.006      ; 1.098      ;
; 0.940 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|length[10]                                                                       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.006      ; 1.098      ;
; 0.940 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|length[21]                                                                       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.006      ; 1.098      ;
; 0.948 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writeaddress[0]                                                                  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 1.100      ;
; 0.948 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writeaddress[1]                                                                  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 1.100      ;
; 0.948 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writeaddress[2]                                                                  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 1.100      ;
; 0.948 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writeaddress[3]                                                                  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 1.100      ;
; 0.948 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writeaddress[4]                                                                  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 1.100      ;
; 0.948 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writeaddress[5]                                                                  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 1.100      ;
; 0.948 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writeaddress[6]                                                                  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 1.100      ;
; 0.948 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writeaddress[7]                                                                  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 1.100      ;
; 0.948 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writeaddress[9]                                                                  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 1.100      ;
; 0.948 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writeaddress[10]                                                                 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 1.100      ;
; 0.948 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writeaddress[11]                                                                 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 1.100      ;
; 0.948 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writeaddress[12]                                                                 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 1.100      ;
; 0.948 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writeaddress[8]                                                                  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 1.100      ;
; 0.995 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[0]                                                                   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.001     ; 1.146      ;
; 0.995 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[1]                                                                   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.001     ; 1.146      ;
; 0.995 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[2]                                                                   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.001     ; 1.146      ;
; 0.995 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[3]                                                                   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.001     ; 1.146      ;
; 0.995 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[5]                                                                   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.001     ; 1.146      ;
; 0.995 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[7]                                                                   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.001     ; 1.146      ;
; 0.995 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[9]                                                                   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.001     ; 1.146      ;
; 0.995 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[11]                                                                  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.001     ; 1.146      ;
; 0.995 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|length[9]                                                                        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.001     ; 1.146      ;
; 0.995 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|length[11]                                                                       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.001     ; 1.146      ;
; 1.032 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|wraddress[0]               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.004      ; 1.188      ;
; 1.032 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|wraddress[1]               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.004      ; 1.188      ;
; 1.032 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|fifo_empty                 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.004      ; 1.188      ;
; 1.042 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|control[12]                                                                      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.006      ; 1.200      ;
; 1.042 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|control[0]                                                                       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.006      ; 1.200      ;
; 1.042 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|control[9]                                                                       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.006      ; 1.200      ;
; 1.042 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|control[2]                                                                       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.006      ; 1.200      ;
; 1.042 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|control[8]                                                                       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.006      ; 1.200      ;
; 1.042 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|control[10]                                                                      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.006      ; 1.200      ;
; 1.042 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|control[3]                                                                       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.006      ; 1.200      ;
; 1.042 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|control[7]                                                                       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.006      ; 1.200      ;
; 1.042 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|control[4]                                                                       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.006      ; 1.200      ;
; 1.042 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|control[5]                                                                       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.006      ; 1.200      ;
; 1.042 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|control[1]                                                                       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.006      ; 1.200      ;
; 1.042 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|control[11]                                                                      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.006      ; 1.200      ;
; 1.042 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|control[6]                                                                       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.006      ; 1.200      ;
; 1.042 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[6]                                                              ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.006      ; 1.200      ;
; 1.042 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|control[2]~_Duplicate_4                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.006      ; 1.200      ;
; 1.051 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|len                                                                              ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 1.203      ;
; 1.051 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[1]                                                              ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 1.203      ;
; 1.051 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|done                                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 1.203      ;
; 1.051 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[3]                                                              ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 1.203      ;
; 1.051 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[0]                                                              ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 1.203      ;
; 1.059 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[12]                                                                  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.005      ; 1.216      ;
; 1.059 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[13]                                                                  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.005      ; 1.216      ;
; 1.059 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[14]                                                                  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.005      ; 1.216      ;
; 1.059 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[15]                                                                  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.005      ; 1.216      ;
; 1.059 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[26]                                                                  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.005      ; 1.216      ;
; 1.059 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[27]                                                                  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.005      ; 1.216      ;
; 1.059 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[28]                                                                  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.005      ; 1.216      ;
; 1.059 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[30]                                                                  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.005      ; 1.216      ;
; 1.059 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength_eq_0                                                                 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.005      ; 1.216      ;
; 1.059 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|done_write                                                                       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.005      ; 1.216      ;
; 1.065 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|d1_done_transaction                                                              ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.005      ; 1.222      ;
; 1.065 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|rdaddress_reg[0]           ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.005      ; 1.222      ;
; 1.065 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|rdaddress_reg[1]           ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.005      ; 1.222      ;
; 1.065 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|estimated_wraddress[0]     ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.005      ; 1.222      ;
; 1.065 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|estimated_wraddress[1]     ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.005      ; 1.222      ;
; 1.073 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[17]                                                                  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.003      ; 1.228      ;
; 1.073 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[19]                                                                  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.003      ; 1.228      ;
; 1.073 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[21]                                                                  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.003      ; 1.228      ;
+-------+---------------------------------+---------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'altpll_0|sd1|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                     ; To Node                                                                                                                                                                           ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 1.746 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.015     ; 1.883      ;
; 1.746 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.017     ; 1.881      ;
; 1.746 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|use_reg                                                                                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.017     ; 1.881      ;
; 1.746 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[103]                                                                    ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.013     ; 1.885      ;
; 1.746 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|endofpacket_reg                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.015     ; 1.883      ;
; 1.746 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.015     ; 1.883      ;
; 1.746 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|waitrequest_reset_override                                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.015     ; 1.883      ;
; 1.746 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.015     ; 1.883      ;
; 1.746 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|wait_latency_counter[0]                                                                                    ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.017     ; 1.881      ;
; 1.746 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|wait_latency_counter[1]                                                                                    ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.015     ; 1.883      ;
; 1.746 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.011     ; 1.887      ;
; 1.746 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                                                                           ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.017     ; 1.881      ;
; 1.746 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.017     ; 1.881      ;
; 1.746 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.017     ; 1.881      ;
; 1.746 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.013     ; 1.885      ;
; 1.746 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|byteen_reg[1]                                                                                                                           ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.017     ; 1.881      ;
; 1.746 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|count[0]                                                                                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.015     ; 1.883      ;
; 1.746 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.015     ; 1.883      ;
; 1.746 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.015     ; 1.883      ;
; 1.746 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.015     ; 1.883      ;
; 1.746 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.004     ; 1.894      ;
; 1.746 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|read_latency_shift_reg[0]                                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.004     ; 1.894      ;
; 1.746 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.015     ; 1.883      ;
; 1.746 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.004     ; 1.894      ;
; 1.746 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][19]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.007     ; 1.891      ;
; 1.746 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|address_reg[1]                                                                                                                          ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.007     ; 1.891      ;
; 1.746 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][19]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.004     ; 1.894      ;
; 1.746 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.004     ; 1.894      ;
; 1.746 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.004     ; 1.894      ;
; 1.746 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                      ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.004     ; 1.894      ;
; 1.746 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.008     ; 1.890      ;
; 1.746 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[72]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.008     ; 1.890      ;
; 1.746 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.004     ; 1.894      ;
; 1.746 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_agent:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.004     ; 1.894      ;
; 1.746 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.008     ; 1.890      ;
; 1.746 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.008     ; 1.890      ;
; 1.746 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.004     ; 1.894      ;
; 1.746 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.008     ; 1.890      ;
; 1.746 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.004     ; 1.894      ;
; 1.746 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_agent:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0] ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.004     ; 1.894      ;
; 1.746 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_agent:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1] ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.004     ; 1.894      ;
; 1.746 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                                               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.004     ; 1.894      ;
; 1.746 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                                               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.004     ; 1.894      ;
; 1.746 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.006     ; 1.892      ;
; 1.746 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.018     ; 1.880      ;
; 1.746 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|address_reg[2]                                                                                                                          ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.018     ; 1.880      ;
; 1.746 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|use_reg~_Duplicate_3                                                                                                                    ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.018     ; 1.880      ;
; 1.746 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.010     ; 1.888      ;
; 1.746 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|data_reg[1]                                                                                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.017     ; 1.881      ;
; 1.746 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                      ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.015     ; 1.883      ;
; 1.746 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|state.R2                                                                                                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.011     ; 1.887      ;
; 1.746 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                      ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.015     ; 1.883      ;
; 1.746 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.015     ; 1.883      ;
; 1.746 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|data_reg[0]                                                                                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.017     ; 1.881      ;
; 1.746 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_write                                                                                                                                               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.011     ; 1.887      ;
; 1.746 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|state.IDLE                                                                                                                                              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.011     ; 1.887      ;
; 1.746 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                      ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.014     ; 1.884      ;
; 1.746 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.015     ; 1.883      ;
; 1.746 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|data_reg[2]                                                                                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.014     ; 1.884      ;
; 1.746 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_commit                                                                                                                                              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.011     ; 1.887      ;
; 1.746 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|state.W0                                                                                                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.018     ; 1.880      ;
; 1.746 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|state.W1                                                                                                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.011     ; 1.887      ;
; 1.746 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|state.PKTEND                                                                                                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.011     ; 1.887      ;
; 1.746 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_read                                                                                                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.011     ; 1.887      ;
; 1.746 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|state.R0                                                                                                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.007     ; 1.891      ;
; 1.746 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|state.R1                                                                                                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.007     ; 1.891      ;
; 1.746 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.013     ; 1.885      ;
; 1.746 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|data_reg[14]                                                                                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.014     ; 1.884      ;
; 1.746 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.008     ; 1.890      ;
; 1.746 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[14]                                                                                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.013     ; 1.885      ;
; 1.746 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_in[14]                                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.013     ; 1.885      ;
; 1.746 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|readdata[14]                                                                                                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.013     ; 1.885      ;
; 1.746 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[14]                                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.006     ; 1.892      ;
; 1.746 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][14]                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.005     ; 1.893      ;
; 1.746 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.001     ; 1.897      ;
; 1.746 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.006     ; 1.892      ;
; 1.746 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.015     ; 1.883      ;
; 1.746 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|data_reg[15]                                                                                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.014     ; 1.884      ;
; 1.746 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.006     ; 1.892      ;
; 1.746 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[15]                                                                                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.013     ; 1.885      ;
; 1.746 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_in[15]                                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.019     ; 1.879      ;
; 1.746 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|readdata[15]                                                                                                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.010     ; 1.888      ;
; 1.746 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[15]                                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.006     ; 1.892      ;
; 1.746 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][15]                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.005     ; 1.893      ;
; 1.746 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.001     ; 1.897      ;
; 1.746 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.006     ; 1.892      ;
; 1.746 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.014     ; 1.884      ;
; 1.746 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|data_reg[7]                                                                                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.014     ; 1.884      ;
; 1.746 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                      ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.008     ; 1.890      ;
; 1.746 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[7]                                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.013     ; 1.885      ;
; 1.746 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_in[7]                                                                                                                                          ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.019     ; 1.879      ;
; 1.746 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|readdata[7]                                                                                                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.014     ; 1.884      ;
; 1.746 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[7]                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.007     ; 1.891      ;
; 1.746 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][7]                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.005     ; 1.893      ;
; 1.746 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 1.896      ;
; 1.746 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter_001|data_reg[15]                                                                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.001     ; 1.897      ;
; 1.746 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.001     ; 1.897      ;
; 1.746 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter_001|data_reg[7]                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 1.896      ;
; 1.746 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                                                   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 1.896      ;
; 1.746 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.001      ; 1.899      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'altpll_0|sd1|pll|clk[2]'                                                                                                                                                             ;
+--------+--------------+----------------+------------------+-------------------------+------------+--------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                   ; Clock Edge ; Target                                                                                                             ;
+--------+--------------+----------------+------------------+-------------------------+------------+--------------------------------------------------------------------------------------------------------------------+
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_address_reg8  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_bytena_reg0   ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_we_reg        ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_address_reg0  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_address_reg1  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_address_reg2  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_address_reg3  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_address_reg4  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_address_reg5  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_address_reg6  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_address_reg7  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_address_reg8  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_bytena_reg0   ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_datain_reg0   ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_datain_reg1   ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_datain_reg2   ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_datain_reg3   ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_datain_reg4   ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_datain_reg5   ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_datain_reg6   ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_datain_reg7   ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_memory_reg0   ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a10~portb_memory_reg0  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a11~portb_memory_reg0  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a12~portb_memory_reg0  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a13~portb_memory_reg0  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a14~porta_memory_reg0  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a14~portb_memory_reg0  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a15~porta_memory_reg0  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a15~portb_memory_reg0  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_address_reg0 ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_address_reg1 ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_address_reg2 ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_address_reg3 ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_address_reg4 ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_address_reg5 ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_address_reg6 ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_address_reg7 ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_address_reg8 ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_bytena_reg0  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_datain_reg0  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_datain_reg1  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_datain_reg2  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_datain_reg3  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_datain_reg4  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_datain_reg5  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_datain_reg6  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_datain_reg7  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_memory_reg0  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_we_reg       ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_address_reg0 ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_address_reg1 ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_address_reg2 ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_address_reg3 ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_address_reg4 ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_address_reg5 ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_address_reg6 ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_address_reg7 ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_address_reg8 ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_bytena_reg0  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_datain_reg0  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_datain_reg1  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_datain_reg2  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_datain_reg3  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_datain_reg4  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_datain_reg5  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_datain_reg6  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_datain_reg7  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_memory_reg0  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a17~porta_memory_reg0  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a17~portb_memory_reg0  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a18~porta_memory_reg0  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a18~portb_memory_reg0  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a19~porta_memory_reg0  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a19~portb_memory_reg0  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a1~porta_memory_reg0   ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a1~portb_memory_reg0   ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a20~porta_memory_reg0  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a20~portb_memory_reg0  ;
+--------+--------------+----------------+------------------+-------------------------+------------+--------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'altpll_0|sd1|pll|clk[0]'                                                                                                                                                                                              ;
+-------+--------------+----------------+------------------+-------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                   ; Clock Edge ; Target                                                                                                                                               ;
+-------+--------------+----------------+------------------+-------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                    ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                    ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                   ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                   ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]                                   ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]                                   ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][12]                                   ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][12]                                   ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][13]                                   ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][13]                                   ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][14]                                   ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][14]                                   ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][15]                                   ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][15]                                   ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                    ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                    ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][2]                                    ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][2]                                    ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][3]                                    ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][3]                                    ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][4]                                    ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][4]                                    ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][5]                                    ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][5]                                    ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][6]                                    ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][6]                                    ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][7]                                    ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][7]                                    ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][8]                                    ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][8]                                    ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][9]                                    ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][9]                                    ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                    ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                    ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                   ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                   ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                   ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                   ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                   ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                   ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                   ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                   ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                   ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                   ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                   ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                   ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                    ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                    ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                    ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                    ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                    ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                    ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                    ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                    ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                    ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                    ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                    ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                    ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                    ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                    ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                    ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                    ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                    ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                    ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                  ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                  ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                  ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                  ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][19]                                     ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][19]                                     ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                     ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                     ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                     ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                     ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                     ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                     ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                     ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                     ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                     ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                     ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][19]                                     ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][19]                                     ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                     ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                     ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                     ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                     ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]                                     ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]                                     ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                     ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                     ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                     ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                     ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                    ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                    ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                    ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                    ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;
+-------+--------------+----------------+------------------+-------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock1'                                                                   ;
+-------+--------------+----------------+------------------+--------+------------+---------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                    ;
+-------+--------------+----------------+------------------+--------+------------+---------------------------+
; 2.708 ; 2.708        ; 0.000          ; High Pulse Width ; clock1 ; Rise       ; altpll_0|sd1|pll|clk[0]   ;
; 2.708 ; 2.708        ; 0.000          ; Low Pulse Width  ; clock1 ; Rise       ; altpll_0|sd1|pll|clk[0]   ;
; 2.708 ; 2.708        ; 0.000          ; High Pulse Width ; clock1 ; Rise       ; altpll_0|sd1|pll|clk[1]   ;
; 2.708 ; 2.708        ; 0.000          ; Low Pulse Width  ; clock1 ; Rise       ; altpll_0|sd1|pll|clk[1]   ;
; 2.708 ; 2.708        ; 0.000          ; High Pulse Width ; clock1 ; Rise       ; altpll_0|sd1|pll|clk[2]   ;
; 2.708 ; 2.708        ; 0.000          ; Low Pulse Width  ; clock1 ; Rise       ; altpll_0|sd1|pll|clk[2]   ;
; 2.708 ; 2.708        ; 0.000          ; High Pulse Width ; clock1 ; Rise       ; altpll_0|sd1|pll|inclk[0] ;
; 2.708 ; 2.708        ; 0.000          ; Low Pulse Width  ; clock1 ; Rise       ; altpll_0|sd1|pll|inclk[0] ;
; 2.708 ; 2.708        ; 0.000          ; High Pulse Width ; clock1 ; Rise       ; clk_0|combout             ;
; 2.708 ; 2.708        ; 0.000          ; Low Pulse Width  ; clock1 ; Rise       ; clk_0|combout             ;
; 3.036 ; 5.416        ; 2.380          ; Port Rate        ; clock1 ; Rise       ; clk_0                     ;
+-------+--------------+----------------+------------------+--------+------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'altpll_1|sd1|pll|clk[0]'                                                                                                                ;
+-------+--------------+----------------+------------------+-------------------------+------------+------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                   ; Clock Edge ; Target                                                                 ;
+-------+--------------+----------------+------------------+-------------------------+------------+------------------------------------------------------------------------+
; 3.189 ; 5.208        ; 2.019          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[10] ;
; 3.189 ; 5.208        ; 2.019          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[10] ;
; 3.189 ; 5.208        ; 2.019          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[11] ;
; 3.189 ; 5.208        ; 2.019          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[11] ;
; 3.189 ; 5.208        ; 2.019          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[12] ;
; 3.189 ; 5.208        ; 2.019          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[12] ;
; 3.189 ; 5.208        ; 2.019          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[13] ;
; 3.189 ; 5.208        ; 2.019          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[13] ;
; 3.189 ; 5.208        ; 2.019          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[14] ;
; 3.189 ; 5.208        ; 2.019          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[14] ;
; 3.189 ; 5.208        ; 2.019          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[15] ;
; 3.189 ; 5.208        ; 2.019          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[15] ;
; 3.189 ; 5.208        ; 2.019          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[16] ;
; 3.189 ; 5.208        ; 2.019          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[16] ;
; 3.189 ; 5.208        ; 2.019          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[17] ;
; 3.189 ; 5.208        ; 2.019          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[17] ;
; 3.189 ; 5.208        ; 2.019          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[2]  ;
; 3.189 ; 5.208        ; 2.019          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[2]  ;
; 3.189 ; 5.208        ; 2.019          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[3]  ;
; 3.189 ; 5.208        ; 2.019          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[3]  ;
; 3.189 ; 5.208        ; 2.019          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[4]  ;
; 3.189 ; 5.208        ; 2.019          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[4]  ;
; 3.189 ; 5.208        ; 2.019          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[5]  ;
; 3.189 ; 5.208        ; 2.019          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[5]  ;
; 3.189 ; 5.208        ; 2.019          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[6]  ;
; 3.189 ; 5.208        ; 2.019          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[6]  ;
; 3.189 ; 5.208        ; 2.019          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[7]  ;
; 3.189 ; 5.208        ; 2.019          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[7]  ;
; 3.189 ; 5.208        ; 2.019          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[8]  ;
; 3.189 ; 5.208        ; 2.019          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[8]  ;
; 3.189 ; 5.208        ; 2.019          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[9]  ;
; 3.189 ; 5.208        ; 2.019          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[9]  ;
; 3.189 ; 5.208        ; 2.019          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[10] ;
; 3.189 ; 5.208        ; 2.019          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[10] ;
; 3.189 ; 5.208        ; 2.019          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[11] ;
; 3.189 ; 5.208        ; 2.019          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[11] ;
; 3.189 ; 5.208        ; 2.019          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[12] ;
; 3.189 ; 5.208        ; 2.019          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[12] ;
; 3.189 ; 5.208        ; 2.019          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[13] ;
; 3.189 ; 5.208        ; 2.019          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[13] ;
; 3.189 ; 5.208        ; 2.019          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[14] ;
; 3.189 ; 5.208        ; 2.019          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[14] ;
; 3.189 ; 5.208        ; 2.019          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[15] ;
; 3.189 ; 5.208        ; 2.019          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[15] ;
; 3.189 ; 5.208        ; 2.019          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[16] ;
; 3.189 ; 5.208        ; 2.019          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[16] ;
; 3.189 ; 5.208        ; 2.019          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[17] ;
; 3.189 ; 5.208        ; 2.019          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[17] ;
; 3.189 ; 5.208        ; 2.019          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[2]  ;
; 3.189 ; 5.208        ; 2.019          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[2]  ;
; 3.189 ; 5.208        ; 2.019          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[3]  ;
; 3.189 ; 5.208        ; 2.019          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[3]  ;
; 3.189 ; 5.208        ; 2.019          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[4]  ;
; 3.189 ; 5.208        ; 2.019          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[4]  ;
; 3.189 ; 5.208        ; 2.019          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[5]  ;
; 3.189 ; 5.208        ; 2.019          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[5]  ;
; 3.189 ; 5.208        ; 2.019          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[6]  ;
; 3.189 ; 5.208        ; 2.019          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[6]  ;
; 3.189 ; 5.208        ; 2.019          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[7]  ;
; 3.189 ; 5.208        ; 2.019          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[7]  ;
; 3.189 ; 5.208        ; 2.019          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[8]  ;
; 3.189 ; 5.208        ; 2.019          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[8]  ;
; 3.189 ; 5.208        ; 2.019          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[9]  ;
; 3.189 ; 5.208        ; 2.019          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_1|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[9]  ;
; 4.208 ; 5.208        ; 1.000          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; BaseQAddr:baseqaddr_0|QAddress0[10]                                    ;
; 4.208 ; 5.208        ; 1.000          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; BaseQAddr:baseqaddr_0|QAddress0[10]                                    ;
; 4.208 ; 5.208        ; 1.000          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; BaseQAddr:baseqaddr_0|QAddress0[2]                                     ;
; 4.208 ; 5.208        ; 1.000          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; BaseQAddr:baseqaddr_0|QAddress0[2]                                     ;
; 4.208 ; 5.208        ; 1.000          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; BaseQAddr:baseqaddr_0|QAddress0[3]                                     ;
; 4.208 ; 5.208        ; 1.000          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; BaseQAddr:baseqaddr_0|QAddress0[3]                                     ;
; 4.208 ; 5.208        ; 1.000          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; BaseQAddr:baseqaddr_0|QAddress0[4]                                     ;
; 4.208 ; 5.208        ; 1.000          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; BaseQAddr:baseqaddr_0|QAddress0[4]                                     ;
; 4.208 ; 5.208        ; 1.000          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; BaseQAddr:baseqaddr_0|QAddress0[5]                                     ;
; 4.208 ; 5.208        ; 1.000          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; BaseQAddr:baseqaddr_0|QAddress0[5]                                     ;
; 4.208 ; 5.208        ; 1.000          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; BaseQAddr:baseqaddr_0|QAddress0[6]                                     ;
; 4.208 ; 5.208        ; 1.000          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; BaseQAddr:baseqaddr_0|QAddress0[6]                                     ;
; 4.208 ; 5.208        ; 1.000          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; BaseQAddr:baseqaddr_0|QAddress0[7]                                     ;
; 4.208 ; 5.208        ; 1.000          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; BaseQAddr:baseqaddr_0|QAddress0[7]                                     ;
; 4.208 ; 5.208        ; 1.000          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; BaseQAddr:baseqaddr_0|QAddress0[8]                                     ;
; 4.208 ; 5.208        ; 1.000          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; BaseQAddr:baseqaddr_0|QAddress0[8]                                     ;
; 4.208 ; 5.208        ; 1.000          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; BaseQAddr:baseqaddr_0|QAddress0[9]                                     ;
; 4.208 ; 5.208        ; 1.000          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; BaseQAddr:baseqaddr_0|QAddress0[9]                                     ;
; 4.208 ; 5.208        ; 1.000          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; EmptyReg:emptyreg_0|readdata[0]                                        ;
; 4.208 ; 5.208        ; 1.000          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; EmptyReg:emptyreg_0|readdata[0]                                        ;
; 4.208 ; 5.208        ; 1.000          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; EmptyReg:emptyreg_1|readdata[0]                                        ;
; 4.208 ; 5.208        ; 1.000          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; EmptyReg:emptyreg_1|readdata[0]                                        ;
; 4.208 ; 5.208        ; 1.000          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; EndTSetReg:endtsetreg_0|EndTSet                                        ;
; 4.208 ; 5.208        ; 1.000          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; EndTSetReg:endtsetreg_0|EndTSet                                        ;
; 4.208 ; 5.208        ; 1.000          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; EndTSetReg:endtsetreg_1|EndTSet                                        ;
; 4.208 ; 5.208        ; 1.000          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; EndTSetReg:endtsetreg_1|EndTSet                                        ;
; 4.208 ; 5.208        ; 1.000          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; FullReg:fullreg_0|FullxD                                               ;
; 4.208 ; 5.208        ; 1.000          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; FullReg:fullreg_0|FullxD                                               ;
; 4.208 ; 5.208        ; 1.000          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; FullReg:fullreg_1|FullxD                                               ;
; 4.208 ; 5.208        ; 1.000          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; FullReg:fullreg_1|FullxD                                               ;
; 4.208 ; 5.208        ; 1.000          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|KVal[0]             ;
; 4.208 ; 5.208        ; 1.000          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|KVal[0]             ;
; 4.208 ; 5.208        ; 1.000          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|KVal[1]             ;
; 4.208 ; 5.208        ; 1.000          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|KVal[1]             ;
; 4.208 ; 5.208        ; 1.000          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|KVal[2]             ;
; 4.208 ; 5.208        ; 1.000          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|KVal[2]             ;
+-------+--------------+----------------+------------------+-------------------------+------------+------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_1_clk_in_clk'                                                                    ;
+--------+--------------+----------------+------------------+------------------+------------+---------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock            ; Clock Edge ; Target                    ;
+--------+--------------+----------------+------------------+------------------+------------+---------------------------+
; 20.833 ; 20.833       ; 0.000          ; High Pulse Width ; clk_1_clk_in_clk ; Rise       ; altpll_1|sd1|pll|clk[0]   ;
; 20.833 ; 20.833       ; 0.000          ; Low Pulse Width  ; clk_1_clk_in_clk ; Rise       ; altpll_1|sd1|pll|clk[0]   ;
; 20.833 ; 20.833       ; 0.000          ; High Pulse Width ; clk_1_clk_in_clk ; Rise       ; altpll_1|sd1|pll|inclk[0] ;
; 20.833 ; 20.833       ; 0.000          ; Low Pulse Width  ; clk_1_clk_in_clk ; Rise       ; altpll_1|sd1|pll|inclk[0] ;
; 20.833 ; 20.833       ; 0.000          ; High Pulse Width ; clk_1_clk_in_clk ; Rise       ; clk_1_clk_in_clk|combout  ;
; 20.833 ; 20.833       ; 0.000          ; Low Pulse Width  ; clk_1_clk_in_clk ; Rise       ; clk_1_clk_in_clk|combout  ;
; 39.286 ; 41.666       ; 2.380          ; Port Rate        ; clk_1_clk_in_clk ; Rise       ; clk_1_clk_in_clk          ;
+--------+--------------+----------------+------------------+------------------+------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 97.778 ; 100.000      ; 2.222          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


+------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                      ;
+----------------------------------------------+------------+-------+-------+------------+-------------------------+
; Data Port                                    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference         ;
+----------------------------------------------+------------+-------+-------+------------+-------------------------+
; FIFO_data_to_and_from_the_usbFIFOCtrl_0[*]   ; clock1     ; 3.905 ; 3.905 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[0]  ; clock1     ; 3.866 ; 3.866 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[1]  ; clock1     ; 3.905 ; 3.905 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[2]  ; clock1     ; 3.808 ; 3.808 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[3]  ; clock1     ; 3.771 ; 3.771 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[4]  ; clock1     ; 3.778 ; 3.778 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[5]  ; clock1     ; 3.760 ; 3.760 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[6]  ; clock1     ; 3.676 ; 3.676 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[7]  ; clock1     ; 3.664 ; 3.664 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[8]  ; clock1     ; 3.592 ; 3.592 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[9]  ; clock1     ; 3.748 ; 3.748 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[10] ; clock1     ; 3.662 ; 3.662 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[11] ; clock1     ; 3.491 ; 3.491 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[12] ; clock1     ; 3.654 ; 3.654 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[13] ; clock1     ; 3.647 ; 3.647 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[14] ; clock1     ; 3.715 ; 3.715 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[15] ; clock1     ; 3.510 ; 3.510 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FLAGB_n_to_the_usbFIFOCtrl_0                 ; clock1     ; 3.865 ; 3.865 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FLAGC_n_to_the_usbFIFOCtrl_0                 ; clock1     ; 3.852 ; 3.852 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; zs_dq_to_and_from_the_sdram_0[*]             ; clock1     ; 1.076 ; 1.076 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[0]            ; clock1     ; 1.044 ; 1.044 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[1]            ; clock1     ; 1.071 ; 1.071 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[2]            ; clock1     ; 1.066 ; 1.066 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[3]            ; clock1     ; 1.044 ; 1.044 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[4]            ; clock1     ; 1.034 ; 1.034 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[5]            ; clock1     ; 1.048 ; 1.048 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[6]            ; clock1     ; 1.048 ; 1.048 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[7]            ; clock1     ; 1.056 ; 1.056 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[8]            ; clock1     ; 1.027 ; 1.027 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[9]            ; clock1     ; 1.056 ; 1.056 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[10]           ; clock1     ; 1.058 ; 1.058 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[11]           ; clock1     ; 1.065 ; 1.065 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[12]           ; clock1     ; 1.065 ; 1.065 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[13]           ; clock1     ; 1.076 ; 1.076 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[14]           ; clock1     ; 1.044 ; 1.044 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[15]           ; clock1     ; 1.061 ; 1.061 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[16]           ; clock1     ; 1.046 ; 1.046 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[17]           ; clock1     ; 1.065 ; 1.065 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[18]           ; clock1     ; 1.065 ; 1.065 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[19]           ; clock1     ; 1.066 ; 1.066 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[20]           ; clock1     ; 1.076 ; 1.076 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[21]           ; clock1     ; 1.037 ; 1.037 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[22]           ; clock1     ; 1.067 ; 1.067 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[23]           ; clock1     ; 1.047 ; 1.047 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[24]           ; clock1     ; 1.057 ; 1.057 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[25]           ; clock1     ; 1.067 ; 1.067 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[26]           ; clock1     ; 1.069 ; 1.069 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[27]           ; clock1     ; 1.076 ; 1.076 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[28]           ; clock1     ; 1.046 ; 1.046 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[29]           ; clock1     ; 1.046 ; 1.046 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[30]           ; clock1     ; 1.065 ; 1.065 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[31]           ; clock1     ; 1.061 ; 1.061 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
+----------------------------------------------+------------+-------+-------+------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                         ;
+----------------------------------------------+------------+--------+--------+------------+-------------------------+
; Data Port                                    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference         ;
+----------------------------------------------+------------+--------+--------+------------+-------------------------+
; FIFO_data_to_and_from_the_usbFIFOCtrl_0[*]   ; clock1     ; -3.371 ; -3.371 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[0]  ; clock1     ; -3.746 ; -3.746 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[1]  ; clock1     ; -3.785 ; -3.785 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[2]  ; clock1     ; -3.688 ; -3.688 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[3]  ; clock1     ; -3.651 ; -3.651 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[4]  ; clock1     ; -3.658 ; -3.658 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[5]  ; clock1     ; -3.640 ; -3.640 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[6]  ; clock1     ; -3.556 ; -3.556 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[7]  ; clock1     ; -3.544 ; -3.544 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[8]  ; clock1     ; -3.472 ; -3.472 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[9]  ; clock1     ; -3.628 ; -3.628 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[10] ; clock1     ; -3.542 ; -3.542 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[11] ; clock1     ; -3.371 ; -3.371 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[12] ; clock1     ; -3.534 ; -3.534 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[13] ; clock1     ; -3.527 ; -3.527 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[14] ; clock1     ; -3.595 ; -3.595 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[15] ; clock1     ; -3.390 ; -3.390 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FLAGB_n_to_the_usbFIFOCtrl_0                 ; clock1     ; -3.608 ; -3.608 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FLAGC_n_to_the_usbFIFOCtrl_0                 ; clock1     ; -3.662 ; -3.662 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; zs_dq_to_and_from_the_sdram_0[*]             ; clock1     ; -0.926 ; -0.926 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[0]            ; clock1     ; -0.943 ; -0.943 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[1]            ; clock1     ; -0.970 ; -0.970 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[2]            ; clock1     ; -0.965 ; -0.965 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[3]            ; clock1     ; -0.943 ; -0.943 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[4]            ; clock1     ; -0.933 ; -0.933 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[5]            ; clock1     ; -0.947 ; -0.947 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[6]            ; clock1     ; -0.947 ; -0.947 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[7]            ; clock1     ; -0.955 ; -0.955 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[8]            ; clock1     ; -0.926 ; -0.926 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[9]            ; clock1     ; -0.955 ; -0.955 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[10]           ; clock1     ; -0.957 ; -0.957 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[11]           ; clock1     ; -0.964 ; -0.964 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[12]           ; clock1     ; -0.964 ; -0.964 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[13]           ; clock1     ; -0.975 ; -0.975 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[14]           ; clock1     ; -0.943 ; -0.943 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[15]           ; clock1     ; -0.960 ; -0.960 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[16]           ; clock1     ; -0.945 ; -0.945 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[17]           ; clock1     ; -0.964 ; -0.964 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[18]           ; clock1     ; -0.964 ; -0.964 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[19]           ; clock1     ; -0.965 ; -0.965 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[20]           ; clock1     ; -0.975 ; -0.975 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[21]           ; clock1     ; -0.936 ; -0.936 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[22]           ; clock1     ; -0.966 ; -0.966 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[23]           ; clock1     ; -0.946 ; -0.946 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[24]           ; clock1     ; -0.956 ; -0.956 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[25]           ; clock1     ; -0.966 ; -0.966 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[26]           ; clock1     ; -0.968 ; -0.968 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[27]           ; clock1     ; -0.975 ; -0.975 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[28]           ; clock1     ; -0.945 ; -0.945 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[29]           ; clock1     ; -0.945 ; -0.945 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[30]           ; clock1     ; -0.964 ; -0.964 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[31]           ; clock1     ; -0.960 ; -0.960 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
+----------------------------------------------+------------+--------+--------+------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                              ;
+----------------------------------------------+------------+--------+--------+------------+-------------------------+
; Data Port                                    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference         ;
+----------------------------------------------+------------+--------+--------+------------+-------------------------+
; FIFO_add_from_the_usbFIFOCtrl_0[*]           ; clock1     ; 1.748  ; 1.748  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_add_from_the_usbFIFOCtrl_0[0]          ; clock1     ; 1.610  ; 1.610  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_add_from_the_usbFIFOCtrl_0[1]          ; clock1     ; 1.748  ; 1.748  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FIFO_data_to_and_from_the_usbFIFOCtrl_0[*]   ; clock1     ; 1.940  ; 1.940  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[0]  ; clock1     ; 1.927  ; 1.927  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[1]  ; clock1     ; 1.940  ; 1.940  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[2]  ; clock1     ; 1.915  ; 1.915  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[3]  ; clock1     ; 1.805  ; 1.805  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[4]  ; clock1     ; 1.898  ; 1.898  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[5]  ; clock1     ; 1.910  ; 1.910  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[6]  ; clock1     ; 1.781  ; 1.781  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[7]  ; clock1     ; 1.788  ; 1.788  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[8]  ; clock1     ; 1.597  ; 1.597  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[9]  ; clock1     ; 1.778  ; 1.778  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[10] ; clock1     ; 1.767  ; 1.767  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[11] ; clock1     ; 1.600  ; 1.600  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[12] ; clock1     ; 1.757  ; 1.757  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[13] ; clock1     ; 1.773  ; 1.773  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[14] ; clock1     ; 1.747  ; 1.747  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[15] ; clock1     ; 1.747  ; 1.747  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FIFO_oe_n_from_the_usbFIFOCtrl_0             ; clock1     ; 1.806  ; 1.806  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FIFO_pktend_from_the_usbFIFOCtrl_0           ; clock1     ; 2.395  ; 2.395  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FIFO_rd_n_from_the_usbFIFOCtrl_0             ; clock1     ; 1.754  ; 1.754  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FIFO_wr_n_from_the_usbFIFOCtrl_0             ; clock1     ; 1.761  ; 1.761  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; led_from_the_usbFIFOCtrl_0[*]                ; clock1     ; 2.458  ; 2.458  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  led_from_the_usbFIFOCtrl_0[0]               ; clock1     ; 2.458  ; 2.458  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  led_from_the_usbFIFOCtrl_0[1]               ; clock1     ; 2.324  ; 2.324  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  led_from_the_usbFIFOCtrl_0[2]               ; clock1     ; 2.439  ; 2.439  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; altpll_0_c1_clk                              ; clock1     ; -0.119 ;        ; Rise       ; altpll_0|sd1|pll|clk[1] ;
; altpll_0_c1_clk                              ; clock1     ;        ; -0.119 ; Fall       ; altpll_0|sd1|pll|clk[1] ;
; out_port_from_the_pio_0[*]                   ; clock1     ; 2.889  ; 2.889  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[0]                  ; clock1     ; 2.490  ; 2.490  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[1]                  ; clock1     ; 2.589  ; 2.589  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[2]                  ; clock1     ; 2.646  ; 2.646  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[3]                  ; clock1     ; 2.591  ; 2.591  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[4]                  ; clock1     ; 2.884  ; 2.884  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[5]                  ; clock1     ; 2.362  ; 2.362  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[6]                  ; clock1     ; 2.588  ; 2.588  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[7]                  ; clock1     ; 2.889  ; 2.889  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_addr_from_the_sdram_0[*]                  ; clock1     ; 1.143  ; 1.143  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[0]                 ; clock1     ; 1.138  ; 1.138  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[1]                 ; clock1     ; 1.116  ; 1.116  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[2]                 ; clock1     ; 1.113  ; 1.113  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[3]                 ; clock1     ; 1.122  ; 1.122  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[4]                 ; clock1     ; 1.100  ; 1.100  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[5]                 ; clock1     ; 1.116  ; 1.116  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[6]                 ; clock1     ; 1.138  ; 1.138  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[7]                 ; clock1     ; 1.143  ; 1.143  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[8]                 ; clock1     ; 1.122  ; 1.122  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[9]                 ; clock1     ; 1.101  ; 1.101  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[10]                ; clock1     ; 1.138  ; 1.138  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[11]                ; clock1     ; 1.109  ; 1.109  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_ba_from_the_sdram_0[*]                    ; clock1     ; 1.143  ; 1.143  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_ba_from_the_sdram_0[0]                   ; clock1     ; 1.143  ; 1.143  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_ba_from_the_sdram_0[1]                   ; clock1     ; 1.124  ; 1.124  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_cas_n_from_the_sdram_0                    ; clock1     ; 1.140  ; 1.140  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_cs_n_from_the_sdram_0                     ; clock1     ; 1.129  ; 1.129  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_dq_to_and_from_the_sdram_0[*]             ; clock1     ; 1.162  ; 1.162  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[0]            ; clock1     ; 1.125  ; 1.125  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[1]            ; clock1     ; 1.158  ; 1.158  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[2]            ; clock1     ; 1.143  ; 1.143  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[3]            ; clock1     ; 1.125  ; 1.125  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[4]            ; clock1     ; 1.115  ; 1.115  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[5]            ; clock1     ; 1.141  ; 1.141  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[6]            ; clock1     ; 1.121  ; 1.121  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[7]            ; clock1     ; 1.153  ; 1.153  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[8]            ; clock1     ; 1.122  ; 1.122  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[9]            ; clock1     ; 1.153  ; 1.153  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[10]           ; clock1     ; 1.151  ; 1.151  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[11]           ; clock1     ; 1.144  ; 1.144  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[12]           ; clock1     ; 1.144  ; 1.144  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[13]           ; clock1     ; 1.153  ; 1.153  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[14]           ; clock1     ; 1.125  ; 1.125  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[15]           ; clock1     ; 1.148  ; 1.148  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[16]           ; clock1     ; 1.123  ; 1.123  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[17]           ; clock1     ; 1.144  ; 1.144  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[18]           ; clock1     ; 1.144  ; 1.144  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[19]           ; clock1     ; 1.143  ; 1.143  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[20]           ; clock1     ; 1.153  ; 1.153  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[21]           ; clock1     ; 1.132  ; 1.132  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[22]           ; clock1     ; 1.162  ; 1.162  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[23]           ; clock1     ; 1.142  ; 1.142  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[24]           ; clock1     ; 1.152  ; 1.152  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[25]           ; clock1     ; 1.162  ; 1.162  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[26]           ; clock1     ; 1.160  ; 1.160  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[27]           ; clock1     ; 1.153  ; 1.153  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[28]           ; clock1     ; 1.123  ; 1.123  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[29]           ; clock1     ; 1.123  ; 1.123  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[30]           ; clock1     ; 1.144  ; 1.144  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[31]           ; clock1     ; 1.148  ; 1.148  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_dqm_from_the_sdram_0[*]                   ; clock1     ; 1.150  ; 1.150  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dqm_from_the_sdram_0[0]                  ; clock1     ; 1.150  ; 1.150  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dqm_from_the_sdram_0[1]                  ; clock1     ; 1.113  ; 1.113  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dqm_from_the_sdram_0[2]                  ; clock1     ; 1.140  ; 1.140  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dqm_from_the_sdram_0[3]                  ; clock1     ; 1.122  ; 1.122  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_ras_n_from_the_sdram_0                    ; clock1     ; 1.140  ; 1.140  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_we_n_from_the_sdram_0                     ; clock1     ; 1.150  ; 1.150  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
+----------------------------------------------+------------+--------+--------+------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                      ;
+----------------------------------------------+------------+--------+--------+------------+-------------------------+
; Data Port                                    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference         ;
+----------------------------------------------+------------+--------+--------+------------+-------------------------+
; FIFO_add_from_the_usbFIFOCtrl_0[*]           ; clock1     ; 1.610  ; 1.610  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_add_from_the_usbFIFOCtrl_0[0]          ; clock1     ; 1.610  ; 1.610  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_add_from_the_usbFIFOCtrl_0[1]          ; clock1     ; 1.748  ; 1.748  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FIFO_data_to_and_from_the_usbFIFOCtrl_0[*]   ; clock1     ; 1.597  ; 1.597  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[0]  ; clock1     ; 1.927  ; 1.927  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[1]  ; clock1     ; 1.940  ; 1.940  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[2]  ; clock1     ; 1.915  ; 1.915  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[3]  ; clock1     ; 1.805  ; 1.805  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[4]  ; clock1     ; 1.898  ; 1.898  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[5]  ; clock1     ; 1.910  ; 1.910  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[6]  ; clock1     ; 1.781  ; 1.781  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[7]  ; clock1     ; 1.788  ; 1.788  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[8]  ; clock1     ; 1.597  ; 1.597  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[9]  ; clock1     ; 1.778  ; 1.778  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[10] ; clock1     ; 1.767  ; 1.767  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[11] ; clock1     ; 1.600  ; 1.600  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[12] ; clock1     ; 1.757  ; 1.757  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[13] ; clock1     ; 1.773  ; 1.773  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[14] ; clock1     ; 1.747  ; 1.747  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[15] ; clock1     ; 1.747  ; 1.747  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FIFO_oe_n_from_the_usbFIFOCtrl_0             ; clock1     ; 1.806  ; 1.806  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FIFO_pktend_from_the_usbFIFOCtrl_0           ; clock1     ; 2.063  ; 2.063  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FIFO_rd_n_from_the_usbFIFOCtrl_0             ; clock1     ; 1.754  ; 1.754  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FIFO_wr_n_from_the_usbFIFOCtrl_0             ; clock1     ; 1.761  ; 1.761  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; led_from_the_usbFIFOCtrl_0[*]                ; clock1     ; 2.324  ; 2.324  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  led_from_the_usbFIFOCtrl_0[0]               ; clock1     ; 2.458  ; 2.458  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  led_from_the_usbFIFOCtrl_0[1]               ; clock1     ; 2.324  ; 2.324  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  led_from_the_usbFIFOCtrl_0[2]               ; clock1     ; 2.439  ; 2.439  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; altpll_0_c1_clk                              ; clock1     ; -0.119 ;        ; Rise       ; altpll_0|sd1|pll|clk[1] ;
; altpll_0_c1_clk                              ; clock1     ;        ; -0.119 ; Fall       ; altpll_0|sd1|pll|clk[1] ;
; out_port_from_the_pio_0[*]                   ; clock1     ; 2.362  ; 2.362  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[0]                  ; clock1     ; 2.490  ; 2.490  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[1]                  ; clock1     ; 2.589  ; 2.589  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[2]                  ; clock1     ; 2.646  ; 2.646  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[3]                  ; clock1     ; 2.591  ; 2.591  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[4]                  ; clock1     ; 2.884  ; 2.884  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[5]                  ; clock1     ; 2.362  ; 2.362  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[6]                  ; clock1     ; 2.588  ; 2.588  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[7]                  ; clock1     ; 2.889  ; 2.889  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_addr_from_the_sdram_0[*]                  ; clock1     ; 1.100  ; 1.100  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[0]                 ; clock1     ; 1.138  ; 1.138  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[1]                 ; clock1     ; 1.116  ; 1.116  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[2]                 ; clock1     ; 1.113  ; 1.113  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[3]                 ; clock1     ; 1.122  ; 1.122  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[4]                 ; clock1     ; 1.100  ; 1.100  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[5]                 ; clock1     ; 1.116  ; 1.116  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[6]                 ; clock1     ; 1.138  ; 1.138  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[7]                 ; clock1     ; 1.143  ; 1.143  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[8]                 ; clock1     ; 1.122  ; 1.122  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[9]                 ; clock1     ; 1.101  ; 1.101  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[10]                ; clock1     ; 1.138  ; 1.138  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[11]                ; clock1     ; 1.109  ; 1.109  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_ba_from_the_sdram_0[*]                    ; clock1     ; 1.124  ; 1.124  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_ba_from_the_sdram_0[0]                   ; clock1     ; 1.143  ; 1.143  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_ba_from_the_sdram_0[1]                   ; clock1     ; 1.124  ; 1.124  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_cas_n_from_the_sdram_0                    ; clock1     ; 1.140  ; 1.140  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_cs_n_from_the_sdram_0                     ; clock1     ; 1.129  ; 1.129  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_dq_to_and_from_the_sdram_0[*]             ; clock1     ; 1.105  ; 1.105  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[0]            ; clock1     ; 1.115  ; 1.115  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[1]            ; clock1     ; 1.148  ; 1.148  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[2]            ; clock1     ; 1.133  ; 1.133  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[3]            ; clock1     ; 1.115  ; 1.115  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[4]            ; clock1     ; 1.105  ; 1.105  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[5]            ; clock1     ; 1.131  ; 1.131  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[6]            ; clock1     ; 1.111  ; 1.111  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[7]            ; clock1     ; 1.143  ; 1.143  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[8]            ; clock1     ; 1.112  ; 1.112  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[9]            ; clock1     ; 1.143  ; 1.143  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[10]           ; clock1     ; 1.141  ; 1.141  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[11]           ; clock1     ; 1.134  ; 1.134  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[12]           ; clock1     ; 1.134  ; 1.134  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[13]           ; clock1     ; 1.143  ; 1.143  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[14]           ; clock1     ; 1.115  ; 1.115  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[15]           ; clock1     ; 1.138  ; 1.138  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[16]           ; clock1     ; 1.113  ; 1.113  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[17]           ; clock1     ; 1.134  ; 1.134  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[18]           ; clock1     ; 1.134  ; 1.134  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[19]           ; clock1     ; 1.133  ; 1.133  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[20]           ; clock1     ; 1.143  ; 1.143  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[21]           ; clock1     ; 1.122  ; 1.122  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[22]           ; clock1     ; 1.152  ; 1.152  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[23]           ; clock1     ; 1.132  ; 1.132  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[24]           ; clock1     ; 1.142  ; 1.142  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[25]           ; clock1     ; 1.152  ; 1.152  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[26]           ; clock1     ; 1.150  ; 1.150  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[27]           ; clock1     ; 1.143  ; 1.143  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[28]           ; clock1     ; 1.113  ; 1.113  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[29]           ; clock1     ; 1.113  ; 1.113  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[30]           ; clock1     ; 1.134  ; 1.134  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[31]           ; clock1     ; 1.138  ; 1.138  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_dqm_from_the_sdram_0[*]                   ; clock1     ; 1.113  ; 1.113  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dqm_from_the_sdram_0[0]                  ; clock1     ; 1.150  ; 1.150  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dqm_from_the_sdram_0[1]                  ; clock1     ; 1.113  ; 1.113  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dqm_from_the_sdram_0[2]                  ; clock1     ; 1.140  ; 1.140  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dqm_from_the_sdram_0[3]                  ; clock1     ; 1.122  ; 1.122  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_ras_n_from_the_sdram_0                    ; clock1     ; 1.140  ; 1.140  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_we_n_from_the_sdram_0                     ; clock1     ; 1.150  ; 1.150  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
+----------------------------------------------+------------+--------+--------+------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                             ;
+----------------------------------------------+------------+-------+------+------------+-------------------------+
; Data Port                                    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference         ;
+----------------------------------------------+------------+-------+------+------------+-------------------------+
; FIFO_data_to_and_from_the_usbFIFOCtrl_0[*]   ; clock1     ; 1.720 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[0]  ; clock1     ; 1.918 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[1]  ; clock1     ; 1.913 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[2]  ; clock1     ; 1.903 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[3]  ; clock1     ; 1.908 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[4]  ; clock1     ; 1.878 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[5]  ; clock1     ; 1.903 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[6]  ; clock1     ; 1.886 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[7]  ; clock1     ; 1.886 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[8]  ; clock1     ; 1.862 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[9]  ; clock1     ; 1.738 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[10] ; clock1     ; 1.738 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[11] ; clock1     ; 1.870 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[12] ; clock1     ; 1.869 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[13] ; clock1     ; 1.869 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[14] ; clock1     ; 1.720 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[15] ; clock1     ; 1.764 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
+----------------------------------------------+------------+-------+------+------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                     ;
+----------------------------------------------+------------+-------+------+------------+-------------------------+
; Data Port                                    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference         ;
+----------------------------------------------+------------+-------+------+------------+-------------------------+
; FIFO_data_to_and_from_the_usbFIFOCtrl_0[*]   ; clock1     ; 1.720 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[0]  ; clock1     ; 1.918 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[1]  ; clock1     ; 1.913 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[2]  ; clock1     ; 1.903 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[3]  ; clock1     ; 1.908 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[4]  ; clock1     ; 1.878 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[5]  ; clock1     ; 1.903 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[6]  ; clock1     ; 1.886 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[7]  ; clock1     ; 1.886 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[8]  ; clock1     ; 1.862 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[9]  ; clock1     ; 1.738 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[10] ; clock1     ; 1.738 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[11] ; clock1     ; 1.870 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[12] ; clock1     ; 1.869 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[13] ; clock1     ; 1.869 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[14] ; clock1     ; 1.720 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[15] ; clock1     ; 1.764 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
+----------------------------------------------+------------+-------+------+------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                     ;
+----------------------------------------------+------------+-----------+-----------+------------+-------------------------+
; Data Port                                    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference         ;
+----------------------------------------------+------------+-----------+-----------+------------+-------------------------+
; FIFO_data_to_and_from_the_usbFIFOCtrl_0[*]   ; clock1     ; 1.720     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[0]  ; clock1     ; 1.918     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[1]  ; clock1     ; 1.913     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[2]  ; clock1     ; 1.903     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[3]  ; clock1     ; 1.908     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[4]  ; clock1     ; 1.878     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[5]  ; clock1     ; 1.903     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[6]  ; clock1     ; 1.886     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[7]  ; clock1     ; 1.886     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[8]  ; clock1     ; 1.862     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[9]  ; clock1     ; 1.738     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[10] ; clock1     ; 1.738     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[11] ; clock1     ; 1.870     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[12] ; clock1     ; 1.869     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[13] ; clock1     ; 1.869     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[14] ; clock1     ; 1.720     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[15] ; clock1     ; 1.764     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
+----------------------------------------------+------------+-----------+-----------+------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                             ;
+----------------------------------------------+------------+-----------+-----------+------------+-------------------------+
; Data Port                                    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference         ;
+----------------------------------------------+------------+-----------+-----------+------------+-------------------------+
; FIFO_data_to_and_from_the_usbFIFOCtrl_0[*]   ; clock1     ; 1.720     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[0]  ; clock1     ; 1.918     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[1]  ; clock1     ; 1.913     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[2]  ; clock1     ; 1.903     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[3]  ; clock1     ; 1.908     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[4]  ; clock1     ; 1.878     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[5]  ; clock1     ; 1.903     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[6]  ; clock1     ; 1.886     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[7]  ; clock1     ; 1.886     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[8]  ; clock1     ; 1.862     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[9]  ; clock1     ; 1.738     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[10] ; clock1     ; 1.738     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[11] ; clock1     ; 1.870     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[12] ; clock1     ; 1.869     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[13] ; clock1     ; 1.869     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[14] ; clock1     ; 1.720     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[15] ; clock1     ; 1.764     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
+----------------------------------------------+------------+-----------+-----------+------------+-------------------------+


+-------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                       ;
+--------------------------+------------+-------+-----------+---------+---------------------+
; Clock                    ; Setup      ; Hold  ; Recovery  ; Removal ; Minimum Pulse Width ;
+--------------------------+------------+-------+-----------+---------+---------------------+
; Worst-case Slack         ; -8.531     ; 0.215 ; -1.970    ; 0.785   ; -2.165              ;
;  altera_reserved_tck     ; N/A        ; N/A   ; N/A       ; N/A     ; 97.223              ;
;  altpll_0|sd1|pll|clk[0] ; -0.330     ; 0.215 ; 1.744     ; 1.746   ; 1.466               ;
;  altpll_0|sd1|pll|clk[2] ; -8.531     ; 0.215 ; -1.970    ; 0.808   ; -2.165              ;
;  altpll_1|sd1|pll|clk[0] ; 1.193      ; 0.215 ; 4.445     ; 0.785   ; 2.439               ;
;  clk_1_clk_in_clk        ; N/A        ; N/A   ; N/A       ; N/A     ; 20.833              ;
;  clock1                  ; N/A        ; N/A   ; N/A       ; N/A     ; 2.475               ;
; Design-wide TNS          ; -16919.64  ; 0.0   ; -3056.083 ; 0.0     ; -6483.515           ;
;  altera_reserved_tck     ; N/A        ; N/A   ; N/A       ; N/A     ; 0.000               ;
;  altpll_0|sd1|pll|clk[0] ; -6.782     ; 0.000 ; 0.000     ; 0.000   ; 0.000               ;
;  altpll_0|sd1|pll|clk[2] ; -16912.858 ; 0.000 ; -3056.083 ; 0.000   ; -6483.515           ;
;  altpll_1|sd1|pll|clk[0] ; 0.000      ; 0.000 ; 0.000     ; 0.000   ; 0.000               ;
;  clk_1_clk_in_clk        ; N/A        ; N/A   ; N/A       ; N/A     ; 0.000               ;
;  clock1                  ; N/A        ; N/A   ; N/A       ; N/A     ; 0.000               ;
+--------------------------+------------+-------+-----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                      ;
+----------------------------------------------+------------+-------+-------+------------+-------------------------+
; Data Port                                    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference         ;
+----------------------------------------------+------------+-------+-------+------------+-------------------------+
; FIFO_data_to_and_from_the_usbFIFOCtrl_0[*]   ; clock1     ; 7.536 ; 7.536 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[0]  ; clock1     ; 7.294 ; 7.294 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[1]  ; clock1     ; 7.536 ; 7.536 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[2]  ; clock1     ; 7.211 ; 7.211 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[3]  ; clock1     ; 7.124 ; 7.124 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[4]  ; clock1     ; 7.176 ; 7.176 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[5]  ; clock1     ; 7.111 ; 7.111 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[6]  ; clock1     ; 6.794 ; 6.794 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[7]  ; clock1     ; 6.776 ; 6.776 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[8]  ; clock1     ; 6.676 ; 6.676 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[9]  ; clock1     ; 7.111 ; 7.111 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[10] ; clock1     ; 6.781 ; 6.781 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[11] ; clock1     ; 6.328 ; 6.328 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[12] ; clock1     ; 6.770 ; 6.770 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[13] ; clock1     ; 6.758 ; 6.758 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[14] ; clock1     ; 6.898 ; 6.898 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[15] ; clock1     ; 6.267 ; 6.267 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FLAGB_n_to_the_usbFIFOCtrl_0                 ; clock1     ; 7.405 ; 7.405 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FLAGC_n_to_the_usbFIFOCtrl_0                 ; clock1     ; 7.446 ; 7.446 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; zs_dq_to_and_from_the_sdram_0[*]             ; clock1     ; 1.439 ; 1.439 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[0]            ; clock1     ; 1.406 ; 1.406 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[1]            ; clock1     ; 1.434 ; 1.434 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[2]            ; clock1     ; 1.429 ; 1.429 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[3]            ; clock1     ; 1.406 ; 1.406 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[4]            ; clock1     ; 1.396 ; 1.396 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[5]            ; clock1     ; 1.411 ; 1.411 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[6]            ; clock1     ; 1.412 ; 1.412 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[7]            ; clock1     ; 1.418 ; 1.418 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[8]            ; clock1     ; 1.389 ; 1.389 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[9]            ; clock1     ; 1.418 ; 1.418 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[10]           ; clock1     ; 1.421 ; 1.421 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[11]           ; clock1     ; 1.428 ; 1.428 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[12]           ; clock1     ; 1.428 ; 1.428 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[13]           ; clock1     ; 1.439 ; 1.439 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[14]           ; clock1     ; 1.406 ; 1.406 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[15]           ; clock1     ; 1.424 ; 1.424 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[16]           ; clock1     ; 1.409 ; 1.409 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[17]           ; clock1     ; 1.429 ; 1.429 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[18]           ; clock1     ; 1.429 ; 1.429 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[19]           ; clock1     ; 1.429 ; 1.429 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[20]           ; clock1     ; 1.439 ; 1.439 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[21]           ; clock1     ; 1.400 ; 1.400 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[22]           ; clock1     ; 1.430 ; 1.430 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[23]           ; clock1     ; 1.410 ; 1.410 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[24]           ; clock1     ; 1.420 ; 1.420 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[25]           ; clock1     ; 1.431 ; 1.431 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[26]           ; clock1     ; 1.433 ; 1.433 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[27]           ; clock1     ; 1.439 ; 1.439 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[28]           ; clock1     ; 1.409 ; 1.409 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[29]           ; clock1     ; 1.409 ; 1.409 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[30]           ; clock1     ; 1.429 ; 1.429 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[31]           ; clock1     ; 1.425 ; 1.425 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
+----------------------------------------------+------------+-------+-------+------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                         ;
+----------------------------------------------+------------+--------+--------+------------+-------------------------+
; Data Port                                    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference         ;
+----------------------------------------------+------------+--------+--------+------------+-------------------------+
; FIFO_data_to_and_from_the_usbFIFOCtrl_0[*]   ; clock1     ; -3.371 ; -3.371 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[0]  ; clock1     ; -3.746 ; -3.746 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[1]  ; clock1     ; -3.785 ; -3.785 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[2]  ; clock1     ; -3.688 ; -3.688 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[3]  ; clock1     ; -3.651 ; -3.651 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[4]  ; clock1     ; -3.658 ; -3.658 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[5]  ; clock1     ; -3.640 ; -3.640 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[6]  ; clock1     ; -3.556 ; -3.556 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[7]  ; clock1     ; -3.544 ; -3.544 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[8]  ; clock1     ; -3.472 ; -3.472 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[9]  ; clock1     ; -3.628 ; -3.628 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[10] ; clock1     ; -3.542 ; -3.542 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[11] ; clock1     ; -3.371 ; -3.371 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[12] ; clock1     ; -3.534 ; -3.534 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[13] ; clock1     ; -3.527 ; -3.527 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[14] ; clock1     ; -3.595 ; -3.595 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[15] ; clock1     ; -3.390 ; -3.390 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FLAGB_n_to_the_usbFIFOCtrl_0                 ; clock1     ; -3.608 ; -3.608 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FLAGC_n_to_the_usbFIFOCtrl_0                 ; clock1     ; -3.662 ; -3.662 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; zs_dq_to_and_from_the_sdram_0[*]             ; clock1     ; -0.926 ; -0.926 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[0]            ; clock1     ; -0.943 ; -0.943 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[1]            ; clock1     ; -0.970 ; -0.970 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[2]            ; clock1     ; -0.965 ; -0.965 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[3]            ; clock1     ; -0.943 ; -0.943 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[4]            ; clock1     ; -0.933 ; -0.933 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[5]            ; clock1     ; -0.947 ; -0.947 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[6]            ; clock1     ; -0.947 ; -0.947 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[7]            ; clock1     ; -0.955 ; -0.955 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[8]            ; clock1     ; -0.926 ; -0.926 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[9]            ; clock1     ; -0.955 ; -0.955 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[10]           ; clock1     ; -0.957 ; -0.957 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[11]           ; clock1     ; -0.964 ; -0.964 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[12]           ; clock1     ; -0.964 ; -0.964 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[13]           ; clock1     ; -0.975 ; -0.975 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[14]           ; clock1     ; -0.943 ; -0.943 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[15]           ; clock1     ; -0.960 ; -0.960 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[16]           ; clock1     ; -0.945 ; -0.945 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[17]           ; clock1     ; -0.964 ; -0.964 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[18]           ; clock1     ; -0.964 ; -0.964 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[19]           ; clock1     ; -0.965 ; -0.965 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[20]           ; clock1     ; -0.975 ; -0.975 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[21]           ; clock1     ; -0.936 ; -0.936 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[22]           ; clock1     ; -0.966 ; -0.966 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[23]           ; clock1     ; -0.946 ; -0.946 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[24]           ; clock1     ; -0.956 ; -0.956 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[25]           ; clock1     ; -0.966 ; -0.966 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[26]           ; clock1     ; -0.968 ; -0.968 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[27]           ; clock1     ; -0.975 ; -0.975 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[28]           ; clock1     ; -0.945 ; -0.945 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[29]           ; clock1     ; -0.945 ; -0.945 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[30]           ; clock1     ; -0.964 ; -0.964 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[31]           ; clock1     ; -0.960 ; -0.960 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
+----------------------------------------------+------------+--------+--------+------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                            ;
+----------------------------------------------+------------+-------+-------+------------+-------------------------+
; Data Port                                    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference         ;
+----------------------------------------------+------------+-------+-------+------------+-------------------------+
; FIFO_add_from_the_usbFIFOCtrl_0[*]           ; clock1     ; 4.909 ; 4.909 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_add_from_the_usbFIFOCtrl_0[0]          ; clock1     ; 4.478 ; 4.478 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_add_from_the_usbFIFOCtrl_0[1]          ; clock1     ; 4.909 ; 4.909 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FIFO_data_to_and_from_the_usbFIFOCtrl_0[*]   ; clock1     ; 5.384 ; 5.384 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[0]  ; clock1     ; 5.358 ; 5.358 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[1]  ; clock1     ; 5.384 ; 5.384 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[2]  ; clock1     ; 5.344 ; 5.344 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[3]  ; clock1     ; 4.975 ; 4.975 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[4]  ; clock1     ; 5.337 ; 5.337 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[5]  ; clock1     ; 5.331 ; 5.331 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[6]  ; clock1     ; 4.931 ; 4.931 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[7]  ; clock1     ; 4.948 ; 4.948 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[8]  ; clock1     ; 4.461 ; 4.461 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[9]  ; clock1     ; 4.933 ; 4.933 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[10] ; clock1     ; 4.915 ; 4.915 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[11] ; clock1     ; 4.468 ; 4.468 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[12] ; clock1     ; 4.902 ; 4.902 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[13] ; clock1     ; 4.935 ; 4.935 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[14] ; clock1     ; 4.904 ; 4.904 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[15] ; clock1     ; 4.894 ; 4.894 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FIFO_oe_n_from_the_usbFIFOCtrl_0             ; clock1     ; 4.981 ; 4.981 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FIFO_pktend_from_the_usbFIFOCtrl_0           ; clock1     ; 7.018 ; 7.018 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FIFO_rd_n_from_the_usbFIFOCtrl_0             ; clock1     ; 4.922 ; 4.922 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FIFO_wr_n_from_the_usbFIFOCtrl_0             ; clock1     ; 4.940 ; 4.940 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; led_from_the_usbFIFOCtrl_0[*]                ; clock1     ; 6.742 ; 6.742 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  led_from_the_usbFIFOCtrl_0[0]               ; clock1     ; 6.742 ; 6.742 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  led_from_the_usbFIFOCtrl_0[1]               ; clock1     ; 6.277 ; 6.277 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  led_from_the_usbFIFOCtrl_0[2]               ; clock1     ; 6.655 ; 6.655 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; altpll_0_c1_clk                              ; clock1     ; 1.139 ;       ; Rise       ; altpll_0|sd1|pll|clk[1] ;
; altpll_0_c1_clk                              ; clock1     ;       ; 1.139 ; Fall       ; altpll_0|sd1|pll|clk[1] ;
; out_port_from_the_pio_0[*]                   ; clock1     ; 8.403 ; 8.403 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[0]                  ; clock1     ; 7.065 ; 7.065 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[1]                  ; clock1     ; 7.295 ; 7.295 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[2]                  ; clock1     ; 7.663 ; 7.663 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[3]                  ; clock1     ; 7.241 ; 7.241 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[4]                  ; clock1     ; 7.883 ; 7.883 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[5]                  ; clock1     ; 6.482 ; 6.482 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[6]                  ; clock1     ; 7.430 ; 7.430 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[7]                  ; clock1     ; 8.403 ; 8.403 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_addr_from_the_sdram_0[*]                  ; clock1     ; 3.163 ; 3.163 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[0]                 ; clock1     ; 3.156 ; 3.156 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[1]                 ; clock1     ; 3.134 ; 3.134 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[2]                 ; clock1     ; 3.132 ; 3.132 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[3]                 ; clock1     ; 3.141 ; 3.141 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[4]                 ; clock1     ; 3.117 ; 3.117 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[5]                 ; clock1     ; 3.134 ; 3.134 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[6]                 ; clock1     ; 3.156 ; 3.156 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[7]                 ; clock1     ; 3.163 ; 3.163 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[8]                 ; clock1     ; 3.142 ; 3.142 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[9]                 ; clock1     ; 3.119 ; 3.119 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[10]                ; clock1     ; 3.156 ; 3.156 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[11]                ; clock1     ; 3.128 ; 3.128 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_ba_from_the_sdram_0[*]                    ; clock1     ; 3.163 ; 3.163 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_ba_from_the_sdram_0[0]                   ; clock1     ; 3.163 ; 3.163 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_ba_from_the_sdram_0[1]                   ; clock1     ; 3.143 ; 3.143 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_cas_n_from_the_sdram_0                    ; clock1     ; 3.159 ; 3.159 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_cs_n_from_the_sdram_0                     ; clock1     ; 3.148 ; 3.148 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_dq_to_and_from_the_sdram_0[*]             ; clock1     ; 3.171 ; 3.171 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[0]            ; clock1     ; 3.135 ; 3.135 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[1]            ; clock1     ; 3.167 ; 3.167 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[2]            ; clock1     ; 3.152 ; 3.152 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[3]            ; clock1     ; 3.135 ; 3.135 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[4]            ; clock1     ; 3.125 ; 3.125 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[5]            ; clock1     ; 3.150 ; 3.150 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[6]            ; clock1     ; 3.129 ; 3.129 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[7]            ; clock1     ; 3.163 ; 3.163 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[8]            ; clock1     ; 3.132 ; 3.132 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[9]            ; clock1     ; 3.163 ; 3.163 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[10]           ; clock1     ; 3.160 ; 3.160 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[11]           ; clock1     ; 3.153 ; 3.153 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[12]           ; clock1     ; 3.153 ; 3.153 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[13]           ; clock1     ; 3.162 ; 3.162 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[14]           ; clock1     ; 3.135 ; 3.135 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[15]           ; clock1     ; 3.157 ; 3.157 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[16]           ; clock1     ; 3.132 ; 3.132 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[17]           ; clock1     ; 3.152 ; 3.152 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[18]           ; clock1     ; 3.152 ; 3.152 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[19]           ; clock1     ; 3.152 ; 3.152 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[20]           ; clock1     ; 3.162 ; 3.162 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[21]           ; clock1     ; 3.141 ; 3.141 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[22]           ; clock1     ; 3.171 ; 3.171 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[23]           ; clock1     ; 3.151 ; 3.151 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[24]           ; clock1     ; 3.161 ; 3.161 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[25]           ; clock1     ; 3.170 ; 3.170 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[26]           ; clock1     ; 3.168 ; 3.168 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[27]           ; clock1     ; 3.162 ; 3.162 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[28]           ; clock1     ; 3.132 ; 3.132 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[29]           ; clock1     ; 3.132 ; 3.132 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[30]           ; clock1     ; 3.152 ; 3.152 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[31]           ; clock1     ; 3.156 ; 3.156 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_dqm_from_the_sdram_0[*]                   ; clock1     ; 3.169 ; 3.169 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dqm_from_the_sdram_0[0]                  ; clock1     ; 3.169 ; 3.169 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dqm_from_the_sdram_0[1]                  ; clock1     ; 3.132 ; 3.132 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dqm_from_the_sdram_0[2]                  ; clock1     ; 3.157 ; 3.157 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dqm_from_the_sdram_0[3]                  ; clock1     ; 3.141 ; 3.141 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_ras_n_from_the_sdram_0                    ; clock1     ; 3.159 ; 3.159 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_we_n_from_the_sdram_0                     ; clock1     ; 3.169 ; 3.169 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
+----------------------------------------------+------------+-------+-------+------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                      ;
+----------------------------------------------+------------+--------+--------+------------+-------------------------+
; Data Port                                    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference         ;
+----------------------------------------------+------------+--------+--------+------------+-------------------------+
; FIFO_add_from_the_usbFIFOCtrl_0[*]           ; clock1     ; 1.610  ; 1.610  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_add_from_the_usbFIFOCtrl_0[0]          ; clock1     ; 1.610  ; 1.610  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_add_from_the_usbFIFOCtrl_0[1]          ; clock1     ; 1.748  ; 1.748  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FIFO_data_to_and_from_the_usbFIFOCtrl_0[*]   ; clock1     ; 1.597  ; 1.597  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[0]  ; clock1     ; 1.927  ; 1.927  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[1]  ; clock1     ; 1.940  ; 1.940  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[2]  ; clock1     ; 1.915  ; 1.915  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[3]  ; clock1     ; 1.805  ; 1.805  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[4]  ; clock1     ; 1.898  ; 1.898  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[5]  ; clock1     ; 1.910  ; 1.910  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[6]  ; clock1     ; 1.781  ; 1.781  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[7]  ; clock1     ; 1.788  ; 1.788  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[8]  ; clock1     ; 1.597  ; 1.597  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[9]  ; clock1     ; 1.778  ; 1.778  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[10] ; clock1     ; 1.767  ; 1.767  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[11] ; clock1     ; 1.600  ; 1.600  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[12] ; clock1     ; 1.757  ; 1.757  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[13] ; clock1     ; 1.773  ; 1.773  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[14] ; clock1     ; 1.747  ; 1.747  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[15] ; clock1     ; 1.747  ; 1.747  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FIFO_oe_n_from_the_usbFIFOCtrl_0             ; clock1     ; 1.806  ; 1.806  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FIFO_pktend_from_the_usbFIFOCtrl_0           ; clock1     ; 2.063  ; 2.063  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FIFO_rd_n_from_the_usbFIFOCtrl_0             ; clock1     ; 1.754  ; 1.754  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FIFO_wr_n_from_the_usbFIFOCtrl_0             ; clock1     ; 1.761  ; 1.761  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; led_from_the_usbFIFOCtrl_0[*]                ; clock1     ; 2.324  ; 2.324  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  led_from_the_usbFIFOCtrl_0[0]               ; clock1     ; 2.458  ; 2.458  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  led_from_the_usbFIFOCtrl_0[1]               ; clock1     ; 2.324  ; 2.324  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  led_from_the_usbFIFOCtrl_0[2]               ; clock1     ; 2.439  ; 2.439  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; altpll_0_c1_clk                              ; clock1     ; -0.119 ;        ; Rise       ; altpll_0|sd1|pll|clk[1] ;
; altpll_0_c1_clk                              ; clock1     ;        ; -0.119 ; Fall       ; altpll_0|sd1|pll|clk[1] ;
; out_port_from_the_pio_0[*]                   ; clock1     ; 2.362  ; 2.362  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[0]                  ; clock1     ; 2.490  ; 2.490  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[1]                  ; clock1     ; 2.589  ; 2.589  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[2]                  ; clock1     ; 2.646  ; 2.646  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[3]                  ; clock1     ; 2.591  ; 2.591  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[4]                  ; clock1     ; 2.884  ; 2.884  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[5]                  ; clock1     ; 2.362  ; 2.362  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[6]                  ; clock1     ; 2.588  ; 2.588  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[7]                  ; clock1     ; 2.889  ; 2.889  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_addr_from_the_sdram_0[*]                  ; clock1     ; 1.100  ; 1.100  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[0]                 ; clock1     ; 1.138  ; 1.138  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[1]                 ; clock1     ; 1.116  ; 1.116  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[2]                 ; clock1     ; 1.113  ; 1.113  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[3]                 ; clock1     ; 1.122  ; 1.122  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[4]                 ; clock1     ; 1.100  ; 1.100  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[5]                 ; clock1     ; 1.116  ; 1.116  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[6]                 ; clock1     ; 1.138  ; 1.138  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[7]                 ; clock1     ; 1.143  ; 1.143  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[8]                 ; clock1     ; 1.122  ; 1.122  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[9]                 ; clock1     ; 1.101  ; 1.101  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[10]                ; clock1     ; 1.138  ; 1.138  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[11]                ; clock1     ; 1.109  ; 1.109  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_ba_from_the_sdram_0[*]                    ; clock1     ; 1.124  ; 1.124  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_ba_from_the_sdram_0[0]                   ; clock1     ; 1.143  ; 1.143  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_ba_from_the_sdram_0[1]                   ; clock1     ; 1.124  ; 1.124  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_cas_n_from_the_sdram_0                    ; clock1     ; 1.140  ; 1.140  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_cs_n_from_the_sdram_0                     ; clock1     ; 1.129  ; 1.129  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_dq_to_and_from_the_sdram_0[*]             ; clock1     ; 1.105  ; 1.105  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[0]            ; clock1     ; 1.115  ; 1.115  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[1]            ; clock1     ; 1.148  ; 1.148  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[2]            ; clock1     ; 1.133  ; 1.133  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[3]            ; clock1     ; 1.115  ; 1.115  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[4]            ; clock1     ; 1.105  ; 1.105  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[5]            ; clock1     ; 1.131  ; 1.131  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[6]            ; clock1     ; 1.111  ; 1.111  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[7]            ; clock1     ; 1.143  ; 1.143  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[8]            ; clock1     ; 1.112  ; 1.112  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[9]            ; clock1     ; 1.143  ; 1.143  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[10]           ; clock1     ; 1.141  ; 1.141  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[11]           ; clock1     ; 1.134  ; 1.134  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[12]           ; clock1     ; 1.134  ; 1.134  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[13]           ; clock1     ; 1.143  ; 1.143  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[14]           ; clock1     ; 1.115  ; 1.115  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[15]           ; clock1     ; 1.138  ; 1.138  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[16]           ; clock1     ; 1.113  ; 1.113  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[17]           ; clock1     ; 1.134  ; 1.134  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[18]           ; clock1     ; 1.134  ; 1.134  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[19]           ; clock1     ; 1.133  ; 1.133  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[20]           ; clock1     ; 1.143  ; 1.143  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[21]           ; clock1     ; 1.122  ; 1.122  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[22]           ; clock1     ; 1.152  ; 1.152  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[23]           ; clock1     ; 1.132  ; 1.132  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[24]           ; clock1     ; 1.142  ; 1.142  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[25]           ; clock1     ; 1.152  ; 1.152  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[26]           ; clock1     ; 1.150  ; 1.150  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[27]           ; clock1     ; 1.143  ; 1.143  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[28]           ; clock1     ; 1.113  ; 1.113  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[29]           ; clock1     ; 1.113  ; 1.113  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[30]           ; clock1     ; 1.134  ; 1.134  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[31]           ; clock1     ; 1.138  ; 1.138  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_dqm_from_the_sdram_0[*]                   ; clock1     ; 1.113  ; 1.113  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dqm_from_the_sdram_0[0]                  ; clock1     ; 1.150  ; 1.150  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dqm_from_the_sdram_0[1]                  ; clock1     ; 1.113  ; 1.113  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dqm_from_the_sdram_0[2]                  ; clock1     ; 1.140  ; 1.140  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dqm_from_the_sdram_0[3]                  ; clock1     ; 1.122  ; 1.122  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_ras_n_from_the_sdram_0                    ; clock1     ; 1.140  ; 1.140  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_we_n_from_the_sdram_0                     ; clock1     ; 1.150  ; 1.150  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
+----------------------------------------------+------------+--------+--------+------------+-------------------------+


+-----------------------------------------------------------------------------------------------+
; Setup Transfers                                                                               ;
+-------------------------+-------------------------+----------+----------+----------+----------+
; From Clock              ; To Clock                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------+-------------------------+----------+----------+----------+----------+
; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 3765     ; 0        ; 0        ; 0        ;
; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[0] ; 45       ; 0        ; 0        ; 0        ;
; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[2] ; 34       ; 0        ; 0        ; 0        ;
; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 314412   ; 0        ; 0        ; 0        ;
; altpll_1|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[2] ; 110      ; 0        ; 0        ; 0        ;
; altpll_0|sd1|pll|clk[2] ; altpll_1|sd1|pll|clk[0] ; 283      ; 0        ; 0        ; 0        ;
; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 72268    ; 0        ; 0        ; 0        ;
+-------------------------+-------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                ;
+-------------------------+-------------------------+----------+----------+----------+----------+
; From Clock              ; To Clock                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------+-------------------------+----------+----------+----------+----------+
; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 3765     ; 0        ; 0        ; 0        ;
; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[0] ; 45       ; 0        ; 0        ; 0        ;
; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[2] ; 34       ; 0        ; 0        ; 0        ;
; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 314412   ; 0        ; 0        ; 0        ;
; altpll_1|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[2] ; 110      ; 0        ; 0        ; 0        ;
; altpll_0|sd1|pll|clk[2] ; altpll_1|sd1|pll|clk[0] ; 283      ; 0        ; 0        ; 0        ;
; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 72268    ; 0        ; 0        ; 0        ;
+-------------------------+-------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                            ;
+-------------------------+-------------------------+----------+----------+----------+----------+
; From Clock              ; To Clock                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------+-------------------------+----------+----------+----------+----------+
; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 252      ; 0        ; 0        ; 0        ;
; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 2047     ; 0        ; 0        ; 0        ;
; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 1076     ; 0        ; 0        ; 0        ;
+-------------------------+-------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------+
; Removal Transfers                                                                             ;
+-------------------------+-------------------------+----------+----------+----------+----------+
; From Clock              ; To Clock                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------+-------------------------+----------+----------+----------+----------+
; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 252      ; 0        ; 0        ; 0        ;
; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 2047     ; 0        ; 0        ; 0        ;
; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 1076     ; 0        ; 0        ; 0        ;
+-------------------------+-------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 51    ; 51   ;
; Unconstrained Input Port Paths  ; 63    ; 63   ;
; Unconstrained Output Ports      ; 88    ; 88   ;
; Unconstrained Output Port Paths ; 138   ; 138  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 12.1 Build 177 11/07/2012 SJ Web Edition
    Info: Processing started: Thu Jul 10 17:00:59 2014
Info: Command: quartus_sta knn_acc -c aca_nios_intro
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 9 combinational loops as latches.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_avalon_st_clock_crosser
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -period 10MHz -name altera_reserved_tck [get_ports {altera_reserved_tck}]
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'aca_nios_intro.sdc'
Warning (114001): Time value "5.4166 ns" truncated to "5.416 ns"
Warning (114001): Time value "5.4166 ns" truncated to "5.416 ns"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 41.666 -waveform {0.000 20.833} -name clk_1_clk_in_clk clk_1_clk_in_clk
    Info (332110): create_generated_clock -source {altpll_0|sd1|pll|inclk[0]} -duty_cycle 50.00 -name {altpll_0|sd1|pll|clk[0]} {altpll_0|sd1|pll|clk[0]}
    Info (332110): create_generated_clock -source {altpll_0|sd1|pll|inclk[0]} -multiply_by 3 -duty_cycle 50.00 -name {altpll_0|sd1|pll|clk[1]} {altpll_0|sd1|pll|clk[1]}
    Info (332110): create_generated_clock -source {altpll_0|sd1|pll|inclk[0]} -multiply_by 3 -duty_cycle 50.00 -name {altpll_0|sd1|pll|clk[2]} {altpll_0|sd1|pll|clk[2]}
    Info (332110): create_generated_clock -source {altpll_1|sd1|pll|inclk[0]} -multiply_by 4 -duty_cycle 50.00 -name {altpll_1|sd1|pll|clk[0]} {altpll_1|sd1|pll|clk[0]}
Warning (332060): Node: KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[1] was determined to be a clock but was found without an associated clock assignment.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: altpll_0|sd1|pll|clk[0] with master clock period: 5.416 found on PLL node: altpll_0|sd1|pll|clk[0] does not match the master clock period requirement: 20.833
    Warning (332056): Clock: altpll_0|sd1|pll|clk[1] with master clock period: 5.416 found on PLL node: altpll_0|sd1|pll|clk[1] does not match the master clock period requirement: 20.833
    Warning (332056): Clock: altpll_0|sd1|pll|clk[2] with master clock period: 5.416 found on PLL node: altpll_0|sd1|pll|clk[2] does not match the master clock period requirement: 20.833
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -8.531
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -8.531    -16912.858 altpll_0|sd1|pll|clk[2] 
    Info (332119):    -0.330        -6.782 altpll_0|sd1|pll|clk[0] 
    Info (332119):     1.193         0.000 altpll_1|sd1|pll|clk[0] 
Info (332146): Worst-case hold slack is 0.499
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.499         0.000 altpll_0|sd1|pll|clk[0] 
    Info (332119):     0.499         0.000 altpll_0|sd1|pll|clk[2] 
    Info (332119):     0.499         0.000 altpll_1|sd1|pll|clk[0] 
Info (332146): Worst-case recovery slack is -1.970
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.970     -3056.083 altpll_0|sd1|pll|clk[2] 
    Info (332119):     1.744         0.000 altpll_0|sd1|pll|clk[0] 
    Info (332119):     4.445         0.000 altpll_1|sd1|pll|clk[0] 
Info (332146): Worst-case removal slack is 2.008
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.008         0.000 altpll_0|sd1|pll|clk[2] 
    Info (332119):     2.028         0.000 altpll_1|sd1|pll|clk[0] 
    Info (332119):     3.406         0.000 altpll_0|sd1|pll|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -2.165
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.165     -6483.515 altpll_0|sd1|pll|clk[2] 
    Info (332119):     1.466         0.000 altpll_0|sd1|pll|clk[0] 
    Info (332119):     2.439         0.000 altpll_1|sd1|pll|clk[0] 
    Info (332119):     2.475         0.000 clock1 
    Info (332119):    20.833         0.000 clk_1_clk_in_clk 
    Info (332119):    97.223         0.000 altera_reserved_tck 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Warning (332060): Node: KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[1] was determined to be a clock but was found without an associated clock assignment.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: altpll_0|sd1|pll|clk[0] with master clock period: 5.416 found on PLL node: altpll_0|sd1|pll|clk[0] does not match the master clock period requirement: 20.833
    Warning (332056): Clock: altpll_0|sd1|pll|clk[1] with master clock period: 5.416 found on PLL node: altpll_0|sd1|pll|clk[1] does not match the master clock period requirement: 20.833
    Warning (332056): Clock: altpll_0|sd1|pll|clk[2] with master clock period: 5.416 found on PLL node: altpll_0|sd1|pll|clk[2] does not match the master clock period requirement: 20.833
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.880
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.880     -2501.871 altpll_0|sd1|pll|clk[2] 
    Info (332119):     3.472         0.000 altpll_0|sd1|pll|clk[0] 
    Info (332119):     7.385         0.000 altpll_1|sd1|pll|clk[0] 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 altpll_0|sd1|pll|clk[0] 
    Info (332119):     0.215         0.000 altpll_0|sd1|pll|clk[2] 
    Info (332119):     0.215         0.000 altpll_1|sd1|pll|clk[0] 
Info (332146): Worst-case recovery slack is -0.205
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.205       -23.769 altpll_0|sd1|pll|clk[2] 
    Info (332119):     3.550         0.000 altpll_0|sd1|pll|clk[0] 
    Info (332119):     7.763         0.000 altpll_1|sd1|pll|clk[0] 
Info (332146): Worst-case removal slack is 0.785
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.785         0.000 altpll_1|sd1|pll|clk[0] 
    Info (332119):     0.808         0.000 altpll_0|sd1|pll|clk[2] 
    Info (332119):     1.746         0.000 altpll_0|sd1|pll|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -1.225
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.225     -3222.087 altpll_0|sd1|pll|clk[2] 
    Info (332119):     1.708         0.000 altpll_0|sd1|pll|clk[0] 
    Info (332119):     2.708         0.000 clock1 
    Info (332119):     3.189         0.000 altpll_1|sd1|pll|clk[0] 
    Info (332119):    20.833         0.000 clk_1_clk_in_clk 
    Info (332119):    97.778         0.000 altera_reserved_tck 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 15 warnings
    Info: Peak virtual memory: 437 megabytes
    Info: Processing ended: Thu Jul 10 17:01:05 2014
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:05


