-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
-- Version: 2022.2.2
-- Copyright (C) Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity queries_search is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    targets : IN STD_LOGIC_VECTOR (31 downto 0);
    queries : IN STD_LOGIC_VECTOR (31 downto 0);
    indices_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    indices_0_ce0 : OUT STD_LOGIC;
    indices_0_we0 : OUT STD_LOGIC;
    indices_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    indices_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    indices_1_ce0 : OUT STD_LOGIC;
    indices_1_we0 : OUT STD_LOGIC;
    indices_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    indices_2_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    indices_2_ce0 : OUT STD_LOGIC;
    indices_2_we0 : OUT STD_LOGIC;
    indices_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    indices_3_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    indices_3_ce0 : OUT STD_LOGIC;
    indices_3_we0 : OUT STD_LOGIC;
    indices_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    indices_4_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    indices_4_ce0 : OUT STD_LOGIC;
    indices_4_we0 : OUT STD_LOGIC;
    indices_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    indices_5_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    indices_5_ce0 : OUT STD_LOGIC;
    indices_5_we0 : OUT STD_LOGIC;
    indices_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    indices_6_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    indices_6_ce0 : OUT STD_LOGIC;
    indices_6_we0 : OUT STD_LOGIC;
    indices_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    indices_7_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    indices_7_ce0 : OUT STD_LOGIC;
    indices_7_we0 : OUT STD_LOGIC;
    indices_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    indices_8_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    indices_8_ce0 : OUT STD_LOGIC;
    indices_8_we0 : OUT STD_LOGIC;
    indices_8_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    indices_9_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    indices_9_ce0 : OUT STD_LOGIC;
    indices_9_we0 : OUT STD_LOGIC;
    indices_9_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of queries_search is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "queries_search_queries_search,hls_ip_2022_2_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcu55c-fsvh2892-2L-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=3.363000,HLS_SYN_LAT=3005025,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=705,HLS_SYN_LUT=865,HLS_VERSION=2022_2_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (13 downto 0) := "00000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (13 downto 0) := "00000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (13 downto 0) := "00000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (13 downto 0) := "00000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (13 downto 0) := "00000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (13 downto 0) := "00000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (13 downto 0) := "00001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (13 downto 0) := "00010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (13 downto 0) := "00100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (13 downto 0) := "01000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (13 downto 0) := "10000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_7 : STD_LOGIC_VECTOR (3 downto 0) := "0111";
    constant ap_const_lv4_6 : STD_LOGIC_VECTOR (3 downto 0) := "0110";
    constant ap_const_lv4_5 : STD_LOGIC_VECTOR (3 downto 0) := "0101";
    constant ap_const_lv4_4 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_const_lv4_3 : STD_LOGIC_VECTOR (3 downto 0) := "0011";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv4_E : STD_LOGIC_VECTOR (3 downto 0) := "1110";
    constant ap_const_lv4_D : STD_LOGIC_VECTOR (3 downto 0) := "1101";
    constant ap_const_lv4_C : STD_LOGIC_VECTOR (3 downto 0) := "1100";
    constant ap_const_lv4_B : STD_LOGIC_VECTOR (3 downto 0) := "1011";
    constant ap_const_lv4_A : STD_LOGIC_VECTOR (3 downto 0) := "1010";
    constant ap_const_lv4_9 : STD_LOGIC_VECTOR (3 downto 0) := "1001";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv21_0 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000000";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv23_0 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000000";
    constant ap_const_lv21_667 : STD_LOGIC_VECTOR (20 downto 0) := "000000000011001100111";
    constant ap_const_lv10_3E8 : STD_LOGIC_VECTOR (9 downto 0) := "1111101000";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv10_A : STD_LOGIC_VECTOR (9 downto 0) := "0000001010";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (13 downto 0) := "00000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal bitcast_ln12_fu_285_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln12_1_fu_290_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_276_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal diff_reg_478 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal grp_fu_280_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_i_reg_484 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal trunc_ln29_fu_317_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln29_reg_492 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal icmp_ln29_1_fu_325_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln29_1_reg_497 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln23_1_fu_337_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal add_ln23_1_reg_502 : STD_LOGIC_VECTOR (20 downto 0);
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal add_ln23_fu_349_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln23_reg_510 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_reg_515 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln23_fu_343_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_queries_search_Pipeline_VITIS_LOOP_11_1_fu_262_ap_start : STD_LOGIC;
    signal grp_queries_search_Pipeline_VITIS_LOOP_11_1_fu_262_ap_done : STD_LOGIC;
    signal grp_queries_search_Pipeline_VITIS_LOOP_11_1_fu_262_ap_idle : STD_LOGIC;
    signal grp_queries_search_Pipeline_VITIS_LOOP_11_1_fu_262_ap_ready : STD_LOGIC;
    signal grp_queries_search_Pipeline_VITIS_LOOP_11_1_fu_262_dist_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_queries_search_Pipeline_VITIS_LOOP_11_1_fu_262_dist_out_ap_vld : STD_LOGIC;
    signal grp_queries_search_Pipeline_VITIS_LOOP_11_1_fu_262_grp_fu_276_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_queries_search_Pipeline_VITIS_LOOP_11_1_fu_262_grp_fu_276_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_queries_search_Pipeline_VITIS_LOOP_11_1_fu_262_grp_fu_276_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_queries_search_Pipeline_VITIS_LOOP_11_1_fu_262_grp_fu_276_p_ce : STD_LOGIC;
    signal grp_queries_search_Pipeline_VITIS_LOOP_27_2_fu_268_ap_start : STD_LOGIC;
    signal grp_queries_search_Pipeline_VITIS_LOOP_27_2_fu_268_ap_done : STD_LOGIC;
    signal grp_queries_search_Pipeline_VITIS_LOOP_27_2_fu_268_ap_idle : STD_LOGIC;
    signal grp_queries_search_Pipeline_VITIS_LOOP_27_2_fu_268_ap_ready : STD_LOGIC;
    signal grp_queries_search_Pipeline_VITIS_LOOP_27_2_fu_268_min_index_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_queries_search_Pipeline_VITIS_LOOP_27_2_fu_268_min_index_out_ap_vld : STD_LOGIC;
    signal grp_queries_search_Pipeline_VITIS_LOOP_11_1_fu_262_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal grp_queries_search_Pipeline_VITIS_LOOP_27_2_fu_268_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal zext_ln35_fu_381_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal trunc_ln35_fu_394_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal phi_urem_fu_100 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln23_fu_413_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal phi_mul_fu_104 : STD_LOGIC_VECTOR (20 downto 0);
    signal q_fu_108 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_276_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_276_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal bitcast_ln29_fu_313_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln29_1_fu_321_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal add_ln23_2_fu_401_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln23_1_fu_407_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_276_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_276_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component queries_search_queries_search_Pipeline_VITIS_LOOP_11_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        mul_i : IN STD_LOGIC_VECTOR (31 downto 0);
        dist_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        dist_out_ap_vld : OUT STD_LOGIC;
        grp_fu_276_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_276_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_276_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_276_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_276_p_ce : OUT STD_LOGIC );
    end component;


    component queries_search_queries_search_Pipeline_VITIS_LOOP_27_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        bitcast_ln29 : IN STD_LOGIC_VECTOR (30 downto 0);
        icmp_ln29_1 : IN STD_LOGIC_VECTOR (0 downto 0);
        dist_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        min_index_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        min_index_out_ap_vld : OUT STD_LOGIC );
    end component;


    component queries_search_faddfsub_32ns_32ns_32_5_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        opcode : IN STD_LOGIC_VECTOR (1 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component queries_search_fmul_32ns_32ns_32_4_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    grp_queries_search_Pipeline_VITIS_LOOP_11_1_fu_262 : component queries_search_queries_search_Pipeline_VITIS_LOOP_11_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_queries_search_Pipeline_VITIS_LOOP_11_1_fu_262_ap_start,
        ap_done => grp_queries_search_Pipeline_VITIS_LOOP_11_1_fu_262_ap_done,
        ap_idle => grp_queries_search_Pipeline_VITIS_LOOP_11_1_fu_262_ap_idle,
        ap_ready => grp_queries_search_Pipeline_VITIS_LOOP_11_1_fu_262_ap_ready,
        mul_i => mul_i_reg_484,
        dist_out => grp_queries_search_Pipeline_VITIS_LOOP_11_1_fu_262_dist_out,
        dist_out_ap_vld => grp_queries_search_Pipeline_VITIS_LOOP_11_1_fu_262_dist_out_ap_vld,
        grp_fu_276_p_din0 => grp_queries_search_Pipeline_VITIS_LOOP_11_1_fu_262_grp_fu_276_p_din0,
        grp_fu_276_p_din1 => grp_queries_search_Pipeline_VITIS_LOOP_11_1_fu_262_grp_fu_276_p_din1,
        grp_fu_276_p_opcode => grp_queries_search_Pipeline_VITIS_LOOP_11_1_fu_262_grp_fu_276_p_opcode,
        grp_fu_276_p_dout0 => grp_fu_276_p2,
        grp_fu_276_p_ce => grp_queries_search_Pipeline_VITIS_LOOP_11_1_fu_262_grp_fu_276_p_ce);

    grp_queries_search_Pipeline_VITIS_LOOP_27_2_fu_268 : component queries_search_queries_search_Pipeline_VITIS_LOOP_27_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_queries_search_Pipeline_VITIS_LOOP_27_2_fu_268_ap_start,
        ap_done => grp_queries_search_Pipeline_VITIS_LOOP_27_2_fu_268_ap_done,
        ap_idle => grp_queries_search_Pipeline_VITIS_LOOP_27_2_fu_268_ap_idle,
        ap_ready => grp_queries_search_Pipeline_VITIS_LOOP_27_2_fu_268_ap_ready,
        bitcast_ln29 => trunc_ln29_reg_492,
        icmp_ln29_1 => icmp_ln29_1_reg_497,
        dist_reload => grp_queries_search_Pipeline_VITIS_LOOP_11_1_fu_262_dist_out,
        min_index_out => grp_queries_search_Pipeline_VITIS_LOOP_27_2_fu_268_min_index_out,
        min_index_out_ap_vld => grp_queries_search_Pipeline_VITIS_LOOP_27_2_fu_268_min_index_out_ap_vld);

    faddfsub_32ns_32ns_32_5_full_dsp_1_U10 : component queries_search_faddfsub_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_276_p0,
        din1 => grp_fu_276_p1,
        opcode => grp_fu_276_opcode,
        ce => grp_fu_276_ce,
        dout => grp_fu_276_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U11 : component queries_search_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => diff_reg_478,
        din1 => diff_reg_478,
        ce => ap_const_logic_1,
        dout => grp_fu_280_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_queries_search_Pipeline_VITIS_LOOP_11_1_fu_262_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_queries_search_Pipeline_VITIS_LOOP_11_1_fu_262_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                    grp_queries_search_Pipeline_VITIS_LOOP_11_1_fu_262_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_queries_search_Pipeline_VITIS_LOOP_11_1_fu_262_ap_ready = ap_const_logic_1)) then 
                    grp_queries_search_Pipeline_VITIS_LOOP_11_1_fu_262_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_queries_search_Pipeline_VITIS_LOOP_27_2_fu_268_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_queries_search_Pipeline_VITIS_LOOP_27_2_fu_268_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state12) and (icmp_ln23_fu_343_p2 = ap_const_lv1_0))) then 
                    grp_queries_search_Pipeline_VITIS_LOOP_27_2_fu_268_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_queries_search_Pipeline_VITIS_LOOP_27_2_fu_268_ap_ready = ap_const_logic_1)) then 
                    grp_queries_search_Pipeline_VITIS_LOOP_27_2_fu_268_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    phi_mul_fu_104_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                phi_mul_fu_104 <= ap_const_lv21_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
                phi_mul_fu_104 <= add_ln23_1_reg_502;
            end if; 
        end if;
    end process;

    phi_urem_fu_100_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                phi_urem_fu_100 <= ap_const_lv10_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
                phi_urem_fu_100 <= select_ln23_fu_413_p3;
            end if; 
        end if;
    end process;

    q_fu_108_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                q_fu_108 <= ap_const_lv10_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
                q_fu_108 <= add_ln23_reg_510;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state12)) then
                add_ln23_1_reg_502 <= add_ln23_1_fu_337_p2;
                add_ln23_reg_510 <= add_ln23_fu_349_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                diff_reg_478 <= grp_fu_276_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state11)) then
                icmp_ln29_1_reg_497 <= icmp_ln29_1_fu_325_p2;
                trunc_ln29_reg_492 <= trunc_ln29_fu_317_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state9)) then
                mul_i_reg_484 <= grp_fu_280_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state12) and (icmp_ln23_fu_343_p2 = ap_const_lv1_0))) then
                tmp_reg_515 <= phi_mul_fu_104(20 downto 14);
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state12, icmp_ln23_fu_343_p2, grp_queries_search_Pipeline_VITIS_LOOP_11_1_fu_262_ap_done, grp_queries_search_Pipeline_VITIS_LOOP_27_2_fu_268_ap_done, ap_CS_fsm_state10, ap_CS_fsm_state13)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state10) and (grp_queries_search_Pipeline_VITIS_LOOP_11_1_fu_262_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state12) and (icmp_ln23_fu_343_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state13;
                end if;
            when ap_ST_fsm_state13 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state13) and (grp_queries_search_Pipeline_VITIS_LOOP_27_2_fu_268_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state14;
                else
                    ap_NS_fsm <= ap_ST_fsm_state13;
                end if;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln23_1_fu_337_p2 <= std_logic_vector(unsigned(phi_mul_fu_104) + unsigned(ap_const_lv21_667));
    add_ln23_2_fu_401_p2 <= std_logic_vector(unsigned(phi_urem_fu_100) + unsigned(ap_const_lv10_1));
    add_ln23_fu_349_p2 <= std_logic_vector(unsigned(q_fu_108) + unsigned(ap_const_lv10_1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_ST_fsm_state10_blk_assign_proc : process(grp_queries_search_Pipeline_VITIS_LOOP_11_1_fu_262_ap_done)
    begin
        if ((grp_queries_search_Pipeline_VITIS_LOOP_11_1_fu_262_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state10_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state10_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state11_blk <= ap_const_logic_0;
    ap_ST_fsm_state12_blk <= ap_const_logic_0;

    ap_ST_fsm_state13_blk_assign_proc : process(grp_queries_search_Pipeline_VITIS_LOOP_27_2_fu_268_ap_done)
    begin
        if ((grp_queries_search_Pipeline_VITIS_LOOP_27_2_fu_268_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state13_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state13_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state14_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_done_assign_proc : process(ap_CS_fsm_state12, icmp_ln23_fu_343_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) and (icmp_ln23_fu_343_p2 = ap_const_lv1_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state12, icmp_ln23_fu_343_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) and (icmp_ln23_fu_343_p2 = ap_const_lv1_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    bitcast_ln12_1_fu_290_p1 <= queries;
    bitcast_ln12_fu_285_p1 <= targets;
    bitcast_ln29_fu_313_p1 <= grp_queries_search_Pipeline_VITIS_LOOP_11_1_fu_262_dist_out;

    grp_fu_276_ce_assign_proc : process(grp_queries_search_Pipeline_VITIS_LOOP_11_1_fu_262_grp_fu_276_p_ce, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_276_ce <= grp_queries_search_Pipeline_VITIS_LOOP_11_1_fu_262_grp_fu_276_p_ce;
        else 
            grp_fu_276_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_276_opcode_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_queries_search_Pipeline_VITIS_LOOP_11_1_fu_262_grp_fu_276_p_opcode, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_276_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_queries_search_Pipeline_VITIS_LOOP_11_1_fu_262_grp_fu_276_p_opcode),2));
        elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
            grp_fu_276_opcode <= ap_const_lv2_1;
        else 
            grp_fu_276_opcode <= "XX";
        end if; 
    end process;


    grp_fu_276_p0_assign_proc : process(ap_CS_fsm_state1, bitcast_ln12_fu_285_p1, grp_queries_search_Pipeline_VITIS_LOOP_11_1_fu_262_grp_fu_276_p_din0, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_276_p0 <= grp_queries_search_Pipeline_VITIS_LOOP_11_1_fu_262_grp_fu_276_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            grp_fu_276_p0 <= bitcast_ln12_fu_285_p1;
        else 
            grp_fu_276_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_276_p1_assign_proc : process(ap_CS_fsm_state1, bitcast_ln12_1_fu_290_p1, grp_queries_search_Pipeline_VITIS_LOOP_11_1_fu_262_grp_fu_276_p_din1, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_276_p1 <= grp_queries_search_Pipeline_VITIS_LOOP_11_1_fu_262_grp_fu_276_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            grp_fu_276_p1 <= bitcast_ln12_1_fu_290_p1;
        else 
            grp_fu_276_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_queries_search_Pipeline_VITIS_LOOP_11_1_fu_262_ap_start <= grp_queries_search_Pipeline_VITIS_LOOP_11_1_fu_262_ap_start_reg;
    grp_queries_search_Pipeline_VITIS_LOOP_27_2_fu_268_ap_start <= grp_queries_search_Pipeline_VITIS_LOOP_27_2_fu_268_ap_start_reg;
    icmp_ln23_1_fu_407_p2 <= "1" when (unsigned(add_ln23_2_fu_401_p2) < unsigned(ap_const_lv10_A)) else "0";
    icmp_ln23_fu_343_p2 <= "1" when (q_fu_108 = ap_const_lv10_3E8) else "0";
    icmp_ln29_1_fu_325_p2 <= "1" when (trunc_ln29_1_fu_321_p1 = ap_const_lv23_0) else "0";
    indices_0_address0 <= zext_ln35_fu_381_p1(7 - 1 downto 0);

    indices_0_ce0_assign_proc : process(ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            indices_0_ce0 <= ap_const_logic_1;
        else 
            indices_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    indices_0_d0 <= grp_queries_search_Pipeline_VITIS_LOOP_27_2_fu_268_min_index_out;

    indices_0_we0_assign_proc : process(ap_CS_fsm_state14, trunc_ln35_fu_394_p1)
    begin
        if (((trunc_ln35_fu_394_p1 = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            indices_0_we0 <= ap_const_logic_1;
        else 
            indices_0_we0 <= ap_const_logic_0;
        end if; 
    end process;

    indices_1_address0 <= zext_ln35_fu_381_p1(7 - 1 downto 0);

    indices_1_ce0_assign_proc : process(ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            indices_1_ce0 <= ap_const_logic_1;
        else 
            indices_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    indices_1_d0 <= grp_queries_search_Pipeline_VITIS_LOOP_27_2_fu_268_min_index_out;

    indices_1_we0_assign_proc : process(ap_CS_fsm_state14, trunc_ln35_fu_394_p1)
    begin
        if (((trunc_ln35_fu_394_p1 = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            indices_1_we0 <= ap_const_logic_1;
        else 
            indices_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    indices_2_address0 <= zext_ln35_fu_381_p1(7 - 1 downto 0);

    indices_2_ce0_assign_proc : process(ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            indices_2_ce0 <= ap_const_logic_1;
        else 
            indices_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    indices_2_d0 <= grp_queries_search_Pipeline_VITIS_LOOP_27_2_fu_268_min_index_out;

    indices_2_we0_assign_proc : process(ap_CS_fsm_state14, trunc_ln35_fu_394_p1)
    begin
        if (((trunc_ln35_fu_394_p1 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            indices_2_we0 <= ap_const_logic_1;
        else 
            indices_2_we0 <= ap_const_logic_0;
        end if; 
    end process;

    indices_3_address0 <= zext_ln35_fu_381_p1(7 - 1 downto 0);

    indices_3_ce0_assign_proc : process(ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            indices_3_ce0 <= ap_const_logic_1;
        else 
            indices_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    indices_3_d0 <= grp_queries_search_Pipeline_VITIS_LOOP_27_2_fu_268_min_index_out;

    indices_3_we0_assign_proc : process(ap_CS_fsm_state14, trunc_ln35_fu_394_p1)
    begin
        if (((trunc_ln35_fu_394_p1 = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            indices_3_we0 <= ap_const_logic_1;
        else 
            indices_3_we0 <= ap_const_logic_0;
        end if; 
    end process;

    indices_4_address0 <= zext_ln35_fu_381_p1(7 - 1 downto 0);

    indices_4_ce0_assign_proc : process(ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            indices_4_ce0 <= ap_const_logic_1;
        else 
            indices_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    indices_4_d0 <= grp_queries_search_Pipeline_VITIS_LOOP_27_2_fu_268_min_index_out;

    indices_4_we0_assign_proc : process(ap_CS_fsm_state14, trunc_ln35_fu_394_p1)
    begin
        if (((trunc_ln35_fu_394_p1 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            indices_4_we0 <= ap_const_logic_1;
        else 
            indices_4_we0 <= ap_const_logic_0;
        end if; 
    end process;

    indices_5_address0 <= zext_ln35_fu_381_p1(7 - 1 downto 0);

    indices_5_ce0_assign_proc : process(ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            indices_5_ce0 <= ap_const_logic_1;
        else 
            indices_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    indices_5_d0 <= grp_queries_search_Pipeline_VITIS_LOOP_27_2_fu_268_min_index_out;

    indices_5_we0_assign_proc : process(ap_CS_fsm_state14, trunc_ln35_fu_394_p1)
    begin
        if (((trunc_ln35_fu_394_p1 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            indices_5_we0 <= ap_const_logic_1;
        else 
            indices_5_we0 <= ap_const_logic_0;
        end if; 
    end process;

    indices_6_address0 <= zext_ln35_fu_381_p1(7 - 1 downto 0);

    indices_6_ce0_assign_proc : process(ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            indices_6_ce0 <= ap_const_logic_1;
        else 
            indices_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    indices_6_d0 <= grp_queries_search_Pipeline_VITIS_LOOP_27_2_fu_268_min_index_out;

    indices_6_we0_assign_proc : process(ap_CS_fsm_state14, trunc_ln35_fu_394_p1)
    begin
        if (((trunc_ln35_fu_394_p1 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            indices_6_we0 <= ap_const_logic_1;
        else 
            indices_6_we0 <= ap_const_logic_0;
        end if; 
    end process;

    indices_7_address0 <= zext_ln35_fu_381_p1(7 - 1 downto 0);

    indices_7_ce0_assign_proc : process(ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            indices_7_ce0 <= ap_const_logic_1;
        else 
            indices_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    indices_7_d0 <= grp_queries_search_Pipeline_VITIS_LOOP_27_2_fu_268_min_index_out;

    indices_7_we0_assign_proc : process(ap_CS_fsm_state14, trunc_ln35_fu_394_p1)
    begin
        if (((trunc_ln35_fu_394_p1 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            indices_7_we0 <= ap_const_logic_1;
        else 
            indices_7_we0 <= ap_const_logic_0;
        end if; 
    end process;

    indices_8_address0 <= zext_ln35_fu_381_p1(7 - 1 downto 0);

    indices_8_ce0_assign_proc : process(ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            indices_8_ce0 <= ap_const_logic_1;
        else 
            indices_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    indices_8_d0 <= grp_queries_search_Pipeline_VITIS_LOOP_27_2_fu_268_min_index_out;

    indices_8_we0_assign_proc : process(ap_CS_fsm_state14, trunc_ln35_fu_394_p1)
    begin
        if (((trunc_ln35_fu_394_p1 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            indices_8_we0 <= ap_const_logic_1;
        else 
            indices_8_we0 <= ap_const_logic_0;
        end if; 
    end process;

    indices_9_address0 <= zext_ln35_fu_381_p1(7 - 1 downto 0);

    indices_9_ce0_assign_proc : process(ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            indices_9_ce0 <= ap_const_logic_1;
        else 
            indices_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    indices_9_d0 <= grp_queries_search_Pipeline_VITIS_LOOP_27_2_fu_268_min_index_out;

    indices_9_we0_assign_proc : process(ap_CS_fsm_state14, trunc_ln35_fu_394_p1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state14) and ((trunc_ln35_fu_394_p1 = ap_const_lv4_9) or ((trunc_ln35_fu_394_p1 = ap_const_lv4_A) or ((trunc_ln35_fu_394_p1 = ap_const_lv4_B) or ((trunc_ln35_fu_394_p1 = ap_const_lv4_C) or ((trunc_ln35_fu_394_p1 = ap_const_lv4_D) or ((trunc_ln35_fu_394_p1 = ap_const_lv4_E) or (trunc_ln35_fu_394_p1 = ap_const_lv4_F))))))))) then 
            indices_9_we0 <= ap_const_logic_1;
        else 
            indices_9_we0 <= ap_const_logic_0;
        end if; 
    end process;

    select_ln23_fu_413_p3 <= 
        add_ln23_2_fu_401_p2 when (icmp_ln23_1_fu_407_p2(0) = '1') else 
        ap_const_lv10_0;
    trunc_ln29_1_fu_321_p1 <= bitcast_ln29_fu_313_p1(23 - 1 downto 0);
    trunc_ln29_fu_317_p1 <= bitcast_ln29_fu_313_p1(31 - 1 downto 0);
    trunc_ln35_fu_394_p1 <= phi_urem_fu_100(4 - 1 downto 0);
    zext_ln35_fu_381_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_reg_515),64));
end behav;
