Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (win64) Build 4126759 Thu Feb  8 23:53:51 MST 2024
| Date         : Mon Apr  8 15:11:03 2024
| Host         : sanchuan running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  1000        

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1171)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3629)
5. checking no_input_delay (1)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1171)
---------------------------
 There are 42 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: DV2_20001/CLK_1HzOut_reg/Q (HIGH)

 There are 1126 register/latch pins with no clock driven by root clock pin: Divide_to_1Hz1/CLK_1HzOut_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3629)
---------------------------------------------------
 There are 3629 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 3644          inf        0.000                      0                 3644           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          3644 Endpoints
Min Delay          3644 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mips1/U7/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/qspo_int_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mips1/U3/regs_reg[23][28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.497ns  (logic 3.146ns (13.984%)  route 19.351ns (86.016%))
  Logic Levels:           11  (CARRY4=1 FDRE=1 LUT2=2 LUT3=1 LUT6=3 MUXF7=2 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y75         FDRE                         0.000     0.000 r  mips1/U7/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/qspo_int_reg[20]/C
    SLICE_X11Y75         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  mips1/U7/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/qspo_int_reg[20]/Q
                         net (fo=259, routed)         8.748     9.204    mips1/U3/qspo[20]
    SLICE_X1Y75          LUT6 (Prop_lut6_I4_O)        0.124     9.328 r  mips1/U3/U6_i_439/O
                         net (fo=1, routed)           0.000     9.328    mips1/U3/U6_i_439_n_0
    SLICE_X1Y75          MUXF7 (Prop_muxf7_I1_O)      0.245     9.573 r  mips1/U3/U6_i_178/O
                         net (fo=1, routed)           0.959    10.531    mips1/U3/U6_i_178_n_0
    SLICE_X1Y78          LUT6 (Prop_lut6_I5_O)        0.298    10.829 r  mips1/U3/U6_i_38/O
                         net (fo=2, routed)           1.280    12.109    mips1/U3/d[0]
    SLICE_X8Y81          LUT3 (Prop_lut3_I2_O)        0.150    12.259 r  mips1/U3/Res0_carry_i_28/O
                         net (fo=5, routed)           0.964    13.223    mips1/U3/ALUin2[0]
    SLICE_X8Y83          LUT2 (Prop_lut2_I1_O)        0.328    13.551 r  mips1/U3/Res0_carry_i_8/O
                         net (fo=1, routed)           0.000    13.551    mips1/U0/S[0]
    SLICE_X8Y83          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    14.159 r  mips1/U0/Res0_carry/O[3]
                         net (fo=2, routed)           0.832    14.991    mips1/U0/data0[3]
    SLICE_X10Y84         LUT2 (Prop_lut2_I0_O)        0.307    15.298 r  mips1/U0/U6_i_47/O
                         net (fo=1, routed)           0.000    15.298    mips1/U0/U6_i_47_n_0
    SLICE_X10Y84         MUXF7 (Prop_muxf7_I0_O)      0.209    15.507 r  mips1/U0/U6_i_5/O
                         net (fo=44, routed)          2.433    17.941    mips1/U6/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_28_28/A1
    SLICE_X6Y90          RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.297    18.238 r  mips1/U6/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_28_28/SP/O
                         net (fo=1, routed)           1.196    19.434    mips1/U3/spo[28]
    SLICE_X11Y90         LUT6 (Prop_lut6_I0_O)        0.124    19.558 r  mips1/U3/regs[1][28]_i_1/O
                         net (fo=31, routed)          2.939    22.497    mips1/U3/regWriteData__31[28]
    SLICE_X14Y100        FDRE                                         r  mips1/U3/regs_reg[23][28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mips1/U7/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/qspo_int_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mips1/U3/regs_reg[7][28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.394ns  (logic 3.146ns (14.049%)  route 19.248ns (85.951%))
  Logic Levels:           11  (CARRY4=1 FDRE=1 LUT2=2 LUT3=1 LUT6=3 MUXF7=2 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y75         FDRE                         0.000     0.000 r  mips1/U7/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/qspo_int_reg[20]/C
    SLICE_X11Y75         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  mips1/U7/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/qspo_int_reg[20]/Q
                         net (fo=259, routed)         8.748     9.204    mips1/U3/qspo[20]
    SLICE_X1Y75          LUT6 (Prop_lut6_I4_O)        0.124     9.328 r  mips1/U3/U6_i_439/O
                         net (fo=1, routed)           0.000     9.328    mips1/U3/U6_i_439_n_0
    SLICE_X1Y75          MUXF7 (Prop_muxf7_I1_O)      0.245     9.573 r  mips1/U3/U6_i_178/O
                         net (fo=1, routed)           0.959    10.531    mips1/U3/U6_i_178_n_0
    SLICE_X1Y78          LUT6 (Prop_lut6_I5_O)        0.298    10.829 r  mips1/U3/U6_i_38/O
                         net (fo=2, routed)           1.280    12.109    mips1/U3/d[0]
    SLICE_X8Y81          LUT3 (Prop_lut3_I2_O)        0.150    12.259 r  mips1/U3/Res0_carry_i_28/O
                         net (fo=5, routed)           0.964    13.223    mips1/U3/ALUin2[0]
    SLICE_X8Y83          LUT2 (Prop_lut2_I1_O)        0.328    13.551 r  mips1/U3/Res0_carry_i_8/O
                         net (fo=1, routed)           0.000    13.551    mips1/U0/S[0]
    SLICE_X8Y83          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    14.159 r  mips1/U0/Res0_carry/O[3]
                         net (fo=2, routed)           0.832    14.991    mips1/U0/data0[3]
    SLICE_X10Y84         LUT2 (Prop_lut2_I0_O)        0.307    15.298 r  mips1/U0/U6_i_47/O
                         net (fo=1, routed)           0.000    15.298    mips1/U0/U6_i_47_n_0
    SLICE_X10Y84         MUXF7 (Prop_muxf7_I0_O)      0.209    15.507 r  mips1/U0/U6_i_5/O
                         net (fo=44, routed)          2.433    17.941    mips1/U6/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_28_28/A1
    SLICE_X6Y90          RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.297    18.238 r  mips1/U6/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_28_28/SP/O
                         net (fo=1, routed)           1.196    19.434    mips1/U3/spo[28]
    SLICE_X11Y90         LUT6 (Prop_lut6_I0_O)        0.124    19.558 r  mips1/U3/regs[1][28]_i_1/O
                         net (fo=31, routed)          2.836    22.394    mips1/U3/regWriteData__31[28]
    SLICE_X13Y97         FDRE                                         r  mips1/U3/regs_reg[7][28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mips1/U7/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/qspo_int_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mips1/U3/regs_reg[11][17]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.366ns  (logic 3.124ns (13.967%)  route 19.242ns (86.033%))
  Logic Levels:           12  (CARRY4=2 FDRE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y75         FDRE                         0.000     0.000 r  mips1/U7/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/qspo_int_reg[20]/C
    SLICE_X11Y75         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  mips1/U7/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/qspo_int_reg[20]/Q
                         net (fo=259, routed)         8.748     9.204    mips1/U3/qspo[20]
    SLICE_X1Y75          LUT6 (Prop_lut6_I4_O)        0.124     9.328 r  mips1/U3/U6_i_439/O
                         net (fo=1, routed)           0.000     9.328    mips1/U3/U6_i_439_n_0
    SLICE_X1Y75          MUXF7 (Prop_muxf7_I1_O)      0.245     9.573 r  mips1/U3/U6_i_178/O
                         net (fo=1, routed)           0.959    10.531    mips1/U3/U6_i_178_n_0
    SLICE_X1Y78          LUT6 (Prop_lut6_I5_O)        0.298    10.829 r  mips1/U3/U6_i_38/O
                         net (fo=2, routed)           1.280    12.109    mips1/U3/d[0]
    SLICE_X8Y81          LUT3 (Prop_lut3_I2_O)        0.150    12.259 r  mips1/U3/Res0_carry_i_28/O
                         net (fo=5, routed)           0.564    12.823    mips1/U3/ALUin2[0]
    SLICE_X9Y83          LUT2 (Prop_lut2_I1_O)        0.328    13.151 r  mips1/U3/U6_i_450/O
                         net (fo=1, routed)           0.000    13.151    mips1/U3/U6_i_450_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.683 r  mips1/U3/U6_i_183/CO[3]
                         net (fo=1, routed)           0.000    13.683    mips1/U3/U6_i_183_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.996 r  mips1/U3/U6_i_179/O[3]
                         net (fo=1, routed)           0.752    14.748    mips1/U3/data1[7]
    SLICE_X10Y84         LUT5 (Prop_lut5_I0_O)        0.306    15.054 r  mips1/U3/U6_i_40/O
                         net (fo=2, routed)           0.655    15.709    mips1/U3/U6_i_40_n_0
    SLICE_X8Y82          LUT4 (Prop_lut4_I0_O)        0.124    15.833 r  mips1/U3/U6_i_1/O
                         net (fo=32, routed)          1.819    17.652    mips1/U6/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_17_17/A5
    SLICE_X6Y87          RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.124    17.776 r  mips1/U6/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_17_17/SP/O
                         net (fo=1, routed)           1.068    18.845    mips1/U3/spo[17]
    SLICE_X10Y88         LUT6 (Prop_lut6_I0_O)        0.124    18.969 r  mips1/U3/regs[1][17]_i_1/O
                         net (fo=31, routed)          3.398    22.366    mips1/U3/regWriteData__31[17]
    SLICE_X0Y93          FDRE                                         r  mips1/U3/regs_reg[11][17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mips1/U7/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/qspo_int_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mips1/U3/regs_reg[5][28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.311ns  (logic 3.146ns (14.101%)  route 19.165ns (85.899%))
  Logic Levels:           11  (CARRY4=1 FDRE=1 LUT2=2 LUT3=1 LUT6=3 MUXF7=2 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y75         FDRE                         0.000     0.000 r  mips1/U7/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/qspo_int_reg[20]/C
    SLICE_X11Y75         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  mips1/U7/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/qspo_int_reg[20]/Q
                         net (fo=259, routed)         8.748     9.204    mips1/U3/qspo[20]
    SLICE_X1Y75          LUT6 (Prop_lut6_I4_O)        0.124     9.328 r  mips1/U3/U6_i_439/O
                         net (fo=1, routed)           0.000     9.328    mips1/U3/U6_i_439_n_0
    SLICE_X1Y75          MUXF7 (Prop_muxf7_I1_O)      0.245     9.573 r  mips1/U3/U6_i_178/O
                         net (fo=1, routed)           0.959    10.531    mips1/U3/U6_i_178_n_0
    SLICE_X1Y78          LUT6 (Prop_lut6_I5_O)        0.298    10.829 r  mips1/U3/U6_i_38/O
                         net (fo=2, routed)           1.280    12.109    mips1/U3/d[0]
    SLICE_X8Y81          LUT3 (Prop_lut3_I2_O)        0.150    12.259 r  mips1/U3/Res0_carry_i_28/O
                         net (fo=5, routed)           0.964    13.223    mips1/U3/ALUin2[0]
    SLICE_X8Y83          LUT2 (Prop_lut2_I1_O)        0.328    13.551 r  mips1/U3/Res0_carry_i_8/O
                         net (fo=1, routed)           0.000    13.551    mips1/U0/S[0]
    SLICE_X8Y83          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    14.159 r  mips1/U0/Res0_carry/O[3]
                         net (fo=2, routed)           0.832    14.991    mips1/U0/data0[3]
    SLICE_X10Y84         LUT2 (Prop_lut2_I0_O)        0.307    15.298 r  mips1/U0/U6_i_47/O
                         net (fo=1, routed)           0.000    15.298    mips1/U0/U6_i_47_n_0
    SLICE_X10Y84         MUXF7 (Prop_muxf7_I0_O)      0.209    15.507 r  mips1/U0/U6_i_5/O
                         net (fo=44, routed)          2.433    17.941    mips1/U6/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_28_28/A1
    SLICE_X6Y90          RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.297    18.238 r  mips1/U6/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_28_28/SP/O
                         net (fo=1, routed)           1.196    19.434    mips1/U3/spo[28]
    SLICE_X11Y90         LUT6 (Prop_lut6_I0_O)        0.124    19.558 r  mips1/U3/regs[1][28]_i_1/O
                         net (fo=31, routed)          2.753    22.311    mips1/U3/regWriteData__31[28]
    SLICE_X8Y99          FDRE                                         r  mips1/U3/regs_reg[5][28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mips1/U7/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/qspo_int_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mips1/U3/regs_reg[27][17]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.253ns  (logic 3.124ns (14.039%)  route 19.129ns (85.961%))
  Logic Levels:           12  (CARRY4=2 FDRE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y75         FDRE                         0.000     0.000 r  mips1/U7/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/qspo_int_reg[20]/C
    SLICE_X11Y75         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  mips1/U7/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/qspo_int_reg[20]/Q
                         net (fo=259, routed)         8.748     9.204    mips1/U3/qspo[20]
    SLICE_X1Y75          LUT6 (Prop_lut6_I4_O)        0.124     9.328 r  mips1/U3/U6_i_439/O
                         net (fo=1, routed)           0.000     9.328    mips1/U3/U6_i_439_n_0
    SLICE_X1Y75          MUXF7 (Prop_muxf7_I1_O)      0.245     9.573 r  mips1/U3/U6_i_178/O
                         net (fo=1, routed)           0.959    10.531    mips1/U3/U6_i_178_n_0
    SLICE_X1Y78          LUT6 (Prop_lut6_I5_O)        0.298    10.829 r  mips1/U3/U6_i_38/O
                         net (fo=2, routed)           1.280    12.109    mips1/U3/d[0]
    SLICE_X8Y81          LUT3 (Prop_lut3_I2_O)        0.150    12.259 r  mips1/U3/Res0_carry_i_28/O
                         net (fo=5, routed)           0.564    12.823    mips1/U3/ALUin2[0]
    SLICE_X9Y83          LUT2 (Prop_lut2_I1_O)        0.328    13.151 r  mips1/U3/U6_i_450/O
                         net (fo=1, routed)           0.000    13.151    mips1/U3/U6_i_450_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.683 r  mips1/U3/U6_i_183/CO[3]
                         net (fo=1, routed)           0.000    13.683    mips1/U3/U6_i_183_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.996 r  mips1/U3/U6_i_179/O[3]
                         net (fo=1, routed)           0.752    14.748    mips1/U3/data1[7]
    SLICE_X10Y84         LUT5 (Prop_lut5_I0_O)        0.306    15.054 r  mips1/U3/U6_i_40/O
                         net (fo=2, routed)           0.655    15.709    mips1/U3/U6_i_40_n_0
    SLICE_X8Y82          LUT4 (Prop_lut4_I0_O)        0.124    15.833 r  mips1/U3/U6_i_1/O
                         net (fo=32, routed)          1.819    17.652    mips1/U6/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_17_17/A5
    SLICE_X6Y87          RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.124    17.776 r  mips1/U6/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_17_17/SP/O
                         net (fo=1, routed)           1.068    18.845    mips1/U3/spo[17]
    SLICE_X10Y88         LUT6 (Prop_lut6_I0_O)        0.124    18.969 r  mips1/U3/regs[1][17]_i_1/O
                         net (fo=31, routed)          3.284    22.253    mips1/U3/regWriteData__31[17]
    SLICE_X1Y91          FDRE                                         r  mips1/U3/regs_reg[27][17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mips1/U7/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/qspo_int_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mips1/U3/regs_reg[29][17]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.247ns  (logic 3.124ns (14.042%)  route 19.123ns (85.958%))
  Logic Levels:           12  (CARRY4=2 FDRE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y75         FDRE                         0.000     0.000 r  mips1/U7/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/qspo_int_reg[20]/C
    SLICE_X11Y75         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  mips1/U7/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/qspo_int_reg[20]/Q
                         net (fo=259, routed)         8.748     9.204    mips1/U3/qspo[20]
    SLICE_X1Y75          LUT6 (Prop_lut6_I4_O)        0.124     9.328 r  mips1/U3/U6_i_439/O
                         net (fo=1, routed)           0.000     9.328    mips1/U3/U6_i_439_n_0
    SLICE_X1Y75          MUXF7 (Prop_muxf7_I1_O)      0.245     9.573 r  mips1/U3/U6_i_178/O
                         net (fo=1, routed)           0.959    10.531    mips1/U3/U6_i_178_n_0
    SLICE_X1Y78          LUT6 (Prop_lut6_I5_O)        0.298    10.829 r  mips1/U3/U6_i_38/O
                         net (fo=2, routed)           1.280    12.109    mips1/U3/d[0]
    SLICE_X8Y81          LUT3 (Prop_lut3_I2_O)        0.150    12.259 r  mips1/U3/Res0_carry_i_28/O
                         net (fo=5, routed)           0.564    12.823    mips1/U3/ALUin2[0]
    SLICE_X9Y83          LUT2 (Prop_lut2_I1_O)        0.328    13.151 r  mips1/U3/U6_i_450/O
                         net (fo=1, routed)           0.000    13.151    mips1/U3/U6_i_450_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.683 r  mips1/U3/U6_i_183/CO[3]
                         net (fo=1, routed)           0.000    13.683    mips1/U3/U6_i_183_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.996 r  mips1/U3/U6_i_179/O[3]
                         net (fo=1, routed)           0.752    14.748    mips1/U3/data1[7]
    SLICE_X10Y84         LUT5 (Prop_lut5_I0_O)        0.306    15.054 r  mips1/U3/U6_i_40/O
                         net (fo=2, routed)           0.655    15.709    mips1/U3/U6_i_40_n_0
    SLICE_X8Y82          LUT4 (Prop_lut4_I0_O)        0.124    15.833 r  mips1/U3/U6_i_1/O
                         net (fo=32, routed)          1.819    17.652    mips1/U6/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_17_17/A5
    SLICE_X6Y87          RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.124    17.776 r  mips1/U6/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_17_17/SP/O
                         net (fo=1, routed)           1.068    18.845    mips1/U3/spo[17]
    SLICE_X10Y88         LUT6 (Prop_lut6_I0_O)        0.124    18.969 r  mips1/U3/regs[1][17]_i_1/O
                         net (fo=31, routed)          3.279    22.247    mips1/U3/regWriteData__31[17]
    SLICE_X2Y91          FDRE                                         r  mips1/U3/regs_reg[29][17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mips1/U7/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/qspo_int_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mips1/U3/regs_reg[31][17]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.247ns  (logic 3.124ns (14.042%)  route 19.123ns (85.958%))
  Logic Levels:           12  (CARRY4=2 FDRE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y75         FDRE                         0.000     0.000 r  mips1/U7/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/qspo_int_reg[20]/C
    SLICE_X11Y75         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  mips1/U7/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/qspo_int_reg[20]/Q
                         net (fo=259, routed)         8.748     9.204    mips1/U3/qspo[20]
    SLICE_X1Y75          LUT6 (Prop_lut6_I4_O)        0.124     9.328 r  mips1/U3/U6_i_439/O
                         net (fo=1, routed)           0.000     9.328    mips1/U3/U6_i_439_n_0
    SLICE_X1Y75          MUXF7 (Prop_muxf7_I1_O)      0.245     9.573 r  mips1/U3/U6_i_178/O
                         net (fo=1, routed)           0.959    10.531    mips1/U3/U6_i_178_n_0
    SLICE_X1Y78          LUT6 (Prop_lut6_I5_O)        0.298    10.829 r  mips1/U3/U6_i_38/O
                         net (fo=2, routed)           1.280    12.109    mips1/U3/d[0]
    SLICE_X8Y81          LUT3 (Prop_lut3_I2_O)        0.150    12.259 r  mips1/U3/Res0_carry_i_28/O
                         net (fo=5, routed)           0.564    12.823    mips1/U3/ALUin2[0]
    SLICE_X9Y83          LUT2 (Prop_lut2_I1_O)        0.328    13.151 r  mips1/U3/U6_i_450/O
                         net (fo=1, routed)           0.000    13.151    mips1/U3/U6_i_450_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.683 r  mips1/U3/U6_i_183/CO[3]
                         net (fo=1, routed)           0.000    13.683    mips1/U3/U6_i_183_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.996 r  mips1/U3/U6_i_179/O[3]
                         net (fo=1, routed)           0.752    14.748    mips1/U3/data1[7]
    SLICE_X10Y84         LUT5 (Prop_lut5_I0_O)        0.306    15.054 r  mips1/U3/U6_i_40/O
                         net (fo=2, routed)           0.655    15.709    mips1/U3/U6_i_40_n_0
    SLICE_X8Y82          LUT4 (Prop_lut4_I0_O)        0.124    15.833 r  mips1/U3/U6_i_1/O
                         net (fo=32, routed)          1.819    17.652    mips1/U6/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_17_17/A5
    SLICE_X6Y87          RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.124    17.776 r  mips1/U6/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_17_17/SP/O
                         net (fo=1, routed)           1.068    18.845    mips1/U3/spo[17]
    SLICE_X10Y88         LUT6 (Prop_lut6_I0_O)        0.124    18.969 r  mips1/U3/regs[1][17]_i_1/O
                         net (fo=31, routed)          3.279    22.247    mips1/U3/regWriteData__31[17]
    SLICE_X3Y91          FDRE                                         r  mips1/U3/regs_reg[31][17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mips1/U7/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/qspo_int_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mips1/U3/regs_reg[3][28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.205ns  (logic 3.146ns (14.168%)  route 19.059ns (85.832%))
  Logic Levels:           11  (CARRY4=1 FDRE=1 LUT2=2 LUT3=1 LUT6=3 MUXF7=2 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y75         FDRE                         0.000     0.000 r  mips1/U7/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/qspo_int_reg[20]/C
    SLICE_X11Y75         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  mips1/U7/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/qspo_int_reg[20]/Q
                         net (fo=259, routed)         8.748     9.204    mips1/U3/qspo[20]
    SLICE_X1Y75          LUT6 (Prop_lut6_I4_O)        0.124     9.328 r  mips1/U3/U6_i_439/O
                         net (fo=1, routed)           0.000     9.328    mips1/U3/U6_i_439_n_0
    SLICE_X1Y75          MUXF7 (Prop_muxf7_I1_O)      0.245     9.573 r  mips1/U3/U6_i_178/O
                         net (fo=1, routed)           0.959    10.531    mips1/U3/U6_i_178_n_0
    SLICE_X1Y78          LUT6 (Prop_lut6_I5_O)        0.298    10.829 r  mips1/U3/U6_i_38/O
                         net (fo=2, routed)           1.280    12.109    mips1/U3/d[0]
    SLICE_X8Y81          LUT3 (Prop_lut3_I2_O)        0.150    12.259 r  mips1/U3/Res0_carry_i_28/O
                         net (fo=5, routed)           0.964    13.223    mips1/U3/ALUin2[0]
    SLICE_X8Y83          LUT2 (Prop_lut2_I1_O)        0.328    13.551 r  mips1/U3/Res0_carry_i_8/O
                         net (fo=1, routed)           0.000    13.551    mips1/U0/S[0]
    SLICE_X8Y83          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    14.159 r  mips1/U0/Res0_carry/O[3]
                         net (fo=2, routed)           0.832    14.991    mips1/U0/data0[3]
    SLICE_X10Y84         LUT2 (Prop_lut2_I0_O)        0.307    15.298 r  mips1/U0/U6_i_47/O
                         net (fo=1, routed)           0.000    15.298    mips1/U0/U6_i_47_n_0
    SLICE_X10Y84         MUXF7 (Prop_muxf7_I0_O)      0.209    15.507 r  mips1/U0/U6_i_5/O
                         net (fo=44, routed)          2.433    17.941    mips1/U6/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_28_28/A1
    SLICE_X6Y90          RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.297    18.238 r  mips1/U6/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_28_28/SP/O
                         net (fo=1, routed)           1.196    19.434    mips1/U3/spo[28]
    SLICE_X11Y90         LUT6 (Prop_lut6_I0_O)        0.124    19.558 r  mips1/U3/regs[1][28]_i_1/O
                         net (fo=31, routed)          2.646    22.205    mips1/U3/regWriteData__31[28]
    SLICE_X12Y97         FDRE                                         r  mips1/U3/regs_reg[3][28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mips1/U7/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/qspo_int_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mips1/U3/regs_reg[6][17]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.202ns  (logic 3.124ns (14.071%)  route 19.078ns (85.929%))
  Logic Levels:           12  (CARRY4=2 FDRE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y75         FDRE                         0.000     0.000 r  mips1/U7/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/qspo_int_reg[20]/C
    SLICE_X11Y75         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  mips1/U7/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/qspo_int_reg[20]/Q
                         net (fo=259, routed)         8.748     9.204    mips1/U3/qspo[20]
    SLICE_X1Y75          LUT6 (Prop_lut6_I4_O)        0.124     9.328 r  mips1/U3/U6_i_439/O
                         net (fo=1, routed)           0.000     9.328    mips1/U3/U6_i_439_n_0
    SLICE_X1Y75          MUXF7 (Prop_muxf7_I1_O)      0.245     9.573 r  mips1/U3/U6_i_178/O
                         net (fo=1, routed)           0.959    10.531    mips1/U3/U6_i_178_n_0
    SLICE_X1Y78          LUT6 (Prop_lut6_I5_O)        0.298    10.829 r  mips1/U3/U6_i_38/O
                         net (fo=2, routed)           1.280    12.109    mips1/U3/d[0]
    SLICE_X8Y81          LUT3 (Prop_lut3_I2_O)        0.150    12.259 r  mips1/U3/Res0_carry_i_28/O
                         net (fo=5, routed)           0.564    12.823    mips1/U3/ALUin2[0]
    SLICE_X9Y83          LUT2 (Prop_lut2_I1_O)        0.328    13.151 r  mips1/U3/U6_i_450/O
                         net (fo=1, routed)           0.000    13.151    mips1/U3/U6_i_450_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.683 r  mips1/U3/U6_i_183/CO[3]
                         net (fo=1, routed)           0.000    13.683    mips1/U3/U6_i_183_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.996 r  mips1/U3/U6_i_179/O[3]
                         net (fo=1, routed)           0.752    14.748    mips1/U3/data1[7]
    SLICE_X10Y84         LUT5 (Prop_lut5_I0_O)        0.306    15.054 r  mips1/U3/U6_i_40/O
                         net (fo=2, routed)           0.655    15.709    mips1/U3/U6_i_40_n_0
    SLICE_X8Y82          LUT4 (Prop_lut4_I0_O)        0.124    15.833 r  mips1/U3/U6_i_1/O
                         net (fo=32, routed)          1.819    17.652    mips1/U6/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_17_17/A5
    SLICE_X6Y87          RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.124    17.776 r  mips1/U6/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_17_17/SP/O
                         net (fo=1, routed)           1.068    18.845    mips1/U3/spo[17]
    SLICE_X10Y88         LUT6 (Prop_lut6_I0_O)        0.124    18.969 r  mips1/U3/regs[1][17]_i_1/O
                         net (fo=31, routed)          3.233    22.202    mips1/U3/regWriteData__31[17]
    SLICE_X3Y92          FDRE                                         r  mips1/U3/regs_reg[6][17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mips1/U7/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/qspo_int_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mips1/U3/regs_reg[5][19]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.171ns  (logic 3.208ns (14.469%)  route 18.963ns (85.531%))
  Logic Levels:           11  (CARRY4=1 FDRE=1 LUT2=2 LUT3=1 LUT6=3 MUXF7=2 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y75         FDRE                         0.000     0.000 r  mips1/U7/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/qspo_int_reg[20]/C
    SLICE_X11Y75         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  mips1/U7/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/qspo_int_reg[20]/Q
                         net (fo=259, routed)         8.748     9.204    mips1/U3/qspo[20]
    SLICE_X1Y75          LUT6 (Prop_lut6_I4_O)        0.124     9.328 r  mips1/U3/U6_i_439/O
                         net (fo=1, routed)           0.000     9.328    mips1/U3/U6_i_439_n_0
    SLICE_X1Y75          MUXF7 (Prop_muxf7_I1_O)      0.245     9.573 r  mips1/U3/U6_i_178/O
                         net (fo=1, routed)           0.959    10.531    mips1/U3/U6_i_178_n_0
    SLICE_X1Y78          LUT6 (Prop_lut6_I5_O)        0.298    10.829 r  mips1/U3/U6_i_38/O
                         net (fo=2, routed)           1.280    12.109    mips1/U3/d[0]
    SLICE_X8Y81          LUT3 (Prop_lut3_I2_O)        0.150    12.259 r  mips1/U3/Res0_carry_i_28/O
                         net (fo=5, routed)           0.964    13.223    mips1/U3/ALUin2[0]
    SLICE_X8Y83          LUT2 (Prop_lut2_I1_O)        0.328    13.551 r  mips1/U3/Res0_carry_i_8/O
                         net (fo=1, routed)           0.000    13.551    mips1/U0/S[0]
    SLICE_X8Y83          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    14.095 r  mips1/U0/Res0_carry/O[2]
                         net (fo=2, routed)           0.817    14.913    mips1/U0/data0[2]
    SLICE_X11Y83         LUT2 (Prop_lut2_I0_O)        0.301    15.214 r  mips1/U0/U6_i_49/O
                         net (fo=1, routed)           0.000    15.214    mips1/U0/U6_i_49_n_0
    SLICE_X11Y83         MUXF7 (Prop_muxf7_I0_O)      0.212    15.426 r  mips1/U0/U6_i_6/O
                         net (fo=44, routed)          1.991    17.417    mips1/U6/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_19_19/A0
    SLICE_X6Y87          RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.426    17.843 r  mips1/U6/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_19_19/SP/O
                         net (fo=1, routed)           0.899    18.742    mips1/U3/spo[19]
    SLICE_X10Y87         LUT6 (Prop_lut6_I0_O)        0.124    18.866 r  mips1/U3/regs[1][19]_i_1/O
                         net (fo=31, routed)          3.306    22.171    mips1/U3/regWriteData__31[19]
    SLICE_X5Y95          FDRE                                         r  mips1/U3/regs_reg[5][19]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mips1/PC_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mips1/U7/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_24_24/HIGH/WADR6
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.146ns (49.243%)  route 0.150ns (50.757%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDRE                         0.000     0.000 r  mips1/PC_reg[8]/C
    SLICE_X5Y73          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  mips1/PC_reg[8]/Q
                         net (fo=74, routed)          0.150     0.296    mips1/U7/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_24_24/A6
    SLICE_X2Y72          RAMS64E                                      r  mips1/U7/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_24_24/HIGH/WADR6
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mips1/PC_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mips1/U7/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_24_24/LOW/WADR6
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.146ns (49.243%)  route 0.150ns (50.757%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDRE                         0.000     0.000 r  mips1/PC_reg[8]/C
    SLICE_X5Y73          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  mips1/PC_reg[8]/Q
                         net (fo=74, routed)          0.150     0.296    mips1/U7/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_24_24/A6
    SLICE_X2Y72          RAMS64E                                      r  mips1/U7/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_24_24/LOW/WADR6
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mips1/PC_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mips1/U7/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_25_25/HIGH/WADR6
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.146ns (49.243%)  route 0.150ns (50.757%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDRE                         0.000     0.000 r  mips1/PC_reg[8]/C
    SLICE_X5Y73          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  mips1/PC_reg[8]/Q
                         net (fo=74, routed)          0.150     0.296    mips1/U7/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_25_25/A6
    SLICE_X2Y72          RAMS64E                                      r  mips1/U7/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_25_25/HIGH/WADR6
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mips1/PC_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mips1/U7/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_25_25/LOW/WADR6
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.146ns (49.243%)  route 0.150ns (50.757%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDRE                         0.000     0.000 r  mips1/PC_reg[8]/C
    SLICE_X5Y73          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  mips1/PC_reg[8]/Q
                         net (fo=74, routed)          0.150     0.296    mips1/U7/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_25_25/A6
    SLICE_X2Y72          RAMS64E                                      r  mips1/U7/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_25_25/LOW/WADR6
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DV2_20001/CLK_1HzOut_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            DV2_20001/CLK_1HzOut_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.186ns (60.876%)  route 0.120ns (39.124%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y62          FDCE                         0.000     0.000 r  DV2_20001/CLK_1HzOut_reg/C
    SLICE_X3Y62          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  DV2_20001/CLK_1HzOut_reg/Q
                         net (fo=4, routed)           0.120     0.261    DV2_20001/CLK
    SLICE_X3Y62          LUT6 (Prop_lut6_I5_O)        0.045     0.306 r  DV2_20001/CLK_1HzOut_i_1__0/O
                         net (fo=1, routed)           0.000     0.306    DV2_20001/CLK_1HzOut_i_1__0_n_0
    SLICE_X3Y62          FDCE                                         r  DV2_20001/CLK_1HzOut_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mips1/PC_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mips1/U7/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_19_19/HIGH/WADR6
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.146ns (47.474%)  route 0.162ns (52.526%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDRE                         0.000     0.000 r  mips1/PC_reg[8]/C
    SLICE_X5Y73          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  mips1/PC_reg[8]/Q
                         net (fo=74, routed)          0.162     0.308    mips1/U7/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_19_19/A6
    SLICE_X2Y73          RAMS64E                                      r  mips1/U7/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_19_19/HIGH/WADR6
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mips1/PC_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mips1/U7/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_19_19/LOW/WADR6
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.146ns (47.474%)  route 0.162ns (52.526%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDRE                         0.000     0.000 r  mips1/PC_reg[8]/C
    SLICE_X5Y73          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  mips1/PC_reg[8]/Q
                         net (fo=74, routed)          0.162     0.308    mips1/U7/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_19_19/A6
    SLICE_X2Y73          RAMS64E                                      r  mips1/U7/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_19_19/LOW/WADR6
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mips1/PC_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mips1/U7/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_1_1/HIGH/WADR6
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.146ns (47.474%)  route 0.162ns (52.526%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDRE                         0.000     0.000 r  mips1/PC_reg[8]/C
    SLICE_X5Y73          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  mips1/PC_reg[8]/Q
                         net (fo=74, routed)          0.162     0.308    mips1/U7/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_1_1/A6
    SLICE_X2Y73          RAMS64E                                      r  mips1/U7/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_1_1/HIGH/WADR6
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mips1/PC_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mips1/U7/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_1_1/LOW/WADR6
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.146ns (47.474%)  route 0.162ns (52.526%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDRE                         0.000     0.000 r  mips1/PC_reg[8]/C
    SLICE_X5Y73          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  mips1/PC_reg[8]/Q
                         net (fo=74, routed)          0.162     0.308    mips1/U7/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_1_1/A6
    SLICE_X2Y73          RAMS64E                                      r  mips1/U7/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_1_1/LOW/WADR6
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mips1/PC_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mips1/U7/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_24_24/HIGH/ADR5
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.349ns  (logic 0.146ns (41.779%)  route 0.203ns (58.221%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDRE                         0.000     0.000 r  mips1/PC_reg[7]/C
    SLICE_X5Y73          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  mips1/PC_reg[7]/Q
                         net (fo=50, routed)          0.203     0.349    mips1/U7/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_24_24/A5
    SLICE_X2Y72          RAMS64E                                      r  mips1/U7/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_24_24/HIGH/ADR5
  -------------------------------------------------------------------    -------------------





