--------------------------------------------------------------------------------
Release 14.4 Trace  (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.4\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml shifter_test.twx shifter_test.ncd -o shifter_test.twr
shifter_test.pcf -ucf shift_unit.ucf

Design file:              shifter_test.ncd
Physical constraint file: shifter_test.pcf
Device,package,speed:     xc3s200,ft256,-4 (PRODUCTION 1.39 2012-12-04)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
btn<0>         |led<0>         |   10.941|
btn<0>         |led<1>         |   11.356|
btn<0>         |led<2>         |   10.577|
btn<0>         |led<3>         |   11.166|
btn<0>         |led<4>         |   11.790|
btn<0>         |led<5>         |   11.361|
btn<0>         |led<6>         |   11.177|
btn<0>         |led<7>         |   11.130|
btn<1>         |led<0>         |   10.017|
btn<1>         |led<1>         |   11.472|
btn<1>         |led<2>         |    9.321|
btn<1>         |led<3>         |    9.851|
btn<1>         |led<4>         |   10.866|
btn<1>         |led<5>         |   11.477|
btn<1>         |led<6>         |   11.280|
btn<1>         |led<7>         |   10.843|
btn<2>         |led<0>         |    8.465|
btn<2>         |led<1>         |    9.151|
btn<2>         |led<2>         |    8.436|
btn<2>         |led<3>         |    9.362|
btn<2>         |led<4>         |    8.571|
btn<2>         |led<5>         |    9.223|
btn<2>         |led<6>         |    9.278|
btn<2>         |led<7>         |    8.895|
sw<0>          |led<0>         |    9.089|
sw<0>          |led<3>         |    9.521|
sw<0>          |led<4>         |    9.938|
sw<0>          |led<5>         |    9.267|
sw<0>          |led<6>         |    9.493|
sw<0>          |led<7>         |    9.674|
sw<1>          |led<0>         |    8.993|
sw<1>          |led<1>         |   10.048|
sw<1>          |led<4>         |    9.842|
sw<1>          |led<5>         |   10.053|
sw<1>          |led<6>         |    8.973|
sw<1>          |led<7>         |    8.488|
sw<2>          |led<0>         |   10.015|
sw<2>          |led<1>         |    9.683|
sw<2>          |led<2>         |    9.651|
sw<2>          |led<4>         |   10.864|
sw<2>          |led<5>         |    9.688|
sw<2>          |led<6>         |   10.251|
sw<2>          |led<7>         |    8.575|
sw<3>          |led<0>         |    9.934|
sw<3>          |led<1>         |   10.391|
sw<3>          |led<2>         |    9.570|
sw<3>          |led<3>         |   10.201|
sw<3>          |led<4>         |   10.783|
sw<3>          |led<5>         |   10.396|
sw<3>          |led<6>         |   10.170|
sw<3>          |led<7>         |   10.165|
sw<4>          |led<0>         |    8.845|
sw<4>          |led<1>         |   10.587|
sw<4>          |led<2>         |   10.270|
sw<4>          |led<3>         |   10.397|
sw<4>          |led<4>         |    9.471|
sw<4>          |led<5>         |   10.592|
sw<4>          |led<6>         |   10.870|
sw<4>          |led<7>         |   10.361|
sw<5>          |led<0>         |    8.267|
sw<5>          |led<1>         |    9.272|
sw<5>          |led<2>         |    9.692|
sw<5>          |led<3>         |   10.206|
sw<5>          |led<4>         |    8.893|
sw<5>          |led<5>         |    9.600|
sw<5>          |led<6>         |   10.292|
sw<5>          |led<7>         |   10.170|
sw<6>          |led<1>         |    9.300|
sw<6>          |led<2>         |   10.260|
sw<6>          |led<3>         |   10.234|
sw<6>          |led<4>         |   10.114|
sw<6>          |led<5>         |    9.628|
sw<6>          |led<6>         |   10.321|
sw<6>          |led<7>         |   10.198|
sw<7>          |led<2>         |   10.426|
sw<7>          |led<3>         |   10.394|
sw<7>          |led<4>         |   10.280|
sw<7>          |led<5>         |   10.140|
sw<7>          |led<6>         |   10.565|
sw<7>          |led<7>         |   10.056|
---------------+---------------+---------+


Analysis completed Thu Oct 24 10:32:14 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 120 MB



