Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Oct 12 13:07:34 2017
| Host         : Beat running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file demo_wrapper_control_sets_placed.rpt
| Design       : demo_wrapper
| Device       : xc7z010
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   261 |
| Unused register locations in slices containing registers |   778 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             424 |          181 |
| No           | No                    | Yes                    |             374 |          112 |
| No           | Yes                   | No                     |             530 |          192 |
| Yes          | No                    | No                     |             824 |          212 |
| Yes          | No                    | Yes                    |             181 |           38 |
| Yes          | Yes                   | No                     |            2433 |          680 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                 Clock Signal                |                                                                                                                                                         Enable Signal                                                                                                                                                         |                                                                                                                                 Set/Reset Signal                                                                                                                                 | Slice Load Count | Bel Load Count |
+---------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  demo_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                               | demo_i/OvSensor2Axis_0/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                                                                                                       |                1 |              1 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                1 |              1 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                               | demo_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                       |                1 |              1 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/sig_sm_ld_dre_cmd                                                                                                                                                                                             | demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                  |                1 |              1 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                                                                 | demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                          |                1 |              1 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                                                           | demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                  |                1 |              1 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                               | demo_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                            |                1 |              1 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                               | demo_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                            |                1 |              1 |
|  vsync_IBUF                                 |                                                                                                                                                                                                                                                                                                                               | demo_i/OvSensor2Axis_0/inst/pwd                                                                                                                                                                                                                                                  |                1 |              1 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                               | demo_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                       |                1 |              1 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                1 |              1 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                1 |              1 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                               | demo_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                               |                1 |              1 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                               | demo_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                               |                1 |              1 |
|  demo_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                                                                               | demo_i/Axis2VGA_0/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                                                                                                            |                1 |              1 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                         |                                                                                                                                                                                                                                                                                  |                1 |              1 |
|  pclk_IBUF_BUFG                             |                                                                                                                                                                                                                                                                                                                               | demo_i/OvSensor2Axis_0/inst/U_fifo_i_1_n_0                                                                                                                                                                                                                                       |                1 |              2 |
|  pclk_IBUF_BUFG                             |                                                                                                                                                                                                                                                                                                                               | demo_i/OvSensor2Axis_0/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                                                                                                                            |                1 |              2 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                                                                                                  |                                                                                                                                                                                                                                                                                  |                1 |              2 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                               | demo_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                     |                1 |              2 |
|  demo_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                1 |              2 |
|  demo_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                                                                               | demo_i/Axis2VGA_0/U_fifo_i_1_n_0                                                                                                                                                                                                                                                 |                1 |              2 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                1 |              2 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_calc_error_reg0                                                                                                                                                                                                                       | demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                                                                    |                1 |              2 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                       |                                                                                                                                                                                                                                                                                  |                1 |              2 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                               | demo_i/Axis2VGA_0/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                                                                                                                                 |                1 |              2 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                               | demo_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                             |                1 |              2 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                               | demo_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                          |                1 |              2 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                               | demo_i/OvSensor2Axis_0/inst/U_fifo_i_1_n_0                                                                                                                                                                                                                                       |                1 |              2 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                               | demo_i/Axis2VGA_0/U_fifo_i_1_n_0                                                                                                                                                                                                                                                 |                1 |              2 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                               | demo_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                    |                1 |              3 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                               | demo_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                    |                1 |              3 |
|  pclk_IBUF_BUFG                             |                                                                                                                                                                                                                                                                                                                               | demo_i/OvSensor2Axis_0/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                                                                                    |                2 |              3 |
|  demo_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                                                                               | demo_i/Axis2VGA_0/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                                                                                         |                1 |              3 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                1 |              3 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                               | demo_i/Axis2VGA_0/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                                                                                         |                1 |              3 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                               | demo_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]            |                1 |              3 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                               | demo_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]            |                1 |              3 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                               | demo_i/OvSensor2Axis_0/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                                                                                    |                1 |              3 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                               | demo_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                         |                1 |              3 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                               | demo_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                         |                1 |              3 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                               | demo_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_axis_fifo_ainit_nosync                                                                                                                                                                                            |                2 |              4 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i__0                                                                                                                                                                                      | demo_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/in1                                                                                                                                                      |                2 |              4 |
|  pclk_IBUF_BUFG                             |                                                                                                                                                                                                                                                                                                                               | demo_i/OvSensor2Axis_0/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                                                                                                       |                1 |              4 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                                                                 | demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                  |                2 |              4 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                               | demo_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b_pipe/p_1_in                                                                                                                                                                          |                2 |              4 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                               | demo_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b_pipe/m_valid_i_reg_0                                                                                                                                                                 |                2 |              4 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                               | demo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_valid_i_reg_0                                                                                                                                                            |                3 |              4 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                             | demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                  |                2 |              4 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                               | demo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg_0                                                                                                                                                            |                3 |              4 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                                                                                            | demo_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                   |                1 |              4 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                                                             | demo_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/in1                                                                                                                                                      |                2 |              4 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                                                              | demo_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                                       |                2 |              4 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                               | demo_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                    |                1 |              4 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/count_reg[0][0]                                                 | demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                  |                1 |              4 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrce[1]                                                                                                                                                                                                                               | demo_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_irqthresh_decr_mask_sig_reg[0]                                                                                                                                                                           |                2 |              4 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i__0                                                                                                                                                                                      | demo_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/in1                                                                                                                                                      |                2 |              4 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/E[0]                                                                                                                                                                                                                                                 | demo_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                   |                1 |              4 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                               | demo_i/Axis2VGA_0/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                                                                                                            |                2 |              4 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                                                                                            | demo_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                   |                1 |              4 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                                                                                                                                                 | demo_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                   |                3 |              4 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/pushed_commands_reg[0][0]                                                                                                                                                             | demo_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                              |                2 |              4 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                                                                                   | demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_reg_full_i_1_n_0                                                                                                                                                              |                1 |              4 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                                                                                          | demo_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                                 |                2 |              4 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                                                                                                                                                                                       | demo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]                                                                                                                                             |                1 |              4 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0]                                                                                                                                                                                        | demo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]                                                                                                                                             |                2 |              4 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrce[0]                                                                                                                                                                                                                               | demo_i/axi_vdma_0/U0/I_RST_MODULE/p_0_in                                                                                                                                                                                                                                         |                1 |              5 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/sig_byte_cntr_reg[6]                               | demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/SR[0] |                2 |              5 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                       |                                                                                                                                                                                                                                                                                  |                1 |              5 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                                                                       | demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                                                                  |                3 |              5 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[4][0]                                                                  |                                                                                                                                                                                                                                                                                  |                1 |              5 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/p_1_in                                                                                                                                                                                                                                           | demo_i/axi_vdma_0/U0/I_RST_MODULE/p_0_in                                                                                                                                                                                                                                         |                1 |              5 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                                                                                                   | demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_rd_sts_slverr_reg_reg                                                                                     |                2 |              5 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/valid_frame_sync_d2                                                                                                                                                                                                                                             | demo_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4][0]                                                                                                                                               |                2 |              5 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                4 |              5 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/E[0]                                                                                                                                                                                                                                                   | demo_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[4]_i_1_n_0                                                                                                                                                     |                2 |              5 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                            |                                                                                                                                                                                                                                                                                  |                2 |              5 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrce[0]                                                                                                                                                                                                                               | demo_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_irqthresh_decr_mask_sig_reg[0]                                                                                                                                                                           |                2 |              5 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_2_n_0                                                                                                                                                                              | demo_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4][0]                                                                                                                       |                2 |              5 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_aligned_reg[0]                                                                                                                                                                                                                 | demo_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_irqthresh_decr_mask_sig_reg[0]                                                                                                                                                                           |                1 |              5 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[4]_i_1_n_0                                                                                                                                                                                                | demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                           |                2 |              5 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/p_24_out                                                                                                                                                                                                                                                    | demo_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_irqthresh_decr_mask_sig_reg[0]                                                                                                                                                                           |                1 |              5 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                               | demo_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                         |                3 |              5 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0                                                                                                                                                                                                          | demo_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_irqthresh_decr_mask_sig_reg[0]                                                                                                                                                                           |                2 |              5 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                                                                                                         | demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_calc_error_reg_reg                                                        |                2 |              5 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[4][0]                                                                       |                                                                                                                                                                                                                                                                                  |                1 |              5 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                            |                                                                                                                                                                                                                                                                                  |                1 |              5 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                                                                                       | demo_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                         |                2 |              6 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                                                                                                         | demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_cmd_cmplt_reg_reg                                                         |                3 |              6 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                                                                                                  | demo_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                         |                2 |              6 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_arvalid_detected__0                                                                                                                                                                                                                           | demo_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                          |                1 |              6 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_awvalid_detected__0                                                                                                                                                                                                                           | demo_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                          |                3 |              6 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                                       | demo_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                   |                1 |              6 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/cmd_depth_reg[5][0]                                                                                                                                                           | demo_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                         |                2 |              6 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_next_calc_error_reg_reg                                                                                                                |                                                                                                                                                                                                                                                                                  |                2 |              7 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                               | demo_i/axi_vdma_0/U0/I_RST_MODULE/s_fsync_d1_reg                                                                                                                                                                                                                                 |                2 |              7 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_next_calc_error_reg_reg                                                                                                                |                                                                                                                                                                                                                                                                                  |                2 |              7 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/p_2_in                                                                                                                                                                                                   | demo_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                         |                2 |              7 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/count_reg[0][0]                                                                                                                                                                                                                       | demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                           |                3 |              7 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                               | demo_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_axis_fifo_ainit_nosync_0                                                                                                                                                                                          |                3 |              7 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/cmnds_queued[7]_i_2_n_0                                                                                                                                                                                                                                    | demo_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/cmnds_queued_reg[7]_0[0]                                                                                                                                                                                            |                3 |              8 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrce[0]                                                                                                                                                                                                                               | demo_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17][0]                                                                                                                                                             |                2 |              8 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                                            | demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                  |                2 |              8 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0                                                                                                                                                                                                 | demo_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1_n_0                                                                                                                                                                        |                3 |              8 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0                                                                                                                                                                                                 | demo_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0                                                                                                                                                                        |                3 |              8 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                    |                                                                                                                                                                                                                                                                                  |                1 |              8 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/E[0]                                                                                                                                                                                                                                             | demo_i/axi_vdma_0/U0/I_RST_MODULE/p_0_in                                                                                                                                                                                                                                         |                3 |              8 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/cmnds_queued[7]_i_2__0_n_0                                                                                                                                                                                                                             | demo_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/cmnds_queued_reg[7]_0[0]                                                                                                                                                                                            |                3 |              8 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                               |                                                                                                                                                                                                                                                                                  |                1 |              8 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                                                                       | demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0                                                                                                                                                 |                3 |              8 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                                            | demo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                           |                3 |              8 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/dmacr_i_reg[1]                                                                                                                                                                                                                                    | demo_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[23][0]                                                                                                                                                             |                2 |              8 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                                                                       | demo_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                   |                3 |              8 |
|  demo_i/OvSensor2Axis_0/inst/p_0_in[1]      |                                                                                                                                                                                                                                                                                                                               | demo_i/OvSensor2Axis_0/inst/pwd                                                                                                                                                                                                                                                  |                3 |              8 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                            | demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                  |                2 |              8 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_1_n_0                                                                                                                                                                                                                           | demo_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_irqthresh_decr_mask_sig_reg[0]                                                                                                                                                                           |                4 |              8 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                               | demo_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6][0]                                                                                                            |                3 |              9 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                               | demo_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6]_1[0]                                                                                                          |                3 |              9 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                                            | demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                           |                3 |              9 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready                                                                                                                                                                               | demo_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                         |                4 |              9 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                               | demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                                 |                4 |             10 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                               | demo_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                             |                2 |             10 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                               | demo_i/OvSensor2Axis_0/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                                                                     |                3 |             10 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                               | demo_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                             |                2 |             10 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                       | demo_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                             |                2 |             10 |
|  demo_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                                                                               | demo_i/Axis2VGA_0/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                                                                          |                4 |             10 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                               | demo_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                     |                3 |             10 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                       | demo_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                     |                2 |             10 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                               | demo_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                          |                2 |             10 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                            | demo_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                          |                2 |             10 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                               | demo_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                     |                2 |             10 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                    | demo_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                          |                2 |             10 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[11]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                3 |             12 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                               | demo_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                               |                5 |             12 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                6 |             12 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                3 |             12 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |                3 |             12 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc1_reg                                                                                                                                                                                                                       | demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                                 |                4 |             12 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                               | demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                          |                4 |             13 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                                                                       | demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                                 |                6 |             13 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrce[2]                                                                                                                                                                                                                               | demo_i/axi_vdma_0/U0/I_RST_MODULE/p_0_in                                                                                                                                                                                                                                         |                4 |             13 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                4 |             13 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/vert_count[0]_i_1_n_0                                                                                                                                                                                                                                      | demo_i/axi_vdma_0/U0/I_RST_MODULE/p_0_in                                                                                                                                                                                                                                         |                4 |             13 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/vert_count[0]_i_1__0_n_0                                                                                                                                                                                                                               | demo_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_irqthresh_decr_mask_sig_reg[0]                                                                                                                                                                           |                4 |             13 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrce[2]                                                                                                                                                                                                                               | demo_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_irqthresh_decr_mask_sig_reg[0]                                                                                                                                                                           |                5 |             13 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                               | demo_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                                       |                6 |             14 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2_n_0                                                                                                                                                                                                                         | demo_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_LINEBUF_NO_SOF.all_lines_xfred_reg[0]                                                                                                                                                                           |                5 |             14 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/gcc0.gc0.count_reg[0][0]                                          | demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                  |                3 |             14 |
|  pclk_IBUF_BUFG                             |                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                7 |             14 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/E[0]                                                                                                                                                                                                                                  | demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                           |                4 |             14 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_FSYNC_I/E[0]                                                                                                                                                                                                                                                                      | demo_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/SR[0]                                                                                                                                                                                                                      |                6 |             14 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                5 |             14 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |                5 |             14 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/s2mm_ftchcmdsts_idle                                                                                                                                                                                                                                   | demo_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_SYNC.sft_rst_dly1_i_1__0_n_0                                                                                                                                                                            |                2 |             15 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/p_39_out                                                                                                                                                                                                                                                   | demo_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_SYNC.sft_rst_dly1_i_1_n_0                                                                                                                                                                               |                4 |             15 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_FSYNC_I/GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.vsize_counter_no_dwidth_reg[0][0]                                                                                                                                                                                          | demo_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/SR[0]                                                                                                                                                                                         |                5 |             15 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0                                                                                   |                                                                                                                                                                                                                                                                                  |                2 |             16 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                            |                                                                                                                                                                                                                                                                                  |                2 |             16 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                                                                                             | demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg2_reg                                                                                                                                                 |                4 |             16 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrce[4]                                                                                                                                                                                                                               | demo_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_irqthresh_decr_mask_sig_reg[0]                                                                                                                                                                           |                4 |             16 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrce[3]                                                                                                                                                                                                                               | demo_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_irqthresh_decr_mask_sig_reg[0]                                                                                                                                                                           |                5 |             16 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrce[4]                                                                                                                                                                                                                               | demo_i/axi_vdma_0/U0/I_RST_MODULE/p_0_in                                                                                                                                                                                                                                         |                4 |             16 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                                                                                          | demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                                 |                4 |             16 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                                                                                                                                                                       | demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                                 |                4 |             16 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                                                                                             | demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg2_reg                                                                                                                                                 |                4 |             16 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[15]_i_1_n_0                                                                                                                                                                                       | demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg2_reg                                                                                                                                                 |                6 |             16 |
|  demo_i/clk_wiz_0/inst/clk_out1             | demo_i/Axis2VGA_0/inst/vCounter[15]_i_1_n_0                                                                                                                                                                                                                                                                                   | demo_i/Axis2VGA_0/inst/vga_vsync_i_2_n_0                                                                                                                                                                                                                                         |                4 |             16 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrce[3]                                                                                                                                                                                                                               | demo_i/axi_vdma_0/U0/I_RST_MODULE/p_0_in                                                                                                                                                                                                                                         |                3 |             16 |
|  demo_i/clk_wiz_0/inst/clk_out1             | demo_i/Axis2VGA_0/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                                                            | demo_i/Axis2VGA_0/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0]                                                                                                                                                                                          |                3 |             16 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                3 |             16 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                               | demo_i/Axis2VGA_0/inst/vga_vsync_i_2_n_0                                                                                                                                                                                                                                         |                6 |             17 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                3 |             18 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/OvSensor2Axis_0/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                                                       | demo_i/OvSensor2Axis_0/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0]                                                                                                                                                                                     |                8 |             18 |
|  pclk_IBUF_BUFG                             |                                                                                                                                                                                                                                                                                                                               | demo_i/OvSensor2Axis_0/inst/pwd                                                                                                                                                                                                                                                  |                4 |             19 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg[0]                                                                                  | demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg                                                                       |                4 |             19 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                            |                                                                                                                                                                                                                                                                                  |                4 |             20 |
|  demo_i/clk_wiz_0/inst/clk_out1             | demo_i/Axis2VGA_0/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[9][0]                                                                                                                                                                                          | demo_i/Axis2VGA_0/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                                                                          |                3 |             20 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                               | demo_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                         |               11 |             21 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrce[0]                                                                                                                                                                                                                               | demo_i/axi_vdma_0/U0/I_RST_MODULE/p_0_in                                                                                                                                                                                                                                         |                7 |             21 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                9 |             21 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                      | demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                  |                4 |             21 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                            | demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                  |                4 |             21 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc1.count_reg[6]                                                  | demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                           |                4 |             21 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                8 |             21 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                                                                                       | demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                              |                6 |             22 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                          | demo_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_axis_fifo_ainit_nosync                                                                                                                                                                                            |                6 |             22 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/dmacr_i_reg[1]                                                                                                                                                                                                                                    | demo_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_irqthresh_decr_mask_sig_reg[0]                                                                                                                                                                           |               10 |             22 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/OvSensor2Axis_0/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[10][0]                                                                                                                                                                                    | demo_i/OvSensor2Axis_0/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                                                                     |                4 |             22 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                | demo_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_axis_fifo_ainit_nosync_0                                                                                                                                                                                          |                6 |             22 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                        | demo_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_axis_fifo_ainit_nosync_0                                                                                                                                                                                          |                6 |             22 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                  | demo_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_axis_fifo_ainit_nosync                                                                                                                                                                                            |                6 |             22 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                                                                       | demo_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                               |                9 |             23 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_en                                                                                                                                                                                                    | demo_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/sig_last_reg_out_reg[0]                                                                                                                                                                                             |                8 |             26 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/sig_last_reg_out_i_1__2_n_0                                                                                                                                                                                                                | demo_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_axis_fifo_ainit_nosync_0                                                                                                                                                                                          |                9 |             26 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_s_ready_dup                                                                                                                                                                                                        | demo_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/sig_last_reg_out_reg[0]                                                                                                                                                                                             |                4 |             26 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/sig_s_ready_dup                                                                                                                                                                                                                            | demo_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_axis_fifo_ainit_nosync_0                                                                                                                                                                                          |                8 |             26 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/Axis2VGA_0/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                                                                    | demo_i/Axis2VGA_0/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                                                                                                                          |                8 |             30 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                               | demo_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                   |               12 |             30 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrce[6]                                                                                                                                                                                                                               | demo_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_irqthresh_decr_mask_sig_reg[0]                                                                                                                                                                           |               15 |             32 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                                                                                       | demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_btt_cntr_reg[15]                                      |                8 |             32 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrce[5]                                                                                                                                                                                                                               | demo_i/axi_vdma_0/U0/I_RST_MODULE/p_0_in                                                                                                                                                                                                                                         |                7 |             32 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrce[6]                                                                                                                                                                                                                               | demo_i/axi_vdma_0/U0/I_RST_MODULE/p_0_in                                                                                                                                                                                                                                         |                9 |             32 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrce[7]                                                                                                                                                                                                                               | demo_i/axi_vdma_0/U0/I_RST_MODULE/p_0_in                                                                                                                                                                                                                                         |                7 |             32 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrce[5]                                                                                                                                                                                                                               | demo_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_irqthresh_decr_mask_sig_reg[0]                                                                                                                                                                           |               10 |             32 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                                                                       |                                                                                                                                                                                                                                                                                  |               11 |             32 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_axi2ip_wrce[7]                                                                                                                                                                                                                               | demo_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_irqthresh_decr_mask_sig_reg[0]                                                                                                                                                                           |               14 |             32 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/dm_address[0]_i_1__0_n_0                                                                                                                                                                                                                               | demo_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_irqthresh_decr_mask_sig_reg[0]                                                                                                                                                                           |                8 |             32 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                                                                                         | demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                                 |               12 |             32 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/dm_address[0]_i_1_n_0                                                                                                                                                                                                                                      | demo_i/axi_vdma_0/U0/I_RST_MODULE/p_0_in                                                                                                                                                                                                                                         |                8 |             32 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                                                           |                                                                                                                                                                                                                                                                                  |                8 |             32 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_calc_error_reg0                                                                                                                                                                                                                       | demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                                 |                9 |             32 |
|  pclk_IBUF_BUFG                             | demo_i/OvSensor2Axis_0/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                                                               | demo_i/OvSensor2Axis_0/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                                                                                                                     |                7 |             33 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                9 |             34 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |                8 |             34 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                               | demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg2_reg                                                                                                                                                 |               12 |             34 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                              | demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                  |                7 |             34 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0][0] | demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                  |               12 |             34 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg13_out                                                                                                                                                                                       | demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_input_cache_type_reg0                                                                                                                                         |                6 |             35 |
|  demo_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                                                                               | demo_i/Axis2VGA_0/inst/vga_vsync_i_2_n_0                                                                                                                                                                                                                                         |               10 |             35 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                  |                9 |             35 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                                                                                           | demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/SR[0]                                                                                                                                                             |                9 |             36 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_calc_error_reg_reg                                                                                                                             |                                                                                                                                                                                                                                                                                  |                5 |             39 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                                                                                | demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                                               |               13 |             40 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                               | demo_i/Axis2VGA_0/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                                                                                                                          |                8 |             40 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                                                                               | demo_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                   |                8 |             40 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                5 |             40 |
|  demo_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                                                                               | demo_i/Axis2VGA_0/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                                                                                                                          |               10 |             40 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                                                                                       | demo_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                         |               11 |             41 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                                                                               | demo_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                   |               10 |             42 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                               | demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                           |               16 |             42 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_addr_reg_empty_reg                                                                                                                  | demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                                                               |                7 |             42 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                                                                                 | demo_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                         |               11 |             43 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                                                                                  | demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__0_n_0                                                                                                                                                            |                7 |             43 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                               | demo_i/OvSensor2Axis_0/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                                                                                                                     |               11 |             44 |
|  pclk_IBUF_BUFG                             |                                                                                                                                                                                                                                                                                                                               | demo_i/OvSensor2Axis_0/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                                                                                                                     |                9 |             44 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |               10 |             47 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                8 |             47 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                8 |             48 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0                                                                                                                                                                                                                | demo_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0                                                                                                                                                                   |               11 |             48 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/s_axi_arready                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |               10 |             48 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |               12 |             48 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_axi_awready                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |               12 |             48 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2__0_n_0                                                                                                                                                                                                         | demo_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0                                                                                                                                                            |               11 |             48 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |                7 |             50 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/s_axis_cmd_tvalid_reg[0]                                                                                                                                                           | demo_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/s_axis_cmd_tvalid_reg_0[0]                                                                                                                                                                          |                8 |             50 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                                                                               | demo_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/SR[0]                                                                                                                                                                                               |               11 |             50 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |                7 |             50 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                               | demo_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                          |               15 |             51 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                               | demo_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                 |               14 |             56 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                               | demo_i/axi_vdma_0/U0/I_RST_MODULE/p_0_in                                                                                                                                                                                                                                         |               19 |             59 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                               | demo_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_irqthresh_decr_mask_sig_reg[0]                                                                                                                                                                           |               20 |             59 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                  |               20 |             64 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |               15 |             64 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/m_axi_rready[0]                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |               17 |             67 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/E[0]                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |               14 |             67 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                                                                            | demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                  |               18 |             67 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                                                                                        | demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                  |               20 |             67 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                               | demo_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                  |               32 |             80 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                                                                                               | demo_i/axi_vdma_0/U0/I_RST_MODULE/p_0_in                                                                                                                                                                                                                                         |               31 |            141 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 | demo_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                                                                                           | demo_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_irqthresh_decr_mask_sig_reg[0]                                                                                                                                                                           |               36 |            141 |
|  demo_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |              175 |            410 |
+---------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    16 |
| 2      |                    14 |
| 3      |                    11 |
| 4      |                    25 |
| 5      |                    21 |
| 6      |                     7 |
| 7      |                     6 |
| 8      |                    16 |
| 9      |                     4 |
| 10     |                    12 |
| 12     |                     6 |
| 13     |                     7 |
| 14     |                     8 |
| 15     |                     3 |
| 16+    |                   105 |
+--------+-----------------------+


