OpenROAD v2.0-11432-gead3236e5 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
clock_tree_synthesis -sink_clustering_enable -balance_levels
[INFO CTS-0050] Root buffer is sky130_fd_sc_hd__clkbuf_16.
[INFO CTS-0051] Sink buffer is sky130_fd_sc_hd__clkbuf_16.
[INFO CTS-0052] The following clock buffers will be used for CTS:
                    sky130_fd_sc_hd__clkbuf_16
[INFO CTS-0049] Characterization buffer is sky130_fd_sc_hd__clkbuf_16.
[INFO CTS-0039] Number of created patterns = 4200.
[INFO CTS-0084] Compiling LUT.
Min. len    Max. len    Min. cap    Max. cap    Min. slew   Max. slew
2           8           1           20          1           7           
[WARNING CTS-0043] 560 wires are pure wire and no slew degradation.
TritonCTS forced slew degradation on these wires.
[INFO CTS-0046]     Number of wire segments: 4200.
[INFO CTS-0047]     Number of keys in characterization LUT: 220.
[INFO CTS-0048]     Actual min input cap: 1.
[INFO CTS-0007] Net "CLK" found for clock "CLK".
[INFO CTS-0010]  Clock net "CLK" has 4608 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[9\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[9\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[9\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[9\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[8\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[8\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[8\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[8\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[7\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[7\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[7\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[7\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[6\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[6\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[6\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[6\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[63\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[63\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[63\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[63\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[62\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[62\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[62\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[62\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[61\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[61\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[61\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[61\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[60\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[60\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[60\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[60\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[5\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[5\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[5\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[5\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[59\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[59\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[59\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[59\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[58\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[58\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[58\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[58\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[57\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[57\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[57\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[57\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[56\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[56\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[56\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[56\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[55\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[55\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[55\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[55\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[54\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[54\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[54\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[54\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[53\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[53\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[53\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[53\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[52\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[52\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[52\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[52\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[51\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[51\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[51\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[51\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[50\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[50\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[50\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[50\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[4\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[4\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[4\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[4\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[49\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[49\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[49\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[49\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[48\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[48\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[48\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[48\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[47\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[47\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[47\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[47\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[46\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[46\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[46\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[46\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[45\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[45\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[45\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[45\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[44\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[44\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[44\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[44\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[43\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[43\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[43\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[43\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[42\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[42\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[42\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[42\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[41\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[41\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[41\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[41\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[40\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[40\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[40\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[40\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[3\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[3\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[3\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[3\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[39\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[39\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[39\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[39\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[38\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[38\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[38\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[38\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[37\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[37\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[37\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[37\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[36\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[36\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[36\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[36\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[35\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[35\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[35\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[35\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[34\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[34\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[34\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[34\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[33\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[33\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[33\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[33\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[32\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[32\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[32\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[32\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[31\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[31\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[31\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[31\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[30\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[30\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[30\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[30\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[2\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[2\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[2\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[2\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[29\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[29\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[29\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[29\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[28\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[28\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[28\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[28\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[27\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[27\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[27\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[27\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[26\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[26\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[26\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[26\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[25\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[25\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[25\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[25\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[24\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[24\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[24\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[24\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[23\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[23\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[23\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[23\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[22\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[22\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[22\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[22\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[21\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[21\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[21\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[21\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[20\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[20\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[20\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[20\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[1\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[1\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[1\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[1\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[19\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[19\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[19\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[19\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[18\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[18\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[18\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[18\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[17\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[17\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[17\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[17\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[16\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[16\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[16\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[16\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[15\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[15\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[15\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[15\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[14\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[14\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[14\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[14\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[13\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[13\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[13\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[13\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[12\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[12\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[12\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[12\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[11\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[11\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[11\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[11\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[10\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[10\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[10\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[10\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[0\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[0\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[0\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[0\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[9\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[9\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[9\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[9\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[8\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[8\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[8\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[8\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[7\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[7\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[7\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[7\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[6\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[6\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[6\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[6\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[63\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[63\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[63\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[63\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[62\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[62\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[62\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[62\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[61\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[61\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[61\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[61\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[60\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[60\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[60\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[60\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[5\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[5\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[5\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[5\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[59\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[59\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[59\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[59\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[58\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[58\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[58\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[58\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[57\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[57\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[57\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[57\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[56\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[56\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[56\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[56\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[55\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[55\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[55\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[55\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[54\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[54\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[54\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[54\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[53\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[53\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[53\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[53\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[52\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[52\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[52\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[52\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[51\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[51\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[51\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[51\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[50\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[50\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[50\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[50\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[4\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[4\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[4\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[4\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[49\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[49\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[49\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[49\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[48\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[48\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[48\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[48\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[47\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[47\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[47\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[47\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[46\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[46\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[46\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[46\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[45\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[45\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[45\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[45\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[44\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[44\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[44\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[44\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[43\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[43\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[43\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[43\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[42\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[42\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[42\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[42\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[41\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[41\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[41\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[41\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[40\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[40\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[40\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[40\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[3\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[3\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[3\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[3\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[39\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[39\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[39\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[39\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[38\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[38\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[38\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[38\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[37\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[37\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[37\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[37\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[36\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[36\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[36\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[36\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[35\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[35\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[35\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[35\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[34\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[34\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[34\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[34\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[33\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[33\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[33\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[33\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[32\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[32\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[32\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[32\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[31\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[31\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[31\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[31\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[30\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[30\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[30\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[30\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[2\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[2\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[2\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[2\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[29\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[29\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[29\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[29\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[28\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[28\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[28\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[28\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[27\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[27\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[27\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[27\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[26\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[26\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[26\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[26\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[25\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[25\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[25\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[25\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[24\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[24\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[24\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[24\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[23\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[23\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[23\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[23\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[22\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[22\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[22\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[22\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[21\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[21\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[21\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[21\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[20\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[20\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[20\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[20\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[1\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[1\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[1\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[1\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[19\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[19\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[19\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[19\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[18\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[18\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[18\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[18\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[17\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[17\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[17\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[17\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[16\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[16\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[16\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[16\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[15\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[15\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[15\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[15\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[14\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[14\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[14\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[14\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[13\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[13\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[13\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[13\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[12\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[12\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[12\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[12\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[11\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[11\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[11\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[11\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[10\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[10\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[10\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[10\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[0\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[0\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[0\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[0\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[9\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[9\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[9\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[9\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[8\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[8\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[8\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[8\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[7\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[7\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[7\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[7\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[6\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[6\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[6\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[6\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[63\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[63\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[63\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[63\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[62\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[62\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[62\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[62\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[61\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[61\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[61\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[61\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[60\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[60\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[60\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[60\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[5\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[5\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[5\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[5\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[59\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[59\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[59\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[59\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[58\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[58\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[58\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[58\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[57\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[57\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[57\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[57\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[56\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[56\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[56\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[56\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[55\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[55\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[55\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[55\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[54\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[54\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[54\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[54\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[53\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[53\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[53\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[53\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[52\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[52\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[52\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[52\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[51\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[51\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[51\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[51\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[50\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[50\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[50\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[50\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[4\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[4\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[4\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[4\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[49\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[49\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[49\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[49\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[48\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[48\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[48\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[48\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[47\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[47\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[47\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[47\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[46\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[46\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[46\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[46\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[45\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[45\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[45\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[45\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[44\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[44\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[44\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[44\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[43\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[43\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[43\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[43\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[42\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[42\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[42\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[42\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[41\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[41\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[41\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[41\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[40\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[40\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[40\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[40\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[3\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[3\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[3\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[3\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[39\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[39\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[39\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[39\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[38\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[38\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[38\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[38\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[37\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[37\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[37\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[37\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[36\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[36\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[36\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[36\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[35\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[35\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[35\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[35\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[34\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[34\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[34\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[34\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[33\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[33\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[33\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[33\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[32\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[32\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[32\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[32\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[31\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[31\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[31\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[31\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[30\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[30\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[30\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[30\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[2\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[2\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[2\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[2\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[29\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[29\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[29\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[29\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[28\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[28\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[28\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[28\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[27\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[27\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[27\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[27\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[26\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[26\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[26\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[26\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[25\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[25\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[25\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[25\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[24\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[24\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[24\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[24\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[23\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[23\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[23\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[23\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[22\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[22\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[22\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[22\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[21\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[21\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[21\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[21\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[20\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[20\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[20\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[20\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[1\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[1\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[1\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[1\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[19\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[19\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[19\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[19\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[18\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[18\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[18\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[18\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[17\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[17\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[17\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[17\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[16\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[16\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[16\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[16\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[15\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[15\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[15\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[15\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[14\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[14\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[14\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[14\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[13\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[13\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[13\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[13\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[12\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[12\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[12\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[12\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[11\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[11\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[11\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[11\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[10\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[10\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[10\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[10\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[0\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[0\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[0\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[0\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[9\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[9\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[9\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[9\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[8\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[8\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[8\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[8\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[7\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[7\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[7\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[7\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[6\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[6\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[6\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[6\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[63\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[63\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[63\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[63\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[62\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[62\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[62\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[62\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[61\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[61\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[61\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[61\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[60\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[60\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[60\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[60\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[5\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[5\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[5\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[5\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[59\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[59\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[59\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[59\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[58\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[58\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[58\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[58\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[57\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[57\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[57\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[57\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[56\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[56\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[56\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[56\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[55\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[55\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[55\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[55\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[54\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[54\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[54\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[54\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[53\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[53\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[53\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[53\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[52\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[52\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[52\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[52\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[51\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[51\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[51\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[51\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[50\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[50\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[50\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[50\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[4\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[4\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[4\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[4\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[49\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[49\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[49\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[49\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[48\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[48\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[48\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[48\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[47\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[47\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[47\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[47\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[46\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[46\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[46\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[46\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[45\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[45\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[45\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[45\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[44\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[44\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[44\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[44\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[43\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[43\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[43\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[43\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[42\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[42\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[42\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[42\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[41\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[41\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[41\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[41\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[40\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[40\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[40\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[40\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[3\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[3\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[3\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[3\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[39\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[39\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[39\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[39\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[38\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[38\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[38\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[38\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[37\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[37\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[37\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[37\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[36\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[36\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[36\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[36\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[35\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[35\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[35\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[35\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[34\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[34\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[34\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[34\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[33\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[33\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[33\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[33\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[32\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[32\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[32\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[32\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[31\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[31\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[31\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[31\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[30\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[30\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[30\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[30\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[2\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[2\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[2\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[2\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[29\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[29\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[29\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[29\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[28\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[28\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[28\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[28\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[27\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[27\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[27\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[27\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[26\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[26\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[26\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[26\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[25\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[25\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[25\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[25\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[24\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[24\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[24\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[24\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[23\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[23\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[23\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[23\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[22\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[22\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[22\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[22\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[21\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[21\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[21\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[21\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[20\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[20\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[20\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[20\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[1\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[1\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[1\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[1\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[19\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[19\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[19\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[19\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[18\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[18\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[18\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[18\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[17\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[17\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[17\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[17\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[16\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[16\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[16\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[16\].W.B0.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[15\].W.B3.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[15\].W.B2.GCLK" has 8 sinks.
[INFO CTS-0010]  Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[15\].W.B1.GCLK" has 8 sinks.
[INFO CTS-0010] message limit reached, this message will no longer print
[INFO CTS-0008] TritonCTS found 4097 clock nets.
[INFO CTS-0097] Characterization used 1 buffer(s) types.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net CLK.
[INFO CTS-0028]  Total number of sinks: 4608.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0206] Best clustering solution was found from clustering size of 30 and clustering diameter of 50.
[INFO CTS-0019]  Total number of sinks after clustering: 691.
[INFO CTS-0024]  Normalized sink region: [(25.3435, 2.90464), (110.536, 175.57)].
[INFO CTS-0025]     Width:  85.1922.
[INFO CTS-0026]     Height: 172.6656.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 346
    Sub-region size: 85.1922 X 86.3328
[INFO CTS-0034]     Segment length (rounded): 44.
    Key: 98 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 8 delay: 1
    Key: 98 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 8 delay: 1
    Key: 207 inSlew: 2 inCap: 1 outSlew: 2 load: 1 length: 8 delay: 1
    Key: 113 inSlew: 4 inCap: 1 outSlew: 1 load: 1 length: 8 delay: 9
      location: 0.5 buffer: sky130_fd_sc_hd__clkbuf_16
    Key: 98 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 8 delay: 1
    Key: 14 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 4 delay: 1
 Level 2
    Direction: Horizontal
    Sinks per sub-region: 173
    Sub-region size: 42.5961 X 86.3328
[INFO CTS-0034]     Segment length (rounded): 22.
    Key: 207 inSlew: 2 inCap: 1 outSlew: 2 load: 1 length: 8 delay: 1
    Key: 113 inSlew: 4 inCap: 1 outSlew: 1 load: 1 length: 8 delay: 9
      location: 0.5 buffer: sky130_fd_sc_hd__clkbuf_16
    Key: 42 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 6 delay: 1
 Level 3
    Direction: Vertical
    Sinks per sub-region: 87
    Sub-region size: 42.5961 X 43.1664
[INFO CTS-0034]     Segment length (rounded): 22.
    Key: 98 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 8 delay: 1
    Key: 207 inSlew: 2 inCap: 1 outSlew: 2 load: 1 length: 8 delay: 1
    Key: 50 inSlew: 4 inCap: 1 outSlew: 1 load: 1 length: 6 delay: 9
      location: 0.333333 buffer: sky130_fd_sc_hd__clkbuf_16
 Level 4
    Direction: Horizontal
    Sinks per sub-region: 44
    Sub-region size: 21.2981 X 43.1664
[INFO CTS-0034]     Segment length (rounded): 10.
    Key: 98 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 8 delay: 1
    Key: 0 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 2 delay: 1
 Out of 75 sinks, 4 sinks closer to other cluster.
 Level 5
    Direction: Vertical
    Sinks per sub-region: 22
    Sub-region size: 21.2981 X 21.5832
[INFO CTS-0034]     Segment length (rounded): 10.
    Key: 207 inSlew: 2 inCap: 1 outSlew: 2 load: 1 length: 8 delay: 1
    Key: 8 inSlew: 4 inCap: 1 outSlew: 1 load: 1 length: 2 delay: 9
      location: 1.0 buffer: sky130_fd_sc_hd__clkbuf_16
 Level 6
    Direction: Horizontal
    Sinks per sub-region: 11
    Sub-region size: 10.6490 X 21.5832
[INFO CTS-0034]     Segment length (rounded): 6.
    Key: 42 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 6 delay: 1
 Out of 23 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 691.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[9\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(580325, 2364980), (588145, 2392180)].
[INFO CTS-0024]  Normalized sink region: [(42.671, 173.896), (43.246, 175.896)].
[INFO CTS-0025]     Width:  0.5750.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[9\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(628165, 2196340), (641965, 2215500)].
[INFO CTS-0024]  Normalized sink region: [(46.1886, 161.496), (47.2033, 162.904)].
[INFO CTS-0025]     Width:  1.0147.
[INFO CTS-0026]     Height: 1.4088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 0.7044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[9\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(628165, 2392180), (641045, 2416780)].
[INFO CTS-0024]  Normalized sink region: [(46.1886, 175.896), (47.1357, 177.704)].
[INFO CTS-0025]     Width:  0.9471.
[INFO CTS-0026]     Height: 1.8088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9471 X 0.9044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[9\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(566985, 2220940), (581245, 2245300)].
[INFO CTS-0024]  Normalized sink region: [(41.6901, 163.304), (42.7386, 165.096)].
[INFO CTS-0025]     Width:  1.0485.
[INFO CTS-0026]     Height: 1.7912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0485 X 0.8956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[8\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(604705, 2340620), (611605, 2362380)].
[INFO CTS-0024]  Normalized sink region: [(44.4636, 172.104), (44.971, 173.704)].
[INFO CTS-0025]     Width:  0.5074.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5074 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[8\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(654845, 2212660), (658525, 2234420)].
[INFO CTS-0024]  Normalized sink region: [(48.1504, 162.696), (48.421, 164.296)].
[INFO CTS-0025]     Width:  0.2706.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2706 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[8\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(646105, 2326900), (655765, 2354100)].
[INFO CTS-0024]  Normalized sink region: [(47.5077, 171.096), (48.218, 173.096)].
[INFO CTS-0025]     Width:  0.7103.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[8\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(592745, 2218100), (604705, 2239860)].
[INFO CTS-0024]  Normalized sink region: [(43.5842, 163.096), (44.4636, 164.696)].
[INFO CTS-0025]     Width:  0.8794.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8794 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[7\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(710965, 1984180), (715565, 2008780)].
[INFO CTS-0024]  Normalized sink region: [(52.2768, 145.896), (52.6151, 147.704)].
[INFO CTS-0025]     Width:  0.3382.
[INFO CTS-0026]     Height: 1.8088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3382 X 0.9044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[7\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(724765, 1959820), (732125, 1984180)].
[INFO CTS-0024]  Normalized sink region: [(53.2915, 144.104), (53.8327, 145.896)].
[INFO CTS-0025]     Width:  0.5412.
[INFO CTS-0026]     Height: 1.7912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5412 X 0.8956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[7\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(724765, 1992460), (738105, 2016820)].
[INFO CTS-0024]  Normalized sink region: [(53.2915, 146.504), (54.2724, 148.296)].
[INFO CTS-0025]     Width:  0.9809.
[INFO CTS-0026]     Height: 1.7912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9809 X 0.8956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[7\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(698545, 1951540), (717335, 1976140)].
[INFO CTS-0024]  Normalized sink region: [(51.3636, 143.496), (52.7452, 145.304)].
[INFO CTS-0025]     Width:  1.3816.
[INFO CTS-0026]     Height: 1.8088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.3816 X 0.9044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[6\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(710965, 1929780), (723385, 1954380)].
[INFO CTS-0024]  Normalized sink region: [(52.2768, 141.896), (53.1901, 143.704)].
[INFO CTS-0025]     Width:  0.9132.
[INFO CTS-0026]     Height: 1.8088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9132 X 0.9044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[6\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(756505, 1929780), (763405, 1954380)].
[INFO CTS-0024]  Normalized sink region: [(55.6254, 141.896), (56.1327, 143.704)].
[INFO CTS-0025]     Width:  0.5074.
[INFO CTS-0026]     Height: 1.8088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5074 X 0.9044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[6\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(732585, 1938060), (744545, 1956980)].
[INFO CTS-0024]  Normalized sink region: [(53.8665, 142.504), (54.746, 143.896)].
[INFO CTS-0025]     Width:  0.8794.
[INFO CTS-0026]     Height: 1.3912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8794 X 0.6956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[6\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(738565, 1956980), (756045, 1984180)].
[INFO CTS-0024]  Normalized sink region: [(54.3062, 143.896), (55.5915, 145.896)].
[INFO CTS-0025]     Width:  1.2853.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2853 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[63\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(641965, 2362380), (655765, 2378700)].
[INFO CTS-0024]  Normalized sink region: [(47.2033, 173.704), (48.218, 174.904)].
[INFO CTS-0025]     Width:  1.0147.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 0.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[63\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(641965, 2237260), (652545, 2275340)].
[INFO CTS-0024]  Normalized sink region: [(47.2033, 164.504), (47.9812, 167.304)].
[INFO CTS-0025]     Width:  0.7779.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7779 X 1.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[63\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(611605, 2386740), (622185, 2416780)].
[INFO CTS-0024]  Normalized sink region: [(44.971, 175.496), (45.7489, 177.704)].
[INFO CTS-0025]     Width:  0.7779.
[INFO CTS-0026]     Height: 2.2088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7779 X 1.1044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[63\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(628165, 2256180), (631845, 2283380)].
[INFO CTS-0024]  Normalized sink region: [(46.1886, 165.896), (46.4592, 167.896)].
[INFO CTS-0025]     Width:  0.2706.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2706 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[62\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(801585, 2356940), (814005, 2378700)].
[INFO CTS-0024]  Normalized sink region: [(58.9401, 173.304), (59.8533, 174.904)].
[INFO CTS-0025]     Width:  0.9132.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9132 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[62\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(807565, 2288820), (815845, 2324300)].
[INFO CTS-0024]  Normalized sink region: [(59.3798, 168.296), (59.9886, 170.904)].
[INFO CTS-0025]     Width:  0.6088.
[INFO CTS-0026]     Height: 2.6088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6088 X 1.3044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[62\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(807565, 2329740), (815385, 2354100)].
[INFO CTS-0024]  Normalized sink region: [(59.3798, 171.304), (59.9548, 173.096)].
[INFO CTS-0025]     Width:  0.5750.
[INFO CTS-0026]     Height: 1.7912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 0.8956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[62\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(802965, 2264460), (811245, 2286220)].
[INFO CTS-0024]  Normalized sink region: [(59.0415, 166.504), (59.6504, 168.104)].
[INFO CTS-0025]     Width:  0.6088.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6088 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[61\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(779505, 2362380), (787785, 2395020)].
[INFO CTS-0024]  Normalized sink region: [(57.3165, 173.704), (57.9254, 176.104)].
[INFO CTS-0025]     Width:  0.6088.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6088 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[61\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(774445, 2297100), (783645, 2324300)].
[INFO CTS-0024]  Normalized sink region: [(56.9445, 168.904), (57.621, 170.904)].
[INFO CTS-0025]     Width:  0.6765.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[61\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(762485, 2364980), (769385, 2392180)].
[INFO CTS-0024]  Normalized sink region: [(56.0651, 173.896), (56.5724, 175.896)].
[INFO CTS-0025]     Width:  0.5074.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5074 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[61\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(779965, 2256180), (801585, 2272500)].
[INFO CTS-0024]  Normalized sink region: [(57.3504, 165.896), (58.9401, 167.096)].
[INFO CTS-0025]     Width:  1.5897.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7949 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[60\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(598265, 2362380), (606545, 2386740)].
[INFO CTS-0024]  Normalized sink region: [(43.9901, 173.704), (44.5989, 175.496)].
[INFO CTS-0025]     Width:  0.6088.
[INFO CTS-0026]     Height: 1.7912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6088 X 0.8956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[60\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(666805, 2288820), (673245, 2324300)].
[INFO CTS-0024]  Normalized sink region: [(49.0298, 168.296), (49.5033, 170.904)].
[INFO CTS-0025]     Width:  0.4735.
[INFO CTS-0026]     Height: 2.6088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4735 X 1.3044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[60\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(665885, 2392180), (672255, 2416780)].
[INFO CTS-0024]  Normalized sink region: [(48.9621, 175.896), (49.4305, 177.704)].
[INFO CTS-0025]     Width:  0.4684.
[INFO CTS-0026]     Height: 1.8088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4684 X 0.9044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[60\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(586305, 2264460), (601025, 2286220)].
[INFO CTS-0024]  Normalized sink region: [(43.1107, 166.504), (44.193, 168.104)].
[INFO CTS-0025]     Width:  1.0824.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0824 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[5\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(806645, 1987020), (825045, 2003340)].
[INFO CTS-0024]  Normalized sink region: [(59.3121, 146.104), (60.6651, 147.304)].
[INFO CTS-0025]     Width:  1.3529.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[5\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(816765, 2005940), (829185, 2038580)].
[INFO CTS-0024]  Normalized sink region: [(60.0562, 147.496), (60.9695, 149.896)].
[INFO CTS-0025]     Width:  0.9132.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9132 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[5\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(815845, 1951540), (823205, 1981580)].
[INFO CTS-0024]  Normalized sink region: [(59.9886, 143.496), (60.5298, 145.704)].
[INFO CTS-0025]     Width:  0.5412.
[INFO CTS-0026]     Height: 2.2088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5412 X 1.1044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[5\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(805265, 2011380), (806185, 2033140)].
[INFO CTS-0024]  Normalized sink region: [(59.2107, 147.896), (59.2783, 149.496)].
[INFO CTS-0025]     Width:  0.0676.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.0676 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[59\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(773985, 2343220), (793765, 2356940)].
[INFO CTS-0024]  Normalized sink region: [(56.9107, 172.296), (58.3651, 173.304)].
[INFO CTS-0025]     Width:  1.4544.
[INFO CTS-0026]     Height: 1.0088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7272 X 1.0088
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[59\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(793765, 2291660), (806185, 2324300)].
[INFO CTS-0024]  Normalized sink region: [(58.3651, 168.504), (59.2783, 170.904)].
[INFO CTS-0025]     Width:  0.9132.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9132 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[59\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(779045, 2324300), (795145, 2340620)].
[INFO CTS-0024]  Normalized sink region: [(57.2827, 170.904), (58.4665, 172.104)].
[INFO CTS-0025]     Width:  1.1838.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1838 X 0.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[59\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(778585, 2272500), (791005, 2288820)].
[INFO CTS-0024]  Normalized sink region: [(57.2489, 167.096), (58.1621, 168.296)].
[INFO CTS-0025]     Width:  0.9132.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9132 X 0.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[58\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(541685, 2362380), (551345, 2392180)].
[INFO CTS-0024]  Normalized sink region: [(39.8298, 173.704), (40.5401, 175.896)].
[INFO CTS-0025]     Width:  0.7103.
[INFO CTS-0026]     Height: 2.1912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 1.0956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[58\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(595045, 2286220), (608385, 2316020)].
[INFO CTS-0024]  Normalized sink region: [(43.7533, 168.104), (44.7342, 170.296)].
[INFO CTS-0025]     Width:  0.9809.
[INFO CTS-0026]     Height: 2.1912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9809 X 1.0956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[58\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(595505, 2392180), (600565, 2413940)].
[INFO CTS-0024]  Normalized sink region: [(43.7871, 175.896), (44.1592, 177.496)].
[INFO CTS-0025]     Width:  0.3721.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3721 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[58\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(531565, 2242700), (543985, 2264460)].
[INFO CTS-0024]  Normalized sink region: [(39.0857, 164.904), (39.9989, 166.504)].
[INFO CTS-0025]     Width:  0.9132.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9132 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[57\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(545365, 2321460), (566985, 2340620)].
[INFO CTS-0024]  Normalized sink region: [(40.1004, 170.696), (41.6901, 172.104)].
[INFO CTS-0025]     Width:  1.5897.
[INFO CTS-0026]     Height: 1.4088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7949 X 1.4088
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[57\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(584465, 2291660), (586765, 2318860)].
[INFO CTS-0024]  Normalized sink region: [(42.9754, 168.504), (43.1445, 170.504)].
[INFO CTS-0025]     Width:  0.1691.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.1691 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[57\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(600565, 2316020), (622185, 2335180)].
[INFO CTS-0024]  Normalized sink region: [(44.1592, 170.296), (45.7489, 171.704)].
[INFO CTS-0025]     Width:  1.5897.
[INFO CTS-0026]     Height: 1.4088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7949 X 1.4088
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[57\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(548585, 2256180), (558245, 2283380)].
[INFO CTS-0024]  Normalized sink region: [(40.3371, 165.896), (41.0474, 167.896)].
[INFO CTS-0025]     Width:  0.7103.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[56\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(572965, 2343220), (597805, 2362380)].
[INFO CTS-0024]  Normalized sink region: [(42.1298, 172.296), (43.9562, 173.704)].
[INFO CTS-0025]     Width:  1.8265.
[INFO CTS-0026]     Height: 1.4088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.9132 X 1.4088
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[56\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(611145, 2286220), (622185, 2316020)].
[INFO CTS-0024]  Normalized sink region: [(44.9371, 168.104), (45.7489, 170.296)].
[INFO CTS-0025]     Width:  0.8118.
[INFO CTS-0026]     Height: 2.1912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8118 X 1.0956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[56\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(649785, 2386740), (655765, 2416780)].
[INFO CTS-0024]  Normalized sink region: [(47.7783, 175.496), (48.218, 177.704)].
[INFO CTS-0025]     Width:  0.4397.
[INFO CTS-0026]     Height: 2.2088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4397 X 1.1044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[56\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(572045, 2253580), (573885, 2283380)].
[INFO CTS-0024]  Normalized sink region: [(42.0621, 165.704), (42.1974, 167.896)].
[INFO CTS-0025]     Width:  0.1353.
[INFO CTS-0026]     Height: 2.1912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.1353 X 1.0956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[55\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(738565, 2313420), (750985, 2348660)].
[INFO CTS-0024]  Normalized sink region: [(54.3062, 170.104), (55.2195, 172.696)].
[INFO CTS-0025]     Width:  0.9132.
[INFO CTS-0026]     Height: 2.5912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9132 X 1.2956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[55\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(750525, 2288820), (769385, 2310580)].
[INFO CTS-0024]  Normalized sink region: [(55.1857, 168.296), (56.5724, 169.896)].
[INFO CTS-0025]     Width:  1.3868.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.3868 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[55\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(737185, 2264460), (739025, 2291660)].
[INFO CTS-0024]  Normalized sink region: [(54.2048, 166.504), (54.3401, 168.504)].
[INFO CTS-0025]     Width:  0.1353.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.1353 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[55\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(752365, 2261620), (761565, 2288820)].
[INFO CTS-0024]  Normalized sink region: [(55.321, 166.296), (55.9974, 168.296)].
[INFO CTS-0025]     Width:  0.6765.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[54\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(821365, 2324300), (829645, 2356940)].
[INFO CTS-0024]  Normalized sink region: [(60.3945, 170.904), (61.0033, 173.304)].
[INFO CTS-0025]     Width:  0.6088.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6088 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[54\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(829645, 2288820), (835165, 2316020)].
[INFO CTS-0024]  Normalized sink region: [(61.0033, 168.296), (61.4092, 170.296)].
[INFO CTS-0025]     Width:  0.4059.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4059 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[54\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(839305, 2321460), (848965, 2348660)].
[INFO CTS-0024]  Normalized sink region: [(61.7136, 170.696), (62.4239, 172.696)].
[INFO CTS-0025]     Width:  0.7103.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[54\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(825505, 2234420), (831025, 2261620)].
[INFO CTS-0024]  Normalized sink region: [(60.6989, 164.296), (61.1048, 166.296)].
[INFO CTS-0025]     Width:  0.4059.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4059 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[53\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(821365, 2367820), (829185, 2392180)].
[INFO CTS-0024]  Normalized sink region: [(60.3945, 174.104), (60.9695, 175.896)].
[INFO CTS-0025]     Width:  0.5750.
[INFO CTS-0026]     Height: 1.7912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 0.8956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[53\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(847585, 2286220), (852645, 2307980)].
[INFO CTS-0024]  Normalized sink region: [(62.3224, 168.104), (62.6945, 169.704)].
[INFO CTS-0025]     Width:  0.3721.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3721 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[53\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(831945, 2356940), (848965, 2386740)].
[INFO CTS-0024]  Normalized sink region: [(61.1724, 173.304), (62.4239, 175.496)].
[INFO CTS-0025]     Width:  1.2515.
[INFO CTS-0026]     Height: 2.1912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2515 X 1.0956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[53\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(825045, 2264460), (836545, 2283380)].
[INFO CTS-0024]  Normalized sink region: [(60.6651, 166.504), (61.5107, 167.896)].
[INFO CTS-0025]     Width:  0.8456.
[INFO CTS-0026]     Height: 1.3912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8456 X 0.6956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[52\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(692565, 2329740), (697165, 2356940)].
[INFO CTS-0024]  Normalized sink region: [(50.9239, 171.304), (51.2621, 173.304)].
[INFO CTS-0025]     Width:  0.3382.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3382 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[52\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(717405, 2291660), (724765, 2326900)].
[INFO CTS-0024]  Normalized sink region: [(52.7504, 168.504), (53.2915, 171.096)].
[INFO CTS-0025]     Width:  0.5412.
[INFO CTS-0026]     Height: 2.5912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5412 X 1.2956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[52\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(710965, 2326900), (728445, 2346060)].
[INFO CTS-0024]  Normalized sink region: [(52.2768, 171.096), (53.5621, 172.504)].
[INFO CTS-0025]     Width:  1.2853.
[INFO CTS-0026]     Height: 1.4088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2853 X 0.7044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[52\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(683365, 2234420), (691185, 2261620)].
[INFO CTS-0024]  Normalized sink region: [(50.2474, 164.296), (50.8224, 166.296)].
[INFO CTS-0025]     Width:  0.5750.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[51\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(800205, 2234420), (818145, 2250740)].
[INFO CTS-0024]  Normalized sink region: [(58.8386, 164.296), (60.1577, 165.496)].
[INFO CTS-0025]     Width:  1.3191.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.6596 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[51\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(784105, 2212660), (789165, 2248140)].
[INFO CTS-0024]  Normalized sink region: [(57.6548, 162.696), (58.0268, 165.304)].
[INFO CTS-0025]     Width:  0.3721.
[INFO CTS-0026]     Height: 2.6088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3721 X 1.3044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[51\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(793765, 2199180), (802965, 2231820)].
[INFO CTS-0024]  Normalized sink region: [(58.3651, 161.704), (59.0415, 164.104)].
[INFO CTS-0025]     Width:  0.6765.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[51\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(787785, 2180020), (799745, 2201780)].
[INFO CTS-0024]  Normalized sink region: [(57.9254, 160.296), (58.8048, 161.896)].
[INFO CTS-0025]     Width:  0.8794.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8794 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[50\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(689805, 2364980), (697625, 2395020)].
[INFO CTS-0024]  Normalized sink region: [(50.721, 173.896), (51.296, 176.104)].
[INFO CTS-0025]     Width:  0.5750.
[INFO CTS-0026]     Height: 2.2088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.1044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[50\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(669565, 2220940), (672785, 2253580)].
[INFO CTS-0024]  Normalized sink region: [(49.2327, 163.304), (49.4695, 165.704)].
[INFO CTS-0025]     Width:  0.2368.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2368 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[50\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(681065, 2348660), (687045, 2389580)].
[INFO CTS-0024]  Normalized sink region: [(50.0783, 172.696), (50.518, 175.704)].
[INFO CTS-0025]     Width:  0.4397.
[INFO CTS-0026]     Height: 3.0088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4397 X 1.5044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[50\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(669565, 2267060), (691185, 2283380)].
[INFO CTS-0024]  Normalized sink region: [(49.2327, 166.696), (50.8224, 167.896)].
[INFO CTS-0025]     Width:  1.5897.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7949 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[4\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(545365, 1927180), (549965, 1956980)].
[INFO CTS-0024]  Normalized sink region: [(40.1004, 141.704), (40.4386, 143.896)].
[INFO CTS-0025]     Width:  0.3382.
[INFO CTS-0026]     Height: 2.1912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3382 X 1.0956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[4\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(580785, 1946100), (594585, 1962420)].
[INFO CTS-0024]  Normalized sink region: [(42.7048, 143.096), (43.7195, 144.296)].
[INFO CTS-0025]     Width:  1.0147.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 0.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[4\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(559165, 1913460), (562845, 1940660)].
[INFO CTS-0024]  Normalized sink region: [(41.1151, 140.696), (41.3857, 142.696)].
[INFO CTS-0025]     Width:  0.2706.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2706 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[4\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(528345, 1940660), (542145, 1973300)].
[INFO CTS-0024]  Normalized sink region: [(38.8489, 142.696), (39.8636, 145.096)].
[INFO CTS-0025]     Width:  1.0147.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[49\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(525585, 2362380), (533405, 2386740)].
[INFO CTS-0024]  Normalized sink region: [(38.646, 173.704), (39.221, 175.496)].
[INFO CTS-0025]     Width:  0.5750.
[INFO CTS-0026]     Height: 1.7912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 0.8956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[49\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(655305, 2297100), (662205, 2324300)].
[INFO CTS-0024]  Normalized sink region: [(48.1842, 168.904), (48.6915, 170.904)].
[INFO CTS-0025]     Width:  0.5074.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5074 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[49\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(667725, 2354100), (673245, 2384140)].
[INFO CTS-0024]  Normalized sink region: [(49.0974, 173.096), (49.5033, 175.304)].
[INFO CTS-0025]     Width:  0.4059.
[INFO CTS-0026]     Height: 2.2088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4059 X 1.1044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[49\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(517305, 2267060), (521445, 2288820)].
[INFO CTS-0024]  Normalized sink region: [(38.0371, 166.696), (38.3415, 168.296)].
[INFO CTS-0025]     Width:  0.3044.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3044 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[48\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(572505, 2321460), (602865, 2343220)].
[INFO CTS-0024]  Normalized sink region: [(42.096, 170.696), (44.3283, 172.296)].
[INFO CTS-0025]     Width:  2.2324.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 1.1162 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[48\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(655305, 2256180), (663585, 2291660)].
[INFO CTS-0024]  Normalized sink region: [(48.1842, 165.896), (48.793, 168.504)].
[INFO CTS-0025]     Width:  0.6088.
[INFO CTS-0026]     Height: 2.6088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6088 X 1.3044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[48\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(663585, 2326900), (680605, 2346060)].
[INFO CTS-0024]  Normalized sink region: [(48.793, 171.096), (50.0445, 172.504)].
[INFO CTS-0025]     Width:  1.2515.
[INFO CTS-0026]     Height: 1.4088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2515 X 0.7044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[48\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(614365, 2245300), (622185, 2277940)].
[INFO CTS-0024]  Normalized sink region: [(45.1739, 165.096), (45.7489, 167.496)].
[INFO CTS-0025]     Width:  0.5750.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[47\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(707745, 2343220), (720165, 2364980)].
[INFO CTS-0024]  Normalized sink region: [(52.0401, 172.296), (52.9533, 173.896)].
[INFO CTS-0025]     Width:  0.9132.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9132 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[47\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(683365, 2180020), (687505, 2201780)].
[INFO CTS-0024]  Normalized sink region: [(50.2474, 160.296), (50.5518, 161.896)].
[INFO CTS-0025]     Width:  0.3044.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3044 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[47\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(706365, 2182860), (709585, 2212660)].
[INFO CTS-0024]  Normalized sink region: [(51.9386, 160.504), (52.1754, 162.696)].
[INFO CTS-0025]     Width:  0.2368.
[INFO CTS-0026]     Height: 2.1912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2368 X 1.0956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[47\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(686585, 2207220), (696245, 2228980)].
[INFO CTS-0024]  Normalized sink region: [(50.4842, 162.296), (51.1945, 163.896)].
[INFO CTS-0025]     Width:  0.7103.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[46\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(816765, 2215500), (830105, 2231820)].
[INFO CTS-0024]  Normalized sink region: [(60.0562, 162.904), (61.0371, 164.104)].
[INFO CTS-0025]     Width:  0.9809.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9809 X 0.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[46\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(843445, 2228980), (848045, 2259020)].
[INFO CTS-0024]  Normalized sink region: [(62.018, 163.896), (62.3562, 166.104)].
[INFO CTS-0025]     Width:  0.3382.
[INFO CTS-0026]     Height: 2.2088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3382 X 1.1044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[46\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(843905, 2196340), (847585, 2220940)].
[INFO CTS-0024]  Normalized sink region: [(62.0518, 161.496), (62.3224, 163.304)].
[INFO CTS-0025]     Width:  0.2706.
[INFO CTS-0026]     Height: 1.8088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2706 X 0.9044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[46\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(816765, 2196340), (837395, 2212660)].
[INFO CTS-0024]  Normalized sink region: [(60.0562, 161.496), (61.5732, 162.696)].
[INFO CTS-0025]     Width:  1.5169.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7585 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[45\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(705445, 2161100), (723385, 2174580)].
[INFO CTS-0024]  Normalized sink region: [(51.871, 158.904), (53.1901, 159.896)].
[INFO CTS-0025]     Width:  1.3191.
[INFO CTS-0026]     Height: 0.9912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.6596 X 0.9912
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[45\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(752365, 2114740), (766165, 2144780)].
[INFO CTS-0024]  Normalized sink region: [(55.321, 155.496), (56.3357, 157.704)].
[INFO CTS-0025]     Width:  1.0147.
[INFO CTS-0026]     Height: 2.2088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 1.1044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[45\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(765705, 2155660), (773985, 2171980)].
[INFO CTS-0024]  Normalized sink region: [(56.3018, 158.504), (56.9107, 159.704)].
[INFO CTS-0025]     Width:  0.6088.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6088 X 0.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[45\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(703605, 2131060), (712805, 2152820)].
[INFO CTS-0024]  Normalized sink region: [(51.7357, 156.696), (52.4121, 158.296)].
[INFO CTS-0025]     Width:  0.6765.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[44\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(737645, 2359540), (742245, 2392180)].
[INFO CTS-0024]  Normalized sink region: [(54.2386, 173.496), (54.5768, 175.896)].
[INFO CTS-0025]     Width:  0.3382.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3382 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[44\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(732125, 2297100), (737645, 2326900)].
[INFO CTS-0024]  Normalized sink region: [(53.8327, 168.904), (54.2386, 171.096)].
[INFO CTS-0025]     Width:  0.4059.
[INFO CTS-0026]     Height: 2.1912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4059 X 1.0956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[44\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(716945, 2367820), (725225, 2389580)].
[INFO CTS-0024]  Normalized sink region: [(52.7165, 174.104), (53.3254, 175.704)].
[INFO CTS-0025]     Width:  0.6088.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6088 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[44\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(723385, 2234420), (730745, 2259020)].
[INFO CTS-0024]  Normalized sink region: [(53.1901, 164.296), (53.7312, 166.104)].
[INFO CTS-0025]     Width:  0.5412.
[INFO CTS-0026]     Height: 1.8088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5412 X 0.9044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[43\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(750065, 2076660), (767015, 2106700)].
[INFO CTS-0024]  Normalized sink region: [(55.1518, 152.696), (56.3982, 154.904)].
[INFO CTS-0025]     Width:  1.2463.
[INFO CTS-0026]     Height: 2.2088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2463 X 1.1044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[43\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(784105, 2084940), (794225, 2109300)].
[INFO CTS-0024]  Normalized sink region: [(57.6548, 153.304), (58.3989, 155.096)].
[INFO CTS-0025]     Width:  0.7441.
[INFO CTS-0026]     Height: 1.7912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7441 X 0.8956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[43\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(774905, 2109300), (779965, 2133900)].
[INFO CTS-0024]  Normalized sink region: [(56.9783, 155.096), (57.3504, 156.904)].
[INFO CTS-0025]     Width:  0.3721.
[INFO CTS-0026]     Height: 1.8088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3721 X 0.9044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[43\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(770305, 2068620), (775825, 2098420)].
[INFO CTS-0024]  Normalized sink region: [(56.6401, 152.104), (57.046, 154.296)].
[INFO CTS-0025]     Width:  0.4059.
[INFO CTS-0026]     Height: 2.1912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4059 X 1.0956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[42\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(545365, 2286220), (554105, 2318860)].
[INFO CTS-0024]  Normalized sink region: [(40.1004, 168.104), (40.743, 170.504)].
[INFO CTS-0025]     Width:  0.6426.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[42\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(679685, 2286220), (688425, 2324300)].
[INFO CTS-0024]  Normalized sink region: [(49.9768, 168.104), (50.6195, 170.904)].
[INFO CTS-0025]     Width:  0.6426.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 1.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[42\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(695325, 2291660), (704985, 2324300)].
[INFO CTS-0024]  Normalized sink region: [(51.1268, 168.504), (51.8371, 170.904)].
[INFO CTS-0025]     Width:  0.7103.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[42\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(579405, 2245300), (600565, 2264460)].
[INFO CTS-0024]  Normalized sink region: [(42.6033, 165.096), (44.1592, 166.504)].
[INFO CTS-0025]     Width:  1.5559.
[INFO CTS-0026]     Height: 1.4088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7779 X 1.4088
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[41\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(718785, 2259020), (724765, 2283380)].
[INFO CTS-0024]  Normalized sink region: [(52.8518, 166.104), (53.2915, 167.896)].
[INFO CTS-0025]     Width:  0.4397.
[INFO CTS-0026]     Height: 1.7912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4397 X 0.8956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[41\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(701305, 2259020), (708205, 2286220)].
[INFO CTS-0024]  Normalized sink region: [(51.5665, 166.104), (52.0739, 168.104)].
[INFO CTS-0025]     Width:  0.5074.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5074 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[41\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(715105, 2210060), (729825, 2231820)].
[INFO CTS-0024]  Normalized sink region: [(52.5812, 162.504), (53.6636, 164.104)].
[INFO CTS-0025]     Width:  1.0824.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0824 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[41\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(706365, 2215500), (714115, 2248140)].
[INFO CTS-0024]  Normalized sink region: [(51.9386, 162.904), (52.5085, 165.304)].
[INFO CTS-0025]     Width:  0.5699.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5699 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[40\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(733045, 2027700), (737645, 2049460)].
[INFO CTS-0024]  Normalized sink region: [(53.9004, 149.096), (54.2386, 150.696)].
[INFO CTS-0025]     Width:  0.3382.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3382 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[40\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(715105, 2019660), (721085, 2044020)].
[INFO CTS-0024]  Normalized sink region: [(52.5812, 148.504), (53.021, 150.296)].
[INFO CTS-0025]     Width:  0.4397.
[INFO CTS-0026]     Height: 1.7912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4397 X 0.8956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[40\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(697165, 2030540), (710965, 2057740)].
[INFO CTS-0024]  Normalized sink region: [(51.2621, 149.304), (52.2768, 151.304)].
[INFO CTS-0025]     Width:  1.0147.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[40\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(722465, 2054900), (724765, 2079500)].
[INFO CTS-0024]  Normalized sink region: [(53.1224, 151.096), (53.2915, 152.904)].
[INFO CTS-0025]     Width:  0.1691.
[INFO CTS-0026]     Height: 1.8088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.1691 X 0.9044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[3\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(770305, 1954380), (791465, 1970700)].
[INFO CTS-0024]  Normalized sink region: [(56.6401, 143.704), (58.196, 144.904)].
[INFO CTS-0025]     Width:  1.5559.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7779 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[3\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(766165, 1973300), (773985, 2000500)].
[INFO CTS-0024]  Normalized sink region: [(56.3357, 145.096), (56.9107, 147.096)].
[INFO CTS-0025]     Width:  0.5750.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[3\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(803425, 1951540), (813935, 1984180)].
[INFO CTS-0024]  Normalized sink region: [(59.0754, 143.496), (59.8482, 145.896)].
[INFO CTS-0025]     Width:  0.7728.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7728 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[3\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(783645, 1976140), (792845, 2003340)].
[INFO CTS-0024]  Normalized sink region: [(57.621, 145.304), (58.2974, 147.304)].
[INFO CTS-0025]     Width:  0.6765.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[39\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(622645, 2112140), (641505, 2125620)].
[INFO CTS-0024]  Normalized sink region: [(45.7827, 155.304), (47.1695, 156.296)].
[INFO CTS-0025]     Width:  1.3868.
[INFO CTS-0026]     Height: 0.9912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.6934 X 0.9912
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[39\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(649325, 2163700), (655765, 2193740)].
[INFO CTS-0024]  Normalized sink region: [(47.7445, 159.096), (48.218, 161.304)].
[INFO CTS-0025]     Width:  0.4735.
[INFO CTS-0026]     Height: 2.2088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4735 X 1.1044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[39\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(640585, 2079500), (647025, 2106700)].
[INFO CTS-0024]  Normalized sink region: [(47.1018, 152.904), (47.5754, 154.904)].
[INFO CTS-0025]     Width:  0.4735.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4735 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[39\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(625405, 2163700), (641045, 2193740)].
[INFO CTS-0024]  Normalized sink region: [(45.9857, 159.096), (47.1357, 161.304)].
[INFO CTS-0025]     Width:  1.1500.
[INFO CTS-0026]     Height: 2.2088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1500 X 1.1044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[38\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(637825, 2054900), (653465, 2074060)].
[INFO CTS-0024]  Normalized sink region: [(46.8989, 151.096), (48.0489, 152.504)].
[INFO CTS-0025]     Width:  1.1500.
[INFO CTS-0026]     Height: 1.4088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1500 X 0.7044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[38\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(655765, 2057740), (670945, 2090380)].
[INFO CTS-0024]  Normalized sink region: [(48.218, 151.304), (49.3342, 153.704)].
[INFO CTS-0025]     Width:  1.1162.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1162 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[38\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(676005, 2035980), (692105, 2057740)].
[INFO CTS-0024]  Normalized sink region: [(49.7062, 149.704), (50.8901, 151.304)].
[INFO CTS-0025]     Width:  1.1838.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1838 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[38\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(655305, 2090380), (677385, 2109300)].
[INFO CTS-0024]  Normalized sink region: [(48.1842, 153.704), (49.8077, 155.096)].
[INFO CTS-0025]     Width:  1.6235.
[INFO CTS-0026]     Height: 1.3912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.8118 X 1.3912
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[37\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(699005, 2068620), (709125, 2092980)].
[INFO CTS-0024]  Normalized sink region: [(51.3974, 152.104), (52.1415, 153.896)].
[INFO CTS-0025]     Width:  0.7441.
[INFO CTS-0026]     Height: 1.7912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7441 X 0.8956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[37\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(697165, 2103860), (709125, 2128460)].
[INFO CTS-0024]  Normalized sink region: [(51.2621, 154.696), (52.1415, 156.504)].
[INFO CTS-0025]     Width:  0.8794.
[INFO CTS-0026]     Height: 1.8088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8794 X 0.9044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[37\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(730285, 2090380), (739025, 2106700)].
[INFO CTS-0024]  Normalized sink region: [(53.6974, 153.704), (54.3401, 154.904)].
[INFO CTS-0025]     Width:  0.6426.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 0.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[37\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(724765, 2065780), (746385, 2087540)].
[INFO CTS-0024]  Normalized sink region: [(53.2915, 151.896), (54.8812, 153.496)].
[INFO CTS-0025]     Width:  1.5897.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.5897 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[36\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(516845, 2098420), (530645, 2114740)].
[INFO CTS-0024]  Normalized sink region: [(38.0033, 154.296), (39.018, 155.496)].
[INFO CTS-0025]     Width:  1.0147.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 0.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[36\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(583545, 2082100), (590905, 2103860)].
[INFO CTS-0024]  Normalized sink region: [(42.9077, 153.096), (43.4489, 154.696)].
[INFO CTS-0025]     Width:  0.5412.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5412 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[36\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(551805, 2082100), (580785, 2106700)].
[INFO CTS-0024]  Normalized sink region: [(40.5739, 153.096), (42.7048, 154.904)].
[INFO CTS-0025]     Width:  2.1309.
[INFO CTS-0026]     Height: 1.8088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 1.0654 X 1.8088
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[36\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(521905, 2071220), (527885, 2092980)].
[INFO CTS-0024]  Normalized sink region: [(38.3754, 152.296), (38.8151, 153.896)].
[INFO CTS-0025]     Width:  0.4397.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4397 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[35\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(641045, 1981580), (653925, 2014220)].
[INFO CTS-0024]  Normalized sink region: [(47.1357, 145.704), (48.0827, 148.104)].
[INFO CTS-0025]     Width:  0.9471.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9471 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[35\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(664045, 1946100), (680605, 1967860)].
[INFO CTS-0024]  Normalized sink region: [(48.8268, 143.096), (50.0445, 144.696)].
[INFO CTS-0025]     Width:  1.2176.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2176 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[35\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(648405, 1932620), (655765, 1956980)].
[INFO CTS-0024]  Normalized sink region: [(47.6768, 142.104), (48.218, 143.896)].
[INFO CTS-0025]     Width:  0.5412.
[INFO CTS-0026]     Height: 1.7912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5412 X 0.8956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[35\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(640125, 1962420), (656615, 1981580)].
[INFO CTS-0024]  Normalized sink region: [(47.068, 144.296), (48.2805, 145.704)].
[INFO CTS-0025]     Width:  1.2125.
[INFO CTS-0026]     Height: 1.4088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2125 X 0.7044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[34\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(517765, 2120180), (539385, 2131060)].
[INFO CTS-0024]  Normalized sink region: [(38.071, 155.896), (39.6607, 156.696)].
[INFO CTS-0025]     Width:  1.5897.
[INFO CTS-0026]     Height: 0.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7949 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[34\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(582625, 2109300), (586765, 2131060)].
[INFO CTS-0024]  Normalized sink region: [(42.8401, 155.096), (43.1445, 156.696)].
[INFO CTS-0025]     Width:  0.3044.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3044 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[34\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(559165, 2109300), (567445, 2128460)].
[INFO CTS-0024]  Normalized sink region: [(41.1151, 155.096), (41.7239, 156.504)].
[INFO CTS-0025]     Width:  0.6088.
[INFO CTS-0026]     Height: 1.4088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6088 X 0.7044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[34\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(540305, 2114740), (553185, 2144780)].
[INFO CTS-0024]  Normalized sink region: [(39.7283, 155.496), (40.6754, 157.704)].
[INFO CTS-0025]     Width:  0.9471.
[INFO CTS-0026]     Height: 2.2088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9471 X 1.1044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[33\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(531565, 1976140), (541685, 2008780)].
[INFO CTS-0024]  Normalized sink region: [(39.0857, 145.304), (39.8298, 147.704)].
[INFO CTS-0025]     Width:  0.7441.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7441 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[33\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(572965, 1973300), (584005, 2000500)].
[INFO CTS-0024]  Normalized sink region: [(42.1298, 145.096), (42.9415, 147.096)].
[INFO CTS-0025]     Width:  0.8118.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8118 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[33\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(553645, 1970700), (563765, 1995060)].
[INFO CTS-0024]  Normalized sink region: [(40.7092, 144.904), (41.4533, 146.696)].
[INFO CTS-0025]     Width:  0.7441.
[INFO CTS-0026]     Height: 1.7912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7441 X 0.8956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[33\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(517765, 1940660), (522825, 1973300)].
[INFO CTS-0024]  Normalized sink region: [(38.071, 142.696), (38.443, 145.096)].
[INFO CTS-0025]     Width:  0.3721.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3721 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[32\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(602405, 2016820), (608845, 2049460)].
[INFO CTS-0024]  Normalized sink region: [(44.2945, 148.296), (44.768, 150.696)].
[INFO CTS-0025]     Width:  0.4735.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4735 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[32\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(597345, 2057740), (615215, 2084940)].
[INFO CTS-0024]  Normalized sink region: [(43.9224, 151.304), (45.2364, 153.304)].
[INFO CTS-0025]     Width:  1.3140.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.3140 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[32\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(620345, 2057740), (628165, 2079500)].
[INFO CTS-0024]  Normalized sink region: [(45.6136, 151.304), (46.1886, 152.904)].
[INFO CTS-0025]     Width:  0.5750.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[32\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(618505, 2035980), (639205, 2052300)].
[INFO CTS-0024]  Normalized sink region: [(45.4783, 149.704), (47.0004, 150.904)].
[INFO CTS-0025]     Width:  1.5221.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7610 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[31\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(613445, 2141940), (618045, 2177420)].
[INFO CTS-0024]  Normalized sink region: [(45.1062, 157.496), (45.4445, 160.104)].
[INFO CTS-0025]     Width:  0.3382.
[INFO CTS-0026]     Height: 2.6088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3382 X 1.3044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[31\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(633685, 2144780), (654845, 2158260)].
[INFO CTS-0024]  Normalized sink region: [(46.5945, 157.704), (48.1504, 158.696)].
[INFO CTS-0025]     Width:  1.5559.
[INFO CTS-0026]     Height: 0.9912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7779 X 0.9912
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[31\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(624025, 2133900), (641965, 2144780)].
[INFO CTS-0024]  Normalized sink region: [(45.8842, 156.904), (47.2033, 157.704)].
[INFO CTS-0025]     Width:  1.3191.
[INFO CTS-0026]     Height: 0.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.6596 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[31\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(653005, 2109300), (656685, 2133900)].
[INFO CTS-0024]  Normalized sink region: [(48.0151, 155.096), (48.2857, 156.904)].
[INFO CTS-0025]     Width:  0.2706.
[INFO CTS-0026]     Height: 1.8088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2706 X 0.9044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[30\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(807565, 2131060), (823205, 2147380)].
[INFO CTS-0024]  Normalized sink region: [(59.3798, 156.696), (60.5298, 157.896)].
[INFO CTS-0025]     Width:  1.1500.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1500 X 0.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[30\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(807565, 2101260), (819065, 2123020)].
[INFO CTS-0024]  Normalized sink region: [(59.3798, 154.504), (60.2254, 156.104)].
[INFO CTS-0025]     Width:  0.8456.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8456 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[30\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(790545, 2114740), (801585, 2139340)].
[INFO CTS-0024]  Normalized sink region: [(58.1283, 155.496), (58.9401, 157.304)].
[INFO CTS-0025]     Width:  0.8118.
[INFO CTS-0026]     Height: 1.8088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8118 X 0.9044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[30\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(793765, 2144780), (809405, 2169140)].
[INFO CTS-0024]  Normalized sink region: [(58.3651, 157.704), (59.5151, 159.496)].
[INFO CTS-0025]     Width:  1.1500.
[INFO CTS-0026]     Height: 1.7912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1500 X 0.8956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[2\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(614365, 2003340), (626325, 2033140)].
[INFO CTS-0024]  Normalized sink region: [(45.1739, 147.304), (46.0533, 149.496)].
[INFO CTS-0025]     Width:  0.8794.
[INFO CTS-0026]     Height: 2.1912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8794 X 1.0956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[2\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(614365, 2084940), (624025, 2103860)].
[INFO CTS-0024]  Normalized sink region: [(45.1739, 153.304), (45.8842, 154.696)].
[INFO CTS-0025]     Width:  0.7103.
[INFO CTS-0026]     Height: 1.3912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 0.6956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[2\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(612985, 1973300), (614365, 2000500)].
[INFO CTS-0024]  Normalized sink region: [(45.0724, 145.096), (45.1739, 147.096)].
[INFO CTS-0025]     Width:  0.1015.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.1015 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[2\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(600565, 2092980), (608845, 2120180)].
[INFO CTS-0024]  Normalized sink region: [(44.1592, 153.896), (44.768, 155.896)].
[INFO CTS-0025]     Width:  0.6088.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6088 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[29\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(747765, 2332340), (760185, 2356940)].
[INFO CTS-0024]  Normalized sink region: [(54.9827, 171.496), (55.896, 173.304)].
[INFO CTS-0025]     Width:  0.9132.
[INFO CTS-0026]     Height: 1.8088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9132 X 0.9044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[29\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(749145, 2307980), (766165, 2324300)].
[INFO CTS-0024]  Normalized sink region: [(55.0842, 169.704), (56.3357, 170.904)].
[INFO CTS-0025]     Width:  1.2515.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.6257 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[29\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(760645, 2239860), (772605, 2256180)].
[INFO CTS-0024]  Normalized sink region: [(55.9298, 164.696), (56.8092, 165.896)].
[INFO CTS-0025]     Width:  0.8794.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8794 X 0.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[29\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(738565, 2223540), (748225, 2256180)].
[INFO CTS-0024]  Normalized sink region: [(54.3062, 163.496), (55.0165, 165.896)].
[INFO CTS-0025]     Width:  0.7103.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[28\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(517765, 2299700), (525585, 2324300)].
[INFO CTS-0024]  Normalized sink region: [(38.071, 169.096), (38.646, 170.904)].
[INFO CTS-0025]     Width:  0.5750.
[INFO CTS-0026]     Height: 1.8088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 0.9044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[28\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(628165, 2220940), (638745, 2250740)].
[INFO CTS-0024]  Normalized sink region: [(46.1886, 163.304), (46.9665, 165.496)].
[INFO CTS-0025]     Width:  0.7779.
[INFO CTS-0026]     Height: 2.1912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7779 X 1.0956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[28\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(630005, 2313420), (640125, 2337780)].
[INFO CTS-0024]  Normalized sink region: [(46.3239, 170.104), (47.068, 171.896)].
[INFO CTS-0025]     Width:  0.7441.
[INFO CTS-0026]     Height: 1.7912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7441 X 0.8956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[28\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(517765, 2231820), (521905, 2256180)].
[INFO CTS-0024]  Normalized sink region: [(38.071, 164.104), (38.3754, 165.896)].
[INFO CTS-0025]     Width:  0.3044.
[INFO CTS-0026]     Height: 1.7912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3044 X 0.8956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[27\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(811705, 2171980), (820445, 2196340)].
[INFO CTS-0024]  Normalized sink region: [(59.6842, 159.704), (60.3268, 161.496)].
[INFO CTS-0025]     Width:  0.6426.
[INFO CTS-0026]     Height: 1.7912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 0.8956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[27\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(848965, 2133900), (858165, 2161100)].
[INFO CTS-0024]  Normalized sink region: [(62.4239, 156.904), (63.1004, 158.904)].
[INFO CTS-0025]     Width:  0.6765.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[27\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(835165, 2169140), (839305, 2193740)].
[INFO CTS-0024]  Normalized sink region: [(61.4092, 159.496), (61.7136, 161.304)].
[INFO CTS-0025]     Width:  0.3044.
[INFO CTS-0026]     Height: 1.8088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3044 X 0.9044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[27\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(821365, 2147380), (842985, 2163700)].
[INFO CTS-0024]  Normalized sink region: [(60.3945, 157.896), (61.9842, 159.096)].
[INFO CTS-0025]     Width:  1.5897.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7949 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[26\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(528345, 2267060), (539385, 2294260)].
[INFO CTS-0024]  Normalized sink region: [(38.8489, 166.696), (39.6607, 168.696)].
[INFO CTS-0025]     Width:  0.8118.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8118 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[26\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(580785, 2171980), (589065, 2196340)].
[INFO CTS-0024]  Normalized sink region: [(42.7048, 159.704), (43.3136, 161.496)].
[INFO CTS-0025]     Width:  0.6088.
[INFO CTS-0026]     Height: 1.7912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6088 X 0.8956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[26\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(568365, 2190900), (572965, 2215500)].
[INFO CTS-0024]  Normalized sink region: [(41.7915, 161.096), (42.1298, 162.904)].
[INFO CTS-0025]     Width:  0.3382.
[INFO CTS-0026]     Height: 1.8088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3382 X 0.9044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[26\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(531565, 2177420), (547135, 2199180)].
[INFO CTS-0024]  Normalized sink region: [(39.0857, 160.104), (40.2305, 161.704)].
[INFO CTS-0025]     Width:  1.1449.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1449 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[25\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(531565, 2305140), (539385, 2335180)].
[INFO CTS-0024]  Normalized sink region: [(39.0857, 169.496), (39.6607, 171.704)].
[INFO CTS-0025]     Width:  0.5750.
[INFO CTS-0026]     Height: 2.2088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.1044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[25\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(634605, 2283380), (641965, 2305140)].
[INFO CTS-0024]  Normalized sink region: [(46.6621, 167.896), (47.2033, 169.496)].
[INFO CTS-0025]     Width:  0.5412.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5412 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[25\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(567445, 2291660), (572965, 2318860)].
[INFO CTS-0024]  Normalized sink region: [(41.7239, 168.504), (42.1298, 170.504)].
[INFO CTS-0025]     Width:  0.4059.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4059 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[25\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(553645, 2231820), (561005, 2250740)].
[INFO CTS-0024]  Normalized sink region: [(40.7092, 164.104), (41.2504, 165.496)].
[INFO CTS-0025]     Width:  0.5412.
[INFO CTS-0026]     Height: 1.3912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5412 X 0.6956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[24\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(549505, 2343220), (566985, 2359540)].
[INFO CTS-0024]  Normalized sink region: [(40.4048, 172.296), (41.6901, 173.496)].
[INFO CTS-0025]     Width:  1.2853.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[24\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(614365, 2180020), (622185, 2210060)].
[INFO CTS-0024]  Normalized sink region: [(45.1739, 160.296), (45.7489, 162.504)].
[INFO CTS-0025]     Width:  0.5750.
[INFO CTS-0026]     Height: 2.2088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.1044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[24\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(622645, 2343220), (639665, 2359540)].
[INFO CTS-0024]  Normalized sink region: [(45.7827, 172.296), (47.0342, 173.496)].
[INFO CTS-0025]     Width:  1.2515.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.6257 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[24\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(517765, 2199180), (525585, 2223540)].
[INFO CTS-0024]  Normalized sink region: [(38.071, 161.704), (38.646, 163.496)].
[INFO CTS-0025]     Width:  0.5750.
[INFO CTS-0026]     Height: 1.7912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 0.8956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[23\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(641965, 2019660), (649785, 2049460)].
[INFO CTS-0024]  Normalized sink region: [(47.2033, 148.504), (47.7783, 150.696)].
[INFO CTS-0025]     Width:  0.5750.
[INFO CTS-0026]     Height: 2.1912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.0956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[23\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(683365, 2084940), (692105, 2114740)].
[INFO CTS-0024]  Normalized sink region: [(50.2474, 153.304), (50.8901, 155.496)].
[INFO CTS-0025]     Width:  0.6426.
[INFO CTS-0026]     Height: 2.1912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 1.0956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[23\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(659905, 2022260), (669565, 2046860)].
[INFO CTS-0024]  Normalized sink region: [(48.5224, 148.696), (49.2327, 150.504)].
[INFO CTS-0025]     Width:  0.7103.
[INFO CTS-0026]     Height: 1.8088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 0.9044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[23\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(676005, 2057740), (687505, 2074060)].
[INFO CTS-0024]  Normalized sink region: [(49.7062, 151.304), (50.5518, 152.504)].
[INFO CTS-0025]     Width:  0.8456.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8456 X 0.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[22\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(775825, 2011380), (779505, 2033140)].
[INFO CTS-0024]  Normalized sink region: [(57.046, 147.896), (57.3165, 149.496)].
[INFO CTS-0025]     Width:  0.2706.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2706 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[22\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(746845, 2014220), (762485, 2038580)].
[INFO CTS-0024]  Normalized sink region: [(54.9151, 148.104), (56.0651, 149.896)].
[INFO CTS-0025]     Width:  1.1500.
[INFO CTS-0026]     Height: 1.7912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1500 X 0.8956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[22\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(756505, 2041420), (768395, 2068620)].
[INFO CTS-0024]  Normalized sink region: [(55.6254, 150.104), (56.4996, 152.104)].
[INFO CTS-0025]     Width:  0.8743.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8743 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[22\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(774905, 2038580), (784105, 2063180)].
[INFO CTS-0024]  Normalized sink region: [(56.9783, 149.896), (57.6548, 151.704)].
[INFO CTS-0025]     Width:  0.6765.
[INFO CTS-0026]     Height: 1.8088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 0.9044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[21\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(723385, 2109300), (732585, 2136500)].
[INFO CTS-0024]  Normalized sink region: [(53.1901, 155.096), (53.8665, 157.096)].
[INFO CTS-0025]     Width:  0.6765.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[21\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(738565, 2188300), (746385, 2215500)].
[INFO CTS-0024]  Normalized sink region: [(54.3062, 160.904), (54.8812, 162.904)].
[INFO CTS-0025]     Width:  0.5750.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[21\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(734425, 2114740), (745925, 2139340)].
[INFO CTS-0024]  Normalized sink region: [(54.0018, 155.496), (54.8474, 157.304)].
[INFO CTS-0025]     Width:  0.8456.
[INFO CTS-0026]     Height: 1.8088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8456 X 0.9044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[21\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(722465, 2180020), (728445, 2210060)].
[INFO CTS-0024]  Normalized sink region: [(53.1224, 160.296), (53.5621, 162.504)].
[INFO CTS-0025]     Width:  0.4397.
[INFO CTS-0026]     Height: 2.2088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4397 X 1.1044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[20\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(517765, 2046860), (538005, 2063180)].
[INFO CTS-0024]  Normalized sink region: [(38.071, 150.504), (39.5592, 151.704)].
[INFO CTS-0025]     Width:  1.4882.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7441 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[20\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(581245, 2019660), (586305, 2052300)].
[INFO CTS-0024]  Normalized sink region: [(42.7386, 148.504), (43.1107, 150.904)].
[INFO CTS-0025]     Width:  0.3721.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3721 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[20\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(559165, 2049460), (566985, 2079500)].
[INFO CTS-0024]  Normalized sink region: [(41.1151, 150.696), (41.6901, 152.904)].
[INFO CTS-0025]     Width:  0.5750.
[INFO CTS-0026]     Height: 2.2088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.1044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[20\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(536625, 2079500), (545365, 2103860)].
[INFO CTS-0024]  Normalized sink region: [(39.4577, 152.904), (40.1004, 154.696)].
[INFO CTS-0025]     Width:  0.6426.
[INFO CTS-0026]     Height: 1.7912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 0.8956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[1\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(594585, 1967860), (600105, 1997900)].
[INFO CTS-0024]  Normalized sink region: [(43.7195, 144.696), (44.1254, 146.904)].
[INFO CTS-0025]     Width:  0.4059.
[INFO CTS-0026]     Height: 2.2088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4059 X 1.1044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[1\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(578485, 1910860), (588605, 1938060)].
[INFO CTS-0024]  Normalized sink region: [(42.5357, 140.504), (43.2798, 142.504)].
[INFO CTS-0025]     Width:  0.7441.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7441 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[1\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(553645, 1883660), (559625, 1905420)].
[INFO CTS-0024]  Normalized sink region: [(40.7092, 138.504), (41.1489, 140.104)].
[INFO CTS-0025]     Width:  0.4397.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4397 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[1\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(559165, 1943500), (580785, 1967860)].
[INFO CTS-0024]  Normalized sink region: [(41.1151, 142.904), (42.7048, 144.696)].
[INFO CTS-0025]     Width:  1.5897.
[INFO CTS-0026]     Height: 1.7912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.5897 X 0.8956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[19\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(724765, 2141940), (739415, 2169140)].
[INFO CTS-0024]  Normalized sink region: [(53.2915, 157.496), (54.3687, 159.496)].
[INFO CTS-0025]     Width:  1.0772.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0772 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[19\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(758805, 2177420), (778125, 2193740)].
[INFO CTS-0024]  Normalized sink region: [(55.7945, 160.104), (57.2151, 161.304)].
[INFO CTS-0025]     Width:  1.4206.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[19\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(764325, 2139340), (785025, 2155660)].
[INFO CTS-0024]  Normalized sink region: [(56.2004, 157.304), (57.7224, 158.504)].
[INFO CTS-0025]     Width:  1.5221.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7610 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[19\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(742705, 2152820), (749145, 2180020)].
[INFO CTS-0024]  Normalized sink region: [(54.6107, 158.296), (55.0842, 160.296)].
[INFO CTS-0025]     Width:  0.4735.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4735 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[18\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(558705, 2362380), (566985, 2395020)].
[INFO CTS-0024]  Normalized sink region: [(41.0812, 173.704), (41.6901, 176.104)].
[INFO CTS-0025]     Width:  0.6088.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6088 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[18\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(586765, 2199180), (600565, 2215500)].
[INFO CTS-0024]  Normalized sink region: [(43.1445, 161.704), (44.1592, 162.904)].
[INFO CTS-0025]     Width:  1.0147.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 0.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[18\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(572965, 2392180), (589915, 2413940)].
[INFO CTS-0024]  Normalized sink region: [(42.1298, 175.896), (43.3761, 177.496)].
[INFO CTS-0025]     Width:  1.2463.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2463 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[18\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(554565, 2199180), (558705, 2223540)].
[INFO CTS-0024]  Normalized sink region: [(40.7768, 161.704), (41.0812, 163.496)].
[INFO CTS-0025]     Width:  0.3044.
[INFO CTS-0026]     Height: 1.7912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3044 X 0.8956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[17\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(520065, 2136500), (529265, 2163700)].
[INFO CTS-0024]  Normalized sink region: [(38.2401, 157.096), (38.9165, 159.096)].
[INFO CTS-0025]     Width:  0.6765.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[17\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(578485, 2139340), (583545, 2169140)].
[INFO CTS-0024]  Normalized sink region: [(42.5357, 157.304), (42.9077, 159.496)].
[INFO CTS-0025]     Width:  0.3721.
[INFO CTS-0026]     Height: 2.1912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3721 X 1.0956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[17\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(549505, 2161100), (568825, 2182860)].
[INFO CTS-0024]  Normalized sink region: [(40.4048, 158.904), (41.8254, 160.504)].
[INFO CTS-0025]     Width:  1.4206.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.4206 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[17\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(517765, 2166540), (529265, 2188300)].
[INFO CTS-0024]  Normalized sink region: [(38.071, 159.304), (38.9165, 160.904)].
[INFO CTS-0025]     Width:  0.8456.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8456 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[16\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(543525, 2011380), (549045, 2038580)].
[INFO CTS-0024]  Normalized sink region: [(39.9651, 147.896), (40.371, 149.896)].
[INFO CTS-0025]     Width:  0.4059.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4059 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[16\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(572965, 2054900), (587225, 2076660)].
[INFO CTS-0024]  Normalized sink region: [(42.1298, 151.096), (43.1783, 152.696)].
[INFO CTS-0025]     Width:  1.0485.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0485 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[16\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(559165, 2019660), (566065, 2046860)].
[INFO CTS-0024]  Normalized sink region: [(41.1151, 148.504), (41.6224, 150.504)].
[INFO CTS-0025]     Width:  0.5074.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5074 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[16\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(539385, 2041420), (553185, 2068620)].
[INFO CTS-0024]  Normalized sink region: [(39.6607, 150.104), (40.6754, 152.104)].
[INFO CTS-0025]     Width:  1.0147.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[15\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(559165, 2131060), (567445, 2158260)].
[INFO CTS-0024]  Normalized sink region: [(41.1151, 156.696), (41.7239, 158.696)].
[INFO CTS-0025]     Width:  0.6088.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6088 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[15\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(600565, 2166540), (605165, 2196340)].
[INFO CTS-0024]  Normalized sink region: [(44.1592, 159.304), (44.4974, 161.496)].
[INFO CTS-0025]     Width:  0.3382.
[INFO CTS-0026]     Height: 2.1912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3382 X 1.0956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[15\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(596425, 2125620), (600565, 2152820)].
[INFO CTS-0024]  Normalized sink region: [(43.8548, 156.296), (44.1592, 158.296)].
[INFO CTS-0025]     Width:  0.3044.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3044 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[15\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(540765, 2147380), (544445, 2171980)].
[INFO CTS-0024]  Normalized sink region: [(39.7621, 157.896), (40.0327, 159.704)].
[INFO CTS-0025]     Width:  0.2706.
[INFO CTS-0026]     Height: 1.8088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2706 X 0.9044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[14\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(667265, 2152820), (672325, 2171980)].
[INFO CTS-0024]  Normalized sink region: [(49.0636, 158.296), (49.4357, 159.704)].
[INFO CTS-0025]     Width:  0.3721.
[INFO CTS-0026]     Height: 1.4088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3721 X 0.7044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[14\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(677845, 2150220), (693025, 2174580)].
[INFO CTS-0024]  Normalized sink region: [(49.8415, 158.104), (50.9577, 159.896)].
[INFO CTS-0025]     Width:  1.1162.
[INFO CTS-0026]     Height: 1.7912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1162 X 0.8956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[14\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(662595, 2109300), (677385, 2144780)].
[INFO CTS-0024]  Normalized sink region: [(48.7202, 155.096), (49.8077, 157.704)].
[INFO CTS-0025]     Width:  1.0875.
[INFO CTS-0026]     Height: 2.6088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0875 X 1.3044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[14\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(683365, 2125620), (691185, 2147380)].
[INFO CTS-0024]  Normalized sink region: [(50.2474, 156.296), (50.8224, 157.896)].
[INFO CTS-0025]     Width:  0.5750.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[13\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(807565, 2041420), (814465, 2068620)].
[INFO CTS-0024]  Normalized sink region: [(59.3798, 150.104), (59.8871, 152.104)].
[INFO CTS-0025]     Width:  0.5074.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5074 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[13\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(828265, 2041420), (835165, 2065780)].
[INFO CTS-0024]  Normalized sink region: [(60.9018, 150.104), (61.4092, 151.896)].
[INFO CTS-0025]     Width:  0.5074.
[INFO CTS-0026]     Height: 1.7912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5074 X 0.8956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[13\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(820905, 2071220), (825505, 2095820)].
[INFO CTS-0024]  Normalized sink region: [(60.3607, 152.296), (60.6989, 154.104)].
[INFO CTS-0025]     Width:  0.3382.
[INFO CTS-0026]     Height: 1.8088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3382 X 0.9044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[13\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(787785, 2049460), (798365, 2079500)].
[INFO CTS-0024]  Normalized sink region: [(57.9254, 150.696), (58.7033, 152.904)].
[INFO CTS-0025]     Width:  0.7779.
[INFO CTS-0026]     Height: 2.2088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7779 X 1.1044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[12\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(517765, 1987020), (525585, 2011380)].
[INFO CTS-0024]  Normalized sink region: [(38.071, 146.104), (38.646, 147.896)].
[INFO CTS-0025]     Width:  0.5750.
[INFO CTS-0026]     Height: 1.7912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 0.8956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[12\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(590905, 2008780), (596885, 2038580)].
[INFO CTS-0024]  Normalized sink region: [(43.4489, 147.704), (43.8886, 149.896)].
[INFO CTS-0025]     Width:  0.4397.
[INFO CTS-0026]     Height: 2.1912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4397 X 1.0956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[12\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(558705, 1997900), (577105, 2016820)].
[INFO CTS-0024]  Normalized sink region: [(41.0812, 146.904), (42.4342, 148.296)].
[INFO CTS-0025]     Width:  1.3529.
[INFO CTS-0026]     Height: 1.3912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.3529 X 0.6956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[12\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(521905, 2016820), (531565, 2035980)].
[INFO CTS-0024]  Normalized sink region: [(38.3754, 148.296), (39.0857, 149.704)].
[INFO CTS-0025]     Width:  0.7103.
[INFO CTS-0026]     Height: 1.4088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 0.7044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[11\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(677845, 1976140), (680605, 2000500)].
[INFO CTS-0024]  Normalized sink region: [(49.8415, 145.304), (50.0445, 147.096)].
[INFO CTS-0025]     Width:  0.2029.
[INFO CTS-0026]     Height: 1.7912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2029 X 0.8956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[11\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(682445, 2014220), (695325, 2027700)].
[INFO CTS-0024]  Normalized sink region: [(50.1798, 148.104), (51.1268, 149.096)].
[INFO CTS-0025]     Width:  0.9471.
[INFO CTS-0026]     Height: 0.9912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9471 X 0.4956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[11\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(693945, 1970700), (697625, 2003340)].
[INFO CTS-0024]  Normalized sink region: [(51.0254, 144.904), (51.296, 147.304)].
[INFO CTS-0025]     Width:  0.2706.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2706 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[11\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(659905, 1981580), (669565, 2011380)].
[INFO CTS-0024]  Normalized sink region: [(48.5224, 145.704), (49.2327, 147.896)].
[INFO CTS-0025]     Width:  0.7103.
[INFO CTS-0026]     Height: 2.1912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 1.0956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[10\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(517765, 2340620), (538465, 2356940)].
[INFO CTS-0024]  Normalized sink region: [(38.071, 172.104), (39.593, 173.304)].
[INFO CTS-0025]     Width:  1.5221.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7610 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[10\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(600565, 2215500), (625405, 2242700)].
[INFO CTS-0024]  Normalized sink region: [(44.1592, 162.904), (45.9857, 164.904)].
[INFO CTS-0025]     Width:  1.8265.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.8265 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[10\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(624485, 2362380), (628625, 2386740)].
[INFO CTS-0024]  Normalized sink region: [(45.918, 173.704), (46.2224, 175.496)].
[INFO CTS-0025]     Width:  0.3044.
[INFO CTS-0026]     Height: 1.7912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3044 X 0.8956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[10\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(531565, 2210060), (545825, 2234420)].
[INFO CTS-0024]  Normalized sink region: [(39.0857, 162.504), (40.1342, 164.296)].
[INFO CTS-0025]     Width:  1.0485.
[INFO CTS-0026]     Height: 1.7912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0485 X 0.8956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[0\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(605625, 1935220), (612525, 1962420)].
[INFO CTS-0024]  Normalized sink region: [(44.5312, 142.296), (45.0386, 144.296)].
[INFO CTS-0025]     Width:  0.5074.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5074 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[0\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(595045, 1910860), (599645, 1943500)].
[INFO CTS-0024]  Normalized sink region: [(43.7533, 140.504), (44.0915, 142.904)].
[INFO CTS-0025]     Width:  0.3382.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3382 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[0\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(625405, 1946100), (628165, 1970700)].
[INFO CTS-0024]  Normalized sink region: [(45.9857, 143.096), (46.1886, 144.904)].
[INFO CTS-0025]     Width:  0.2029.
[INFO CTS-0026]     Height: 1.8088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2029 X 0.9044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_0.WORD\[0\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(628165, 1984180), (635985, 2016820)].
[INFO CTS-0024]  Normalized sink region: [(46.1886, 145.896), (46.7636, 148.296)].
[INFO CTS-0025]     Width:  0.5750.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[9\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(655765, 1875380), (670945, 1899980)].
[INFO CTS-0024]  Normalized sink region: [(48.218, 137.896), (49.3342, 139.704)].
[INFO CTS-0025]     Width:  1.1162.
[INFO CTS-0026]     Height: 1.8088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1162 X 0.9044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[9\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(664505, 1733940), (679685, 1750260)].
[INFO CTS-0024]  Normalized sink region: [(48.8607, 127.496), (49.9768, 128.696)].
[INFO CTS-0025]     Width:  1.1162.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1162 X 0.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[9\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(612985, 1897140), (622645, 1929780)].
[INFO CTS-0024]  Normalized sink region: [(45.0724, 139.496), (45.7827, 141.896)].
[INFO CTS-0025]     Width:  0.7103.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[9\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(600565, 1720460), (622185, 1753100)].
[INFO CTS-0024]  Normalized sink region: [(44.1592, 126.504), (45.7489, 128.904)].
[INFO CTS-0025]     Width:  1.5897.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.5897 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[8\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(677385, 1576180), (689345, 1603380)].
[INFO CTS-0024]  Normalized sink region: [(49.8077, 115.896), (50.6871, 117.896)].
[INFO CTS-0025]     Width:  0.8794.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8794 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[8\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(683365, 1443020), (696705, 1467380)].
[INFO CTS-0024]  Normalized sink region: [(50.2474, 106.104), (51.2283, 107.896)].
[INFO CTS-0025]     Width:  0.9809.
[INFO CTS-0026]     Height: 1.7912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9809 X 0.8956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[8\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(653925, 1565300), (661285, 1587060)].
[INFO CTS-0024]  Normalized sink region: [(48.0827, 115.096), (48.6239, 116.696)].
[INFO CTS-0025]     Width:  0.5412.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5412 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[8\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(663585, 1448460), (677385, 1464780)].
[INFO CTS-0024]  Normalized sink region: [(48.793, 106.504), (49.8077, 107.704)].
[INFO CTS-0025]     Width:  1.0147.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 0.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[7\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(677385, 1627980), (686585, 1649740)].
[INFO CTS-0024]  Normalized sink region: [(49.8077, 119.704), (50.4842, 121.304)].
[INFO CTS-0025]     Width:  0.6765.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[7\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(683365, 1380340), (697165, 1410380)].
[INFO CTS-0024]  Normalized sink region: [(50.2474, 101.496), (51.2621, 103.704)].
[INFO CTS-0025]     Width:  1.0147.
[INFO CTS-0026]     Height: 2.2088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 1.1044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[7\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(677845, 1608820), (698085, 1622540)].
[INFO CTS-0024]  Normalized sink region: [(49.8415, 118.296), (51.3298, 119.304)].
[INFO CTS-0025]     Width:  1.4882.
[INFO CTS-0026]     Height: 1.0088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7441 X 1.0088
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[7\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(693485, 1355980), (697165, 1377740)].
[INFO CTS-0024]  Normalized sink region: [(50.9915, 99.7044), (51.2621, 101.304)].
[INFO CTS-0025]     Width:  0.2706.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2706 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[6\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(774445, 1513740), (783185, 1540940)].
[INFO CTS-0024]  Normalized sink region: [(56.9445, 111.304), (57.5871, 113.304)].
[INFO CTS-0025]     Width:  0.6426.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[6\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(764325, 1391220), (768005, 1423860)].
[INFO CTS-0024]  Normalized sink region: [(56.2004, 102.296), (56.471, 104.696)].
[INFO CTS-0025]     Width:  0.2706.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2706 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[6\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(766165, 1524620), (773985, 1559860)].
[INFO CTS-0024]  Normalized sink region: [(56.3357, 112.104), (56.9107, 114.696)].
[INFO CTS-0025]     Width:  0.5750.
[INFO CTS-0026]     Height: 2.5912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.2956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[6\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(766165, 1353140), (773985, 1385780)].
[INFO CTS-0024]  Normalized sink region: [(56.3357, 99.4956), (56.9107, 101.896)].
[INFO CTS-0025]     Width:  0.5750.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[63\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(669565, 1878220), (683365, 1908020)].
[INFO CTS-0024]  Normalized sink region: [(49.2327, 138.104), (50.2474, 140.296)].
[INFO CTS-0025]     Width:  1.0147.
[INFO CTS-0026]     Height: 2.1912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 1.0956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[63\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(677385, 1657780), (683365, 1684980)].
[INFO CTS-0024]  Normalized sink region: [(49.8077, 121.896), (50.2474, 123.896)].
[INFO CTS-0025]     Width:  0.4397.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4397 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[63\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(710505, 1902580), (715105, 1929780)].
[INFO CTS-0024]  Normalized sink region: [(52.243, 139.896), (52.5812, 141.896)].
[INFO CTS-0025]     Width:  0.3382.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3382 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[63\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(706825, 1674100), (714185, 1701300)].
[INFO CTS-0024]  Normalized sink region: [(51.9724, 123.096), (52.5136, 125.096)].
[INFO CTS-0025]     Width:  0.5412.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5412 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[62\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(790545, 1872780), (803425, 1894540)].
[INFO CTS-0024]  Normalized sink region: [(58.1283, 137.704), (59.0754, 139.304)].
[INFO CTS-0025]     Width:  0.9471.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9471 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[62\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(782725, 1788340), (790085, 1810100)].
[INFO CTS-0024]  Normalized sink region: [(57.5533, 131.496), (58.0945, 133.096)].
[INFO CTS-0025]     Width:  0.5412.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5412 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[62\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(784105, 1899980), (792845, 1924340)].
[INFO CTS-0024]  Normalized sink region: [(57.6548, 139.704), (58.2974, 141.496)].
[INFO CTS-0025]     Width:  0.6426.
[INFO CTS-0026]     Height: 1.7912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 0.8956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[62\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(766165, 1788340), (773985, 1820980)].
[INFO CTS-0024]  Normalized sink region: [(56.3357, 131.496), (56.9107, 133.896)].
[INFO CTS-0025]     Width:  0.5750.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[61\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(724765, 1848180), (746385, 1864500)].
[INFO CTS-0024]  Normalized sink region: [(53.2915, 135.896), (54.8812, 137.096)].
[INFO CTS-0025]     Width:  1.5897.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7949 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[61\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(720165, 1791180), (722005, 1815540)].
[INFO CTS-0024]  Normalized sink region: [(52.9533, 131.704), (53.0886, 133.496)].
[INFO CTS-0025]     Width:  0.1353.
[INFO CTS-0026]     Height: 1.7912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.1353 X 0.8956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[61\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(710965, 1851020), (714645, 1880820)].
[INFO CTS-0024]  Normalized sink region: [(52.2768, 136.104), (52.5474, 138.296)].
[INFO CTS-0025]     Width:  0.2706.
[INFO CTS-0026]     Height: 2.1912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2706 X 1.0956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[61\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(710965, 1818380), (718785, 1848180)].
[INFO CTS-0024]  Normalized sink region: [(52.2768, 133.704), (52.8518, 135.896)].
[INFO CTS-0025]     Width:  0.5750.
[INFO CTS-0026]     Height: 2.1912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.0956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[60\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(775825, 1851020), (787325, 1875380)].
[INFO CTS-0024]  Normalized sink region: [(57.046, 136.104), (57.8915, 137.896)].
[INFO CTS-0025]     Width:  0.8456.
[INFO CTS-0026]     Height: 1.7912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8456 X 0.8956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[60\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(778125, 1750260), (787785, 1785740)].
[INFO CTS-0024]  Normalized sink region: [(57.2151, 128.696), (57.9254, 131.304)].
[INFO CTS-0025]     Width:  0.7103.
[INFO CTS-0026]     Height: 2.6088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 1.3044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[60\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(770305, 1883660), (776285, 1913460)].
[INFO CTS-0024]  Normalized sink region: [(56.6401, 138.504), (57.0798, 140.696)].
[INFO CTS-0025]     Width:  0.4397.
[INFO CTS-0026]     Height: 2.1912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4397 X 1.0956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[60\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(793765, 1758540), (808415, 1785740)].
[INFO CTS-0024]  Normalized sink region: [(58.3651, 129.304), (59.4423, 131.304)].
[INFO CTS-0025]     Width:  1.0772.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0772 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[5\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(705445, 1559860), (718785, 1587060)].
[INFO CTS-0024]  Normalized sink region: [(51.871, 114.696), (52.8518, 116.696)].
[INFO CTS-0025]     Width:  0.9809.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9809 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[5\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(705905, 1380340), (710965, 1404940)].
[INFO CTS-0024]  Normalized sink region: [(51.9048, 101.496), (52.2768, 103.304)].
[INFO CTS-0025]     Width:  0.3721.
[INFO CTS-0026]     Height: 1.8088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3721 X 0.9044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[5\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(697165, 1573580), (707745, 1606220)].
[INFO CTS-0024]  Normalized sink region: [(51.2621, 115.704), (52.0401, 118.104)].
[INFO CTS-0025]     Width:  0.7779.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7779 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[5\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(715105, 1358580), (721545, 1383180)].
[INFO CTS-0024]  Normalized sink region: [(52.5812, 99.8956), (53.0548, 101.704)].
[INFO CTS-0025]     Width:  0.4735.
[INFO CTS-0026]     Height: 1.8088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4735 X 0.9044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[59\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(801585, 1848180), (808945, 1872780)].
[INFO CTS-0024]  Normalized sink region: [(58.9401, 135.896), (59.4812, 137.704)].
[INFO CTS-0025]     Width:  0.5412.
[INFO CTS-0026]     Height: 1.8088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5412 X 0.9044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[59\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(805265, 1793780), (806645, 1818380)].
[INFO CTS-0024]  Normalized sink region: [(59.2107, 131.896), (59.3121, 133.704)].
[INFO CTS-0025]     Width:  0.1015.
[INFO CTS-0026]     Height: 1.8088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.1015 X 0.9044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[59\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(803885, 1897140), (807565, 1929780)].
[INFO CTS-0024]  Normalized sink region: [(59.1092, 139.496), (59.3798, 141.896)].
[INFO CTS-0025]     Width:  0.2706.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2706 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[59\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(789625, 1820980), (797445, 1848180)].
[INFO CTS-0024]  Normalized sink region: [(58.0607, 133.896), (58.6357, 135.896)].
[INFO CTS-0025]     Width:  0.5750.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[58\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(738565, 1867340), (746385, 1899980)].
[INFO CTS-0024]  Normalized sink region: [(54.3062, 137.304), (54.8812, 139.704)].
[INFO CTS-0025]     Width:  0.5750.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[58\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(732585, 1750260), (738565, 1782900)].
[INFO CTS-0024]  Normalized sink region: [(53.8665, 128.696), (54.3062, 131.096)].
[INFO CTS-0025]     Width:  0.4397.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4397 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[58\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(728905, 1899980), (738565, 1927180)].
[INFO CTS-0024]  Normalized sink region: [(53.596, 139.704), (54.3062, 141.704)].
[INFO CTS-0025]     Width:  0.7103.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[58\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(732585, 1823820), (739945, 1840140)].
[INFO CTS-0024]  Normalized sink region: [(53.8665, 134.104), (54.4077, 135.304)].
[INFO CTS-0025]     Width:  0.5412.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5412 X 0.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[57\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(758805, 1851020), (772145, 1869940)].
[INFO CTS-0024]  Normalized sink region: [(55.7945, 136.104), (56.7754, 137.496)].
[INFO CTS-0025]     Width:  0.9809.
[INFO CTS-0026]     Height: 1.3912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9809 X 0.6956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[57\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(762945, 1750260), (769845, 1782900)].
[INFO CTS-0024]  Normalized sink region: [(56.0989, 128.696), (56.6062, 131.096)].
[INFO CTS-0025]     Width:  0.5074.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5074 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[57\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(752365, 1872780), (761565, 1902580)].
[INFO CTS-0024]  Normalized sink region: [(55.321, 137.704), (55.9974, 139.896)].
[INFO CTS-0025]     Width:  0.6765.
[INFO CTS-0026]     Height: 2.1912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 1.0956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[57\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(750525, 1679540), (760185, 1709580)].
[INFO CTS-0024]  Normalized sink region: [(55.1857, 123.496), (55.896, 125.704)].
[INFO CTS-0025]     Width:  0.7103.
[INFO CTS-0026]     Height: 2.2088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 1.1044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[56\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(746385, 1750260), (752365, 1788340)].
[INFO CTS-0024]  Normalized sink region: [(54.8812, 128.696), (55.321, 131.496)].
[INFO CTS-0025]     Width:  0.4397.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4397 X 1.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[56\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(724765, 1731340), (748225, 1747660)].
[INFO CTS-0024]  Normalized sink region: [(53.2915, 127.304), (55.0165, 128.504)].
[INFO CTS-0025]     Width:  1.7250.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.8625 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[56\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(710045, 1706740), (732585, 1720460)].
[INFO CTS-0024]  Normalized sink region: [(52.2092, 125.496), (53.8665, 126.504)].
[INFO CTS-0025]     Width:  1.6574.
[INFO CTS-0026]     Height: 1.0088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.8287 X 1.0088
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[56\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(752365, 1712180), (763865, 1747660)].
[INFO CTS-0024]  Normalized sink region: [(55.321, 125.896), (56.1665, 128.504)].
[INFO CTS-0025]     Width:  0.8456.
[INFO CTS-0026]     Height: 2.6088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8456 X 1.3044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[55\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(693945, 1878220), (710965, 1897140)].
[INFO CTS-0024]  Normalized sink region: [(51.0254, 138.104), (52.2768, 139.496)].
[INFO CTS-0025]     Width:  1.2515.
[INFO CTS-0026]     Height: 1.3912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2515 X 0.6956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[55\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(723845, 1679540), (736725, 1704140)].
[INFO CTS-0024]  Normalized sink region: [(53.2239, 123.496), (54.171, 125.304)].
[INFO CTS-0025]     Width:  0.9471.
[INFO CTS-0026]     Height: 1.8088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9471 X 0.9044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[55\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(689345, 1905420), (697165, 1924340)].
[INFO CTS-0024]  Normalized sink region: [(50.6871, 140.104), (51.2621, 141.496)].
[INFO CTS-0025]     Width:  0.5750.
[INFO CTS-0026]     Height: 1.3912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 0.6956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[55\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(706825, 1763980), (710045, 1791180)].
[INFO CTS-0024]  Normalized sink region: [(51.9724, 129.704), (52.2092, 131.704)].
[INFO CTS-0025]     Width:  0.2368.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2368 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[54\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(722005, 1867340), (729365, 1897140)].
[INFO CTS-0024]  Normalized sink region: [(53.0886, 137.304), (53.6298, 139.496)].
[INFO CTS-0025]     Width:  0.5412.
[INFO CTS-0026]     Height: 2.1912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5412 X 1.0956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[54\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(728445, 1625140), (739945, 1652340)].
[INFO CTS-0024]  Normalized sink region: [(53.5621, 119.496), (54.4077, 121.496)].
[INFO CTS-0025]     Width:  0.8456.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8456 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[54\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(741785, 1902580), (752365, 1932620)].
[INFO CTS-0024]  Normalized sink region: [(54.543, 139.896), (55.321, 142.104)].
[INFO CTS-0025]     Width:  0.7779.
[INFO CTS-0026]     Height: 2.2088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7779 X 1.1044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[54\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(719245, 1655180), (724765, 1674100)].
[INFO CTS-0024]  Normalized sink region: [(52.8857, 121.704), (53.2915, 123.096)].
[INFO CTS-0025]     Width:  0.4059.
[INFO CTS-0026]     Height: 1.3912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4059 X 0.6956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[53\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(784105, 1478260), (788245, 1505460)].
[INFO CTS-0024]  Normalized sink region: [(57.6548, 108.696), (57.9592, 110.696)].
[INFO CTS-0025]     Width:  0.3044.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3044 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[53\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(805265, 1421260), (808945, 1448460)].
[INFO CTS-0024]  Normalized sink region: [(59.2107, 104.504), (59.4812, 106.504)].
[INFO CTS-0025]     Width:  0.2706.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2706 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[53\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(793765, 1535500), (808945, 1559860)].
[INFO CTS-0024]  Normalized sink region: [(58.3651, 112.904), (59.4812, 114.696)].
[INFO CTS-0025]     Width:  1.1162.
[INFO CTS-0026]     Height: 1.7912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1162 X 0.8956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[53\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(784105, 1448460), (790085, 1470220)].
[INFO CTS-0024]  Normalized sink region: [(57.6548, 106.504), (58.0945, 108.104)].
[INFO CTS-0025]     Width:  0.4397.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4397 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[52\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(736725, 1788340), (738565, 1815540)].
[INFO CTS-0024]  Normalized sink region: [(54.171, 131.496), (54.3062, 133.496)].
[INFO CTS-0025]     Width:  0.1353.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.1353 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[52\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(724765, 1423860), (736265, 1453900)].
[INFO CTS-0024]  Normalized sink region: [(53.2915, 104.696), (54.1371, 106.904)].
[INFO CTS-0025]     Width:  0.8456.
[INFO CTS-0026]     Height: 2.2088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8456 X 1.1044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[52\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(703605, 1728500), (711425, 1753100)].
[INFO CTS-0024]  Normalized sink region: [(51.7357, 127.096), (52.3107, 128.904)].
[INFO CTS-0025]     Width:  0.5750.
[INFO CTS-0026]     Height: 1.8088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 0.9044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[52\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(745005, 1426700), (756045, 1453900)].
[INFO CTS-0024]  Normalized sink region: [(54.7798, 104.904), (55.5915, 106.904)].
[INFO CTS-0025]     Width:  0.8118.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8118 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[51\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(692105, 1472820), (704985, 1494580)].
[INFO CTS-0024]  Normalized sink region: [(50.8901, 108.296), (51.8371, 109.896)].
[INFO CTS-0025]     Width:  0.9471.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9471 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[51\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(710965, 1472820), (716945, 1508300)].
[INFO CTS-0024]  Normalized sink region: [(52.2768, 108.296), (52.7165, 110.904)].
[INFO CTS-0025]     Width:  0.4397.
[INFO CTS-0026]     Height: 2.6088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4397 X 1.3044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[51\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(704985, 1524620), (708205, 1554420)].
[INFO CTS-0024]  Normalized sink region: [(51.8371, 112.104), (52.0739, 114.296)].
[INFO CTS-0025]     Width:  0.2368.
[INFO CTS-0026]     Height: 2.1912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2368 X 1.0956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[51\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(706365, 1445620), (711885, 1464780)].
[INFO CTS-0024]  Normalized sink region: [(51.9386, 106.296), (52.3445, 107.704)].
[INFO CTS-0025]     Width:  0.4059.
[INFO CTS-0026]     Height: 1.4088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4059 X 0.7044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[50\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(728905, 1559860), (733045, 1595340)].
[INFO CTS-0024]  Normalized sink region: [(53.596, 114.696), (53.9004, 117.304)].
[INFO CTS-0025]     Width:  0.3044.
[INFO CTS-0026]     Height: 2.6088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3044 X 1.3044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[50\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(792385, 1388620), (807105, 1415820)].
[INFO CTS-0024]  Normalized sink region: [(58.2636, 102.104), (59.346, 104.104)].
[INFO CTS-0025]     Width:  1.0824.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0824 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[50\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(746845, 1562700), (751905, 1592500)].
[INFO CTS-0024]  Normalized sink region: [(54.9151, 114.904), (55.2871, 117.096)].
[INFO CTS-0025]     Width:  0.3721.
[INFO CTS-0026]     Height: 2.1912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3721 X 1.0956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[50\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(766165, 1434740), (778125, 1453900)].
[INFO CTS-0024]  Normalized sink region: [(56.3357, 105.496), (57.2151, 106.904)].
[INFO CTS-0025]     Width:  0.8794.
[INFO CTS-0026]     Height: 1.4088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8794 X 0.7044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[4\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(579405, 1502860), (590905, 1532660)].
[INFO CTS-0024]  Normalized sink region: [(42.6033, 110.504), (43.4489, 112.696)].
[INFO CTS-0025]     Width:  0.8456.
[INFO CTS-0026]     Height: 2.1912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8456 X 1.0956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[4\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(650705, 1467380), (659905, 1494580)].
[INFO CTS-0024]  Normalized sink region: [(47.846, 107.896), (48.5224, 109.896)].
[INFO CTS-0025]     Width:  0.6765.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[4\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(641965, 1535500), (666805, 1554420)].
[INFO CTS-0024]  Normalized sink region: [(47.2033, 112.904), (49.0298, 114.296)].
[INFO CTS-0025]     Width:  1.8265.
[INFO CTS-0026]     Height: 1.3912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.9132 X 1.3912
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[4\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(614365, 1456500), (618045, 1483700)].
[INFO CTS-0024]  Normalized sink region: [(45.1739, 107.096), (45.4445, 109.096)].
[INFO CTS-0025]     Width:  0.2706.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2706 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[49\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(766165, 1486540), (773985, 1510900)].
[INFO CTS-0024]  Normalized sink region: [(56.3357, 109.304), (56.9107, 111.096)].
[INFO CTS-0025]     Width:  0.5750.
[INFO CTS-0026]     Height: 1.7912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 0.8956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[49\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(760185, 1459340), (773985, 1475660)].
[INFO CTS-0024]  Normalized sink region: [(55.896, 107.304), (56.9107, 108.504)].
[INFO CTS-0025]     Width:  1.0147.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 0.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[49\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(733045, 1530060), (745925, 1559860)].
[INFO CTS-0024]  Normalized sink region: [(53.9004, 112.504), (54.8474, 114.696)].
[INFO CTS-0025]     Width:  0.9471.
[INFO CTS-0026]     Height: 2.1912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9471 X 1.0956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[49\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(738565, 1494580), (742705, 1527220)].
[INFO CTS-0024]  Normalized sink region: [(54.3062, 109.896), (54.6107, 112.296)].
[INFO CTS-0025]     Width:  0.3044.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3044 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[48\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(797905, 1508300), (815385, 1527220)].
[INFO CTS-0024]  Normalized sink region: [(58.6695, 110.904), (59.9548, 112.296)].
[INFO CTS-0025]     Width:  1.2853.
[INFO CTS-0026]     Height: 1.3912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2853 X 0.6956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[48\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(773985, 1385780), (784565, 1415820)].
[INFO CTS-0024]  Normalized sink region: [(56.9107, 101.896), (57.6886, 104.104)].
[INFO CTS-0025]     Width:  0.7779.
[INFO CTS-0026]     Height: 2.2088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7779 X 1.1044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[48\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(752365, 1595340), (769845, 1614260)].
[INFO CTS-0024]  Normalized sink region: [(55.321, 117.304), (56.6062, 118.696)].
[INFO CTS-0025]     Width:  1.2853.
[INFO CTS-0026]     Height: 1.3912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2853 X 0.6956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[48\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(776745, 1366860), (793765, 1385780)].
[INFO CTS-0024]  Normalized sink region: [(57.1136, 100.504), (58.3651, 101.896)].
[INFO CTS-0025]     Width:  1.2515.
[INFO CTS-0026]     Height: 1.3912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2515 X 0.6956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[47\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(797905, 1671500), (811245, 1706740)].
[INFO CTS-0024]  Normalized sink region: [(58.6695, 122.904), (59.6504, 125.496)].
[INFO CTS-0025]     Width:  0.9809.
[INFO CTS-0026]     Height: 2.5912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9809 X 1.2956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[47\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(811705, 1614260), (818145, 1638860)].
[INFO CTS-0024]  Normalized sink region: [(59.6842, 118.696), (60.1577, 120.504)].
[INFO CTS-0025]     Width:  0.4735.
[INFO CTS-0026]     Height: 1.8088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4735 X 0.9044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[47\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(807565, 1587060), (821365, 1606220)].
[INFO CTS-0024]  Normalized sink region: [(59.3798, 116.696), (60.3945, 118.104)].
[INFO CTS-0025]     Width:  1.0147.
[INFO CTS-0026]     Height: 1.4088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 0.7044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[47\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(793765, 1606220), (807565, 1630580)].
[INFO CTS-0024]  Normalized sink region: [(58.3651, 118.104), (59.3798, 119.896)].
[INFO CTS-0025]     Width:  1.0147.
[INFO CTS-0026]     Height: 1.7912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 0.8956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[46\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(807565, 1554420), (816305, 1584460)].
[INFO CTS-0024]  Normalized sink region: [(59.3798, 114.296), (60.0224, 116.504)].
[INFO CTS-0025]     Width:  0.6426.
[INFO CTS-0026]     Height: 2.2088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 1.1044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[46\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(821365, 1421260), (836545, 1440180)].
[INFO CTS-0024]  Normalized sink region: [(60.3945, 104.504), (61.5107, 105.896)].
[INFO CTS-0025]     Width:  1.1162.
[INFO CTS-0026]     Height: 1.3912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1162 X 0.6956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[46\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(830565, 1557260), (833325, 1581620)].
[INFO CTS-0024]  Normalized sink region: [(61.071, 114.504), (61.2739, 116.296)].
[INFO CTS-0025]     Width:  0.2029.
[INFO CTS-0026]     Height: 1.7912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2029 X 0.8956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[46\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(804345, 1453900), (821365, 1467380)].
[INFO CTS-0024]  Normalized sink region: [(59.143, 106.904), (60.3945, 107.896)].
[INFO CTS-0025]     Width:  1.2515.
[INFO CTS-0026]     Height: 0.9912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.6257 X 0.9912
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[45\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(793765, 1562700), (801585, 1592500)].
[INFO CTS-0024]  Normalized sink region: [(58.3651, 114.904), (58.9401, 117.096)].
[INFO CTS-0025]     Width:  0.5750.
[INFO CTS-0026]     Height: 2.1912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.0956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[45\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(782725, 1418420), (791465, 1443020)].
[INFO CTS-0024]  Normalized sink region: [(57.5533, 104.296), (58.196, 106.104)].
[INFO CTS-0025]     Width:  0.6426.
[INFO CTS-0026]     Height: 1.8088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 0.9044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[45\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(773985, 1587060), (783185, 1611660)].
[INFO CTS-0024]  Normalized sink region: [(56.9107, 116.696), (57.5871, 118.504)].
[INFO CTS-0025]     Width:  0.6765.
[INFO CTS-0026]     Height: 1.8088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 0.9044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[45\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(779965, 1543540), (788245, 1579020)].
[INFO CTS-0024]  Normalized sink region: [(57.3504, 113.496), (57.9592, 116.104)].
[INFO CTS-0025]     Width:  0.6088.
[INFO CTS-0026]     Height: 2.6088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6088 X 1.3044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[44\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(697165, 1638860), (704985, 1668660)].
[INFO CTS-0024]  Normalized sink region: [(51.2621, 120.504), (51.8371, 122.696)].
[INFO CTS-0025]     Width:  0.5750.
[INFO CTS-0026]     Height: 2.1912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.0956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[44\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(723845, 1470220), (732585, 1494580)].
[INFO CTS-0024]  Normalized sink region: [(53.2239, 108.104), (53.8665, 109.896)].
[INFO CTS-0025]     Width:  0.6426.
[INFO CTS-0026]     Height: 1.7912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 0.8956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[44\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(706365, 1611660), (710965, 1638860)].
[INFO CTS-0024]  Normalized sink region: [(51.9386, 118.504), (52.2768, 120.504)].
[INFO CTS-0025]     Width:  0.3382.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3382 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[44\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(738565, 1456500), (748685, 1486540)].
[INFO CTS-0024]  Normalized sink region: [(54.3062, 107.096), (55.0504, 109.304)].
[INFO CTS-0025]     Width:  0.7441.
[INFO CTS-0026]     Height: 2.2088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7441 X 1.1044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[43\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(821365, 1497420), (827345, 1527220)].
[INFO CTS-0024]  Normalized sink region: [(60.3945, 110.104), (60.8342, 112.296)].
[INFO CTS-0025]     Width:  0.4397.
[INFO CTS-0026]     Height: 2.1912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4397 X 1.0956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[43\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(808025, 1644300), (821365, 1668660)].
[INFO CTS-0024]  Normalized sink region: [(59.4136, 120.904), (60.3945, 122.696)].
[INFO CTS-0025]     Width:  0.9809.
[INFO CTS-0026]     Height: 1.7912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9809 X 0.8956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[43\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(844365, 1524620), (852575, 1548980)].
[INFO CTS-0024]  Normalized sink region: [(62.0857, 112.104), (62.6893, 113.896)].
[INFO CTS-0025]     Width:  0.6037.
[INFO CTS-0026]     Height: 1.7912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6037 X 0.8956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[43\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(806645, 1671500), (825045, 1701300)].
[INFO CTS-0024]  Normalized sink region: [(59.3121, 122.904), (60.6651, 125.096)].
[INFO CTS-0025]     Width:  1.3529.
[INFO CTS-0026]     Height: 2.1912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.3529 X 1.0956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[42\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(818145, 1478260), (829185, 1491980)].
[INFO CTS-0024]  Normalized sink region: [(60.1577, 108.696), (60.9695, 109.704)].
[INFO CTS-0025]     Width:  0.8118.
[INFO CTS-0026]     Height: 1.0088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8118 X 0.5044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[42\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(835165, 1497420), (850345, 1519180)].
[INFO CTS-0024]  Normalized sink region: [(61.4092, 110.104), (62.5254, 111.704)].
[INFO CTS-0025]     Width:  1.1162.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1162 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[42\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(818605, 1530060), (830105, 1551820)].
[INFO CTS-0024]  Normalized sink region: [(60.1915, 112.504), (61.0371, 114.104)].
[INFO CTS-0025]     Width:  0.8456.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8456 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[42\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(825505, 1445620), (834705, 1472820)].
[INFO CTS-0024]  Normalized sink region: [(60.6989, 106.296), (61.3754, 108.296)].
[INFO CTS-0025]     Width:  0.6765.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[41\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(802505, 1475660), (808025, 1502860)].
[INFO CTS-0024]  Normalized sink region: [(59.0077, 108.504), (59.4136, 110.504)].
[INFO CTS-0025]     Width:  0.4059.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4059 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[41\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(764325, 1636020), (780885, 1652340)].
[INFO CTS-0024]  Normalized sink region: [(56.2004, 120.296), (57.418, 121.496)].
[INFO CTS-0025]     Width:  1.2176.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.6088 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[41\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(760185, 1562700), (773985, 1581620)].
[INFO CTS-0024]  Normalized sink region: [(55.896, 114.904), (56.9107, 116.296)].
[INFO CTS-0025]     Width:  1.0147.
[INFO CTS-0026]     Height: 1.3912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 0.6956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[41\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(789625, 1679540), (794225, 1709580)].
[INFO CTS-0024]  Normalized sink region: [(58.0607, 123.496), (58.3989, 125.704)].
[INFO CTS-0025]     Width:  0.3382.
[INFO CTS-0026]     Height: 2.2088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3382 X 1.1044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[40\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(669565, 1513740), (677385, 1543540)].
[INFO CTS-0024]  Normalized sink region: [(49.2327, 111.304), (49.8077, 113.496)].
[INFO CTS-0025]     Width:  0.5750.
[INFO CTS-0026]     Height: 2.1912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.0956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[40\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(710045, 1407540), (720165, 1440180)].
[INFO CTS-0024]  Normalized sink region: [(52.2092, 103.496), (52.9533, 105.896)].
[INFO CTS-0025]     Width:  0.7441.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7441 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[40\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(669565, 1551820), (677385, 1584460)].
[INFO CTS-0024]  Normalized sink region: [(49.2327, 114.104), (49.8077, 116.504)].
[INFO CTS-0025]     Width:  0.5750.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[40\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(677385, 1412980), (681065, 1440180)].
[INFO CTS-0024]  Normalized sink region: [(49.8077, 103.896), (50.0783, 105.896)].
[INFO CTS-0025]     Width:  0.2706.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2706 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[3\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(748685, 1475660), (760185, 1508300)].
[INFO CTS-0024]  Normalized sink region: [(55.0504, 108.504), (55.896, 110.904)].
[INFO CTS-0025]     Width:  0.8456.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8456 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[3\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(746845, 1391220), (756045, 1421260)].
[INFO CTS-0024]  Normalized sink region: [(54.9151, 102.296), (55.5915, 104.504)].
[INFO CTS-0025]     Width:  0.6765.
[INFO CTS-0026]     Height: 2.2088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 1.1044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[3\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(748685, 1527220), (760185, 1559860)].
[INFO CTS-0024]  Normalized sink region: [(55.0504, 112.296), (55.896, 114.696)].
[INFO CTS-0025]     Width:  0.8456.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8456 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[3\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(728905, 1358580), (738105, 1383180)].
[INFO CTS-0024]  Normalized sink region: [(53.596, 99.8956), (54.2724, 101.704)].
[INFO CTS-0025]     Width:  0.6765.
[INFO CTS-0026]     Height: 1.8088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 0.9044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[39\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(589985, 1848180), (600105, 1872780)].
[INFO CTS-0024]  Normalized sink region: [(43.3812, 135.896), (44.1254, 137.704)].
[INFO CTS-0025]     Width:  0.7441.
[INFO CTS-0026]     Height: 1.8088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7441 X 0.9044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[39\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(641965, 1763980), (650705, 1791180)].
[INFO CTS-0024]  Normalized sink region: [(47.2033, 129.704), (47.846, 131.704)].
[INFO CTS-0025]     Width:  0.6426.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[39\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(614365, 1861900), (641045, 1891700)].
[INFO CTS-0024]  Normalized sink region: [(45.1739, 136.904), (47.1357, 139.096)].
[INFO CTS-0025]     Width:  1.9618.
[INFO CTS-0026]     Height: 2.1912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.9618 X 1.0956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[39\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(585385, 1818380), (594585, 1851020)].
[INFO CTS-0024]  Normalized sink region: [(43.043, 133.704), (43.7195, 136.104)].
[INFO CTS-0025]     Width:  0.6765.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[38\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(564685, 1823820), (573885, 1851020)].
[INFO CTS-0024]  Normalized sink region: [(41.521, 134.104), (42.1974, 136.104)].
[INFO CTS-0025]     Width:  0.6765.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[38\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(624945, 1753100), (635985, 1780300)].
[INFO CTS-0024]  Normalized sink region: [(45.9518, 128.904), (46.7636, 130.904)].
[INFO CTS-0025]     Width:  0.8118.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8118 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[38\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(611605, 1840140), (629935, 1861900)].
[INFO CTS-0024]  Normalized sink region: [(44.971, 135.304), (46.3187, 136.904)].
[INFO CTS-0025]     Width:  1.3478.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.3478 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[38\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(572965, 1772020), (585385, 1799220)].
[INFO CTS-0024]  Normalized sink region: [(42.1298, 130.296), (43.043, 132.296)].
[INFO CTS-0025]     Width:  0.9132.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9132 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[37\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(622185, 1472820), (632765, 1508300)].
[INFO CTS-0024]  Normalized sink region: [(45.7489, 108.296), (46.5268, 110.904)].
[INFO CTS-0025]     Width:  0.7779.
[INFO CTS-0026]     Height: 2.6088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7779 X 1.3044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[37\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(654385, 1505460), (656685, 1530060)].
[INFO CTS-0024]  Normalized sink region: [(48.1165, 110.696), (48.2857, 112.504)].
[INFO CTS-0025]     Width:  0.1691.
[INFO CTS-0026]     Height: 1.8088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.1691 X 0.9044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[37\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(607005, 1565300), (629545, 1576180)].
[INFO CTS-0024]  Normalized sink region: [(44.6327, 115.096), (46.2901, 115.896)].
[INFO CTS-0025]     Width:  1.6574.
[INFO CTS-0026]     Height: 0.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.8287 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[37\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(586765, 1445620), (604245, 1472820)].
[INFO CTS-0024]  Normalized sink region: [(43.1445, 106.296), (44.4298, 108.296)].
[INFO CTS-0025]     Width:  1.2853.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2853 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[36\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(568825, 1666060), (572965, 1698700)].
[INFO CTS-0024]  Normalized sink region: [(41.8254, 122.504), (42.1298, 124.904)].
[INFO CTS-0025]     Width:  0.3044.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3044 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[36\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(650245, 1644300), (670025, 1660620)].
[INFO CTS-0024]  Normalized sink region: [(47.8121, 120.904), (49.2665, 122.104)].
[INFO CTS-0025]     Width:  1.4544.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7272 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[36\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(663125, 1666060), (670025, 1693260)].
[INFO CTS-0024]  Normalized sink region: [(48.7592, 122.504), (49.2665, 124.504)].
[INFO CTS-0025]     Width:  0.5074.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5074 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[36\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(585845, 1617100), (587225, 1649740)].
[INFO CTS-0024]  Normalized sink region: [(43.0768, 118.904), (43.1783, 121.304)].
[INFO CTS-0025]     Width:  0.1015.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.1015 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[35\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(586305, 1565300), (597345, 1587060)].
[INFO CTS-0024]  Normalized sink region: [(43.1107, 115.096), (43.9224, 116.696)].
[INFO CTS-0025]     Width:  0.8118.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8118 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[35\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(624485, 1440180), (635985, 1467380)].
[INFO CTS-0024]  Normalized sink region: [(45.918, 105.896), (46.7636, 107.896)].
[INFO CTS-0025]     Width:  0.8456.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8456 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[35\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(604705, 1584460), (609765, 1606220)].
[INFO CTS-0024]  Normalized sink region: [(44.4636, 116.504), (44.8357, 118.104)].
[INFO CTS-0025]     Width:  0.3721.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3721 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[35\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(585845, 1451060), (593205, 1478260)].
[INFO CTS-0024]  Normalized sink region: [(43.0768, 106.696), (43.618, 108.696)].
[INFO CTS-0025]     Width:  0.5412.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5412 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[34\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(650705, 1837300), (660825, 1864500)].
[INFO CTS-0024]  Normalized sink region: [(47.846, 135.096), (48.5901, 137.096)].
[INFO CTS-0025]     Width:  0.7441.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7441 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[34\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(649785, 1701300), (655765, 1725900)].
[INFO CTS-0024]  Normalized sink region: [(47.7783, 125.096), (48.218, 126.904)].
[INFO CTS-0025]     Width:  0.4397.
[INFO CTS-0026]     Height: 1.8088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4397 X 0.9044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[34\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(623105, 1894540), (641045, 1924340)].
[INFO CTS-0024]  Normalized sink region: [(45.8165, 139.304), (47.1357, 141.496)].
[INFO CTS-0025]     Width:  1.3191.
[INFO CTS-0026]     Height: 2.1912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.3191 X 1.0956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[34\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(607005, 1695860), (622185, 1723060)].
[INFO CTS-0024]  Normalized sink region: [(44.6327, 124.696), (45.7489, 126.696)].
[INFO CTS-0025]     Width:  1.1162.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1162 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[33\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(586765, 1649740), (618435, 1674100)].
[INFO CTS-0024]  Normalized sink region: [(43.1445, 121.304), (45.4732, 123.096)].
[INFO CTS-0025]     Width:  2.3287.
[INFO CTS-0026]     Height: 1.7912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 1.1643 X 1.7912
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[33\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(628165, 1660620), (648405, 1679540)].
[INFO CTS-0024]  Normalized sink region: [(46.1886, 122.104), (47.6768, 123.496)].
[INFO CTS-0025]     Width:  1.4882.
[INFO CTS-0026]     Height: 1.3912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7441 X 1.3912
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[33\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(608385, 1655180), (618505, 1687820)].
[INFO CTS-0024]  Normalized sink region: [(44.7342, 121.704), (45.4783, 124.104)].
[INFO CTS-0025]     Width:  0.7441.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7441 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[33\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(595505, 1687820), (608385, 1717620)].
[INFO CTS-0024]  Normalized sink region: [(43.7871, 124.104), (44.7342, 126.296)].
[INFO CTS-0025]     Width:  0.9471.
[INFO CTS-0026]     Height: 2.1912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9471 X 1.0956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[32\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(594585, 1603380), (601945, 1636020)].
[INFO CTS-0024]  Normalized sink region: [(43.7195, 117.896), (44.2607, 120.296)].
[INFO CTS-0025]     Width:  0.5412.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5412 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[32\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(622645, 1606220), (641965, 1619700)].
[INFO CTS-0024]  Normalized sink region: [(45.7827, 118.104), (47.2033, 119.096)].
[INFO CTS-0025]     Width:  1.4206.
[INFO CTS-0026]     Height: 0.9912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 0.9912
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[32\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(609305, 1617100), (616665, 1641460)].
[INFO CTS-0024]  Normalized sink region: [(44.8018, 118.904), (45.343, 120.696)].
[INFO CTS-0025]     Width:  0.5412.
[INFO CTS-0026]     Height: 1.7912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5412 X 0.8956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[32\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(577105, 1589900), (588145, 1611660)].
[INFO CTS-0024]  Normalized sink region: [(42.4342, 116.904), (43.246, 118.504)].
[INFO CTS-0025]     Width:  0.8118.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8118 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[31\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(821365, 1851020), (842985, 1867340)].
[INFO CTS-0024]  Normalized sink region: [(60.3945, 136.104), (61.9842, 137.304)].
[INFO CTS-0025]     Width:  1.5897.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7949 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[31\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(839305, 1788340), (848965, 1818380)].
[INFO CTS-0024]  Normalized sink region: [(61.7136, 131.496), (62.4239, 133.704)].
[INFO CTS-0025]     Width:  0.7103.
[INFO CTS-0026]     Height: 2.2088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 1.1044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[31\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(848045, 1867340), (856785, 1894540)].
[INFO CTS-0024]  Normalized sink region: [(62.3562, 137.304), (62.9989, 139.304)].
[INFO CTS-0025]     Width:  0.6426.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[31\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(829645, 1820980), (842985, 1842740)].
[INFO CTS-0024]  Normalized sink region: [(61.0033, 133.896), (61.9842, 135.496)].
[INFO CTS-0025]     Width:  0.9809.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9809 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[30\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(820905, 1869940), (842985, 1897140)].
[INFO CTS-0024]  Normalized sink region: [(60.3607, 137.496), (61.9842, 139.496)].
[INFO CTS-0025]     Width:  1.6235.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.6235 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[30\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(821365, 1796620), (831945, 1818380)].
[INFO CTS-0024]  Normalized sink region: [(60.3945, 132.104), (61.1724, 133.704)].
[INFO CTS-0025]     Width:  0.7779.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7779 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[30\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(848965, 1831860), (860465, 1859060)].
[INFO CTS-0024]  Normalized sink region: [(62.4239, 134.696), (63.2695, 136.696)].
[INFO CTS-0025]     Width:  0.8456.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8456 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[30\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(813545, 1823820), (821365, 1845580)].
[INFO CTS-0024]  Normalized sink region: [(59.8195, 134.104), (60.3945, 135.704)].
[INFO CTS-0025]     Width:  0.5750.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[2\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(624945, 1513740), (637365, 1530060)].
[INFO CTS-0024]  Normalized sink region: [(45.9518, 111.304), (46.8651, 112.504)].
[INFO CTS-0025]     Width:  0.9132.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9132 X 0.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[2\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(665885, 1388620), (673705, 1410380)].
[INFO CTS-0024]  Normalized sink region: [(48.9621, 102.104), (49.5371, 103.704)].
[INFO CTS-0025]     Width:  0.5750.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[2\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(636905, 1559860), (641505, 1581620)].
[INFO CTS-0024]  Normalized sink region: [(46.8312, 114.696), (47.1695, 116.296)].
[INFO CTS-0025]     Width:  0.3382.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3382 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[2\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(624945, 1388620), (635985, 1412980)].
[INFO CTS-0024]  Normalized sink region: [(45.9518, 102.104), (46.7636, 103.896)].
[INFO CTS-0025]     Width:  0.8118.
[INFO CTS-0026]     Height: 1.7912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8118 X 0.8956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[29\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(764325, 1671500), (784105, 1690420)].
[INFO CTS-0024]  Normalized sink region: [(56.2004, 122.904), (57.6548, 124.296)].
[INFO CTS-0025]     Width:  1.4544.
[INFO CTS-0026]     Height: 1.3912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7272 X 1.3912
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[29\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(793765, 1636020), (803885, 1666060)].
[INFO CTS-0024]  Normalized sink region: [(58.3651, 120.296), (59.1092, 122.504)].
[INFO CTS-0025]     Width:  0.7441.
[INFO CTS-0026]     Height: 2.2088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7441 X 1.1044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[29\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(811705, 1706740), (817685, 1733940)].
[INFO CTS-0024]  Normalized sink region: [(59.6842, 125.496), (60.1239, 127.496)].
[INFO CTS-0025]     Width:  0.4397.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4397 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[29\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(793765, 1706740), (801585, 1733940)].
[INFO CTS-0024]  Normalized sink region: [(58.3651, 125.496), (58.9401, 127.496)].
[INFO CTS-0025]     Width:  0.5750.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[28\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(793765, 1736780), (805265, 1755700)].
[INFO CTS-0024]  Normalized sink region: [(58.3651, 127.704), (59.2107, 129.096)].
[INFO CTS-0025]     Width:  0.8456.
[INFO CTS-0026]     Height: 1.3912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8456 X 0.6956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[28\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(717405, 1753100), (725225, 1782900)].
[INFO CTS-0024]  Normalized sink region: [(52.7504, 128.904), (53.3254, 131.096)].
[INFO CTS-0025]     Width:  0.5750.
[INFO CTS-0026]     Height: 2.1912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.0956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[28\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(687505, 1766580), (693025, 1793780)].
[INFO CTS-0024]  Normalized sink region: [(50.5518, 129.896), (50.9577, 131.896)].
[INFO CTS-0025]     Width:  0.4059.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4059 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[28\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(687505, 1736780), (693945, 1758540)].
[INFO CTS-0024]  Normalized sink region: [(50.5518, 127.704), (51.0254, 129.304)].
[INFO CTS-0025]     Width:  0.4735.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4735 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[27\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(745005, 1646900), (749605, 1674100)].
[INFO CTS-0024]  Normalized sink region: [(54.7798, 121.096), (55.118, 123.096)].
[INFO CTS-0025]     Width:  0.3382.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3382 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[27\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(746845, 1617100), (757885, 1638860)].
[INFO CTS-0024]  Normalized sink region: [(54.9151, 118.904), (55.7268, 120.504)].
[INFO CTS-0025]     Width:  0.8118.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8118 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[27\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(766165, 1617100), (788705, 1633420)].
[INFO CTS-0024]  Normalized sink region: [(56.3357, 118.904), (57.993, 120.104)].
[INFO CTS-0025]     Width:  1.6574.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.8287 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[27\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(766165, 1655180), (787785, 1671500)].
[INFO CTS-0024]  Normalized sink region: [(56.3357, 121.704), (57.9254, 122.904)].
[INFO CTS-0025]     Width:  1.5897.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7949 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[26\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(771225, 1829260), (784565, 1848180)].
[INFO CTS-0024]  Normalized sink region: [(56.7077, 134.504), (57.6886, 135.896)].
[INFO CTS-0025]     Width:  0.9809.
[INFO CTS-0026]     Height: 1.3912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9809 X 0.6956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[26\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(697165, 1796620), (704985, 1820980)].
[INFO CTS-0024]  Normalized sink region: [(51.2621, 132.104), (51.8371, 133.896)].
[INFO CTS-0025]     Width:  0.5750.
[INFO CTS-0026]     Height: 1.7912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 0.8956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[26\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(669565, 1818380), (680605, 1851020)].
[INFO CTS-0024]  Normalized sink region: [(49.2327, 133.704), (50.0445, 136.104)].
[INFO CTS-0025]     Width:  0.8118.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8118 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[26\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(752365, 1820980), (760645, 1845580)].
[INFO CTS-0024]  Normalized sink region: [(55.321, 133.896), (55.9298, 135.704)].
[INFO CTS-0025]     Width:  0.6088.
[INFO CTS-0026]     Height: 1.8088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6088 X 0.9044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[25\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(819525, 1878220), (825505, 1897140)].
[INFO CTS-0024]  Normalized sink region: [(60.2592, 138.104), (60.6989, 139.496)].
[INFO CTS-0025]     Width:  0.4397.
[INFO CTS-0026]     Height: 1.3912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4397 X 0.6956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[25\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(821365, 1758540), (829185, 1791180)].
[INFO CTS-0024]  Normalized sink region: [(60.3945, 129.304), (60.9695, 131.704)].
[INFO CTS-0025]     Width:  0.5750.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[25\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(829185, 1899980), (845285, 1918900)].
[INFO CTS-0024]  Normalized sink region: [(60.9695, 139.704), (62.1533, 141.096)].
[INFO CTS-0025]     Width:  1.1838.
[INFO CTS-0026]     Height: 1.3912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1838 X 0.6956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[25\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(807105, 1750260), (821825, 1777460)].
[INFO CTS-0024]  Normalized sink region: [(59.346, 128.696), (60.4283, 130.696)].
[INFO CTS-0025]     Width:  1.0824.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0824 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[24\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(766165, 1695860), (773985, 1728500)].
[INFO CTS-0024]  Normalized sink region: [(56.3357, 124.696), (56.9107, 127.096)].
[INFO CTS-0025]     Width:  0.5750.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[24\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(678765, 1712180), (705905, 1728500)].
[INFO CTS-0024]  Normalized sink region: [(49.9092, 125.896), (51.9048, 127.096)].
[INFO CTS-0025]     Width:  1.9956.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.9978 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[24\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(692105, 1676940), (694405, 1704140)].
[INFO CTS-0024]  Normalized sink region: [(50.8901, 123.304), (51.0592, 125.304)].
[INFO CTS-0025]     Width:  0.1691.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.1691 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[24\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(770305, 1717620), (787785, 1747660)].
[INFO CTS-0024]  Normalized sink region: [(56.6401, 126.296), (57.9254, 128.504)].
[INFO CTS-0025]     Width:  1.2853.
[INFO CTS-0026]     Height: 2.2088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2853 X 1.1044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[23\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(566985, 1853620), (583545, 1872780)].
[INFO CTS-0024]  Normalized sink region: [(41.6901, 136.296), (42.9077, 137.704)].
[INFO CTS-0025]     Width:  1.2176.
[INFO CTS-0026]     Height: 1.4088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2176 X 0.7044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[23\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(628165, 1698700), (636905, 1728500)].
[INFO CTS-0024]  Normalized sink region: [(46.1886, 124.904), (46.8312, 127.096)].
[INFO CTS-0025]     Width:  0.6426.
[INFO CTS-0026]     Height: 2.1912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 1.0956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[23\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(610225, 1869940), (615285, 1894540)].
[INFO CTS-0024]  Normalized sink region: [(44.8695, 137.496), (45.2415, 139.304)].
[INFO CTS-0025]     Width:  0.3721.
[INFO CTS-0026]     Height: 1.8088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3721 X 0.9044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[23\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(572965, 1706740), (581705, 1733940)].
[INFO CTS-0024]  Normalized sink region: [(42.1298, 125.496), (42.7724, 127.496)].
[INFO CTS-0025]     Width:  0.6426.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[22\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(641965, 1867340), (653925, 1891700)].
[INFO CTS-0024]  Normalized sink region: [(47.2033, 137.304), (48.0827, 139.096)].
[INFO CTS-0025]     Width:  0.8794.
[INFO CTS-0026]     Height: 1.7912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8794 X 0.8956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[22\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(663125, 1777460), (677845, 1793780)].
[INFO CTS-0024]  Normalized sink region: [(48.7592, 130.696), (49.8415, 131.896)].
[INFO CTS-0025]     Width:  1.0824.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0824 X 0.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[22\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(669565, 1853620), (679685, 1872780)].
[INFO CTS-0024]  Normalized sink region: [(49.2327, 136.296), (49.9768, 137.704)].
[INFO CTS-0025]     Width:  0.7441.
[INFO CTS-0026]     Height: 1.4088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7441 X 0.7044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[22\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(641965, 1815540), (660825, 1831860)].
[INFO CTS-0024]  Normalized sink region: [(47.2033, 133.496), (48.5901, 134.696)].
[INFO CTS-0025]     Width:  1.3868.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.6934 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[21\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(571585, 1875380), (582165, 1902580)].
[INFO CTS-0024]  Normalized sink region: [(42.0283, 137.896), (42.8062, 139.896)].
[INFO CTS-0025]     Width:  0.7779.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7779 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[21\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(656225, 1758540), (691185, 1772020)].
[INFO CTS-0024]  Normalized sink region: [(48.2518, 129.304), (50.8224, 130.296)].
[INFO CTS-0025]     Width:  2.5706.
[INFO CTS-0026]     Height: 0.9912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 1.2853 X 0.9912
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[21\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(632305, 1837300), (644265, 1859060)].
[INFO CTS-0024]  Normalized sink region: [(46.493, 135.096), (47.3724, 136.696)].
[INFO CTS-0025]     Width:  0.8794.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8794 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[21\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(586765, 1731340), (597805, 1755700)].
[INFO CTS-0024]  Normalized sink region: [(43.1445, 127.304), (43.9562, 129.096)].
[INFO CTS-0025]     Width:  0.8118.
[INFO CTS-0026]     Height: 1.7912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8118 X 0.8956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[20\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(563305, 1725900), (568825, 1747660)].
[INFO CTS-0024]  Normalized sink region: [(41.4195, 126.904), (41.8254, 128.504)].
[INFO CTS-0025]     Width:  0.4059.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4059 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[20\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(622645, 1731340), (635985, 1753100)].
[INFO CTS-0024]  Normalized sink region: [(45.7827, 127.304), (46.7636, 128.904)].
[INFO CTS-0025]     Width:  0.9809.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9809 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[20\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(604705, 1755700), (614365, 1780300)].
[INFO CTS-0024]  Normalized sink region: [(44.4636, 129.096), (45.1739, 130.904)].
[INFO CTS-0025]     Width:  0.7103.
[INFO CTS-0026]     Height: 1.8088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 0.9044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[20\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(572965, 1742220), (581705, 1769420)].
[INFO CTS-0024]  Normalized sink region: [(42.1298, 128.104), (42.7724, 130.104)].
[INFO CTS-0025]     Width:  0.6426.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[1\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(597345, 1502860), (613905, 1524620)].
[INFO CTS-0024]  Normalized sink region: [(43.9224, 110.504), (45.1401, 112.104)].
[INFO CTS-0025]     Width:  1.2176.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2176 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[1\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(651165, 1385780), (657535, 1410380)].
[INFO CTS-0024]  Normalized sink region: [(47.8798, 101.896), (48.3482, 103.704)].
[INFO CTS-0025]     Width:  0.4684.
[INFO CTS-0026]     Height: 1.8088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4684 X 0.9044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[1\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(609765, 1530060), (614365, 1554420)].
[INFO CTS-0024]  Normalized sink region: [(44.8357, 112.504), (45.1739, 114.296)].
[INFO CTS-0025]     Width:  0.3382.
[INFO CTS-0026]     Height: 1.7912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3382 X 0.8956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[1\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(610225, 1380340), (617585, 1404940)].
[INFO CTS-0024]  Normalized sink region: [(44.8695, 101.496), (45.4107, 103.304)].
[INFO CTS-0025]     Width:  0.5412.
[INFO CTS-0026]     Height: 1.8088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5412 X 0.9044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[19\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(590905, 1486540), (612985, 1500020)].
[INFO CTS-0024]  Normalized sink region: [(43.4489, 109.304), (45.0724, 110.296)].
[INFO CTS-0025]     Width:  1.6235.
[INFO CTS-0026]     Height: 0.9912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.8118 X 0.9912
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[19\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(640585, 1434740), (655305, 1464780)].
[INFO CTS-0024]  Normalized sink region: [(47.1018, 105.496), (48.1842, 107.704)].
[INFO CTS-0025]     Width:  1.0824.
[INFO CTS-0026]     Height: 2.2088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0824 X 1.1044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[19\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(623105, 1581620), (635985, 1608820)].
[INFO CTS-0024]  Normalized sink region: [(45.8165, 116.296), (46.7636, 118.296)].
[INFO CTS-0025]     Width:  0.9471.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9471 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[19\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(614365, 1415820), (622185, 1448460)].
[INFO CTS-0024]  Normalized sink region: [(45.1739, 104.104), (45.7489, 106.504)].
[INFO CTS-0025]     Width:  0.5750.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[18\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(585845, 1799220), (604245, 1818380)].
[INFO CTS-0024]  Normalized sink region: [(43.0768, 132.296), (44.4298, 133.704)].
[INFO CTS-0025]     Width:  1.3529.
[INFO CTS-0026]     Height: 1.4088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.3529 X 0.7044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[18\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(638285, 1799220), (655765, 1815540)].
[INFO CTS-0024]  Normalized sink region: [(46.9327, 132.296), (48.218, 133.496)].
[INFO CTS-0025]     Width:  1.2853.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[18\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(628165, 1810100), (632765, 1837300)].
[INFO CTS-0024]  Normalized sink region: [(46.1886, 133.096), (46.5268, 135.096)].
[INFO CTS-0025]     Width:  0.3382.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3382 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[18\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(595965, 1763980), (602795, 1788340)].
[INFO CTS-0024]  Normalized sink region: [(43.821, 129.704), (44.3232, 131.496)].
[INFO CTS-0025]     Width:  0.5022.
[INFO CTS-0026]     Height: 1.7912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5022 X 0.8956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[17\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(593205, 1878220), (600565, 1905420)].
[INFO CTS-0024]  Normalized sink region: [(43.618, 138.104), (44.1592, 140.104)].
[INFO CTS-0025]     Width:  0.5412.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5412 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[17\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(632305, 1684980), (653465, 1698700)].
[INFO CTS-0024]  Normalized sink region: [(46.493, 123.896), (48.0489, 124.904)].
[INFO CTS-0025]     Width:  1.5559.
[INFO CTS-0026]     Height: 1.0088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7779 X 1.0088
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[17\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(649785, 1897140), (657075, 1924340)].
[INFO CTS-0024]  Normalized sink region: [(47.7783, 139.496), (48.3143, 141.496)].
[INFO CTS-0025]     Width:  0.5360.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5360 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[17\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(583545, 1676940), (591825, 1706740)].
[INFO CTS-0024]  Normalized sink region: [(42.9077, 123.304), (43.5165, 125.496)].
[INFO CTS-0025]     Width:  0.6088.
[INFO CTS-0026]     Height: 2.1912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6088 X 1.0956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[16\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(563305, 1788340), (568365, 1815540)].
[INFO CTS-0024]  Normalized sink region: [(41.4195, 131.496), (41.7915, 133.496)].
[INFO CTS-0025]     Width:  0.3721.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3721 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[16\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(624945, 1630580), (635985, 1657780)].
[INFO CTS-0024]  Normalized sink region: [(45.9518, 119.896), (46.7636, 121.896)].
[INFO CTS-0025]     Width:  0.8118.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8118 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[16\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(609765, 1810100), (617975, 1831860)].
[INFO CTS-0024]  Normalized sink region: [(44.8357, 133.096), (45.4393, 134.696)].
[INFO CTS-0025]     Width:  0.6037.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6037 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[16\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(580785, 1655180), (587225, 1676940)].
[INFO CTS-0024]  Normalized sink region: [(42.7048, 121.704), (43.1783, 123.304)].
[INFO CTS-0025]     Width:  0.4735.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4735 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[15\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(691645, 1823820), (697165, 1842740)].
[INFO CTS-0024]  Normalized sink region: [(50.8562, 134.104), (51.2621, 135.496)].
[INFO CTS-0025]     Width:  0.4059.
[INFO CTS-0026]     Height: 1.3912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4059 X 0.6956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[15\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(745005, 1785740), (767015, 1818380)].
[INFO CTS-0024]  Normalized sink region: [(54.7798, 131.304), (56.3982, 133.704)].
[INFO CTS-0025]     Width:  1.6184.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.6184 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[15\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(688885, 1851020), (699005, 1875380)].
[INFO CTS-0024]  Normalized sink region: [(50.6533, 136.104), (51.3974, 137.896)].
[INFO CTS-0025]     Width:  0.7441.
[INFO CTS-0026]     Height: 1.7912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7441 X 0.8956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[15\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(737185, 1701300), (742705, 1728500)].
[INFO CTS-0024]  Normalized sink region: [(54.2048, 125.096), (54.6107, 127.096)].
[INFO CTS-0025]     Width:  0.4059.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4059 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[14\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(666345, 1494580), (683365, 1510900)].
[INFO CTS-0024]  Normalized sink region: [(48.996, 109.896), (50.2474, 111.096)].
[INFO CTS-0025]     Width:  1.2515.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.6257 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[14\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(655765, 1412980), (669565, 1443020)].
[INFO CTS-0024]  Normalized sink region: [(48.218, 103.896), (49.2327, 106.104)].
[INFO CTS-0025]     Width:  1.0147.
[INFO CTS-0026]     Height: 2.2088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 1.1044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[14\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(641965, 1587060), (670485, 1600780)].
[INFO CTS-0024]  Normalized sink region: [(47.2033, 116.696), (49.3004, 117.704)].
[INFO CTS-0025]     Width:  2.0971.
[INFO CTS-0026]     Height: 1.0088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 1.0485 X 1.0088
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[14\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(669565, 1355980), (669565, 1380340)].
[INFO CTS-0024]  Normalized sink region: [(49.2327, 99.7044), (49.2327, 101.496)].
[INFO CTS-0025]     Width:  0.0000.
[INFO CTS-0026]     Height: 1.7912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.0000 X 0.8956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[13\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(691185, 1508300), (693945, 1535500)].
[INFO CTS-0024]  Normalized sink region: [(50.8224, 110.904), (51.0254, 112.904)].
[INFO CTS-0025]     Width:  0.2029.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2029 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[13\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(672785, 1472820), (690265, 1489140)].
[INFO CTS-0024]  Normalized sink region: [(49.4695, 108.296), (50.7548, 109.496)].
[INFO CTS-0025]     Width:  1.2853.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[13\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(680145, 1543540), (691645, 1570740)].
[INFO CTS-0024]  Normalized sink region: [(50.0107, 113.496), (50.8562, 115.496)].
[INFO CTS-0025]     Width:  0.8456.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8456 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[13\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(641045, 1472820), (649785, 1508300)].
[INFO CTS-0024]  Normalized sink region: [(47.1357, 108.296), (47.7783, 110.904)].
[INFO CTS-0025]     Width:  0.6426.
[INFO CTS-0026]     Height: 2.6088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 1.3044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[12\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(585845, 1540940), (596425, 1562700)].
[INFO CTS-0024]  Normalized sink region: [(43.0768, 113.304), (43.8548, 114.904)].
[INFO CTS-0025]     Width:  0.7779.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7779 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[12\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(628165, 1415820), (650705, 1434740)].
[INFO CTS-0024]  Normalized sink region: [(46.1886, 104.104), (47.846, 105.496)].
[INFO CTS-0025]     Width:  1.6574.
[INFO CTS-0026]     Height: 1.3912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.8287 X 1.3912
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[12\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(626325, 1532660), (631845, 1559860)].
[INFO CTS-0024]  Normalized sink region: [(46.0533, 112.696), (46.4592, 114.696)].
[INFO CTS-0025]     Width:  0.4059.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4059 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[12\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(636445, 1361420), (649785, 1380340)].
[INFO CTS-0024]  Normalized sink region: [(46.7974, 100.104), (47.7783, 101.496)].
[INFO CTS-0025]     Width:  0.9809.
[INFO CTS-0026]     Height: 1.3912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9809 X 0.6956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[11\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(717405, 1502860), (725225, 1527220)].
[INFO CTS-0024]  Normalized sink region: [(52.7504, 110.504), (53.3254, 112.296)].
[INFO CTS-0025]     Width:  0.5750.
[INFO CTS-0026]     Height: 1.7912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 0.8956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[11\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(696245, 1407540), (698545, 1437580)].
[INFO CTS-0024]  Normalized sink region: [(51.1945, 103.496), (51.3636, 105.704)].
[INFO CTS-0025]     Width:  0.1691.
[INFO CTS-0026]     Height: 2.2088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.1691 X 1.1044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[11\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(722925, 1532660), (724765, 1557260)].
[INFO CTS-0024]  Normalized sink region: [(53.1562, 112.696), (53.2915, 114.504)].
[INFO CTS-0025]     Width:  0.1353.
[INFO CTS-0026]     Height: 1.8088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.1353 X 0.9044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[11\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(732585, 1410380), (739945, 1440180)].
[INFO CTS-0024]  Normalized sink region: [(53.8665, 103.704), (54.4077, 105.896)].
[INFO CTS-0025]     Width:  0.5412.
[INFO CTS-0026]     Height: 2.1912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5412 X 1.0956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[10\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(604705, 1788340), (631385, 1804660)].
[INFO CTS-0024]  Normalized sink region: [(44.4636, 131.496), (46.4254, 132.696)].
[INFO CTS-0025]     Width:  1.9618.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.9809 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[10\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(655765, 1695860), (673245, 1731340)].
[INFO CTS-0024]  Normalized sink region: [(48.218, 124.696), (49.5033, 127.304)].
[INFO CTS-0025]     Width:  1.2853.
[INFO CTS-0026]     Height: 2.6088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2853 X 1.3044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[10\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(669565, 1796620), (684745, 1815540)].
[INFO CTS-0024]  Normalized sink region: [(49.2327, 132.104), (50.3489, 133.496)].
[INFO CTS-0025]     Width:  1.1162.
[INFO CTS-0026]     Height: 1.3912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1162 X 0.6956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[10\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(641965, 1731340), (655305, 1758540)].
[INFO CTS-0024]  Normalized sink region: [(47.2033, 127.304), (48.1842, 129.304)].
[INFO CTS-0025]     Width:  0.9809.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9809 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[0\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(733045, 1600780), (740405, 1622540)].
[INFO CTS-0024]  Normalized sink region: [(53.9004, 117.704), (54.4415, 119.304)].
[INFO CTS-0025]     Width:  0.5412.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5412 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[0\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(717405, 1388620), (732585, 1418420)].
[INFO CTS-0024]  Normalized sink region: [(52.7504, 102.104), (53.8665, 104.296)].
[INFO CTS-0025]     Width:  1.1162.
[INFO CTS-0026]     Height: 2.1912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1162 X 1.0956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[0\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(712805, 1592500), (724765, 1614260)].
[INFO CTS-0024]  Normalized sink region: [(52.4121, 117.096), (53.2915, 118.696)].
[INFO CTS-0025]     Width:  0.8794.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8794 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_1.WORD\[0\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(746385, 1355980), (756045, 1385780)].
[INFO CTS-0024]  Normalized sink region: [(54.8812, 99.7044), (55.5915, 101.896)].
[INFO CTS-0025]     Width:  0.7103.
[INFO CTS-0026]     Height: 2.1912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 1.0956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[9\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1004905, 382220), (1015945, 417460)].
[INFO CTS-0024]  Normalized sink region: [(73.8901, 28.1044), (74.7018, 30.6956)].
[INFO CTS-0025]     Width:  0.8118.
[INFO CTS-0026]     Height: 2.5912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8118 X 1.2956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[9\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(980525, 420300), (994785, 439220)].
[INFO CTS-0024]  Normalized sink region: [(72.0974, 30.9044), (73.146, 32.2956)].
[INFO CTS-0025]     Width:  1.0485.
[INFO CTS-0026]     Height: 1.3912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0485 X 0.6956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[9\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1018705, 368500), (1036185, 398540)].
[INFO CTS-0024]  Normalized sink region: [(74.9048, 27.0956), (76.1901, 29.3044)].
[INFO CTS-0025]     Width:  1.2853.
[INFO CTS-0026]     Height: 2.2088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2853 X 1.1044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[9\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1021925, 403980), (1031585, 431180)].
[INFO CTS-0024]  Normalized sink region: [(75.1415, 29.7044), (75.8518, 31.7044)].
[INFO CTS-0025]     Width:  0.7103.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[8\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1111165, 355020), (1118985, 379380)].
[INFO CTS-0024]  Normalized sink region: [(81.7033, 26.1044), (82.2783, 27.8956)].
[INFO CTS-0025]     Width:  0.5750.
[INFO CTS-0026]     Height: 1.7912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 0.8956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[8\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1067005, 376780), (1070685, 403980)].
[INFO CTS-0024]  Normalized sink region: [(78.4562, 27.7044), (78.7268, 29.7044)].
[INFO CTS-0025]     Width:  0.2706.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2706 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[8\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1083565, 357620), (1098745, 376780)].
[INFO CTS-0024]  Normalized sink region: [(79.6739, 26.2956), (80.7901, 27.7044)].
[INFO CTS-0025]     Width:  1.1162.
[INFO CTS-0026]     Height: 1.4088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1162 X 0.7044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[8\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1101045, 382220), (1118985, 406580)].
[INFO CTS-0024]  Normalized sink region: [(80.9592, 28.1044), (82.2783, 29.8956)].
[INFO CTS-0025]     Width:  1.3191.
[INFO CTS-0026]     Height: 1.7912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.3191 X 0.8956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[7\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1097365, 412020), (1105185, 436620)].
[INFO CTS-0024]  Normalized sink region: [(80.6886, 30.2956), (81.2636, 32.1044)].
[INFO CTS-0025]     Width:  0.5750.
[INFO CTS-0026]     Height: 1.8088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 0.9044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[7\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1115305, 403980), (1138765, 414860)].
[INFO CTS-0024]  Normalized sink region: [(82.0077, 29.7044), (83.7327, 30.5044)].
[INFO CTS-0025]     Width:  1.7250.
[INFO CTS-0026]     Height: 0.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.8625 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[7\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1087245, 387660), (1097365, 420300)].
[INFO CTS-0024]  Normalized sink region: [(79.9445, 28.5044), (80.6886, 30.9044)].
[INFO CTS-0025]     Width:  0.7441.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7441 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[7\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1115305, 420300), (1120825, 450100)].
[INFO CTS-0024]  Normalized sink region: [(82.0077, 30.9044), (82.4136, 33.0956)].
[INFO CTS-0025]     Width:  0.4059.
[INFO CTS-0026]     Height: 2.1912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4059 X 1.0956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[6\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1304365, 292340), (1317705, 322380)].
[INFO CTS-0024]  Normalized sink region: [(95.9092, 21.4956), (96.8901, 23.7044)].
[INFO CTS-0025]     Width:  0.9809.
[INFO CTS-0026]     Height: 2.2088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9809 X 1.1044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[6\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1262965, 319540), (1270785, 349580)].
[INFO CTS-0024]  Normalized sink region: [(92.8651, 23.4956), (93.4401, 25.7044)].
[INFO CTS-0025]     Width:  0.5750.
[INFO CTS-0026]     Height: 2.2088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.1044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[6\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1318165, 308660), (1339785, 341300)].
[INFO CTS-0024]  Normalized sink region: [(96.9239, 22.6956), (98.5136, 25.0956)].
[INFO CTS-0025]     Width:  1.5897.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.5897 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[6\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1249165, 246220), (1269795, 278860)].
[INFO CTS-0024]  Normalized sink region: [(91.8504, 18.1044), (93.3673, 20.5044)].
[INFO CTS-0025]     Width:  1.5169.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.5169 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[63\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1091385, 1426700), (1105185, 1453900)].
[INFO CTS-0024]  Normalized sink region: [(80.2489, 104.904), (81.2636, 106.904)].
[INFO CTS-0025]     Width:  1.0147.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[63\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1083565, 1391220), (1092305, 1412980)].
[INFO CTS-0024]  Normalized sink region: [(79.6739, 102.296), (80.3165, 103.896)].
[INFO CTS-0025]     Width:  0.6426.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[63\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1092765, 1456500), (1100125, 1489140)].
[INFO CTS-0024]  Normalized sink region: [(80.3504, 107.096), (80.8915, 109.496)].
[INFO CTS-0025]     Width:  0.5412.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5412 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[63\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1077585, 1423860), (1085865, 1448460)].
[INFO CTS-0024]  Normalized sink region: [(79.2342, 104.696), (79.843, 106.504)].
[INFO CTS-0025]     Width:  0.6088.
[INFO CTS-0026]     Height: 1.8088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6088 X 0.9044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[62\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1101505, 1282420), (1107485, 1312460)].
[INFO CTS-0024]  Normalized sink region: [(80.993, 94.2956), (81.4327, 96.5044)].
[INFO CTS-0025]     Width:  0.4397.
[INFO CTS-0026]     Height: 2.2088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4397 X 1.1044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[62\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1111165, 1187340), (1125815, 1217140)].
[INFO CTS-0024]  Normalized sink region: [(81.7033, 87.3044), (82.7805, 89.4956)].
[INFO CTS-0025]     Width:  1.0772.
[INFO CTS-0026]     Height: 2.1912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0772 X 1.0956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[62\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1122665, 1228020), (1128185, 1255220)].
[INFO CTS-0024]  Normalized sink region: [(82.5489, 90.2956), (82.9548, 92.2956)].
[INFO CTS-0025]     Width:  0.4059.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4059 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[62\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1118525, 1162740), (1129565, 1187340)].
[INFO CTS-0024]  Normalized sink region: [(82.2445, 85.4956), (83.0562, 87.3044)].
[INFO CTS-0025]     Width:  0.8118.
[INFO CTS-0026]     Height: 1.8088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8118 X 0.9044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[61\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1096905, 1331380), (1125815, 1350540)].
[INFO CTS-0024]  Normalized sink region: [(80.6548, 97.8956), (82.7805, 99.3044)].
[INFO CTS-0025]     Width:  2.1257.
[INFO CTS-0026]     Height: 1.4088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 1.0629 X 1.4088
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[61\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1105645, 1228020), (1111165, 1255220)].
[INFO CTS-0024]  Normalized sink region: [(81.2974, 90.2956), (81.7033, 92.2956)].
[INFO CTS-0025]     Width:  0.4059.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4059 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[61\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1082185, 1336820), (1084025, 1366860)].
[INFO CTS-0024]  Normalized sink region: [(79.5724, 98.2956), (79.7077, 100.504)].
[INFO CTS-0025]     Width:  0.1353.
[INFO CTS-0026]     Height: 2.2088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.1353 X 1.1044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[61\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1072065, 1307020), (1091385, 1328780)].
[INFO CTS-0024]  Normalized sink region: [(78.8283, 96.1044), (80.2489, 97.7044)].
[INFO CTS-0025]     Width:  1.4206.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.4206 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[60\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1055965, 1429300), (1077585, 1459340)].
[INFO CTS-0024]  Normalized sink region: [(77.6445, 105.096), (79.2342, 107.304)].
[INFO CTS-0025]     Width:  1.5897.
[INFO CTS-0026]     Height: 2.2088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.5897 X 1.1044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[60\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1065625, 1394060), (1069765, 1418420)].
[INFO CTS-0024]  Normalized sink region: [(78.3548, 102.504), (78.6592, 104.296)].
[INFO CTS-0025]     Width:  0.3044.
[INFO CTS-0026]     Height: 1.7912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3044 X 0.8956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[60\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1069765, 1461940), (1084945, 1483700)].
[INFO CTS-0024]  Normalized sink region: [(78.6592, 107.496), (79.7754, 109.096)].
[INFO CTS-0025]     Width:  1.1162.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1162 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[60\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1046305, 1374900), (1059115, 1410380)].
[INFO CTS-0024]  Normalized sink region: [(76.9342, 101.096), (77.8761, 103.704)].
[INFO CTS-0025]     Width:  0.9419.
[INFO CTS-0026]     Height: 2.6088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9419 X 1.3044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[5\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1235365, 297780), (1247785, 324980)].
[INFO CTS-0024]  Normalized sink region: [(90.8357, 21.8956), (91.7489, 23.8956)].
[INFO CTS-0025]     Width:  0.9132.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9132 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[5\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1276765, 319540), (1298385, 338700)].
[INFO CTS-0024]  Normalized sink region: [(93.8798, 23.4956), (95.4695, 24.9044)].
[INFO CTS-0025]     Width:  1.5897.
[INFO CTS-0026]     Height: 1.4088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7949 X 1.4088
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[5\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1249165, 289740), (1260665, 311500)].
[INFO CTS-0024]  Normalized sink region: [(91.8504, 21.3044), (92.696, 22.9044)].
[INFO CTS-0025]     Width:  0.8456.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8456 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[5\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1239045, 257100), (1249165, 286900)].
[INFO CTS-0024]  Normalized sink region: [(91.1062, 18.9044), (91.8504, 21.0956)].
[INFO CTS-0025]     Width:  0.7441.
[INFO CTS-0026]     Height: 2.1912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7441 X 1.0956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[59\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1141985, 1154700), (1150265, 1181900)].
[INFO CTS-0024]  Normalized sink region: [(83.9695, 84.9044), (84.5783, 86.9044)].
[INFO CTS-0025]     Width:  0.6088.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6088 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[59\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1137385, 1276980), (1142445, 1312460)].
[INFO CTS-0024]  Normalized sink region: [(83.6312, 93.8956), (84.0033, 96.5044)].
[INFO CTS-0025]     Width:  0.3721.
[INFO CTS-0026]     Height: 2.6088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3721 X 1.3044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[59\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1152565, 1287860), (1164525, 1309620)].
[INFO CTS-0024]  Normalized sink region: [(84.7474, 94.6956), (85.6268, 96.2956)].
[INFO CTS-0025]     Width:  0.8794.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8794 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[59\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1147505, 1222580), (1155325, 1252620)].
[INFO CTS-0024]  Normalized sink region: [(84.3754, 89.8956), (84.9504, 92.1044)].
[INFO CTS-0025]     Width:  0.5750.
[INFO CTS-0026]     Height: 2.2088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.1044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[58\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1042165, 1336820), (1049985, 1369460)].
[INFO CTS-0024]  Normalized sink region: [(76.6298, 98.2956), (77.2048, 100.696)].
[INFO CTS-0025]     Width:  0.5750.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[58\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1066085, 1228020), (1069305, 1258060)].
[INFO CTS-0024]  Normalized sink region: [(78.3886, 90.2956), (78.6254, 92.5044)].
[INFO CTS-0025]     Width:  0.2368.
[INFO CTS-0026]     Height: 2.2088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2368 X 1.1044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[58\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1060105, 1366860), (1084415, 1391220)].
[INFO CTS-0024]  Normalized sink region: [(77.9489, 100.504), (79.7364, 102.296)].
[INFO CTS-0025]     Width:  1.7875.
[INFO CTS-0026]     Height: 1.7912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.7875 X 0.8956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[58\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1063785, 1331380), (1071145, 1358580)].
[INFO CTS-0024]  Normalized sink region: [(78.2195, 97.8956), (78.7607, 99.8956)].
[INFO CTS-0025]     Width:  0.5412.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5412 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[57\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1054585, 1260660), (1072525, 1279820)].
[INFO CTS-0024]  Normalized sink region: [(77.543, 92.6956), (78.8621, 94.1044)].
[INFO CTS-0025]     Width:  1.3191.
[INFO CTS-0026]     Height: 1.4088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.3191 X 0.7044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[57\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1034805, 1287860), (1055965, 1315060)].
[INFO CTS-0024]  Normalized sink region: [(76.0886, 94.6956), (77.6445, 96.6956)].
[INFO CTS-0025]     Width:  1.5559.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.5559 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[57\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1052285, 1304180), (1063785, 1331380)].
[INFO CTS-0024]  Normalized sink region: [(77.3739, 95.8956), (78.2195, 97.8956)].
[INFO CTS-0025]     Width:  0.8456.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8456 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[57\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1067925, 1282420), (1073445, 1309620)].
[INFO CTS-0024]  Normalized sink region: [(78.5239, 94.2956), (78.9298, 96.2956)].
[INFO CTS-0025]     Width:  0.4059.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4059 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[56\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1193965, 858100), (1203625, 893580)].
[INFO CTS-0024]  Normalized sink region: [(87.7915, 63.0956), (88.5018, 65.7044)].
[INFO CTS-0025]     Width:  0.7103.
[INFO CTS-0026]     Height: 2.6088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 1.3044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[56\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1207765, 749300), (1215585, 776500)].
[INFO CTS-0024]  Normalized sink region: [(88.8062, 55.0956), (89.3812, 57.0956)].
[INFO CTS-0025]     Width:  0.5750.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[56\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1193965, 822860), (1201785, 855500)].
[INFO CTS-0024]  Normalized sink region: [(87.7915, 60.5044), (88.3665, 62.9044)].
[INFO CTS-0025]     Width:  0.5750.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[56\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1207765, 822860), (1216045, 858100)].
[INFO CTS-0024]  Normalized sink region: [(88.8062, 60.5044), (89.4151, 63.0956)].
[INFO CTS-0025]     Width:  0.6088.
[INFO CTS-0026]     Height: 2.5912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6088 X 1.2956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[55\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1248245, 714060), (1251925, 746700)].
[INFO CTS-0024]  Normalized sink region: [(91.7827, 52.5044), (92.0533, 54.9044)].
[INFO CTS-0025]     Width:  0.2706.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2706 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[55\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1294245, 730380), (1303905, 760180)].
[INFO CTS-0024]  Normalized sink region: [(95.1651, 53.7044), (95.8754, 55.8956)].
[INFO CTS-0025]     Width:  0.7103.
[INFO CTS-0026]     Height: 2.1912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 1.0956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[55\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1318165, 749300), (1337485, 779340)].
[INFO CTS-0024]  Normalized sink region: [(96.9239, 55.0956), (98.3445, 57.3044)].
[INFO CTS-0025]     Width:  1.4206.
[INFO CTS-0026]     Height: 2.2088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.4206 X 1.1044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[55\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1241345, 749300), (1249165, 776500)].
[INFO CTS-0024]  Normalized sink region: [(91.2754, 55.0956), (91.8504, 57.0956)].
[INFO CTS-0025]     Width:  0.5750.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[54\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1177865, 1154700), (1180165, 1181900)].
[INFO CTS-0024]  Normalized sink region: [(86.6077, 84.9044), (86.7768, 86.9044)].
[INFO CTS-0025]     Width:  0.1691.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.1691 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[54\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1069305, 1173620), (1078045, 1198220)].
[INFO CTS-0024]  Normalized sink region: [(78.6254, 86.2956), (79.268, 88.1044)].
[INFO CTS-0025]     Width:  0.6426.
[INFO CTS-0026]     Height: 1.8088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 0.9044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[54\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1083565, 1165580), (1091845, 1200820)].
[INFO CTS-0024]  Normalized sink region: [(79.6739, 85.7044), (80.2827, 88.2956)].
[INFO CTS-0025]     Width:  0.6088.
[INFO CTS-0026]     Height: 2.5912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6088 X 1.2956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[54\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1221565, 757580), (1233065, 784780)].
[INFO CTS-0024]  Normalized sink region: [(89.821, 55.7044), (90.6665, 57.7044)].
[INFO CTS-0025]     Width:  0.8456.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8456 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[53\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1304365, 675980), (1317705, 705780)].
[INFO CTS-0024]  Normalized sink region: [(95.9092, 49.7044), (96.8901, 51.8956)].
[INFO CTS-0025]     Width:  0.9809.
[INFO CTS-0026]     Height: 2.1912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9809 X 1.0956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[53\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1294705, 711220), (1312185, 727540)].
[INFO CTS-0024]  Normalized sink region: [(95.1989, 52.2956), (96.4842, 53.4956)].
[INFO CTS-0025]     Width:  1.2853.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[53\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1323225, 714060), (1331965, 746700)].
[INFO CTS-0024]  Normalized sink region: [(97.296, 52.5044), (97.9386, 54.9044)].
[INFO CTS-0025]     Width:  0.6426.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[53\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1262965, 678580), (1274465, 708620)].
[INFO CTS-0024]  Normalized sink region: [(92.8651, 49.8956), (93.7107, 52.1044)].
[INFO CTS-0025]     Width:  0.8456.
[INFO CTS-0026]     Height: 2.2088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8456 X 1.1044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[52\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1261585, 855500), (1276765, 885300)].
[INFO CTS-0024]  Normalized sink region: [(92.7636, 62.9044), (93.8798, 65.0956)].
[INFO CTS-0025]     Width:  1.1162.
[INFO CTS-0026]     Height: 2.1912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1162 X 1.0956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[52\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1244565, 858100), (1249165, 888140)].
[INFO CTS-0024]  Normalized sink region: [(91.5121, 63.0956), (91.8504, 65.3044)].
[INFO CTS-0025]     Width:  0.3382.
[INFO CTS-0026]     Height: 2.2088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3382 X 1.1044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[52\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1259285, 781940), (1262965, 806540)].
[INFO CTS-0024]  Normalized sink region: [(92.5945, 57.4956), (92.8651, 59.3044)].
[INFO CTS-0025]     Width:  0.2706.
[INFO CTS-0026]     Height: 1.8088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2706 X 0.9044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[52\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1243185, 784780), (1252385, 811980)].
[INFO CTS-0024]  Normalized sink region: [(91.4107, 57.7044), (92.0871, 59.7044)].
[INFO CTS-0025]     Width:  0.6765.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[51\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1186605, 1146420), (1203165, 1176460)].
[INFO CTS-0024]  Normalized sink region: [(87.2504, 84.2956), (88.468, 86.5044)].
[INFO CTS-0025]     Width:  1.2176.
[INFO CTS-0026]     Height: 2.2088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2176 X 1.1044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[51\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1182465, 1102900), (1194425, 1124660)].
[INFO CTS-0024]  Normalized sink region: [(86.946, 81.0956), (87.8254, 82.6956)].
[INFO CTS-0025]     Width:  0.8794.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8794 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[51\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1182925, 1206260), (1191205, 1238900)].
[INFO CTS-0024]  Normalized sink region: [(86.9798, 88.6956), (87.5886, 91.0956)].
[INFO CTS-0025]     Width:  0.6088.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6088 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[51\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1173725, 1127500), (1193965, 1140980)].
[INFO CTS-0024]  Normalized sink region: [(86.3033, 82.9044), (87.7915, 83.8956)].
[INFO CTS-0025]     Width:  1.4882.
[INFO CTS-0026]     Height: 0.9912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7441 X 0.9912
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[50\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1304365, 730380), (1318165, 763020)].
[INFO CTS-0024]  Normalized sink region: [(95.9092, 53.7044), (96.9239, 56.1044)].
[INFO CTS-0025]     Width:  1.0147.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[50\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1280905, 678580), (1291945, 714060)].
[INFO CTS-0024]  Normalized sink region: [(94.1842, 49.8956), (94.996, 52.5044)].
[INFO CTS-0025]     Width:  0.8118.
[INFO CTS-0026]     Height: 2.6088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8118 X 1.3044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[50\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1318165, 675980), (1333345, 708620)].
[INFO CTS-0024]  Normalized sink region: [(96.9239, 49.7044), (98.0401, 52.1044)].
[INFO CTS-0025]     Width:  1.1162.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1162 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[50\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1276305, 735820), (1280445, 763020)].
[INFO CTS-0024]  Normalized sink region: [(93.846, 54.1044), (94.1504, 56.1044)].
[INFO CTS-0025]     Width:  0.3044.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3044 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[4\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1221565, 300620), (1232145, 324980)].
[INFO CTS-0024]  Normalized sink region: [(89.821, 22.1044), (90.5989, 23.8956)].
[INFO CTS-0025]     Width:  0.7779.
[INFO CTS-0026]     Height: 1.7912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7779 X 0.8956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[4\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1212365, 316940), (1222485, 349580)].
[INFO CTS-0024]  Normalized sink region: [(89.1445, 23.3044), (89.8886, 25.7044)].
[INFO CTS-0025]     Width:  0.7441.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7441 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[4\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1219725, 267980), (1229385, 297780)].
[INFO CTS-0024]  Normalized sink region: [(89.6857, 19.7044), (90.396, 21.8956)].
[INFO CTS-0025]     Width:  0.7103.
[INFO CTS-0026]     Height: 2.1912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 1.0956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[4\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1219725, 237940), (1229845, 262540)].
[INFO CTS-0024]  Normalized sink region: [(89.6857, 17.4956), (90.4298, 19.3044)].
[INFO CTS-0025]     Width:  0.7441.
[INFO CTS-0026]     Height: 1.8088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7441 X 0.9044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[49\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1218345, 673140), (1222945, 697740)].
[INFO CTS-0024]  Normalized sink region: [(89.5842, 49.4956), (89.9224, 51.3044)].
[INFO CTS-0025]     Width:  0.3382.
[INFO CTS-0026]     Height: 1.8088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3382 X 0.9044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[49\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1239045, 670540), (1252845, 689460)].
[INFO CTS-0024]  Normalized sink region: [(91.1062, 49.3044), (92.121, 50.6956)].
[INFO CTS-0025]     Width:  1.0147.
[INFO CTS-0026]     Height: 1.3912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 0.6956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[49\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1232145, 648780), (1249165, 667700)].
[INFO CTS-0024]  Normalized sink region: [(90.5989, 47.7044), (91.8504, 49.0956)].
[INFO CTS-0025]     Width:  1.2515.
[INFO CTS-0026]     Height: 1.3912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2515 X 0.6956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[49\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1215585, 643340), (1225245, 665100)].
[INFO CTS-0024]  Normalized sink region: [(89.3812, 47.3044), (90.0915, 48.9044)].
[INFO CTS-0025]     Width:  0.7103.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[48\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1207765, 700340), (1215585, 730380)].
[INFO CTS-0024]  Normalized sink region: [(88.8062, 51.4956), (89.3812, 53.7044)].
[INFO CTS-0025]     Width:  0.5750.
[INFO CTS-0026]     Height: 2.2088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.1044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[48\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1226625, 700340), (1236745, 727540)].
[INFO CTS-0024]  Normalized sink region: [(90.193, 51.4956), (90.9371, 53.4956)].
[INFO CTS-0025]     Width:  0.7441.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7441 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[48\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1243185, 692300), (1259285, 711220)].
[INFO CTS-0024]  Normalized sink region: [(91.4107, 50.9044), (92.5945, 52.2956)].
[INFO CTS-0025]     Width:  1.1838.
[INFO CTS-0026]     Height: 1.3912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1838 X 0.6956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[48\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1220185, 730380), (1239045, 746700)].
[INFO CTS-0024]  Normalized sink region: [(89.7195, 53.7044), (91.1062, 54.9044)].
[INFO CTS-0025]     Width:  1.3868.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.6934 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[47\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1286885, 621580), (1290565, 648780)].
[INFO CTS-0024]  Normalized sink region: [(94.6239, 45.7044), (94.8945, 47.7044)].
[INFO CTS-0025]     Width:  0.2706.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2706 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[47\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1255145, 621580), (1274005, 635060)].
[INFO CTS-0024]  Normalized sink region: [(92.2901, 45.7044), (93.6768, 46.6956)].
[INFO CTS-0025]     Width:  1.3868.
[INFO CTS-0026]     Height: 0.9912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.6934 X 0.9912
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[47\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1317245, 629620), (1325525, 654220)].
[INFO CTS-0024]  Normalized sink region: [(96.8562, 46.2956), (97.4651, 48.1044)].
[INFO CTS-0025]     Width:  0.6088.
[INFO CTS-0026]     Height: 1.8088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6088 X 0.9044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[47\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1253305, 643340), (1261585, 673140)].
[INFO CTS-0024]  Normalized sink region: [(92.1548, 47.3044), (92.7636, 49.4956)].
[INFO CTS-0025]     Width:  0.6088.
[INFO CTS-0026]     Height: 2.1912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6088 X 1.0956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[46\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1297005, 637900), (1304365, 659660)].
[INFO CTS-0024]  Normalized sink region: [(95.368, 46.9044), (95.9092, 48.5044)].
[INFO CTS-0025]     Width:  0.5412.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5412 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[46\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1290565, 665100), (1298385, 697740)].
[INFO CTS-0024]  Normalized sink region: [(94.8945, 48.9044), (95.4695, 51.3044)].
[INFO CTS-0025]     Width:  0.5750.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[46\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1304365, 656820), (1330125, 673140)].
[INFO CTS-0024]  Normalized sink region: [(95.9092, 48.2956), (97.8033, 49.4956)].
[INFO CTS-0025]     Width:  1.8941.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.9471 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[46\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1271245, 640500), (1280445, 667700)].
[INFO CTS-0024]  Normalized sink region: [(93.4739, 47.0956), (94.1504, 49.0956)].
[INFO CTS-0025]     Width:  0.6765.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[45\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1302525, 602420), (1312185, 624180)].
[INFO CTS-0024]  Normalized sink region: [(95.7739, 44.2956), (96.4842, 45.8956)].
[INFO CTS-0025]     Width:  0.7103.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[45\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1229385, 569780), (1239045, 596980)].
[INFO CTS-0024]  Normalized sink region: [(90.396, 41.8956), (91.1062, 43.8956)].
[INFO CTS-0025]     Width:  0.7103.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[45\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1235365, 618740), (1243185, 645940)].
[INFO CTS-0024]  Normalized sink region: [(90.8357, 45.4956), (91.4107, 47.4956)].
[INFO CTS-0025]     Width:  0.5750.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[45\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1216965, 607860), (1225245, 637900)].
[INFO CTS-0024]  Normalized sink region: [(89.4827, 44.6956), (90.0915, 46.9044)].
[INFO CTS-0025]     Width:  0.6088.
[INFO CTS-0026]     Height: 2.2088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6088 X 1.1044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[44\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1257905, 594380), (1266645, 618740)].
[INFO CTS-0024]  Normalized sink region: [(92.493, 43.7044), (93.1357, 45.4956)].
[INFO CTS-0025]     Width:  0.6426.
[INFO CTS-0026]     Height: 1.7912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 0.8956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[44\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1285045, 578060), (1299765, 602420)].
[INFO CTS-0024]  Normalized sink region: [(94.4886, 42.5044), (95.571, 44.2956)].
[INFO CTS-0025]     Width:  1.0824.
[INFO CTS-0026]     Height: 1.7912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0824 X 0.8956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[44\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1304365, 578060), (1318165, 599820)].
[INFO CTS-0024]  Normalized sink region: [(95.9092, 42.5044), (96.9239, 44.1044)].
[INFO CTS-0025]     Width:  1.0147.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[44\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1275845, 586100), (1278605, 621580)].
[INFO CTS-0024]  Normalized sink region: [(93.8121, 43.0956), (94.0151, 45.7044)].
[INFO CTS-0025]     Width:  0.2029.
[INFO CTS-0026]     Height: 2.6088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2029 X 1.3044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[43\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1249165, 529100), (1257905, 558900)].
[INFO CTS-0024]  Normalized sink region: [(91.8504, 38.9044), (92.493, 41.0956)].
[INFO CTS-0025]     Width:  0.6426.
[INFO CTS-0026]     Height: 2.1912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 1.0956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[43\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1221565, 545420), (1244565, 561740)].
[INFO CTS-0024]  Normalized sink region: [(89.821, 40.1044), (91.5121, 41.3044)].
[INFO CTS-0025]     Width:  1.6912.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.8456 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[43\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1246865, 561740), (1269335, 583500)].
[INFO CTS-0024]  Normalized sink region: [(91.6812, 41.3044), (93.3335, 42.9044)].
[INFO CTS-0025]     Width:  1.6522.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.8261 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[43\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1239505, 586100), (1250545, 616140)].
[INFO CTS-0024]  Normalized sink region: [(91.1401, 43.0956), (91.9518, 45.3044)].
[INFO CTS-0025]     Width:  0.8118.
[INFO CTS-0026]     Height: 2.2088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8118 X 1.1044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[42\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1259285, 746700), (1270785, 773900)].
[INFO CTS-0024]  Normalized sink region: [(92.5945, 54.9044), (93.4401, 56.9044)].
[INFO CTS-0025]     Width:  0.8456.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8456 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[42\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1292865, 765620), (1318165, 781940)].
[INFO CTS-0024]  Normalized sink region: [(95.0636, 56.2956), (96.9239, 57.4956)].
[INFO CTS-0025]     Width:  1.8603.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.9301 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[42\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1269405, 773900), (1280905, 801100)].
[INFO CTS-0024]  Normalized sink region: [(93.3386, 56.9044), (94.1842, 58.9044)].
[INFO CTS-0025]     Width:  0.8456.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8456 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[42\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1266645, 716660), (1284585, 735820)].
[INFO CTS-0024]  Normalized sink region: [(93.1357, 52.6956), (94.4548, 54.1044)].
[INFO CTS-0025]     Width:  1.3191.
[INFO CTS-0026]     Height: 1.4088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.3191 X 0.7044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[41\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1221565, 1007820), (1234905, 1035020)].
[INFO CTS-0024]  Normalized sink region: [(89.821, 74.1044), (90.8018, 76.1044)].
[INFO CTS-0025]     Width:  0.9809.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9809 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[41\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1225705, 928820), (1248245, 942540)].
[INFO CTS-0024]  Normalized sink region: [(90.1254, 68.2956), (91.7827, 69.3044)].
[INFO CTS-0025]     Width:  1.6574.
[INFO CTS-0026]     Height: 1.0088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.8287 X 1.0088
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[41\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1180165, 912500), (1201785, 931660)].
[INFO CTS-0024]  Normalized sink region: [(86.7768, 67.0956), (88.3665, 68.5044)].
[INFO CTS-0025]     Width:  1.5897.
[INFO CTS-0026]     Height: 1.4088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7949 X 1.4088
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[41\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1247785, 980620), (1249165, 1007820)].
[INFO CTS-0024]  Normalized sink region: [(91.7489, 72.1044), (91.8504, 74.1044)].
[INFO CTS-0025]     Width:  0.1015.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.1015 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[40\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1249165, 469260), (1254225, 491020)].
[INFO CTS-0024]  Normalized sink region: [(91.8504, 34.5044), (92.2224, 36.1044)].
[INFO CTS-0025]     Width:  0.3721.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3721 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[40\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1221565, 387660), (1229385, 420300)].
[INFO CTS-0024]  Normalized sink region: [(89.821, 28.5044), (90.396, 30.9044)].
[INFO CTS-0025]     Width:  0.5750.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[40\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1220645, 368500), (1239505, 384820)].
[INFO CTS-0024]  Normalized sink region: [(89.7533, 27.0956), (91.1401, 28.2956)].
[INFO CTS-0025]     Width:  1.3868.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.6934 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[40\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1249165, 436620), (1262505, 463820)].
[INFO CTS-0024]  Normalized sink region: [(91.8504, 32.1044), (92.8312, 34.1044)].
[INFO CTS-0025]     Width:  0.9809.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9809 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[3\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1302065, 376780), (1319545, 395700)].
[INFO CTS-0024]  Normalized sink region: [(95.7401, 27.7044), (97.0254, 29.0956)].
[INFO CTS-0025]     Width:  1.2853.
[INFO CTS-0026]     Height: 1.3912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2853 X 0.6956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[3\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1290565, 363060), (1308045, 376780)].
[INFO CTS-0024]  Normalized sink region: [(94.8945, 26.6956), (96.1798, 27.7044)].
[INFO CTS-0025]     Width:  1.2853.
[INFO CTS-0026]     Height: 1.0088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 1.0088
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[3\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1321845, 346740), (1329665, 373940)].
[INFO CTS-0024]  Normalized sink region: [(97.1945, 25.4956), (97.7695, 27.4956)].
[INFO CTS-0025]     Width:  0.5750.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[3\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1276765, 537140), (1284585, 564340)].
[INFO CTS-0024]  Normalized sink region: [(93.8798, 39.4956), (94.4548, 41.4956)].
[INFO CTS-0025]     Width:  0.5750.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[39\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1014565, 295180), (1028365, 308660)].
[INFO CTS-0024]  Normalized sink region: [(74.6004, 21.7044), (75.6151, 22.6956)].
[INFO CTS-0025]     Width:  1.0147.
[INFO CTS-0026]     Height: 0.9912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.5074 X 0.9912
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[39\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1049525, 319540), (1057345, 346740)].
[INFO CTS-0024]  Normalized sink region: [(77.171, 23.4956), (77.746, 25.4956)].
[INFO CTS-0025]     Width:  0.5750.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[39\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(986965, 308660), (1014565, 322380)].
[INFO CTS-0024]  Normalized sink region: [(72.571, 22.6956), (74.6004, 23.7044)].
[INFO CTS-0025]     Width:  2.0294.
[INFO CTS-0026]     Height: 1.0088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 1.0088
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[39\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1000765, 273420), (1014565, 295180)].
[INFO CTS-0024]  Normalized sink region: [(73.5857, 20.1044), (74.6004, 21.7044)].
[INFO CTS-0025]     Width:  1.0147.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[38\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1028365, 436620), (1043545, 469260)].
[INFO CTS-0024]  Normalized sink region: [(75.6151, 32.1044), (76.7312, 34.5044)].
[INFO CTS-0025]     Width:  1.1162.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1162 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[38\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1038485, 390260), (1055965, 403980)].
[INFO CTS-0024]  Normalized sink region: [(76.3592, 28.6956), (77.6445, 29.7044)].
[INFO CTS-0025]     Width:  1.2853.
[INFO CTS-0026]     Height: 1.0088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 1.0088
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[38\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1036645, 365900), (1053665, 382220)].
[INFO CTS-0024]  Normalized sink region: [(76.2239, 26.9044), (77.4754, 28.1044)].
[INFO CTS-0025]     Width:  1.2515.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.6257 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[38\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1014565, 439220), (1031975, 463820)].
[INFO CTS-0024]  Normalized sink region: [(74.6004, 32.2956), (75.8805, 34.1044)].
[INFO CTS-0025]     Width:  1.2801.
[INFO CTS-0026]     Height: 1.8088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2801 X 0.9044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[37\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1097365, 314100), (1123125, 327820)].
[INFO CTS-0024]  Normalized sink region: [(80.6886, 23.0956), (82.5827, 24.1044)].
[INFO CTS-0025]     Width:  1.8941.
[INFO CTS-0026]     Height: 1.0088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.9471 X 1.0088
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[37\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1097365, 333260), (1113465, 355020)].
[INFO CTS-0024]  Normalized sink region: [(80.6886, 24.5044), (81.8724, 26.1044)].
[INFO CTS-0025]     Width:  1.1838.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1838 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[37\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1087705, 270580), (1097365, 295180)].
[INFO CTS-0024]  Normalized sink region: [(79.9783, 19.8956), (80.6886, 21.7044)].
[INFO CTS-0025]     Width:  0.7103.
[INFO CTS-0026]     Height: 1.8088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 0.9044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[37\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1097365, 246220), (1121745, 257100)].
[INFO CTS-0024]  Normalized sink region: [(80.6886, 18.1044), (82.4812, 18.9044)].
[INFO CTS-0025]     Width:  1.7926.
[INFO CTS-0026]     Height: 0.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.8963 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[36\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1028365, 316940), (1036185, 349580)].
[INFO CTS-0024]  Normalized sink region: [(75.6151, 23.3044), (76.1901, 25.7044)].
[INFO CTS-0025]     Width:  0.5750.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[36\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(976845, 324980), (1000765, 338700)].
[INFO CTS-0024]  Normalized sink region: [(71.8268, 23.8956), (73.5857, 24.9044)].
[INFO CTS-0025]     Width:  1.7588.
[INFO CTS-0026]     Height: 1.0088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.8794 X 1.0088
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[36\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(986965, 281460), (994785, 303220)].
[INFO CTS-0024]  Normalized sink region: [(72.571, 20.6956), (73.146, 22.2956)].
[INFO CTS-0025]     Width:  0.5750.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[36\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1028365, 240780), (1041705, 270580)].
[INFO CTS-0024]  Normalized sink region: [(75.6151, 17.7044), (76.596, 19.8956)].
[INFO CTS-0025]     Width:  0.9809.
[INFO CTS-0026]     Height: 2.1912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9809 X 1.0956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[35\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1151645, 300620), (1166365, 316940)].
[INFO CTS-0024]  Normalized sink region: [(84.6798, 22.1044), (85.7621, 23.3044)].
[INFO CTS-0025]     Width:  1.0824.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0824 X 0.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[35\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1138765, 324980), (1151185, 355020)].
[INFO CTS-0024]  Normalized sink region: [(83.7327, 23.8956), (84.646, 26.1044)].
[INFO CTS-0025]     Width:  0.9132.
[INFO CTS-0026]     Height: 2.2088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9132 X 1.1044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[35\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1124965, 270580), (1138765, 292340)].
[INFO CTS-0024]  Normalized sink region: [(82.718, 19.8956), (83.7327, 21.4956)].
[INFO CTS-0025]     Width:  1.0147.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[35\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1123585, 235340), (1140145, 262540)].
[INFO CTS-0024]  Normalized sink region: [(82.6165, 17.3044), (83.8342, 19.3044)].
[INFO CTS-0025]     Width:  1.2176.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2176 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[34\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1153025, 368500), (1166365, 395700)].
[INFO CTS-0024]  Normalized sink region: [(84.7812, 27.0956), (85.7621, 29.0956)].
[INFO CTS-0025]     Width:  0.9809.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9809 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[34\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1164065, 352180), (1187985, 363060)].
[INFO CTS-0024]  Normalized sink region: [(85.593, 25.8956), (87.3518, 26.6956)].
[INFO CTS-0025]     Width:  1.7588.
[INFO CTS-0026]     Height: 0.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.8794 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[34\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1138765, 360460), (1151645, 387660)].
[INFO CTS-0024]  Normalized sink region: [(83.7327, 26.5044), (84.6798, 28.5044)].
[INFO CTS-0025]     Width:  0.9471.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9471 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[34\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1123585, 330420), (1135085, 352180)].
[INFO CTS-0024]  Normalized sink region: [(82.6165, 24.2956), (83.4621, 25.8956)].
[INFO CTS-0025]     Width:  0.8456.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8456 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[33\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1041705, 295180), (1063785, 314100)].
[INFO CTS-0024]  Normalized sink region: [(76.596, 21.7044), (78.2195, 23.0956)].
[INFO CTS-0025]     Width:  1.6235.
[INFO CTS-0026]     Height: 1.3912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.8118 X 1.3912
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[33\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1013645, 319540), (1019165, 341300)].
[INFO CTS-0024]  Normalized sink region: [(74.5327, 23.4956), (74.9386, 25.0956)].
[INFO CTS-0025]     Width:  0.4059.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4059 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[33\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1028365, 273420), (1046305, 292340)].
[INFO CTS-0024]  Normalized sink region: [(75.6151, 20.1044), (76.9342, 21.4956)].
[INFO CTS-0025]     Width:  1.3191.
[INFO CTS-0026]     Height: 1.3912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.3191 X 0.6956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[33\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1000765, 240780), (1014955, 262540)].
[INFO CTS-0024]  Normalized sink region: [(73.5857, 17.7044), (74.629, 19.3044)].
[INFO CTS-0025]     Width:  1.0434.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0434 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[32\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1032045, 349580), (1049985, 365900)].
[INFO CTS-0024]  Normalized sink region: [(75.8857, 25.7044), (77.2048, 26.9044)].
[INFO CTS-0025]     Width:  1.3191.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.6596 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[32\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(986505, 390260), (1008585, 412020)].
[INFO CTS-0024]  Normalized sink region: [(72.5371, 28.6956), (74.1607, 30.2956)].
[INFO CTS-0025]     Width:  1.6235.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.8118 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[32\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1050905, 262540), (1063785, 292340)].
[INFO CTS-0024]  Normalized sink region: [(77.2724, 19.3044), (78.2195, 21.4956)].
[INFO CTS-0025]     Width:  0.9471.
[INFO CTS-0026]     Height: 2.1912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9471 X 1.0956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[32\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1014565, 235340), (1030665, 265140)].
[INFO CTS-0024]  Normalized sink region: [(74.6004, 17.3044), (75.7842, 19.4956)].
[INFO CTS-0025]     Width:  1.1838.
[INFO CTS-0026]     Height: 2.1912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1838 X 1.0956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[31\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1304365, 433780), (1312185, 466420)].
[INFO CTS-0024]  Normalized sink region: [(95.9092, 31.8956), (96.4842, 34.2956)].
[INFO CTS-0025]     Width:  0.5750.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[31\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1287805, 466420), (1302525, 488180)].
[INFO CTS-0024]  Normalized sink region: [(94.6915, 34.2956), (95.7739, 35.8956)].
[INFO CTS-0025]     Width:  1.0824.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0824 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[31\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1321845, 452940), (1334725, 480140)].
[INFO CTS-0024]  Normalized sink region: [(97.1945, 33.3044), (98.1415, 35.3044)].
[INFO CTS-0025]     Width:  0.9471.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9471 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[31\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1262965, 466420), (1286885, 488180)].
[INFO CTS-0024]  Normalized sink region: [(92.8651, 34.2956), (94.6239, 35.8956)].
[INFO CTS-0025]     Width:  1.7588.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.8794 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[30\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1290565, 395700), (1302525, 422900)].
[INFO CTS-0024]  Normalized sink region: [(94.8945, 29.0956), (95.7739, 31.0956)].
[INFO CTS-0025]     Width:  0.8794.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8794 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[30\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1253305, 406580), (1262965, 428340)].
[INFO CTS-0024]  Normalized sink region: [(92.1548, 29.8956), (92.8651, 31.4956)].
[INFO CTS-0025]     Width:  0.7103.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[30\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1279065, 371340), (1294175, 409420)].
[INFO CTS-0024]  Normalized sink region: [(94.0489, 27.3044), (95.1599, 30.1044)].
[INFO CTS-0025]     Width:  1.1110.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1110 X 1.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[30\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1262965, 379380), (1272165, 409420)].
[INFO CTS-0024]  Normalized sink region: [(92.8651, 27.8956), (93.5415, 30.1044)].
[INFO CTS-0025]     Width:  0.6765.
[INFO CTS-0026]     Height: 2.2088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 1.1044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[2\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1101505, 295180), (1132785, 311500)].
[INFO CTS-0024]  Normalized sink region: [(80.993, 21.7044), (83.293, 22.9044)].
[INFO CTS-0025]     Width:  2.3000.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 1.1500 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[2\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1083565, 322380), (1091385, 349580)].
[INFO CTS-0024]  Normalized sink region: [(79.6739, 23.7044), (80.2489, 25.7044)].
[INFO CTS-0025]     Width:  0.5750.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[2\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1108865, 265140), (1110705, 289740)].
[INFO CTS-0024]  Normalized sink region: [(81.5342, 19.4956), (81.6695, 21.3044)].
[INFO CTS-0025]     Width:  0.1353.
[INFO CTS-0026]     Height: 1.8088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.1353 X 0.9044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[2\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1067005, 254260), (1087245, 276020)].
[INFO CTS-0024]  Normalized sink region: [(78.4562, 18.6956), (79.9445, 20.2956)].
[INFO CTS-0025]     Width:  1.4882.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.4882 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[29\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1308505, 395700), (1312645, 425740)].
[INFO CTS-0024]  Normalized sink region: [(96.2136, 29.0956), (96.518, 31.3044)].
[INFO CTS-0025]     Width:  0.3044.
[INFO CTS-0026]     Height: 2.2088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3044 X 1.1044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[29\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1294705, 428340), (1303905, 458380)].
[INFO CTS-0024]  Normalized sink region: [(95.1989, 31.4956), (95.8754, 33.7044)].
[INFO CTS-0025]     Width:  0.6765.
[INFO CTS-0026]     Height: 2.2088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 1.1044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[29\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1325985, 412020), (1330125, 447500)].
[INFO CTS-0024]  Normalized sink region: [(97.4989, 30.2956), (97.8033, 32.9044)].
[INFO CTS-0025]     Width:  0.3044.
[INFO CTS-0026]     Height: 2.6088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3044 X 1.3044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[29\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1272165, 414860), (1279525, 439220)].
[INFO CTS-0024]  Normalized sink region: [(93.5415, 30.5044), (94.0827, 32.2956)].
[INFO CTS-0025]     Width:  0.5412.
[INFO CTS-0026]     Height: 1.7912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5412 X 0.8956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[28\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1259745, 360460), (1276305, 373940)].
[INFO CTS-0024]  Normalized sink region: [(92.6283, 26.5044), (93.846, 27.4956)].
[INFO CTS-0025]     Width:  1.2176.
[INFO CTS-0026]     Height: 0.9912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.6088 X 0.9912
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[28\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1249165, 327820), (1261585, 357620)].
[INFO CTS-0024]  Normalized sink region: [(91.8504, 24.1044), (92.7636, 26.2956)].
[INFO CTS-0025]     Width:  0.9132.
[INFO CTS-0026]     Height: 2.1912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9132 X 1.0956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[28\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1206845, 349580), (1231225, 365900)].
[INFO CTS-0024]  Normalized sink region: [(88.7386, 25.7044), (90.5312, 26.9044)].
[INFO CTS-0025]     Width:  1.7926.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.8963 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[28\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1245945, 368500), (1249165, 393100)].
[INFO CTS-0024]  Normalized sink region: [(91.6136, 27.0956), (91.8504, 28.9044)].
[INFO CTS-0025]     Width:  0.2368.
[INFO CTS-0026]     Height: 1.8088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2368 X 0.9044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[27\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1198105, 501900), (1209605, 531700)].
[INFO CTS-0024]  Normalized sink region: [(88.096, 36.9044), (88.9415, 39.0956)].
[INFO CTS-0025]     Width:  0.8456.
[INFO CTS-0026]     Height: 2.1912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8456 X 1.0956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[27\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1234905, 507340), (1239045, 539980)].
[INFO CTS-0024]  Normalized sink region: [(90.8018, 37.3044), (91.1062, 39.7044)].
[INFO CTS-0025]     Width:  0.3044.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3044 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[27\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1235365, 390260), (1246405, 422900)].
[INFO CTS-0024]  Normalized sink region: [(90.8357, 28.6956), (91.6474, 31.0956)].
[INFO CTS-0025]     Width:  0.8118.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8118 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[27\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1199025, 409420), (1211445, 439220)].
[INFO CTS-0024]  Normalized sink region: [(88.1636, 30.1044), (89.0768, 32.2956)].
[INFO CTS-0025]     Width:  0.9132.
[INFO CTS-0026]     Height: 2.1912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9132 X 1.0956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[26\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1307585, 324980), (1319015, 357620)].
[INFO CTS-0024]  Normalized sink region: [(96.146, 23.8956), (96.9864, 26.2956)].
[INFO CTS-0025]     Width:  0.8404.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8404 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[26\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1282285, 344140), (1298385, 368500)].
[INFO CTS-0024]  Normalized sink region: [(94.2857, 25.3044), (95.4695, 27.0956)].
[INFO CTS-0025]     Width:  1.1838.
[INFO CTS-0026]     Height: 1.7912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1838 X 0.8956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[26\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1267105, 276020), (1273545, 297780)].
[INFO CTS-0024]  Normalized sink region: [(93.1695, 20.2956), (93.643, 21.8956)].
[INFO CTS-0025]     Width:  0.4735.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4735 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[26\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1226625, 330420), (1236285, 355020)].
[INFO CTS-0024]  Normalized sink region: [(90.193, 24.2956), (90.9033, 26.1044)].
[INFO CTS-0025]     Width:  0.7103.
[INFO CTS-0026]     Height: 1.8088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 0.9044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[25\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1307125, 545420), (1319545, 575220)].
[INFO CTS-0024]  Normalized sink region: [(96.1121, 40.1044), (97.0254, 42.2956)].
[INFO CTS-0025]     Width:  0.9132.
[INFO CTS-0026]     Height: 2.1912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9132 X 1.0956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[25\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1290565, 548020), (1297465, 575220)].
[INFO CTS-0024]  Normalized sink region: [(94.8945, 40.2956), (95.4018, 42.2956)].
[INFO CTS-0025]     Width:  0.5074.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5074 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[25\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1318165, 520820), (1335645, 550860)].
[INFO CTS-0024]  Normalized sink region: [(96.9239, 38.2956), (98.2092, 40.5044)].
[INFO CTS-0025]     Width:  1.2853.
[INFO CTS-0026]     Height: 2.2088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2853 X 1.1044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[25\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1267565, 512780), (1283665, 537140)].
[INFO CTS-0024]  Normalized sink region: [(93.2033, 37.7044), (94.3871, 39.4956)].
[INFO CTS-0025]     Width:  1.1838.
[INFO CTS-0026]     Height: 1.7912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1838 X 0.8956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[24\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1304365, 469260), (1314485, 509940)].
[INFO CTS-0024]  Normalized sink region: [(95.9092, 34.5044), (96.6533, 37.4956)].
[INFO CTS-0025]     Width:  0.7441.
[INFO CTS-0026]     Height: 2.9912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7441 X 1.4956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[24\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1290565, 493620), (1298385, 523660)].
[INFO CTS-0024]  Normalized sink region: [(94.8945, 36.2956), (95.4695, 38.5044)].
[INFO CTS-0025]     Width:  0.5750.
[INFO CTS-0026]     Height: 2.2088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.1044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[24\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1321385, 488180), (1333735, 515380)].
[INFO CTS-0024]  Normalized sink region: [(97.1607, 35.8956), (98.0687, 37.8956)].
[INFO CTS-0025]     Width:  0.9081.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9081 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[24\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1268025, 488180), (1279985, 509940)].
[INFO CTS-0024]  Normalized sink region: [(93.2371, 35.8956), (94.1165, 37.4956)].
[INFO CTS-0025]     Width:  0.8794.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8794 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[23\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1132785, 474700), (1149345, 499060)].
[INFO CTS-0024]  Normalized sink region: [(83.293, 34.9044), (84.5107, 36.6956)].
[INFO CTS-0025]     Width:  1.2176.
[INFO CTS-0026]     Height: 1.7912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2176 X 0.8956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[23\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1115305, 474700), (1132785, 504500)].
[INFO CTS-0024]  Normalized sink region: [(82.0077, 34.9044), (83.293, 37.0956)].
[INFO CTS-0025]     Width:  1.2853.
[INFO CTS-0026]     Height: 2.1912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2853 X 1.0956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[23\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1107945, 452940), (1124965, 469260)].
[INFO CTS-0024]  Normalized sink region: [(81.4665, 33.3044), (82.718, 34.5044)].
[INFO CTS-0025]     Width:  1.2515.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.6257 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[23\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1138765, 455540), (1160385, 471860)].
[INFO CTS-0024]  Normalized sink region: [(83.7327, 33.4956), (85.3224, 34.6956)].
[INFO CTS-0025]     Width:  1.5897.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7949 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[22\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1207765, 474700), (1221565, 501900)].
[INFO CTS-0024]  Normalized sink region: [(88.8062, 34.9044), (89.821, 36.9044)].
[INFO CTS-0025]     Width:  1.0147.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[22\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1215585, 523660), (1229385, 548020)].
[INFO CTS-0024]  Normalized sink region: [(89.3812, 38.5044), (90.396, 40.2956)].
[INFO CTS-0025]     Width:  1.0147.
[INFO CTS-0026]     Height: 1.7912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 0.8956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[22\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1182465, 480140), (1201785, 496460)].
[INFO CTS-0024]  Normalized sink region: [(86.946, 35.3044), (88.3665, 36.5044)].
[INFO CTS-0025]     Width:  1.4206.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[22\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1219265, 491020), (1229845, 518220)].
[INFO CTS-0024]  Normalized sink region: [(89.6518, 36.1044), (90.4298, 38.1044)].
[INFO CTS-0025]     Width:  0.7779.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7779 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[21\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1166365, 444660), (1186535, 471860)].
[INFO CTS-0024]  Normalized sink region: [(85.7621, 32.6956), (87.2452, 34.6956)].
[INFO CTS-0025]     Width:  1.4831.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.4831 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[21\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1184305, 450100), (1200335, 477300)].
[INFO CTS-0024]  Normalized sink region: [(87.0812, 33.0956), (88.2599, 35.0956)].
[INFO CTS-0025]     Width:  1.1787.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1787 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[21\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1161765, 401140), (1167285, 436620)].
[INFO CTS-0024]  Normalized sink region: [(85.4239, 29.4956), (85.8298, 32.1044)].
[INFO CTS-0025]     Width:  0.4059.
[INFO CTS-0026]     Height: 2.6088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4059 X 1.3044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[21\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1180165, 428340), (1198105, 442060)].
[INFO CTS-0024]  Normalized sink region: [(86.7768, 31.4956), (88.096, 32.5044)].
[INFO CTS-0025]     Width:  1.3191.
[INFO CTS-0026]     Height: 1.0088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.6596 X 1.0088
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[20\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1073445, 439220), (1081265, 471860)].
[INFO CTS-0024]  Normalized sink region: [(78.9298, 32.2956), (79.5048, 34.6956)].
[INFO CTS-0025]     Width:  0.5750.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[20\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(991105, 450100), (1007665, 471860)].
[INFO CTS-0024]  Normalized sink region: [(72.8754, 33.0956), (74.093, 34.6956)].
[INFO CTS-0025]     Width:  1.2176.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2176 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[20\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1091385, 442060), (1097365, 477300)].
[INFO CTS-0024]  Normalized sink region: [(80.2489, 32.5044), (80.6886, 35.0956)].
[INFO CTS-0025]     Width:  0.4397.
[INFO CTS-0026]     Height: 2.5912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4397 X 1.2956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[20\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1000765, 420300), (1010425, 447500)].
[INFO CTS-0024]  Normalized sink region: [(73.5857, 30.9044), (74.296, 32.9044)].
[INFO CTS-0025]     Width:  0.7103.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[1\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1146585, 390260), (1152565, 414860)].
[INFO CTS-0024]  Normalized sink region: [(84.3077, 28.6956), (84.7474, 30.5044)].
[INFO CTS-0025]     Width:  0.4397.
[INFO CTS-0026]     Height: 1.8088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4397 X 0.9044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[1\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1120825, 368500), (1139615, 393100)].
[INFO CTS-0024]  Normalized sink region: [(82.4136, 27.0956), (83.7952, 28.9044)].
[INFO CTS-0025]     Width:  1.3816.
[INFO CTS-0026]     Height: 1.8088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.3816 X 0.9044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[1\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1160385, 273420), (1174185, 295180)].
[INFO CTS-0024]  Normalized sink region: [(85.3224, 20.1044), (86.3371, 21.7044)].
[INFO CTS-0025]     Width:  1.0147.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[1\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1163145, 246220), (1174185, 270580)].
[INFO CTS-0024]  Normalized sink region: [(85.5254, 18.1044), (86.3371, 19.8956)].
[INFO CTS-0025]     Width:  0.8118.
[INFO CTS-0026]     Height: 1.7912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8118 X 0.8956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[19\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1152565, 474700), (1174185, 491020)].
[INFO CTS-0024]  Normalized sink region: [(84.7474, 34.9044), (86.3371, 36.1044)].
[INFO CTS-0025]     Width:  1.5897.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7949 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[19\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1134625, 436620), (1152565, 452940)].
[INFO CTS-0024]  Normalized sink region: [(83.4283, 32.1044), (84.7474, 33.3044)].
[INFO CTS-0025]     Width:  1.3191.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.6596 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[19\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1097365, 469260), (1112015, 493620)].
[INFO CTS-0024]  Normalized sink region: [(80.6886, 34.5044), (81.7658, 36.2956)].
[INFO CTS-0025]     Width:  1.0772.
[INFO CTS-0026]     Height: 1.7912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0772 X 0.8956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[19\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1136005, 420300), (1156245, 433780)].
[INFO CTS-0024]  Normalized sink region: [(83.5298, 30.9044), (85.018, 31.8956)].
[INFO CTS-0025]     Width:  1.4882.
[INFO CTS-0026]     Height: 0.9912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7441 X 0.9912
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[18\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1249165, 496460), (1256985, 523660)].
[INFO CTS-0024]  Normalized sink region: [(91.8504, 36.5044), (92.4254, 38.5044)].
[INFO CTS-0025]     Width:  0.5750.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[18\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1262965, 444660), (1284585, 460980)].
[INFO CTS-0024]  Normalized sink region: [(92.8651, 32.6956), (94.4548, 33.8956)].
[INFO CTS-0025]     Width:  1.5897.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7949 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[18\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1290565, 515380), (1312185, 539980)].
[INFO CTS-0024]  Normalized sink region: [(94.8945, 37.8956), (96.4842, 39.7044)].
[INFO CTS-0025]     Width:  1.5897.
[INFO CTS-0026]     Height: 1.8088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.5897 X 0.9044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[18\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1262965, 548020), (1276765, 578060)].
[INFO CTS-0024]  Normalized sink region: [(92.8651, 40.2956), (93.8798, 42.5044)].
[INFO CTS-0025]     Width:  1.0147.
[INFO CTS-0026]     Height: 2.2088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 1.1044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[17\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1220645, 425740), (1228005, 458380)].
[INFO CTS-0024]  Normalized sink region: [(89.7533, 31.3044), (90.2945, 33.7044)].
[INFO CTS-0025]     Width:  0.5412.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5412 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[17\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1235365, 428340), (1251855, 455540)].
[INFO CTS-0024]  Normalized sink region: [(90.8357, 31.4956), (92.0482, 33.4956)].
[INFO CTS-0025]     Width:  1.2125.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2125 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[17\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1204085, 444660), (1207765, 474700)].
[INFO CTS-0024]  Normalized sink region: [(88.5357, 32.6956), (88.8062, 34.9044)].
[INFO CTS-0025]     Width:  0.2706.
[INFO CTS-0026]     Height: 2.2088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2706 X 1.1044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[17\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1225705, 460980), (1234445, 485580)].
[INFO CTS-0024]  Normalized sink region: [(90.1254, 33.8956), (90.768, 35.7044)].
[INFO CTS-0025]     Width:  0.6426.
[INFO CTS-0026]     Height: 1.8088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 0.9044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[16\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1028365, 474700), (1044005, 493620)].
[INFO CTS-0024]  Normalized sink region: [(75.6151, 34.9044), (76.7651, 36.2956)].
[INFO CTS-0025]     Width:  1.1500.
[INFO CTS-0026]     Height: 1.3912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1500 X 0.6956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[16\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1049985, 458380), (1057345, 488180)].
[INFO CTS-0024]  Normalized sink region: [(77.2048, 33.7044), (77.746, 35.8956)].
[INFO CTS-0025]     Width:  0.5412.
[INFO CTS-0026]     Height: 2.1912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5412 X 1.0956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[16\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1069765, 474700), (1091845, 491020)].
[INFO CTS-0024]  Normalized sink region: [(78.6592, 34.9044), (80.2827, 36.1044)].
[INFO CTS-0025]     Width:  1.6235.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.8118 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[16\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1008125, 466420), (1022385, 493620)].
[INFO CTS-0024]  Normalized sink region: [(74.1268, 34.2956), (75.1754, 36.2956)].
[INFO CTS-0025]     Width:  1.0485.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0485 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[15\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1000765, 341300), (1017785, 363060)].
[INFO CTS-0024]  Normalized sink region: [(73.5857, 25.0956), (74.8371, 26.6956)].
[INFO CTS-0025]     Width:  1.2515.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2515 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[15\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(975465, 341300), (988345, 360460)].
[INFO CTS-0024]  Normalized sink region: [(71.7254, 25.0956), (72.6724, 26.5044)].
[INFO CTS-0025]     Width:  0.9471.
[INFO CTS-0026]     Height: 1.4088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9471 X 0.7044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[15\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(973165, 365900), (986965, 398540)].
[INFO CTS-0024]  Normalized sink region: [(71.5562, 26.9044), (72.571, 29.3044)].
[INFO CTS-0025]     Width:  1.0147.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[15\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(999385, 360460), (1009045, 379380)].
[INFO CTS-0024]  Normalized sink region: [(73.4842, 26.5044), (74.1945, 27.8956)].
[INFO CTS-0025]     Width:  0.7103.
[INFO CTS-0026]     Height: 1.3912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 0.6956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[14\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1180165, 295180), (1198565, 311500)].
[INFO CTS-0024]  Normalized sink region: [(86.7768, 21.7044), (88.1298, 22.9044)].
[INFO CTS-0025]     Width:  1.3529.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[14\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1179245, 319540), (1184305, 346740)].
[INFO CTS-0024]  Normalized sink region: [(86.7092, 23.4956), (87.0812, 25.4956)].
[INFO CTS-0025]     Width:  0.3721.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3721 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[14\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1187525, 270580), (1201785, 292340)].
[INFO CTS-0024]  Normalized sink region: [(87.318, 19.8956), (88.3665, 21.4956)].
[INFO CTS-0025]     Width:  1.0485.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0485 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[14\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1180165, 243380), (1193505, 270580)].
[INFO CTS-0024]  Normalized sink region: [(86.7768, 17.8956), (87.7577, 19.8956)].
[INFO CTS-0025]     Width:  0.9809.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9809 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[13\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1131405, 295180), (1146585, 322380)].
[INFO CTS-0024]  Normalized sink region: [(83.1915, 21.7044), (84.3077, 23.7044)].
[INFO CTS-0025]     Width:  1.1162.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1162 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[13\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1156245, 324980), (1167745, 344140)].
[INFO CTS-0024]  Normalized sink region: [(85.018, 23.8956), (85.8636, 25.3044)].
[INFO CTS-0025]     Width:  0.8456.
[INFO CTS-0026]     Height: 1.4088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8456 X 0.7044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[13\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1145665, 276020), (1152565, 300620)].
[INFO CTS-0024]  Normalized sink region: [(84.2401, 20.2956), (84.7474, 22.1044)].
[INFO CTS-0025]     Width:  0.5074.
[INFO CTS-0026]     Height: 1.8088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5074 X 0.9044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[13\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1146585, 237940), (1155325, 265140)].
[INFO CTS-0024]  Normalized sink region: [(84.3077, 17.4956), (84.9504, 19.4956)].
[INFO CTS-0025]     Width:  0.6426.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[12\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1190285, 346740), (1193965, 373940)].
[INFO CTS-0024]  Normalized sink region: [(87.521, 25.4956), (87.7915, 27.4956)].
[INFO CTS-0025]     Width:  0.2706.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2706 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[12\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1201785, 376780), (1207765, 401140)].
[INFO CTS-0024]  Normalized sink region: [(88.3665, 27.7044), (88.8062, 29.4956)].
[INFO CTS-0025]     Width:  0.4397.
[INFO CTS-0026]     Height: 1.7912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4397 X 0.8956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[12\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1180165, 403980), (1193045, 422900)].
[INFO CTS-0024]  Normalized sink region: [(86.7768, 29.7044), (87.7239, 31.0956)].
[INFO CTS-0025]     Width:  0.9471.
[INFO CTS-0026]     Height: 1.3912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9471 X 0.6956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[12\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1175565, 376780), (1192585, 398540)].
[INFO CTS-0024]  Normalized sink region: [(86.4386, 27.7044), (87.6901, 29.3044)].
[INFO CTS-0025]     Width:  1.2515.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2515 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[11\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1050445, 436620), (1069305, 455540)].
[INFO CTS-0024]  Normalized sink region: [(77.2386, 32.1044), (78.6254, 33.4956)].
[INFO CTS-0025]     Width:  1.3868.
[INFO CTS-0026]     Height: 1.3912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.3868 X 0.6956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[11\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1060105, 425740), (1083105, 436620)].
[INFO CTS-0024]  Normalized sink region: [(77.9489, 31.3044), (79.6401, 32.1044)].
[INFO CTS-0025]     Width:  1.6912.
[INFO CTS-0026]     Height: 0.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.8456 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[11\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1055965, 406580), (1072065, 422900)].
[INFO CTS-0024]  Normalized sink region: [(77.6445, 29.8956), (78.8283, 31.0956)].
[INFO CTS-0025]     Width:  1.1838.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1838 X 0.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[11\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1036185, 414860), (1051365, 433780)].
[INFO CTS-0024]  Normalized sink region: [(76.1901, 30.5044), (77.3062, 31.8956)].
[INFO CTS-0025]     Width:  1.1162.
[INFO CTS-0026]     Height: 1.3912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1162 X 0.6956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[10\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1073905, 300620), (1096445, 316940)].
[INFO CTS-0024]  Normalized sink region: [(78.9636, 22.1044), (80.621, 23.3044)].
[INFO CTS-0025]     Width:  1.6574.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.8287 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[10\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1066085, 346740), (1072065, 368500)].
[INFO CTS-0024]  Normalized sink region: [(78.3886, 25.4956), (78.8283, 27.0956)].
[INFO CTS-0025]     Width:  0.4397.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4397 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[10\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1068385, 276020), (1098215, 297780)].
[INFO CTS-0024]  Normalized sink region: [(78.5577, 20.2956), (80.7511, 21.8956)].
[INFO CTS-0025]     Width:  2.1934.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 1.0967 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[10\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1063785, 316940), (1074365, 344140)].
[INFO CTS-0024]  Normalized sink region: [(78.2195, 23.3044), (78.9974, 25.3044)].
[INFO CTS-0025]     Width:  0.7779.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7779 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[0\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1276765, 306060), (1302065, 319540)].
[INFO CTS-0024]  Normalized sink region: [(93.8798, 22.5044), (95.7401, 23.4956)].
[INFO CTS-0025]     Width:  1.8603.
[INFO CTS-0026]     Height: 0.9912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.9301 X 0.9912
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[0\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1193965, 316940), (1205005, 346740)].
[INFO CTS-0024]  Normalized sink region: [(87.7915, 23.3044), (88.6033, 25.4956)].
[INFO CTS-0025]     Width:  0.8118.
[INFO CTS-0026]     Height: 2.1912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8118 X 1.0956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[0\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1290565, 273420), (1294705, 303220)].
[INFO CTS-0024]  Normalized sink region: [(94.8945, 20.1044), (95.1989, 22.2956)].
[INFO CTS-0025]     Width:  0.3044.
[INFO CTS-0026]     Height: 2.1912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3044 X 1.0956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_2.WORD\[0\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1207305, 276020), (1211445, 308660)].
[INFO CTS-0024]  Normalized sink region: [(88.7724, 20.2956), (89.0768, 22.6956)].
[INFO CTS-0025]     Width:  0.3044.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3044 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[9\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1145205, 1777460), (1156635, 1804660)].
[INFO CTS-0024]  Normalized sink region: [(84.2062, 130.696), (85.0467, 132.696)].
[INFO CTS-0025]     Width:  0.8404.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8404 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[9\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1124965, 1758540), (1135085, 1782900)].
[INFO CTS-0024]  Normalized sink region: [(82.718, 129.304), (83.4621, 131.096)].
[INFO CTS-0025]     Width:  0.7441.
[INFO CTS-0026]     Height: 1.7912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7441 X 0.8956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[9\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1105185, 1799220), (1111165, 1820980)].
[INFO CTS-0024]  Normalized sink region: [(81.2636, 132.296), (81.7033, 133.896)].
[INFO CTS-0025]     Width:  0.4397.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4397 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[9\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1107945, 1766580), (1111165, 1793780)].
[INFO CTS-0024]  Normalized sink region: [(81.4665, 129.896), (81.7033, 131.896)].
[INFO CTS-0025]     Width:  0.2368.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2368 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[8\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1083565, 1597940), (1101505, 1619700)].
[INFO CTS-0024]  Normalized sink region: [(79.6739, 117.496), (80.993, 119.096)].
[INFO CTS-0025]     Width:  1.3191.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.3191 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[8\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1097365, 1554420), (1105185, 1589900)].
[INFO CTS-0024]  Normalized sink region: [(80.6886, 114.296), (81.2636, 116.904)].
[INFO CTS-0025]     Width:  0.5750.
[INFO CTS-0026]     Height: 2.6088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.3044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[8\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1077585, 1559860), (1083565, 1581620)].
[INFO CTS-0024]  Normalized sink region: [(79.2342, 114.696), (79.6739, 116.296)].
[INFO CTS-0025]     Width:  0.4397.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4397 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[8\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1069765, 1581620), (1091385, 1603380)].
[INFO CTS-0024]  Normalized sink region: [(78.6592, 116.296), (80.2489, 117.896)].
[INFO CTS-0025]     Width:  1.5897.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.5897 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[7\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1203165, 1589900), (1215585, 1619700)].
[INFO CTS-0024]  Normalized sink region: [(88.468, 116.904), (89.3812, 119.096)].
[INFO CTS-0025]     Width:  0.9132.
[INFO CTS-0026]     Height: 2.1912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9132 X 1.0956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[7\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1187985, 1606220), (1197645, 1636020)].
[INFO CTS-0024]  Normalized sink region: [(87.3518, 118.104), (88.0621, 120.296)].
[INFO CTS-0025]     Width:  0.7103.
[INFO CTS-0026]     Height: 2.1912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 1.0956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[7\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1177405, 1565300), (1180165, 1592500)].
[INFO CTS-0024]  Normalized sink region: [(86.5739, 115.096), (86.7768, 117.096)].
[INFO CTS-0025]     Width:  0.2029.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2029 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[7\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1186605, 1579020), (1201785, 1600780)].
[INFO CTS-0024]  Normalized sink region: [(87.2504, 116.104), (88.3665, 117.704)].
[INFO CTS-0025]     Width:  1.1162.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1162 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[6\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1207765, 1559860), (1220185, 1587060)].
[INFO CTS-0024]  Normalized sink region: [(88.8062, 114.696), (89.7195, 116.696)].
[INFO CTS-0025]     Width:  0.9132.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9132 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[6\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1235365, 1516340), (1243185, 1551820)].
[INFO CTS-0024]  Normalized sink region: [(90.8357, 111.496), (91.4107, 114.104)].
[INFO CTS-0025]     Width:  0.5750.
[INFO CTS-0026]     Height: 2.6088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.3044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[6\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1229385, 1554420), (1263815, 1573580)].
[INFO CTS-0024]  Normalized sink region: [(90.396, 114.296), (92.9276, 115.704)].
[INFO CTS-0025]     Width:  2.5316.
[INFO CTS-0026]     Height: 1.4088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 1.2658 X 1.4088
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[6\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1226625, 1497420), (1233985, 1530060)].
[INFO CTS-0024]  Normalized sink region: [(90.193, 110.104), (90.7342, 112.504)].
[INFO CTS-0025]     Width:  0.5412.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5412 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[63\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1166365, 2092980), (1180165, 2123020)].
[INFO CTS-0024]  Normalized sink region: [(85.7621, 153.896), (86.7768, 156.104)].
[INFO CTS-0025]     Width:  1.0147.
[INFO CTS-0026]     Height: 2.2088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 1.1044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[63\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1175105, 1995060), (1180165, 2019660)].
[INFO CTS-0024]  Normalized sink region: [(86.4048, 146.696), (86.7768, 148.504)].
[INFO CTS-0025]     Width:  0.3721.
[INFO CTS-0026]     Height: 1.8088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3721 X 0.9044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[63\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1180165, 2095820), (1201785, 2128460)].
[INFO CTS-0024]  Normalized sink region: [(86.7768, 154.104), (88.3665, 156.504)].
[INFO CTS-0025]     Width:  1.5897.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.5897 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[63\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1166365, 2046860), (1179705, 2065780)].
[INFO CTS-0024]  Normalized sink region: [(85.7621, 150.504), (86.743, 151.896)].
[INFO CTS-0025]     Width:  0.9809.
[INFO CTS-0026]     Height: 1.3912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9809 X 0.6956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[62\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1193965, 2139340), (1209145, 2161100)].
[INFO CTS-0024]  Normalized sink region: [(87.7915, 157.304), (88.9077, 158.904)].
[INFO CTS-0025]     Width:  1.1162.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1162 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[62\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1193965, 1978740), (1211905, 1995060)].
[INFO CTS-0024]  Normalized sink region: [(87.7915, 145.496), (89.1107, 146.696)].
[INFO CTS-0025]     Width:  1.3191.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.6596 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[62\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1216965, 2128460), (1219265, 2158260)].
[INFO CTS-0024]  Normalized sink region: [(89.4827, 156.504), (89.6518, 158.696)].
[INFO CTS-0025]     Width:  0.1691.
[INFO CTS-0026]     Height: 2.1912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.1691 X 1.0956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[62\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1221565, 2008780), (1230305, 2044020)].
[INFO CTS-0024]  Normalized sink region: [(89.821, 147.704), (90.4636, 150.296)].
[INFO CTS-0025]     Width:  0.6426.
[INFO CTS-0026]     Height: 2.5912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 1.2956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[61\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1221105, 2046860), (1232145, 2071220)].
[INFO CTS-0024]  Normalized sink region: [(89.7871, 150.504), (90.5989, 152.296)].
[INFO CTS-0025]     Width:  0.8118.
[INFO CTS-0026]     Height: 1.7912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8118 X 0.8956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[61\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1228925, 1970700), (1235825, 2003340)].
[INFO CTS-0024]  Normalized sink region: [(90.3621, 144.904), (90.8695, 147.304)].
[INFO CTS-0025]     Width:  0.5074.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5074 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[61\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1216505, 2098420), (1221105, 2120180)].
[INFO CTS-0024]  Normalized sink region: [(89.4489, 154.296), (89.7871, 155.896)].
[INFO CTS-0025]     Width:  0.3382.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3382 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[61\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1221105, 1954380), (1240425, 1970700)].
[INFO CTS-0024]  Normalized sink region: [(89.7871, 143.704), (91.2077, 144.904)].
[INFO CTS-0025]     Width:  1.4206.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[60\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1115305, 2095820), (1124965, 2117580)].
[INFO CTS-0024]  Normalized sink region: [(82.0077, 154.104), (82.718, 155.704)].
[INFO CTS-0025]     Width:  0.7103.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[60\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1119905, 1973300), (1127725, 2003340)].
[INFO CTS-0024]  Normalized sink region: [(82.346, 145.096), (82.921, 147.304)].
[INFO CTS-0025]     Width:  0.5750.
[INFO CTS-0026]     Height: 2.2088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.1044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[60\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1105185, 2068620), (1126735, 2098420)].
[INFO CTS-0024]  Normalized sink region: [(81.2636, 152.104), (82.8482, 154.296)].
[INFO CTS-0025]     Width:  1.5846.
[INFO CTS-0026]     Height: 2.1912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.5846 X 1.0956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[60\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1102425, 1976140), (1111165, 2000500)].
[INFO CTS-0024]  Normalized sink region: [(81.0607, 145.304), (81.7033, 147.096)].
[INFO CTS-0025]     Width:  0.6426.
[INFO CTS-0026]     Height: 1.7912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 0.8956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[5\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1212365, 1666060), (1225635, 1693260)].
[INFO CTS-0024]  Normalized sink region: [(89.1445, 122.504), (90.1202, 124.504)].
[INFO CTS-0025]     Width:  0.9757.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9757 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[5\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1227085, 1704140), (1235365, 1736780)].
[INFO CTS-0024]  Normalized sink region: [(90.2268, 125.304), (90.8357, 127.704)].
[INFO CTS-0025]     Width:  0.6088.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6088 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[5\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1207765, 1625140), (1218805, 1660620)].
[INFO CTS-0024]  Normalized sink region: [(88.8062, 119.496), (89.618, 122.104)].
[INFO CTS-0025]     Width:  0.8118.
[INFO CTS-0026]     Height: 2.6088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8118 X 1.3044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[5\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1230765, 1649740), (1235365, 1676940)].
[INFO CTS-0024]  Normalized sink region: [(90.4974, 121.304), (90.8357, 123.304)].
[INFO CTS-0025]     Width:  0.3382.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3382 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[59\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1217425, 2074060), (1235365, 2092980)].
[INFO CTS-0024]  Normalized sink region: [(89.5165, 152.504), (90.8357, 153.896)].
[INFO CTS-0025]     Width:  1.3191.
[INFO CTS-0026]     Height: 1.3912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.3191 X 0.6956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[59\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1207765, 1997900), (1221105, 2022260)].
[INFO CTS-0024]  Normalized sink region: [(88.8062, 146.904), (89.7871, 148.696)].
[INFO CTS-0025]     Width:  0.9809.
[INFO CTS-0026]     Height: 1.7912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9809 X 0.8956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[59\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1179245, 2068620), (1191205, 2090380)].
[INFO CTS-0024]  Normalized sink region: [(86.7092, 152.104), (87.5886, 153.704)].
[INFO CTS-0025]     Width:  0.8794.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8794 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[59\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1207765, 2027700), (1216045, 2063180)].
[INFO CTS-0024]  Normalized sink region: [(88.8062, 149.096), (89.4151, 151.704)].
[INFO CTS-0025]     Width:  0.6088.
[INFO CTS-0026]     Height: 2.6088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6088 X 1.3044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[58\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1111165, 2027700), (1128115, 2057740)].
[INFO CTS-0024]  Normalized sink region: [(81.7033, 149.096), (82.9496, 151.304)].
[INFO CTS-0025]     Width:  1.2463.
[INFO CTS-0026]     Height: 2.2088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2463 X 1.1044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[58\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1134165, 2003340), (1142445, 2025100)].
[INFO CTS-0024]  Normalized sink region: [(83.3945, 147.304), (84.0033, 148.904)].
[INFO CTS-0025]     Width:  0.6088.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6088 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[58\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1135085, 2095820), (1138765, 2123020)].
[INFO CTS-0024]  Normalized sink region: [(83.4621, 154.104), (83.7327, 156.104)].
[INFO CTS-0025]     Width:  0.2706.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2706 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[58\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1087705, 1995060), (1101045, 2022260)].
[INFO CTS-0024]  Normalized sink region: [(79.9783, 146.696), (80.9592, 148.696)].
[INFO CTS-0025]     Width:  0.9809.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9809 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[57\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1156245, 2071220), (1166825, 2087540)].
[INFO CTS-0024]  Normalized sink region: [(85.018, 152.296), (85.796, 153.496)].
[INFO CTS-0025]     Width:  0.7779.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7779 X 0.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[57\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1149345, 1995060), (1160385, 2019660)].
[INFO CTS-0024]  Normalized sink region: [(84.5107, 146.696), (85.3224, 148.504)].
[INFO CTS-0025]     Width:  0.8118.
[INFO CTS-0026]     Height: 1.8088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8118 X 0.9044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[57\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1143365, 2092980), (1156245, 2123020)].
[INFO CTS-0024]  Normalized sink region: [(84.071, 153.896), (85.018, 156.104)].
[INFO CTS-0025]     Width:  0.9471.
[INFO CTS-0026]     Height: 2.2088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9471 X 1.1044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[57\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1148885, 2038580), (1160385, 2065780)].
[INFO CTS-0024]  Normalized sink region: [(84.4768, 149.896), (85.3224, 151.896)].
[INFO CTS-0025]     Width:  0.8456.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8456 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[56\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1201785, 2071220), (1210065, 2095820)].
[INFO CTS-0024]  Normalized sink region: [(88.3665, 152.296), (88.9754, 154.104)].
[INFO CTS-0025]     Width:  0.6088.
[INFO CTS-0026]     Height: 1.8088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6088 X 0.9044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[56\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1186605, 2000500), (1202705, 2022260)].
[INFO CTS-0024]  Normalized sink region: [(87.2504, 147.096), (88.4342, 148.696)].
[INFO CTS-0025]     Width:  1.1838.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1838 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[56\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1199945, 2101260), (1209145, 2131060)].
[INFO CTS-0024]  Normalized sink region: [(88.2312, 154.504), (88.9077, 156.696)].
[INFO CTS-0025]     Width:  0.6765.
[INFO CTS-0026]     Height: 2.1912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 1.0956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[56\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1193045, 2030540), (1201785, 2063180)].
[INFO CTS-0024]  Normalized sink region: [(87.7239, 149.304), (88.3665, 151.704)].
[INFO CTS-0025]     Width:  0.6426.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[55\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1258825, 2044020), (1270785, 2065780)].
[INFO CTS-0024]  Normalized sink region: [(92.5607, 150.296), (93.4401, 151.896)].
[INFO CTS-0025]     Width:  0.8794.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8794 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[55\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1311725, 1913460), (1331505, 1927180)].
[INFO CTS-0024]  Normalized sink region: [(96.4504, 140.696), (97.9048, 141.704)].
[INFO CTS-0025]     Width:  1.4544.
[INFO CTS-0026]     Height: 1.0088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7272 X 1.0088
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[55\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1304365, 2044020), (1312185, 2071220)].
[INFO CTS-0024]  Normalized sink region: [(95.9092, 150.296), (96.4842, 152.296)].
[INFO CTS-0025]     Width:  0.5750.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[55\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1290565, 1938060), (1298845, 1956980)].
[INFO CTS-0024]  Normalized sink region: [(94.8945, 142.504), (95.5033, 143.896)].
[INFO CTS-0025]     Width:  0.6088.
[INFO CTS-0026]     Height: 1.3912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6088 X 0.6956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[54\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1235365, 1772020), (1245485, 1802060)].
[INFO CTS-0024]  Normalized sink region: [(90.8357, 130.296), (91.5798, 132.504)].
[INFO CTS-0025]     Width:  0.7441.
[INFO CTS-0026]     Height: 2.2088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7441 X 1.1044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[54\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1198105, 1742220), (1209145, 1769420)].
[INFO CTS-0024]  Normalized sink region: [(88.096, 128.104), (88.9077, 130.104)].
[INFO CTS-0025]     Width:  0.8118.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8118 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[54\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1217425, 1761140), (1222025, 1782900)].
[INFO CTS-0024]  Normalized sink region: [(89.5165, 129.496), (89.8548, 131.096)].
[INFO CTS-0025]     Width:  0.3382.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3382 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[54\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1193965, 1777460), (1216045, 1793780)].
[INFO CTS-0024]  Normalized sink region: [(87.7915, 130.696), (89.4151, 131.896)].
[INFO CTS-0025]     Width:  1.6235.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.8118 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[53\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1239505, 1880820), (1263815, 1910860)].
[INFO CTS-0024]  Normalized sink region: [(91.1401, 138.296), (92.9276, 140.504)].
[INFO CTS-0025]     Width:  1.7875.
[INFO CTS-0026]     Height: 2.2088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.7875 X 1.1044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[53\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1243185, 1918900), (1249165, 1951540)].
[INFO CTS-0024]  Normalized sink region: [(91.4107, 141.096), (91.8504, 143.496)].
[INFO CTS-0025]     Width:  0.4397.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4397 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[53\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1256525, 1878220), (1265195, 1910860)].
[INFO CTS-0024]  Normalized sink region: [(92.3915, 138.104), (93.029, 140.504)].
[INFO CTS-0025]     Width:  0.6375.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6375 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[53\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1257445, 1916300), (1266115, 1943500)].
[INFO CTS-0024]  Normalized sink region: [(92.4592, 140.904), (93.0967, 142.904)].
[INFO CTS-0025]     Width:  0.6375.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6375 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[52\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1235365, 1804660), (1244105, 1831860)].
[INFO CTS-0024]  Normalized sink region: [(90.8357, 132.696), (91.4783, 134.696)].
[INFO CTS-0025]     Width:  0.6426.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[52\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1235365, 1859060), (1262505, 1875380)].
[INFO CTS-0024]  Normalized sink region: [(90.8357, 136.696), (92.8312, 137.896)].
[INFO CTS-0025]     Width:  1.9956.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.9978 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[52\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1249625, 1807500), (1269795, 1840140)].
[INFO CTS-0024]  Normalized sink region: [(91.8842, 132.904), (93.3673, 135.304)].
[INFO CTS-0025]     Width:  1.4831.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.4831 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[52\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1233065, 1837300), (1249165, 1856460)].
[INFO CTS-0024]  Normalized sink region: [(90.6665, 135.096), (91.8504, 136.504)].
[INFO CTS-0025]     Width:  1.1838.
[INFO CTS-0026]     Height: 1.4088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1838 X 0.7044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[51\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1262965, 1842740), (1283205, 1861900)].
[INFO CTS-0024]  Normalized sink region: [(92.8651, 135.496), (94.3533, 136.904)].
[INFO CTS-0025]     Width:  1.4882.
[INFO CTS-0026]     Height: 1.4088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7441 X 1.4088
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[51\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1289185, 1826420), (1309425, 1842740)].
[INFO CTS-0024]  Normalized sink region: [(94.793, 134.296), (96.2812, 135.496)].
[INFO CTS-0025]     Width:  1.4882.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7441 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[51\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1304365, 1845580), (1312185, 1875380)].
[INFO CTS-0024]  Normalized sink region: [(95.9092, 135.704), (96.4842, 137.896)].
[INFO CTS-0025]     Width:  0.5750.
[INFO CTS-0026]     Height: 2.1912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.0956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[51\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1289645, 1845580), (1294245, 1878220)].
[INFO CTS-0024]  Normalized sink region: [(94.8268, 135.704), (95.1651, 138.104)].
[INFO CTS-0025]     Width:  0.3382.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3382 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[50\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1170505, 1902580), (1186995, 1932620)].
[INFO CTS-0024]  Normalized sink region: [(86.0665, 139.896), (87.279, 142.104)].
[INFO CTS-0025]     Width:  1.2125.
[INFO CTS-0026]     Height: 2.2088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2125 X 1.1044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[50\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1193045, 1886260), (1195345, 1916300)].
[INFO CTS-0024]  Normalized sink region: [(87.7239, 138.696), (87.893, 140.904)].
[INFO CTS-0025]     Width:  0.1691.
[INFO CTS-0026]     Height: 2.2088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.1691 X 1.1044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[50\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1204085, 1946100), (1209145, 1970700)].
[INFO CTS-0024]  Normalized sink region: [(88.5357, 143.096), (88.9077, 144.904)].
[INFO CTS-0025]     Width:  0.3721.
[INFO CTS-0026]     Height: 1.8088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3721 X 0.9044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[50\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1184305, 1954380), (1195345, 1978740)].
[INFO CTS-0024]  Normalized sink region: [(87.0812, 143.704), (87.893, 145.496)].
[INFO CTS-0025]     Width:  0.8118.
[INFO CTS-0026]     Height: 1.7912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8118 X 0.8956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[4\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1152565, 1559860), (1168205, 1589900)].
[INFO CTS-0024]  Normalized sink region: [(84.7474, 114.696), (85.8974, 116.904)].
[INFO CTS-0025]     Width:  1.1500.
[INFO CTS-0026]     Height: 2.2088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1500 X 1.1044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[4\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1148425, 1497420), (1160385, 1521780)].
[INFO CTS-0024]  Normalized sink region: [(84.443, 110.104), (85.3224, 111.896)].
[INFO CTS-0025]     Width:  0.8794.
[INFO CTS-0026]     Height: 1.7912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8794 X 0.8956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[4\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1166365, 1532660), (1179705, 1557260)].
[INFO CTS-0024]  Normalized sink region: [(85.7621, 112.696), (86.743, 114.504)].
[INFO CTS-0025]     Width:  0.9809.
[INFO CTS-0026]     Height: 1.8088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9809 X 0.9044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[4\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1172345, 1494580), (1182005, 1527220)].
[INFO CTS-0024]  Normalized sink region: [(86.2018, 109.896), (86.9121, 112.296)].
[INFO CTS-0025]     Width:  0.7103.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[49\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1234445, 2092980), (1244105, 2120180)].
[INFO CTS-0024]  Normalized sink region: [(90.768, 153.896), (91.4783, 155.896)].
[INFO CTS-0025]     Width:  0.7103.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[49\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1207765, 1921740), (1222945, 1943500)].
[INFO CTS-0024]  Normalized sink region: [(88.8062, 141.304), (89.9224, 142.904)].
[INFO CTS-0025]     Width:  1.1162.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1162 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[49\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1233985, 2125620), (1235365, 2158260)].
[INFO CTS-0024]  Normalized sink region: [(90.7342, 156.296), (90.8357, 158.696)].
[INFO CTS-0025]     Width:  0.1015.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.1015 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[49\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1238125, 2030540), (1243185, 2065780)].
[INFO CTS-0024]  Normalized sink region: [(91.0386, 149.304), (91.4107, 151.896)].
[INFO CTS-0025]     Width:  0.3721.
[INFO CTS-0026]     Height: 2.5912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3721 X 1.2956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[48\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1264345, 1769420), (1279065, 1804660)].
[INFO CTS-0024]  Normalized sink region: [(92.9665, 130.104), (94.0489, 132.696)].
[INFO CTS-0025]     Width:  1.0824.
[INFO CTS-0026]     Height: 2.5912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0824 X 1.2956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[48\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1310345, 1761140), (1319545, 1788340)].
[INFO CTS-0024]  Normalized sink region: [(96.3489, 129.496), (97.0254, 131.496)].
[INFO CTS-0025]     Width:  0.6765.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[48\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1304365, 1717620), (1321315, 1747660)].
[INFO CTS-0024]  Normalized sink region: [(95.9092, 126.296), (97.1555, 128.504)].
[INFO CTS-0025]     Width:  1.2463.
[INFO CTS-0026]     Height: 2.2088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2463 X 1.1044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[48\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1283205, 1769420), (1299305, 1785740)].
[INFO CTS-0024]  Normalized sink region: [(94.3533, 130.104), (95.5371, 131.304)].
[INFO CTS-0025]     Width:  1.1838.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1838 X 0.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[47\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1270785, 1810100), (1276765, 1837300)].
[INFO CTS-0024]  Normalized sink region: [(93.4401, 133.096), (93.8798, 135.096)].
[INFO CTS-0025]     Width:  0.4397.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4397 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[47\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1314945, 1788340), (1331965, 1810100)].
[INFO CTS-0024]  Normalized sink region: [(96.6871, 131.496), (97.9386, 133.096)].
[INFO CTS-0025]     Width:  1.2515.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2515 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[47\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1302065, 1793780), (1304365, 1823820)].
[INFO CTS-0024]  Normalized sink region: [(95.7401, 131.896), (95.9092, 134.104)].
[INFO CTS-0025]     Width:  0.1691.
[INFO CTS-0026]     Height: 2.2088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.1691 X 1.1044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[47\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1285965, 1791180), (1290565, 1820980)].
[INFO CTS-0024]  Normalized sink region: [(94.5562, 131.704), (94.8945, 133.896)].
[INFO CTS-0025]     Width:  0.3382.
[INFO CTS-0026]     Height: 2.1912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3382 X 1.0956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[46\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1189365, 1679540), (1201785, 1709580)].
[INFO CTS-0024]  Normalized sink region: [(87.4533, 123.496), (88.3665, 125.704)].
[INFO CTS-0025]     Width:  0.9132.
[INFO CTS-0026]     Height: 2.2088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9132 X 1.1044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[46\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1152565, 1657780), (1180165, 1674100)].
[INFO CTS-0024]  Normalized sink region: [(84.7474, 121.896), (86.7768, 123.096)].
[INFO CTS-0025]     Width:  2.0294.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[46\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1193965, 1641460), (1201785, 1671500)].
[INFO CTS-0024]  Normalized sink region: [(87.7915, 120.696), (88.3665, 122.904)].
[INFO CTS-0025]     Width:  0.5750.
[INFO CTS-0026]     Height: 2.2088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.1044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[46\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1172805, 1671500), (1187985, 1701300)].
[INFO CTS-0024]  Normalized sink region: [(86.2357, 122.904), (87.3518, 125.096)].
[INFO CTS-0025]     Width:  1.1162.
[INFO CTS-0026]     Height: 2.1912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1162 X 1.0956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[45\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1276765, 1976140), (1285045, 2005940)].
[INFO CTS-0024]  Normalized sink region: [(93.8798, 145.304), (94.4886, 147.496)].
[INFO CTS-0025]     Width:  0.6088.
[INFO CTS-0026]     Height: 2.1912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6088 X 1.0956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[45\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1310805, 1820980), (1318625, 1845580)].
[INFO CTS-0024]  Normalized sink region: [(96.3827, 133.896), (96.9577, 135.704)].
[INFO CTS-0025]     Width:  0.5750.
[INFO CTS-0026]     Height: 1.8088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 0.9044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[45\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1261585, 1978740), (1266645, 2008780)].
[INFO CTS-0024]  Normalized sink region: [(92.7636, 145.496), (93.1357, 147.704)].
[INFO CTS-0025]     Width:  0.3721.
[INFO CTS-0026]     Height: 2.2088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3721 X 1.1044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[45\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1290565, 1902580), (1296085, 1929780)].
[INFO CTS-0024]  Normalized sink region: [(94.8945, 139.896), (95.3004, 141.896)].
[INFO CTS-0025]     Width:  0.4059.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4059 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[44\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1271705, 1671500), (1274465, 1701300)].
[INFO CTS-0024]  Normalized sink region: [(93.5077, 122.904), (93.7107, 125.096)].
[INFO CTS-0025]     Width:  0.2029.
[INFO CTS-0026]     Height: 2.1912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2029 X 1.0956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[44\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1287805, 1695860), (1300225, 1717620)].
[INFO CTS-0024]  Normalized sink region: [(94.6915, 124.696), (95.6048, 126.296)].
[INFO CTS-0025]     Width:  0.9132.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9132 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[44\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1308505, 1687820), (1319545, 1712180)].
[INFO CTS-0024]  Normalized sink region: [(96.2136, 124.104), (97.0254, 125.896)].
[INFO CTS-0025]     Width:  0.8118.
[INFO CTS-0026]     Height: 1.7912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8118 X 0.8956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[44\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1280905, 1655180), (1290565, 1687820)].
[INFO CTS-0024]  Normalized sink region: [(94.1842, 121.704), (94.8945, 124.104)].
[INFO CTS-0025]     Width:  0.7103.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[43\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1257905, 1744820), (1274465, 1763980)].
[INFO CTS-0024]  Normalized sink region: [(92.493, 128.296), (93.7107, 129.704)].
[INFO CTS-0025]     Width:  1.2176.
[INFO CTS-0026]     Height: 1.4088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2176 X 0.7044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[43\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1285505, 1720460), (1290565, 1747660)].
[INFO CTS-0024]  Normalized sink region: [(94.5224, 126.504), (94.8945, 128.504)].
[INFO CTS-0025]     Width:  0.3721.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3721 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[43\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1285045, 1753100), (1302065, 1766580)].
[INFO CTS-0024]  Normalized sink region: [(94.4886, 128.904), (95.7401, 129.896)].
[INFO CTS-0025]     Width:  1.2515.
[INFO CTS-0026]     Height: 0.9912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.6257 X 0.9912
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[43\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1249165, 1769420), (1262505, 1802060)].
[INFO CTS-0024]  Normalized sink region: [(91.8504, 130.104), (92.8312, 132.504)].
[INFO CTS-0025]     Width:  0.9809.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9809 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[42\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1256985, 1671500), (1265195, 1704140)].
[INFO CTS-0024]  Normalized sink region: [(92.4254, 122.904), (93.029, 125.304)].
[INFO CTS-0025]     Width:  0.6037.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6037 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[42\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1248705, 1731340), (1253305, 1758540)].
[INFO CTS-0024]  Normalized sink region: [(91.8165, 127.304), (92.1548, 129.304)].
[INFO CTS-0025]     Width:  0.3382.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3382 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[42\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1267565, 1709580), (1278145, 1736780)].
[INFO CTS-0024]  Normalized sink region: [(93.2033, 125.704), (93.9812, 127.704)].
[INFO CTS-0025]     Width:  0.7779.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7779 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[42\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1207765, 1695860), (1229385, 1717620)].
[INFO CTS-0024]  Normalized sink region: [(88.8062, 124.696), (90.396, 126.296)].
[INFO CTS-0025]     Width:  1.5897.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.5897 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[41\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1232605, 1739380), (1239045, 1772020)].
[INFO CTS-0024]  Normalized sink region: [(90.6327, 127.896), (91.1062, 130.296)].
[INFO CTS-0025]     Width:  0.4735.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4735 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[41\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1171425, 1704140), (1180165, 1733940)].
[INFO CTS-0024]  Normalized sink region: [(86.1342, 125.304), (86.7768, 127.496)].
[INFO CTS-0025]     Width:  0.6426.
[INFO CTS-0026]     Height: 2.1912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 1.0956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[41\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1192585, 1715020), (1205005, 1742220)].
[INFO CTS-0024]  Normalized sink region: [(87.6901, 126.104), (88.6033, 128.104)].
[INFO CTS-0025]     Width:  0.9132.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9132 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[41\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1150265, 1712180), (1164985, 1733940)].
[INFO CTS-0024]  Normalized sink region: [(84.5783, 125.896), (85.6607, 127.496)].
[INFO CTS-0025]     Width:  1.0824.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0824 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[40\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1214665, 1723060), (1229385, 1758540)].
[INFO CTS-0024]  Normalized sink region: [(89.3136, 126.696), (90.396, 129.304)].
[INFO CTS-0025]     Width:  1.0824.
[INFO CTS-0026]     Height: 2.6088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0824 X 1.3044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[40\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1239505, 1676940), (1251395, 1704140)].
[INFO CTS-0024]  Normalized sink region: [(91.1401, 123.304), (92.0143, 125.304)].
[INFO CTS-0025]     Width:  0.8743.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8743 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[40\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1246405, 1709580), (1277615, 1725900)].
[INFO CTS-0024]  Normalized sink region: [(91.6474, 125.704), (93.9423, 126.904)].
[INFO CTS-0025]     Width:  2.2949.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 1.1474 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[40\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1225705, 1611660), (1235365, 1646900)].
[INFO CTS-0024]  Normalized sink region: [(90.1254, 118.504), (90.8357, 121.096)].
[INFO CTS-0025]     Width:  0.7103.
[INFO CTS-0026]     Height: 2.5912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 1.2956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[3\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1235365, 1606220), (1249165, 1638860)].
[INFO CTS-0024]  Normalized sink region: [(90.8357, 118.104), (91.8504, 120.504)].
[INFO CTS-0025]     Width:  1.0147.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[3\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1262965, 1636020), (1272165, 1668660)].
[INFO CTS-0024]  Normalized sink region: [(92.8651, 120.296), (93.5415, 122.696)].
[INFO CTS-0025]     Width:  0.6765.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[3\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1259745, 1603380), (1261585, 1627980)].
[INFO CTS-0024]  Normalized sink region: [(92.6283, 117.896), (92.7636, 119.704)].
[INFO CTS-0025]     Width:  0.1353.
[INFO CTS-0026]     Height: 1.8088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.1353 X 0.9044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[3\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1247785, 1644300), (1250085, 1668660)].
[INFO CTS-0024]  Normalized sink region: [(91.7489, 120.904), (91.918, 122.696)].
[INFO CTS-0025]     Width:  0.1691.
[INFO CTS-0026]     Height: 1.7912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.1691 X 0.8956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[39\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1122665, 1820980), (1132785, 1853620)].
[INFO CTS-0024]  Normalized sink region: [(82.5489, 133.896), (83.293, 136.296)].
[INFO CTS-0025]     Width:  0.7441.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7441 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[39\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1154405, 1804660), (1167745, 1829260)].
[INFO CTS-0024]  Normalized sink region: [(84.8827, 132.696), (85.8636, 134.504)].
[INFO CTS-0025]     Width:  0.9809.
[INFO CTS-0026]     Height: 1.8088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9809 X 0.9044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[39\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1132785, 1812940), (1146585, 1845580)].
[INFO CTS-0024]  Normalized sink region: [(83.293, 133.304), (84.3077, 135.704)].
[INFO CTS-0025]     Width:  1.0147.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[39\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1124965, 1785740), (1138765, 1810100)].
[INFO CTS-0024]  Normalized sink region: [(82.718, 131.304), (83.7327, 133.096)].
[INFO CTS-0025]     Width:  1.0147.
[INFO CTS-0026]     Height: 1.7912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 0.8956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[38\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1118985, 1641460), (1132785, 1663220)].
[INFO CTS-0024]  Normalized sink region: [(82.2783, 120.696), (83.293, 122.296)].
[INFO CTS-0025]     Width:  1.0147.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[38\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1118985, 1617100), (1132785, 1636020)].
[INFO CTS-0024]  Normalized sink region: [(82.2783, 118.904), (83.293, 120.296)].
[INFO CTS-0025]     Width:  1.0147.
[INFO CTS-0026]     Height: 1.3912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 0.6956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[38\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1138765, 1636020), (1146585, 1660620)].
[INFO CTS-0024]  Normalized sink region: [(83.7327, 120.296), (84.3077, 122.104)].
[INFO CTS-0025]     Width:  0.5750.
[INFO CTS-0026]     Height: 1.8088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 0.9044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[38\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1105185, 1592500), (1111165, 1622540)].
[INFO CTS-0024]  Normalized sink region: [(81.2636, 117.096), (81.7033, 119.304)].
[INFO CTS-0025]     Width:  0.4397.
[INFO CTS-0026]     Height: 2.2088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4397 X 1.1044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[37\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1124965, 1851020), (1139685, 1878220)].
[INFO CTS-0024]  Normalized sink region: [(82.718, 136.104), (83.8004, 138.104)].
[INFO CTS-0025]     Width:  1.0824.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0824 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[37\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1115305, 1867340), (1124965, 1894540)].
[INFO CTS-0024]  Normalized sink region: [(82.0077, 137.304), (82.718, 139.304)].
[INFO CTS-0025]     Width:  0.7103.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[37\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1109785, 1829260), (1116225, 1856460)].
[INFO CTS-0024]  Normalized sink region: [(81.6018, 134.504), (82.0754, 136.504)].
[INFO CTS-0025]     Width:  0.4735.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4735 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[37\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1097365, 1853620), (1105185, 1883660)].
[INFO CTS-0024]  Normalized sink region: [(80.6886, 136.296), (81.2636, 138.504)].
[INFO CTS-0025]     Width:  0.5750.
[INFO CTS-0026]     Height: 2.2088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.1044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[36\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1138765, 1497420), (1144285, 1535500)].
[INFO CTS-0024]  Normalized sink region: [(83.7327, 110.104), (84.1386, 112.904)].
[INFO CTS-0025]     Width:  0.4059.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4059 X 1.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[36\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1124965, 1500020), (1134625, 1538100)].
[INFO CTS-0024]  Normalized sink region: [(82.718, 110.296), (83.4283, 113.096)].
[INFO CTS-0025]     Width:  0.7103.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 1.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[36\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1129105, 1543540), (1137385, 1570740)].
[INFO CTS-0024]  Normalized sink region: [(83.0224, 113.496), (83.6312, 115.496)].
[INFO CTS-0025]     Width:  0.6088.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6088 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[36\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1150265, 1535500), (1153485, 1557260)].
[INFO CTS-0024]  Normalized sink region: [(84.5783, 112.904), (84.8151, 114.504)].
[INFO CTS-0025]     Width:  0.2368.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2368 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[35\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1193965, 1796620), (1205005, 1823820)].
[INFO CTS-0024]  Normalized sink region: [(87.7915, 132.104), (88.6033, 134.104)].
[INFO CTS-0025]     Width:  0.8118.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8118 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[35\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1215585, 1791180), (1225245, 1815540)].
[INFO CTS-0024]  Normalized sink region: [(89.3812, 131.704), (90.0915, 133.496)].
[INFO CTS-0025]     Width:  0.7103.
[INFO CTS-0026]     Height: 1.7912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 0.8956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[35\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1193965, 1829260), (1201785, 1864500)].
[INFO CTS-0024]  Normalized sink region: [(87.7915, 134.504), (88.3665, 137.096)].
[INFO CTS-0025]     Width:  0.5750.
[INFO CTS-0026]     Height: 2.5912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.2956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[35\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1213745, 1815540), (1222025, 1840140)].
[INFO CTS-0024]  Normalized sink region: [(89.246, 133.496), (89.8548, 135.304)].
[INFO CTS-0025]     Width:  0.6088.
[INFO CTS-0026]     Height: 1.8088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6088 X 0.9044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[34\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1082645, 1715020), (1088625, 1739380)].
[INFO CTS-0024]  Normalized sink region: [(79.6062, 126.104), (80.046, 127.896)].
[INFO CTS-0025]     Width:  0.4397.
[INFO CTS-0026]     Height: 1.7912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4397 X 0.8956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[34\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1064245, 1720460), (1068845, 1750260)].
[INFO CTS-0024]  Normalized sink region: [(78.2533, 126.504), (78.5915, 128.696)].
[INFO CTS-0025]     Width:  0.3382.
[INFO CTS-0026]     Height: 2.1912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3382 X 1.0956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[34\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1101505, 1725900), (1124965, 1739380)].
[INFO CTS-0024]  Normalized sink region: [(80.993, 126.904), (82.718, 127.896)].
[INFO CTS-0025]     Width:  1.7250.
[INFO CTS-0026]     Height: 0.9912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.8625 X 0.9912
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[34\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1072525, 1750260), (1091385, 1777460)].
[INFO CTS-0024]  Normalized sink region: [(78.8621, 128.696), (80.2489, 130.696)].
[INFO CTS-0025]     Width:  1.3868.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.3868 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[33\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1171885, 1845580), (1193505, 1861900)].
[INFO CTS-0024]  Normalized sink region: [(86.168, 135.704), (87.7577, 136.904)].
[INFO CTS-0025]     Width:  1.5897.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7949 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[33\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1190285, 1867340), (1205925, 1883660)].
[INFO CTS-0024]  Normalized sink region: [(87.521, 137.304), (88.671, 138.504)].
[INFO CTS-0025]     Width:  1.1500.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1500 X 0.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[33\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1166365, 1867340), (1188445, 1899980)].
[INFO CTS-0024]  Normalized sink region: [(85.7621, 137.304), (87.3857, 139.704)].
[INFO CTS-0025]     Width:  1.6235.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.6235 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[33\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1175565, 1818380), (1180165, 1842740)].
[INFO CTS-0024]  Normalized sink region: [(86.4386, 133.704), (86.7768, 135.496)].
[INFO CTS-0025]     Width:  0.3382.
[INFO CTS-0026]     Height: 1.7912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3382 X 0.8956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[32\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1097365, 1491980), (1101505, 1513740)].
[INFO CTS-0024]  Normalized sink region: [(80.6886, 109.704), (80.993, 111.304)].
[INFO CTS-0025]     Width:  0.3044.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3044 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[32\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1114845, 1483700), (1122205, 1521780)].
[INFO CTS-0024]  Normalized sink region: [(81.9739, 109.096), (82.5151, 111.896)].
[INFO CTS-0025]     Width:  0.5412.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5412 X 1.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[32\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1091385, 1527220), (1101965, 1554420)].
[INFO CTS-0024]  Normalized sink region: [(80.2489, 112.296), (81.0268, 114.296)].
[INFO CTS-0025]     Width:  0.7779.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7779 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[32\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1109785, 1524620), (1119445, 1554420)].
[INFO CTS-0024]  Normalized sink region: [(81.6018, 112.104), (82.3121, 114.296)].
[INFO CTS-0025]     Width:  0.7103.
[INFO CTS-0026]     Height: 2.1912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 1.0956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[31\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1262965, 2068620), (1274465, 2098420)].
[INFO CTS-0024]  Normalized sink region: [(92.8651, 152.104), (93.7107, 154.296)].
[INFO CTS-0025]     Width:  0.8456.
[INFO CTS-0026]     Height: 2.1912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8456 X 1.0956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[31\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1304365, 1987020), (1327825, 2000500)].
[INFO CTS-0024]  Normalized sink region: [(95.9092, 146.104), (97.6342, 147.096)].
[INFO CTS-0025]     Width:  1.7250.
[INFO CTS-0026]     Height: 0.9912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.8625 X 0.9912
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[31\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1285045, 2068620), (1305745, 2087540)].
[INFO CTS-0024]  Normalized sink region: [(94.4886, 152.104), (96.0107, 153.496)].
[INFO CTS-0025]     Width:  1.5221.
[INFO CTS-0026]     Height: 1.3912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7610 X 1.3912
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[31\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1270785, 2011380), (1280905, 2030540)].
[INFO CTS-0024]  Normalized sink region: [(93.4401, 147.896), (94.1842, 149.304)].
[INFO CTS-0025]     Width:  0.7441.
[INFO CTS-0026]     Height: 1.4088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7441 X 0.7044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[30\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1261585, 1951540), (1283205, 1970700)].
[INFO CTS-0024]  Normalized sink region: [(92.7636, 143.496), (94.3533, 144.904)].
[INFO CTS-0025]     Width:  1.5897.
[INFO CTS-0026]     Height: 1.4088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7949 X 1.4088
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[30\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1320005, 1948940), (1331965, 1978740)].
[INFO CTS-0024]  Normalized sink region: [(97.0592, 143.304), (97.9386, 145.496)].
[INFO CTS-0025]     Width:  0.8794.
[INFO CTS-0026]     Height: 2.1912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8794 X 1.0956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[30\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1301145, 1959820), (1308505, 1981580)].
[INFO CTS-0024]  Normalized sink region: [(95.6724, 144.104), (96.2136, 145.704)].
[INFO CTS-0025]     Width:  0.5412.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5412 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[30\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1290565, 1962420), (1299305, 1995060)].
[INFO CTS-0024]  Normalized sink region: [(94.8945, 144.296), (95.5371, 146.696)].
[INFO CTS-0025]     Width:  0.6426.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[2\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1193965, 1510900), (1207765, 1540940)].
[INFO CTS-0024]  Normalized sink region: [(87.7915, 111.096), (88.8062, 113.304)].
[INFO CTS-0025]     Width:  1.0147.
[INFO CTS-0026]     Height: 2.2088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 1.1044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[2\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1193965, 1546380), (1208685, 1570740)].
[INFO CTS-0024]  Normalized sink region: [(87.7915, 113.704), (88.8739, 115.496)].
[INFO CTS-0025]     Width:  1.0824.
[INFO CTS-0026]     Height: 1.7912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0824 X 0.8956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[2\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1180165, 1524620), (1193965, 1554420)].
[INFO CTS-0024]  Normalized sink region: [(86.7768, 112.104), (87.7915, 114.296)].
[INFO CTS-0025]     Width:  1.0147.
[INFO CTS-0026]     Height: 2.1912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 1.0956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[2\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1191205, 1486540), (1193965, 1508300)].
[INFO CTS-0024]  Normalized sink region: [(87.5886, 109.304), (87.7915, 110.904)].
[INFO CTS-0025]     Width:  0.2029.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2029 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[29\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1270785, 2098420), (1287805, 2120180)].
[INFO CTS-0024]  Normalized sink region: [(93.4401, 154.296), (94.6915, 155.896)].
[INFO CTS-0025]     Width:  1.2515.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2515 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[29\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1322305, 2005940), (1331505, 2033140)].
[INFO CTS-0024]  Normalized sink region: [(97.2283, 147.496), (97.9048, 149.496)].
[INFO CTS-0025]     Width:  0.6765.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[29\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1290565, 2090380), (1298845, 2123020)].
[INFO CTS-0024]  Normalized sink region: [(94.8945, 153.704), (95.5033, 156.104)].
[INFO CTS-0025]     Width:  0.6088.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6088 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[29\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1276765, 2033140), (1284585, 2065780)].
[INFO CTS-0024]  Normalized sink region: [(93.8798, 149.496), (94.4548, 151.896)].
[INFO CTS-0025]     Width:  0.5750.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[28\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1275845, 2128460), (1284585, 2163700)].
[INFO CTS-0024]  Normalized sink region: [(93.8121, 156.504), (94.4548, 159.096)].
[INFO CTS-0025]     Width:  0.6426.
[INFO CTS-0026]     Height: 2.5912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 1.2956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[28\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1308505, 1929780), (1322305, 1951540)].
[INFO CTS-0024]  Normalized sink region: [(96.2136, 141.896), (97.2283, 143.496)].
[INFO CTS-0025]     Width:  1.0147.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[28\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1304365, 2120180), (1322695, 2150220)].
[INFO CTS-0024]  Normalized sink region: [(95.9092, 155.896), (97.257, 158.104)].
[INFO CTS-0025]     Width:  1.3478.
[INFO CTS-0026]     Height: 2.2088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.3478 X 1.1044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[28\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1273545, 1913460), (1276765, 1940660)].
[INFO CTS-0024]  Normalized sink region: [(93.643, 140.696), (93.8798, 142.696)].
[INFO CTS-0025]     Width:  0.2368.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2368 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[27\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1262505, 2128460), (1270785, 2163700)].
[INFO CTS-0024]  Normalized sink region: [(92.8312, 156.504), (93.4401, 159.096)].
[INFO CTS-0025]     Width:  0.6088.
[INFO CTS-0026]     Height: 2.5912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6088 X 1.2956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[27\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1308505, 2000500), (1312185, 2035980)].
[INFO CTS-0024]  Normalized sink region: [(96.2136, 147.096), (96.4842, 149.704)].
[INFO CTS-0025]     Width:  0.2706.
[INFO CTS-0026]     Height: 2.6088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2706 X 1.3044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[27\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1307125, 2087540), (1322695, 2117580)].
[INFO CTS-0024]  Normalized sink region: [(96.1121, 153.496), (97.257, 155.704)].
[INFO CTS-0025]     Width:  1.1449.
[INFO CTS-0026]     Height: 2.2088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1449 X 1.1044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[27\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1295165, 2033140), (1300685, 2068620)].
[INFO CTS-0024]  Normalized sink region: [(95.2327, 149.496), (95.6386, 152.104)].
[INFO CTS-0025]     Width:  0.4059.
[INFO CTS-0026]     Height: 2.6088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4059 X 1.3044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[26\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1252845, 2095820), (1264345, 2123020)].
[INFO CTS-0024]  Normalized sink region: [(92.121, 154.104), (92.9665, 156.104)].
[INFO CTS-0025]     Width:  0.8456.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8456 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[26\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1235365, 1997900), (1244105, 2027700)].
[INFO CTS-0024]  Normalized sink region: [(90.8357, 146.904), (91.4783, 149.096)].
[INFO CTS-0025]     Width:  0.6426.
[INFO CTS-0026]     Height: 2.1912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 1.0956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[26\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1245945, 2068620), (1253305, 2090380)].
[INFO CTS-0024]  Normalized sink region: [(91.6136, 152.104), (92.1548, 153.704)].
[INFO CTS-0025]     Width:  0.5412.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5412 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[26\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1247325, 1967860), (1252845, 1989620)].
[INFO CTS-0024]  Normalized sink region: [(91.7151, 144.696), (92.121, 146.296)].
[INFO CTS-0025]     Width:  0.4059.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4059 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[25\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1270785, 1867340), (1280445, 1891700)].
[INFO CTS-0024]  Normalized sink region: [(93.4401, 137.304), (94.1504, 139.096)].
[INFO CTS-0025]     Width:  0.7103.
[INFO CTS-0026]     Height: 1.7912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 0.8956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[25\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1313565, 1894540), (1331965, 1910860)].
[INFO CTS-0024]  Normalized sink region: [(96.5857, 139.304), (97.9386, 140.504)].
[INFO CTS-0025]     Width:  1.3529.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[25\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1301605, 1878220), (1311265, 1897140)].
[INFO CTS-0024]  Normalized sink region: [(95.7062, 138.104), (96.4165, 139.496)].
[INFO CTS-0025]     Width:  0.7103.
[INFO CTS-0026]     Height: 1.3912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 0.6956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[25\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1276765, 1886260), (1288265, 1910860)].
[INFO CTS-0024]  Normalized sink region: [(93.8798, 138.696), (94.7254, 140.504)].
[INFO CTS-0025]     Width:  0.8456.
[INFO CTS-0026]     Height: 1.8088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8456 X 0.9044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[24\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1247325, 2125620), (1252845, 2161100)].
[INFO CTS-0024]  Normalized sink region: [(91.7151, 156.296), (92.121, 158.904)].
[INFO CTS-0025]     Width:  0.4059.
[INFO CTS-0026]     Height: 2.6088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4059 X 1.3044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[24\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1294705, 1997900), (1301605, 2030540)].
[INFO CTS-0024]  Normalized sink region: [(95.1989, 146.904), (95.7062, 149.304)].
[INFO CTS-0025]     Width:  0.5074.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5074 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[24\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1290565, 2125620), (1304365, 2155660)].
[INFO CTS-0024]  Normalized sink region: [(94.8945, 156.296), (95.9092, 158.504)].
[INFO CTS-0025]     Width:  1.0147.
[INFO CTS-0026]     Height: 2.2088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 1.1044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[24\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1249165, 2016820), (1260665, 2046860)].
[INFO CTS-0024]  Normalized sink region: [(91.8504, 148.296), (92.696, 150.504)].
[INFO CTS-0025]     Width:  0.8456.
[INFO CTS-0026]     Height: 2.2088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8456 X 1.1044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[23\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1152565, 1886260), (1166365, 1910860)].
[INFO CTS-0024]  Normalized sink region: [(84.7474, 138.696), (85.7621, 140.504)].
[INFO CTS-0025]     Width:  1.0147.
[INFO CTS-0026]     Height: 1.8088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 0.9044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[23\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1147045, 1864500), (1160845, 1883660)].
[INFO CTS-0024]  Normalized sink region: [(84.3415, 137.096), (85.3562, 138.504)].
[INFO CTS-0025]     Width:  1.0147.
[INFO CTS-0026]     Height: 1.4088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 0.7044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[23\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1152565, 1831860), (1165905, 1859060)].
[INFO CTS-0024]  Normalized sink region: [(84.7474, 134.696), (85.7283, 136.696)].
[INFO CTS-0025]     Width:  0.9809.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9809 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[23\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1135085, 1886260), (1146585, 1910860)].
[INFO CTS-0024]  Normalized sink region: [(83.4621, 138.696), (84.3077, 140.504)].
[INFO CTS-0025]     Width:  0.8456.
[INFO CTS-0026]     Height: 1.8088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8456 X 0.9044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[22\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1120365, 2063180), (1123585, 2087540)].
[INFO CTS-0024]  Normalized sink region: [(82.3798, 151.704), (82.6165, 153.496)].
[INFO CTS-0025]     Width:  0.2368.
[INFO CTS-0026]     Height: 1.7912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2368 X 0.8956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[22\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1124965, 1943500), (1137845, 1967860)].
[INFO CTS-0024]  Normalized sink region: [(82.718, 142.904), (83.6651, 144.696)].
[INFO CTS-0025]     Width:  0.9471.
[INFO CTS-0026]     Height: 1.7912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9471 X 0.8956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[22\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1137385, 2057740), (1142445, 2084940)].
[INFO CTS-0024]  Normalized sink region: [(83.6312, 151.304), (84.0033, 153.304)].
[INFO CTS-0025]     Width:  0.3721.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3721 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[22\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1110245, 2008780), (1131865, 2025100)].
[INFO CTS-0024]  Normalized sink region: [(81.6357, 147.704), (83.2254, 148.904)].
[INFO CTS-0025]     Width:  1.5897.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7949 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[21\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1170505, 1938060), (1177865, 1967860)].
[INFO CTS-0024]  Normalized sink region: [(86.0665, 142.504), (86.6077, 144.696)].
[INFO CTS-0025]     Width:  0.5412.
[INFO CTS-0026]     Height: 2.1912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5412 X 1.0956
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[21\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1138765, 1916300), (1148885, 1938060)].
[INFO CTS-0024]  Normalized sink region: [(83.7327, 140.904), (84.4768, 142.504)].
[INFO CTS-0025]     Width:  0.7441.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7441 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[21\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1156705, 1918900), (1166825, 1943500)].
[INFO CTS-0024]  Normalized sink region: [(85.0518, 141.096), (85.796, 142.904)].
[INFO CTS-0025]     Width:  0.7441.
[INFO CTS-0026]     Height: 1.8088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7441 X 0.9044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[21\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1149345, 1948940), (1163605, 1965260)].
[INFO CTS-0024]  Normalized sink region: [(84.5107, 143.304), (85.5592, 144.504)].
[INFO CTS-0025]     Width:  1.0485.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0485 X 0.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[20\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1083565, 1782900), (1096445, 1818380)].
[INFO CTS-0024]  Normalized sink region: [(79.6739, 131.096), (80.621, 133.704)].
[INFO CTS-0025]     Width:  0.9471.
[INFO CTS-0026]     Height: 2.6088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9471 X 1.3044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[20\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1073905, 1820980), (1083565, 1848180)].
[INFO CTS-0024]  Normalized sink region: [(78.9636, 133.896), (79.6739, 135.896)].
[INFO CTS-0025]     Width:  0.7103.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[20\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1093685, 1820980), (1097365, 1848180)].
[INFO CTS-0024]  Normalized sink region: [(80.418, 133.896), (80.6886, 135.896)].
[INFO CTS-0025]     Width:  0.2706.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2706 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[20\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1069765, 1782900), (1077585, 1804660)].
[INFO CTS-0024]  Normalized sink region: [(78.6592, 131.096), (79.2342, 132.696)].
[INFO CTS-0025]     Width:  0.5750.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[1\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1138765, 1597940), (1146585, 1627980)].
[INFO CTS-0024]  Normalized sink region: [(83.7327, 117.496), (84.3077, 119.704)].
[INFO CTS-0025]     Width:  0.5750.
[INFO CTS-0026]     Height: 2.2088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.1044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[1\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1124505, 1581620), (1128645, 1611660)].
[INFO CTS-0024]  Normalized sink region: [(82.6842, 116.296), (82.9886, 118.504)].
[INFO CTS-0025]     Width:  0.3044.
[INFO CTS-0026]     Height: 2.2088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3044 X 1.1044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[1\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1111165, 1565300), (1123585, 1589900)].
[INFO CTS-0024]  Normalized sink region: [(81.7033, 115.096), (82.6165, 116.904)].
[INFO CTS-0025]     Width:  0.9132.
[INFO CTS-0026]     Height: 1.8088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9132 X 0.9044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[1\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1138765, 1568140), (1167675, 1595340)].
[INFO CTS-0024]  Normalized sink region: [(83.7327, 115.304), (85.8585, 117.304)].
[INFO CTS-0025]     Width:  2.1257.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 1.0629 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[19\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1111165, 1668660), (1132785, 1698700)].
[INFO CTS-0024]  Normalized sink region: [(81.7033, 122.696), (83.293, 124.904)].
[INFO CTS-0025]     Width:  1.5897.
[INFO CTS-0026]     Height: 2.2088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.5897 X 1.1044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[19\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1132785, 1663220), (1135545, 1693260)].
[INFO CTS-0024]  Normalized sink region: [(83.293, 122.296), (83.496, 124.504)].
[INFO CTS-0025]     Width:  0.2029.
[INFO CTS-0026]     Height: 2.2088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2029 X 1.1044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[19\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1124965, 1701300), (1137385, 1725900)].
[INFO CTS-0024]  Normalized sink region: [(82.718, 125.096), (83.6312, 126.904)].
[INFO CTS-0025]     Width:  0.9132.
[INFO CTS-0026]     Height: 1.8088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9132 X 0.9044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[19\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1097365, 1701300), (1121285, 1723060)].
[INFO CTS-0024]  Normalized sink region: [(80.6886, 125.096), (82.4474, 126.696)].
[INFO CTS-0025]     Width:  1.7588.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.8794 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[18\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1088625, 1679540), (1096905, 1712180)].
[INFO CTS-0024]  Normalized sink region: [(80.046, 123.496), (80.6548, 125.896)].
[INFO CTS-0025]     Width:  0.6088.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6088 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[18\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1069765, 1679540), (1083105, 1715020)].
[INFO CTS-0024]  Normalized sink region: [(78.6592, 123.496), (79.6401, 126.104)].
[INFO CTS-0025]     Width:  0.9809.
[INFO CTS-0026]     Height: 2.6088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9809 X 1.3044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[18\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1090925, 1750260), (1096445, 1780300)].
[INFO CTS-0024]  Normalized sink region: [(80.2151, 128.696), (80.621, 130.904)].
[INFO CTS-0025]     Width:  0.4059.
[INFO CTS-0026]     Height: 2.2088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4059 X 1.1044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[18\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1101965, 1744820), (1122665, 1758540)].
[INFO CTS-0024]  Normalized sink region: [(81.0268, 128.296), (82.5489, 129.304)].
[INFO CTS-0025]     Width:  1.5221.
[INFO CTS-0026]     Height: 1.0088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7610 X 1.0088
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[17\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1221565, 1883660), (1236745, 1910860)].
[INFO CTS-0024]  Normalized sink region: [(89.821, 138.504), (90.9371, 140.504)].
[INFO CTS-0025]     Width:  1.1162.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1162 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[17\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1229845, 1916300), (1235365, 1948940)].
[INFO CTS-0024]  Normalized sink region: [(90.4298, 140.904), (90.8357, 143.304)].
[INFO CTS-0025]     Width:  0.4059.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4059 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[17\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1192125, 1918900), (1197645, 1946100)].
[INFO CTS-0024]  Normalized sink region: [(87.6562, 141.096), (88.0621, 143.096)].
[INFO CTS-0025]     Width:  0.4059.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4059 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[17\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1207765, 1886260), (1216505, 1918900)].
[INFO CTS-0024]  Normalized sink region: [(88.8062, 138.696), (89.4489, 141.096)].
[INFO CTS-0025]     Width:  0.6426.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[16\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1163605, 1772020), (1170435, 1802060)].
[INFO CTS-0024]  Normalized sink region: [(85.5592, 130.296), (86.0614, 132.504)].
[INFO CTS-0025]     Width:  0.5022.
[INFO CTS-0026]     Height: 2.2088.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5022 X 1.1044
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[16\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1178325, 1733940), (1190745, 1755700)].
[INFO CTS-0024]  Normalized sink region: [(86.6415, 127.496), (87.5548, 129.096)].
[INFO CTS-0025]     Width:  0.9132.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9132 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[16\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1177865, 1785740), (1183845, 1810100)].
[INFO CTS-0024]  Normalized sink region: [(86.6077, 131.304), (87.0474, 133.096)].
[INFO CTS-0025]     Width:  0.4397.
[INFO CTS-0026]     Height: 1.7912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4397 X 0.8956
[INFO CTS-0034] message limit reached, this message will no longer print
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[16\].W.B0.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1170505, 1758540), (1194815, 1782900)].
[INFO CTS-0024]  Normalized sink region: [(86.0665, 129.304), (87.854, 131.096)].
[INFO CTS-0025]     Width:  1.7875.
[INFO CTS-0026]     Height: 1.7912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.7875 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[15\].W.B3.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1111165, 1921740), (1115765, 1948940)].
[INFO CTS-0024]  Normalized sink region: [(81.7033, 141.304), (82.0415, 143.304)].
[INFO CTS-0025]     Width:  0.3382.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3382 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[15\].W.B2.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1092305, 1913460), (1101045, 1940660)].
[INFO CTS-0024]  Normalized sink region: [(80.3165, 140.696), (80.9592, 142.696)].
[INFO CTS-0025]     Width:  0.6426.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net COLUMN\[3\].RAMCOLS.B_0_3.WORD\[15\].W.B1.GCLK.
[INFO CTS-0028]  Total number of sinks: 8.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(1121745, 1910860), (1130025, 1935220)].
[INFO CTS-0024]  Normalized sink region: [(82.4812, 140.504), (83.0901, 142.296)].
[INFO CTS-0025]     Width:  0.6088.
[INFO CTS-0026]     Height: 1.7912.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6088 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0200] message limit reached, this message will no longer print
[INFO CTS-0201] message limit reached, this message will no longer print
[INFO CTS-0027] message limit reached, this message will no longer print
[INFO CTS-0028] message limit reached, this message will no longer print
[INFO CTS-0090] message limit reached, this message will no longer print
[INFO CTS-0030] message limit reached, this message will no longer print
[INFO CTS-0020] message limit reached, this message will no longer print
[INFO CTS-0023]  Original sink region: [(1104265, 1886260), (1111165, 1910860)].
[INFO CTS-0024] message limit reached, this message will no longer print
[INFO CTS-0025] message limit reached, this message will no longer print
[INFO CTS-0026] message limit reached, this message will no longer print
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5074 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032] message limit reached, this message will no longer print
[INFO CTS-0035] message limit reached, this message will no longer print
[INFO CTS-0023] message limit reached, this message will no longer print
[WARNING CTS-0045] message limit reached, this message will no longer print
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2368 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5074 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3721 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3382 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4397 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 1.1305 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6088 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7779 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7949 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4397 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3382 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.3868 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2368 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0485 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 1.0460 X 1.6000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7779 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7610 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.8118 X 1.3912
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9132 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.8937 X 1.3912
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.6912 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 2.0919 X 1.3044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 0.9912
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 1.1162 X 1.4088
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8456 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7779 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.5897 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6088 X 1.3044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 1.1500 X 1.4088
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5074 X 1.2956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4397 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4397 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.9132 X 0.9912
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.5897 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2853 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5412 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9809 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7441 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5412 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.8261 X 1.6000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7779 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5412 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 1.3044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 1.0460 X 1.4088
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2125 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1162 X 0.7044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6088 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4735 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5074 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.1353 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6088 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2176 X 0.6956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 2 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2853 X 0.6956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7441 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.4154 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0824 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 2 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8118 X 1.3044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.6522 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5412 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6088 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1838 X 1.3044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4735 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3721 X 0.6956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2176 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4059 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 0.6000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0824 X 0.7044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2029 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1162 X 0.7044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2706 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9809 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 1.0460 X 1.8088
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4397 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.8794 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4059 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 1.0993 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 1.0993 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2176 X 0.7044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4735 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0824 X 0.6000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2125 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1787 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.5412 X 0.9912
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0485 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7779 X 0.6956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2801 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5412 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9132 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.4882 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8794 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 0.7044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4397 X 1.2956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9471 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5074 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1500 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.3868 X 0.7044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7949 X 0.6088
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.1691 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7779 X 1.0088
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2176 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.7875 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9809 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.9640 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.3529 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8456 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3382 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9809 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0485 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5412 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9809 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8794 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9471 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.3044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7779 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7949 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3382 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.8118 X 1.3912
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.8456 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7051 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9471 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8794 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3044 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.6257 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4397 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2515 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.3478 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4059 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 1.4000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1162 X 0.6956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 1.4011 X 0.9912
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.5897 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.3529 X 0.6956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8794 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2706 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.8456 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4397 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.6596 X 0.9912
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4059 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9809 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9471 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7779 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3382 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1162 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.0676 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8118 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1162 X 0.6956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4059 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.6596 X 1.0088
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9809 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8794 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9132 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.6596 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7441 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3044 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5412 X 1.2956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.8937 X 1.3912
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1449 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7779 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2176 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7610 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6088 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9809 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.7875 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7779 X 0.9912
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8794 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2706 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8456 X 1.2956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4397 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4059 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5412 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.8551 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2176 X 0.7044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3721 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0485 X 0.6956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.3140 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1162 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9471 X 0.6000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4059 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4059 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2801 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.3529 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.4206 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.6088 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2853 X 0.6956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.3044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1162 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0485 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7779 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8118 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3044 X 1.3044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.3044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4735 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0824 X 0.6956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.9107 X 1.6000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3044 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 0.6956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 1.2320 X 1.3912
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7779 X 1.4000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7949 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1838 X 0.7044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 1.0993 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8456 X 1.2956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1162 X 1.3044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5412 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2706 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4735 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7272 X 0.9912
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.9301 X 1.6000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1162 X 0.6000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.3529 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.9132 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1162 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6088 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.0676 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4059 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7779 X 1.3912
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5412 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6037 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6088 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0485 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1162 X 0.6956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 1.1643 X 1.3912
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 1.0088
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3044 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5360 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0485 X 0.6000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9471 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3721 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8456 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8118 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2029 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9471 X 0.6000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2176 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8118 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2706 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8118 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6088 X 1.4000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0824 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.1015 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9809 X 0.7044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7441 X 0.6000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8118 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9809 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8456 X 0.6000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2706 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2029 X 1.2956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8118 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 1.3044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8118 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8118 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7779 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9809 X 0.6000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 2.0919 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6088 X 1.6000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3382 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4059 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8794 X 0.7044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9809 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6088 X 1.2956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3044 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.9978 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2853 X 0.7044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2801 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2853 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9809 X 0.6956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.3044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7949 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8456 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2853 X 0.7044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0824 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3721 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.1691 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.8963 X 1.3912
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3044 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.5897 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1838 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1838 X 0.6000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6088 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.1015 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1500 X 0.6956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 0.6956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3382 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2368 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2706 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.0676 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4059 X 1.4000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4735 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3721 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8118 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4059 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3044 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1500 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2706 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7949 X 1.4088
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1110 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.8794 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.3478 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8456 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8456 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6713 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 1.0088
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3044 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3382 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1838 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6088 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 2 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.1691 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.1353 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4059 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2368 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7610 X 1.0088
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9809 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6088 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7441 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2706 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2029 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7779 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.6257 X 0.9912
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1162 X 1.2956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3044 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0434 X 0.7044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3382 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8118 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8794 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8456 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7441 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9471 X 0.6000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 1.0654 X 1.0088
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7441 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.4206 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 1.0088
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.8551 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1162 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2706 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.1691 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.8118 X 1.0088
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5412 X 0.6956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2706 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7441 X 1.3044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.9279 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1500 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1838 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8118 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7779 X 0.6956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.8938 X 1.6000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8456 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8456 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 0.7044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0824 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.6257 X 0.9912
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.8287 X 1.0088
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1162 X 0.6000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1787 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.6912 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1838 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9471 X 1.2956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2706 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9471 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8456 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7949 X 1.4088
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0434 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6088 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.1691 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7441 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9809 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0485 X 0.7044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0485 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.2956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1787 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.5559 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8404 X 0.6956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 1.0316 X 1.6000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8794 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1162 X 0.7044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 0.6956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4059 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0485 X 0.6956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 1.1838 X 1.3912
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2368 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0485 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5022 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1838 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7441 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2125 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0485 X 0.6000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4397 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.8551 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8794 X 1.2956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9471 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8794 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5412 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0824 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2029 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.1691 X 1.4000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2853 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.5897 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7779 X 0.6000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2029 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.0088
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.6596 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.1691 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.5169 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3044 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1162 X 0.7044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4397 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 0.6956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7779 X 1.0088
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0824 X 1.3044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.8625 X 1.4088
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7441 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5074 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5412 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7154 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3721 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.1691 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9132 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 1.1305 X 1.6000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3044 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9471 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.6257 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0772 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7441 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3721 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9471 X 0.6956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7610 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.3191 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6088 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0772 X 0.6956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1162 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8794 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.3529 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9471 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3721 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 0.7044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 0.6000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.5897 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3382 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 1.0967 X 1.4088
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4397 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9132 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 2 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.6184 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9809 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7272 X 1.4088
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0485 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8794 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1838 X 0.6000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2706 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5412 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8456 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2706 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5074 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2029 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9471 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9809 X 0.6000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.8768 X 1.3912
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3721 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 1.2956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8118 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2176 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2515 X 0.6956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0485 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2853 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1838 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1449 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5412 X 1.4000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7051 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6088 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.8287 X 0.9912
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4735 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9132 X 1.2956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4059 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8456 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4397 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4397 X 1.5044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.9276 X 1.6000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9809 X 1.4000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3044 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 1.1305 X 1.6000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 2 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6088 X 1.3044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9132 X 0.7044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4059 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4735 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8118 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5412 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 1.3044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.6257 X 1.0088
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.3478 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8118 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1500 X 0.7044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.7875 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9471 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.7875 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 1.4857 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4346 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 1.2489 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7272 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9809 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7610 X 1.4088
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7779 X 1.0088
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 1.2956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5412 X 1.3044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4059 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1500 X 0.7044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.6912 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1838 X 0.7044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7441 X 1.2956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3382 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.3868 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.8456 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2801 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3044 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1838 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5074 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0824 X 0.6000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.1691 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 2.4978 X 1.3044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5412 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9809 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8456 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.3191 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7441 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4059 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1838 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9132 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3721 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3721 X 1.3044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.6934 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2515 X 0.6956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2368 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2176 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4397 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9757 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4735 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.6596 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8456 X 1.4000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7779 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2368 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8118 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2853 X 0.6956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1162 X 0.6956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1162 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.6257 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4684 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1500 X 0.6956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.8768 X 1.6000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1162 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 1.0460 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 1.3044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.3868 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9809 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3044 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8118 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.6934 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5412 X 0.6956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2463 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.8118 X 1.3912
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7949 X 1.3912
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 2 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4059 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6088 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4059 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7441 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7779 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1162 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 0.7044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9471 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7441 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.3529 X 0.6956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4059 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.3191 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 0.6956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.3140 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4397 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8456 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1500 X 0.7044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7779 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.3529 X 0.7044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.6596 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0485 X 0.6956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4735 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7949 X 1.3912
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8118 X 0.6000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3721 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 0.7044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2368 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6088 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1500 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7441 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8118 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3044 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 0.6956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1500 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7949 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7441 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1838 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.4206 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.3191 X 0.7044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2853 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3721 X 1.4000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7779 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8118 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9809 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1500 X 0.7044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8794 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9132 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3721 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3382 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7779 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.3816 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7272 X 1.4088
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.3191 X 0.6956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 2 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.7875 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8456 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 1.3912
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8794 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3044 X 1.3044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8118 X 0.6956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2706 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.5897 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 0.6000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2853 X 0.6956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.3191 X 0.7044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8794 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0824 X 1.3044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.5169 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.5897 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 1.3044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.1015 X 1.3044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6713 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.9809 X 1.6000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7441 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.9978 X 0.9912
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8118 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1787 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4397 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5360 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1838 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.9132 X 1.0088
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5412 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9809 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.3529 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0772 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.3816 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7441 X 1.4088
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4397 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.1353 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2706 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.6934 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0772 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 1.0629 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7949 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7779 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9809 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 1.3912
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8118 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9081 X 1.2956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3382 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9132 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7441 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9132 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4735 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 1.0088
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3382 X 1.2956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2853 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7441 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8794 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.5897 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4397 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 1.4000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9809 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.6596 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5412 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8794 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2176 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4059 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9809 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8794 X 1.4000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.3191 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2706 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1500 X 0.6000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.8456 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5412 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5412 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1162 X 0.6956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9809 X 0.6956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7949 X 1.4088
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4397 X 1.2956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.0676 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2706 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.8456 X 1.6000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3044 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.1353 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1162 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2853 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4397 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1162 X 0.6000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.6257 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5412 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9132 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2706 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5412 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 0.7044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.8287 X 0.9912
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.6522 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4397 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1162 X 0.7044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7441 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8794 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.9640 X 1.3912
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7779 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7441 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1162 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2853 X 0.7044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2853 X 0.7044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 0.6956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6088 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.8625 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7779 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4059 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6088 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4397 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7441 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 0.6000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7441 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5412 X 1.2956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 0.7044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9809 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5412 X 0.7044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7441 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 1.1305 X 1.3912
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7441 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9132 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1162 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 1.2956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6088 X 1.2956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.8794 X 1.0088
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.3868 X 0.7044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4059 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.8287 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3044 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1838 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.9978 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 1.3912
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5412 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7441 X 1.4088
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7779 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 0.7044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0485 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 2 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2029 X 0.7044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.6088 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8118 X 0.6956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.3191 X 0.6956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7779 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7272 X 1.4088
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.1353 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.8963 X 1.3912
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6088 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9809 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3044 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1500 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9132 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.6184 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7949 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.9301 X 1.4088
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.6596 X 1.0088
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7949 X 1.3912
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.8456 X 1.0088
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9809 X 0.6956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5074 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7441 X 1.3044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 0.6956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8118 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8794 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2706 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.6088 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4059 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2706 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9471 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 1.4088
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5074 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.6088 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.1691 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2853 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3044 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4059 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.6257 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9809 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5412 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 0.7044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3721 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6088 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2853 X 0.7044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2706 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9132 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8794 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8118 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9809 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1162 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0485 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 0.6956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1500 X 0.7044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2706 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9132 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4397 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9809 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5412 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8118 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.9471 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 2.0243 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9471 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.1353 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9809 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3382 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.6452 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2029 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3382 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8118 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7272 X 0.9912
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.6596 X 0.9912
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5412 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6088 X 1.2956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7610 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 1.0121 X 1.0088
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7441 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3721 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3721 X 0.6956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2176 X 0.7044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1162 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6088 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6088 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8794 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8794 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4059 X 0.7044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1162 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1162 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.8287 X 1.4088
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8118 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9809 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.8287 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0824 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3044 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4735 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7779 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6088 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4397 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8794 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.7588 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2029 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8794 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.8287 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4059 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2706 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0824 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4059 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.1353 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.6596 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8794 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 0.6956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 1.3044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.3044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 0.6000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4059 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2029 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2029 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7779 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.9301 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.8963 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6088 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0485 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 1.2489 X 1.6000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2853 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8794 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.1691 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0824 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3382 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3721 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.1353 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5412 X 0.6956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9809 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4397 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6088 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8794 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2706 X 1.2956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3382 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 0.6000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 0.7044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5412 X 1.2956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.8287 X 0.9912
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7441 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 0.6956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.0338 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6088 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3044 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6088 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8794 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8794 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2993 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5412 X 0.7044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1838 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5412 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5412 X 0.7044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4059 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5412 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.3529 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.1015 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2176 X 0.7044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8456 X 0.6956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8118 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7441 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2176 X 0.6956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6088 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1838 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2706 X 1.3044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.1015 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.8118 X 1.6000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0824 X 0.6000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0096 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5074 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7441 X 1.3912
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7441 X 1.3912
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.1691 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1838 X 0.7044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2706 X 1.3044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7949 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3721 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4059 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 0.6000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3044 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7949 X 1.4088
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0485 X 0.6956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5412 X 0.7044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 0.6956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9809 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9809 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.1015 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7441 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 0.6956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0772 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1162 X 0.6956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4397 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8456 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2853 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2706 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9132 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 0.6956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7949 X 1.4088
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6088 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3721 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9471 X 0.7044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.1015 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2515 X 0.6956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7441 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.8625 X 1.0088
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.1353 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5412 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.1015 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1500 X 0.6000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8118 X 0.6000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 0.6956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8118 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5360 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.8625 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8456 X 1.4000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.1353 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2368 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2176 X 0.7044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.9471 X 0.9912
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3721 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.4000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8118 X 1.2956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5412 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2176 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.8118 X 1.3912
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1162 X 0.6956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6088 X 1.4000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 0.6956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4735 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1162 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2176 X 0.7044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3382 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3044 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.8963 X 1.4088
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5074 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.9978 X 1.0088
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.5581 X 1.0088
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 1.0654 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.9978 X 0.9912
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.6257 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2853 X 0.6956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6088 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.0676 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7949 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8118 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.5897 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7779 X 1.4088
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2706 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2368 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7610 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.4493 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 1.2956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7441 X 0.6956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9132 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8118 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8794 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.3044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.8963 X 1.4088
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7779 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.6596 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6088 X 0.5044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.8625 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5360 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7441 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.6934 X 1.0088
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0485 X 0.7044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3044 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3721 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9809 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3382 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0875 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.3191 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8456 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9809 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2029 X 1.4000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2368 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5412 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6088 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.4882 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 1.2956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.5221 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9132 X 0.6956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3331 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.3868 X 0.6956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3721 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.3191 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2515 X 0.7044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 2 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9809 X 0.6956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.8963 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.6596 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8118 X 1.2956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.3191 X 0.6956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5412 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2029 X 1.3044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3382 X 1.2956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4735 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7441 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.8963 X 1.3912
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.6596 X 1.0088
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6088 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5412 X 0.6000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5125 X 1.2956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6088 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8456 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5412 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8794 X 1.4000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.3044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.6184 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9419 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4735 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.8118 X 1.4088
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9132 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7051 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 2 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.3529 X 0.7044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 2 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2029 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5412 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4684 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2463 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 1.4000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 0.6000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.9301 X 1.0088
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0824 X 0.6956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2029 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 0.6000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8118 X 1.3044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7441 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4059 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4397 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.6934 X 1.0088
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2853 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8794 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.1015 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2176 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7610 X 0.9912
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9132 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7949 X 0.9912
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.8265 X 1.2956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5412 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.8603 X 1.2956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7949 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8794 X 0.6956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2368 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7779 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2029 X 1.2956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.3529 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4397 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3721 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7441 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7728 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6088 X 0.6956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 1.4000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.6184 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8456 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4059 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9471 X 1.2956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7441 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7779 X 1.3044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7441 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8118 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 1.2489 X 0.9912
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9471 X 0.6956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9132 X 1.2956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6088 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5412 X 0.6956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.5169 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4397 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4735 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7779 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.6596 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4059 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.4154 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8794 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2706 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.6596 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2853 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8118 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8794 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.5897 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1110 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3382 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7441 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.7875 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 2 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2368 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 1.0460 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.8794 X 1.4088
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8118 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5412 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5125 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7441 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8118 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7949 X 1.4088
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9809 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.1691 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9471 X 1.2956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1110 X 1.3044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8456 X 1.3044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3721 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 0.9912
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9809 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.8287 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.1691 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9132 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 2 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2706 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2368 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 1.1500 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.8794 X 0.9912
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.8092 X 0.9912
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1162 X 0.6000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9809 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8794 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.8118 X 1.4088
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6088 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 2 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8456 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0824 X 0.7044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 2 sinks closer to other cluster.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7949 X 0.9912
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1838 X 0.7044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2706 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5074 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.1353 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.6912 X 1.3044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0824 X 0.6000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2368 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.0676 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 1.0654 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5412 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3382 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9132 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 1.1474 X 2.2088
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2029 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.2956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9132 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4397 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4346 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5412 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5412 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1162 X 0.6956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5074 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2853 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3044 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4059 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4397 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6088 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8118 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.3478 X 1.4000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5412 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7779 X 1.4000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.6235 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5412 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.8794 X 1.0088
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.2956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.7588 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2176 X 0.6956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5074 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1500 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.8287 X 0.9912
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7779 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7441 X 0.6000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6088 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6088 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4059 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5412 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9081 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8456 X 1.2956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1500 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2706 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 2 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0824 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0824 X 0.6000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 1.3044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7441 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8118 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2706 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5022 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.1353 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 1.0629 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4059 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.8287 X 1.6000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3382 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9471 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0824 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5412 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.8456 X 1.0088
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.9301 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8794 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1162 X 0.6956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8456 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5412 X 0.7044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3721 X 1.4000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3044 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8118 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3721 X 1.5044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.6452 X 0.9912
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9757 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6088 X 0.6956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.6257 X 0.9912
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7949 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6088 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 2 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9132 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6140 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2368 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8456 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8118 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4397 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6088 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5412 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3044 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7441 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0824 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 1.5533 X 1.3912
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7441 X 1.4956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9132 X 0.7044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2706 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2368 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1449 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4397 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8118 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4059 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9132 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8743 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2706 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5412 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2706 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8794 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.9132 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4735 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8118 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4397 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.1691 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8118 X 0.6956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7441 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4397 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0434 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9809 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.3191 X 0.7044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.3529 X 0.7044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9809 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9809 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8456 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2029 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.1353 X 0.6000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3721 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7949 X 1.4088
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5412 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.8625 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1162 X 0.6000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.8287 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.8456 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.3868 X 0.7044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.8456 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5412 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.6934 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.3191 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7441 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7441 X 0.6956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.6235 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8456 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 1.2956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.3529 X 0.6956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.3868 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.1353 X 1.3044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5412 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7779 X 1.3912
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4346 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0485 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2515 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 2 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 1.3044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.9471 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4397 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4397 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5074 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2801 X 1.2956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.4544 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3382 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.5507 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2706 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4346 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8743 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9471 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.5221 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9132 X 0.6956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7441 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5699 X 0.6956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 2 sinks closer to other cluster.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7754 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8118 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.9809 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7779 X 0.6956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.4000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4059 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.9614 X 1.4088
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.9809 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5074 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5412 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.9640 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.8287 X 1.6000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.3191 X 0.7044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4735 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.3529 X 0.7044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2176 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.5897 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8456 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.1691 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7949 X 1.4088
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.6934 X 1.0088
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6713 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2853 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9809 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8794 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 1.4088
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2853 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0485 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8118 X 1.2956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3382 X 1.3044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2368 X 0.6956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3044 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.1353 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9471 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7272 X 1.0088
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 1.3912
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6088 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.5581 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1162 X 0.6000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1838 X 0.6000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2853 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5074 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 1.0460 X 1.7912
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 0.7044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2368 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 1.4088
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9809 X 0.6000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6088 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.3529 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4059 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8794 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4059 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.6257 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0824 X 0.6956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.9952 X 1.6000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 2 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7441 X 1.2956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9809 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9132 X 0.6956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7441 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9471 X 0.6000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 2 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8456 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6088 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8118 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3044 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.9132 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2176 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.9952 X 1.0088
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4684 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7779 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2853 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4397 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9132 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5412 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2368 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7441 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1162 X 0.6956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.6088 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5412 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5412 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.6912 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5412 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2515 X 0.6956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7949 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 0.7044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1162 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.3529 X 0.7044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8118 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8794 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 0.7044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8794 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4684 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.9132 X 1.4088
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.6912 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5412 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0485 X 1.2956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.1691 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.6596 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2368 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 2 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0485 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2801 X 1.2956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4735 X 0.6956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6088 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8456 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.8768 X 1.3912
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2706 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8118 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1162 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2029 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.5897 X 1.2956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0434 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.4882 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7272 X 1.4088
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9471 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 0.6956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2515 X 0.7044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1838 X 0.6956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.6257 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.1691 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.9132 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 2.0581 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3721 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4397 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5074 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5412 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2706 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 0.6956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2853 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8456 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9132 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7779 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5412 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6088 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.1691 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7272 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0434 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3382 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4397 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4397 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.3868 X 0.7044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.9809 X 0.9912
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3044 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 0.7044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2029 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.1691 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.3191 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.3044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2853 X 0.6956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 0.7044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6375 X 1.3044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.4882 X 1.3044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.6257 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4059 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 2.0919 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8118 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 1.2956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9809 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 0.7044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.1353 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3044 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1110 X 1.3044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1110 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6088 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8456 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2029 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5074 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.8963 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8456 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9809 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0824 X 1.2956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3721 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3044 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.3044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6375 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7441 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.8963 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7949 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5074 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7949 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7441 X 0.6000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3382 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 1.0088
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1838 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.7588 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2706 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2853 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.1015 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5412 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9471 X 0.6956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5412 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1162 X 0.6956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1500 X 0.6000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.4882 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8456 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9471 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.6184 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.3529 X 0.6956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2801 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 0.6956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1162 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4735 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9132 X 0.7044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.2956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4346 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 1.4000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8118 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6713 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1162 X 1.2956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9132 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1110 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9132 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2029 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8456 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9471 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.5897 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.8625 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2515 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9809 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5412 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.3868 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6088 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7441 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4397 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.3529 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2368 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9809 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0485 X 0.6956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.6235 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6088 X 0.7044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2706 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4346 X 1.3044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9809 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8118 X 0.7044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.6257 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2029 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 2.0919 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3044 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 0.7044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.1691 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 2.1596 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8118 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8118 X 0.7044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8456 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6713 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8066 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9471 X 0.6000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4397 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1500 X 0.6956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.6257 X 0.9912
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.8287 X 0.9912
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7441 X 0.7044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8118 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2515 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8118 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8118 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8118 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 1.2956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.6596 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9809 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.8092 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.8456 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1838 X 0.6000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 0.7044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7779 X 1.3044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2029 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 1.1982 X 1.7912
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8456 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7779 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2029 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2368 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9809 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2801 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7441 X 1.0088
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 1.0460 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0824 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3382 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3044 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2316 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 0.6956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3382 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9132 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9809 X 1.3044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2706 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4007 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0096 X 0.6956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7949 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8118 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0485 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.8213 X 1.3044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2515 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8118 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.3191 X 0.7044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.3191 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5412 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4397 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7779 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2029 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6816 X 0.6956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7779 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9471 X 0.6956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4397 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2706 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7949 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3382 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4735 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 1.2956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8794 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.6860 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4059 X 0.7044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8118 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3044 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4735 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.1353 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3331 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7779 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8456 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7949 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 0.7044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 1.0460 X 1.4088
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 1.4011 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.9228 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8456 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8794 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3721 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2993 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0485 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2706 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3044 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.3140 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.6934 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 0.6956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8794 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2368 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3044 X 1.4000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5699 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4397 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.8287 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3382 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2029 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5412 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7779 X 0.9912
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2853 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 2 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5360 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9471 X 0.6000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.6912 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5412 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2853 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.5897 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7949 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5074 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2853 X 0.6956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 0.7044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2515 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.8287 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 0.6956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6375 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9132 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9132 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7779 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5074 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4397 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2515 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9809 X 0.6956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9132 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.1691 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9809 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4684 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.3044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.1015 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3721 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.3191 X 1.2956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.3478 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1787 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5412 X 0.6956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6088 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4059 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.1691 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4397 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6088 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7441 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3382 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7779 X 1.2956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2029 X 1.4000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8118 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.0338 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 0.7044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7949 X 1.3912
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.5412 X 0.9912
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5074 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1500 X 0.6000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2706 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8118 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2368 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.9640 X 0.9912
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0824 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8456 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1162 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6088 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6037 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6713 X 1.3044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4059 X 0.6956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.6257 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2515 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9809 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9809 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8456 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2706 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8794 X 0.6956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8456 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0485 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7441 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3382 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.3868 X 0.6956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5074 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 1.0316 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6713 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7949 X 1.3912
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8118 X 1.3044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2853 X 0.7044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.4544 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5074 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0772 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1787 X 1.2956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8456 X 0.7044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3044 X 1.4000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9809 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.3140 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 1.0460 X 1.7912
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.1691 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9809 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9471 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.4544 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7610 X 1.3912
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6088 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4059 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0485 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 2 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.5897 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.0676 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4397 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1162 X 0.6956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1162 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7779 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.6596 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 2 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.1691 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2029 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5412 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7779 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3044 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3721 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 1.0654 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2029 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3721 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1162 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.1353 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1500 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7441 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5074 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 0.6956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7949 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.8118 X 1.0088
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3721 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.8625 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4397 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3044 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 1.0088
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3382 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6088 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.1353 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2368 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.9132 X 1.4088
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7949 X 1.3912
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2853 X 0.7044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4735 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9132 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6088 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2853 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3044 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6088 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.9640 X 1.3912
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9471 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2176 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.1353 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7441 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9809 X 0.6956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9809 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5412 X 1.4000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 0.6000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 1.3044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.5507 X 1.2956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2368 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 1.0654 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2706 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3382 X 1.4956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4397 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 1.4180 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4059 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5412 X 1.3044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3044 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7441 X 1.4000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2368 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3382 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6088 X 1.2956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5412 X 0.7044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.8794 X 0.9912
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0824 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2125 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9809 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7949 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5412 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2853 X 0.6956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6088 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8456 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3721 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9471 X 1.3044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7779 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7272 X 1.4088
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3382 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0824 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9132 X 0.7044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.5221 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.4154 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.0676 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6088 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9132 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.5897 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8794 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9809 X 0.6000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8794 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1162 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1162 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7949 X 1.3912
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.8456 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5412 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6088 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.3868 X 0.7044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0824 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6088 X 1.2956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4397 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4397 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2706 X 1.3044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.6257 X 0.9912
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1162 X 0.6956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8118 X 0.7044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8118 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7441 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2368 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8794 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.3191 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3382 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.8625 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7779 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2368 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4059 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7779 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5412 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5699 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.5897 X 1.3044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5412 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 1.0088
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.5897 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8794 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.8794 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8456 X 1.2956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1162 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2029 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.1691 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8456 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3044 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3382 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7779 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2515 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7779 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4059 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.7250 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.5897 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.6257 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2706 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.3868 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.3140 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3382 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7441 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.9301 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9809 X 1.3044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6088 X 1.2956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 0.6000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1838 X 0.6956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3382 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4397 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2515 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.1353 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8118 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8456 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7779 X 1.3044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7441 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3382 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 0.9912
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7441 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8404 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9809 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8456 X 0.6956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5412 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3382 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3721 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2706 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6088 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8794 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9809 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3721 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4059 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5360 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.5074 X 0.9912
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2176 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.0676 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9809 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4059 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2706 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.6257 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5412 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7441 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5360 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6088 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.8118 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.3044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2368 X 0.7044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4059 X 1.2956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7779 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6140 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9471 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3721 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.3044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9809 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8456 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.6257 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.6596 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.1353 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3721 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4007 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4397 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3044 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1162 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.9471 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8456 X 0.5044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5699 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 0.6000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7441 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5412 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1838 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4397 X 1.2956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 1.4000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6088 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 1.0460 X 1.3912
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6088 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8118 X 0.6956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0824 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2853 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 0.6956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1162 X 0.7044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2368 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8794 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6088 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8456 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9471 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1162 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3044 X 0.6956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7779 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3382 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9471 X 0.7044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.7875 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 2 sinks closer to other cluster.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.9301 X 1.4088
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8118 X 1.4000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2029 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6037 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 1.4088
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8794 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3044 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3044 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3044 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7779 X 0.6956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1162 X 0.6000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.1691 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8066 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5412 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5412 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4346 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9809 X 0.6956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9471 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1162 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3721 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6478 X 0.7044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4059 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8118 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0824 X 0.7044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.1353 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8118 X 0.7044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4059 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.3140 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8118 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7051 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2515 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.9978 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4735 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.6596 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2706 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8794 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0824 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 1.4000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5074 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0485 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.1015 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7779 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9471 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9132 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1838 X 0.6000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3044 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4684 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1500 X 0.6956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3044 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.1353 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7610 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9809 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7441 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8456 X 0.7044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.4154 X 1.3044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9132 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 0.7044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9471 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0824 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7441 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 1.4000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5412 X 1.4000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.0676 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.1353 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4397 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.3529 X 0.6956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2176 X 0.6956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3382 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5412 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8794 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.2956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6088 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.1015 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.6934 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4397 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2853 X 0.7044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8794 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2993 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.1691 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7441 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7779 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3044 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2029 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5022 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.1691 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.6257 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5022 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.1691 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2706 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.1691 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0824 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9471 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 1.3044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 0.7044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5412 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7441 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1162 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8456 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8118 X 1.3044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.8625 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2853 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1838 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8118 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7949 X 1.3912
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4059 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5412 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.9301 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7949 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9132 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7246 X 1.0088
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4059 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 0.6000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.3191 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8456 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 0.7044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.1691 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6088 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1162 X 0.7044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8066 X 1.2956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1162 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8118 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6088 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.1691 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2706 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5412 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.1015 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3721 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4735 X 1.3044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7779 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9471 X 0.6956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8794 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 2.1257 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1162 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2515 X 0.7044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3044 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3044 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0485 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2029 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8794 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.1353 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7441 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4735 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4059 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.9640 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4397 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6088 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3044 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7272 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2853 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9809 X 0.6956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7949 X 1.4088
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7441 X 1.2956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 0.7044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.1353 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.6257 X 1.0088
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9809 X 0.6956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2706 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3044 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3721 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8456 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7441 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.0676 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5074 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8456 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1162 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4059 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 0.6956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2515 X 0.7044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2515 X 0.7044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.6235 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3044 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1162 X 0.6000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2853 X 0.7044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8456 X 0.7044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7779 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0485 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.9471 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9132 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9471 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1838 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3044 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8456 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9132 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2368 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.3529 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4059 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9471 X 0.6956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7779 X 0.7044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7610 X 0.9912
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4397 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2706 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4397 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3044 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3721 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9809 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7779 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8118 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5412 X 0.6956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2853 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8456 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2853 X 0.6956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1162 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1162 X 0.6000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4397 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 1.1669 X 1.0088
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4397 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 0.6000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1162 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3382 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2176 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.6257 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8118 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8456 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.2956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2515 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.3191 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8456 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8118 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8118 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.4493 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8794 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.8625 X 1.4088
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0824 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4059 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5412 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 1.2320 X 2.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 2 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5412 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8118 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.9301 X 1.3912
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4397 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.2956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.0338 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8456 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6088 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5412 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.1691 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9471 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6088 X 1.2956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2176 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6088 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4735 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7779 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7441 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5412 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1838 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9809 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2368 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8794 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.1015 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 1.2956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.1353 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8794 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8118 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9471 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8118 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.1691 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5412 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6088 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4059 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2801 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.0676 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2706 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4397 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.3191 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8456 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6088 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2368 X 0.7044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 0.6000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0485 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2368 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.6257 X 1.0088
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1162 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 3 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8794 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 1.1136 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0824 X 0.7044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1162 X 0.7044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2706 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8118 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4397 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.3478 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4059 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9471 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.1691 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.8625 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9809 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8794 X 0.7044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3044 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4735 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2801 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8456 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6088 X 0.6000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 2 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2029 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 0.6956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1500 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7779 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6088 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.4544 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.6934 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0485 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5074 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0824 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7779 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6088 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 0.6000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1162 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.6596 X 1.0088
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3382 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1162 X 0.7044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0485 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2515 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7441 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4397 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4397 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.1691 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2368 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3044 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7441 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3721 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.6257 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.3868 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8794 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2515 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6088 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 2 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4059 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2176 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5074 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2853 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9132 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5412 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8456 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.9276 X 1.8088
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9809 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8456 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 2 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7441 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0824 X 0.7044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.1015 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2706 X 1.2956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4397 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.1015 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.8794 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7949 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8456 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4735 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0485 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6088 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5699 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7949 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9471 X 0.6956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.0676 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3382 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.6257 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2368 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.3044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0485 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.8794 X 1.4088
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2515 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7610 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8118 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9471 X 0.6000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.7875 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9809 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6088 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 0.6956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.9228 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7441 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 2 sinks closer to other cluster.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.9978 X 0.9912
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.8963 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9809 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4735 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9471 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6088 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.9904 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5412 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 1.0460 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 2 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2706 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7585 X 1.3912
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5412 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.3529 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9471 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1500 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 1.0967 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8456 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7441 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0772 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4346 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7779 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3044 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0485 X 0.7044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.6596 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2515 X 0.7044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7949 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.3044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.6934 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.3191 X 0.6956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8456 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7441 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.3868 X 0.6956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7441 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9809 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2706 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7779 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.5897 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7949 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6088 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2368 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3721 X 0.7044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8794 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2706 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2853 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2176 X 1.3044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8118 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4059 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.3191 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.8456 X 1.0088
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2515 X 1.2956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0485 X 0.7044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2515 X 0.7044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6088 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.8118 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 0.6956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8794 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 1.0088
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2176 X 0.6956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2706 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4397 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1838 X 0.7044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2368 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1162 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3721 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.5897 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9809 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7779 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 2 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7441 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9132 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0824 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3382 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7441 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7441 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8118 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8456 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7610 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9132 X 0.6000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3044 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 0.6956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 1.2320 X 1.6000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9471 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8456 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 1.3912
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9132 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5412 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2706 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2029 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4397 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1110 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.7779 X 1.3912
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.8456 X 1.6000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4059 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2368 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9132 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3044 X 0.6956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8118 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3721 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5074 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3044 X 1.4000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9809 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8118 X 0.6956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9809 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7779 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6088 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2368 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 0.7044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9471 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2853 X 0.6956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9809 X 0.6956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3382 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3382 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 0.7044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7390 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5412 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.9640 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.4000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.7103 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.6426 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.4882 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4735 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8794 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8456 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3721 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0485 X 0.6000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6037 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.2706 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9471 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.8118 X 1.6000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6765 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5412 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3721 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2853 X 0.7044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3721 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 1.0316 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.9301 X 1.0088
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.0956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.0147 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9132 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9132 X 0.7044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.8456 X 1.1044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.6088 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.4059 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5412 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3382 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1162 X 0.6000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.5750 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 0.6596 X 1.2000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.0676 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2515 X 0.7044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.4206 X 0.8956
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.2515 X 0.9044
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.3044 X 1.0000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 0.9132 X 0.8000
    Key: 4284 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 8 sinks, 1 sinks closer to other cluster.
[INFO CTS-0093] Fixing tree levels for max depth 10
Fixing from level 7 (parent=0 + current=7) to max 10 for driver CLK
[INFO CTS-0018]     Created 1078 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 7.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 10.
[INFO CTS-0015]     Created 1078 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 1:13, 2:27, 3:22, 4:29, 5:99, 6:305, 7:232, 8:40, 9:10, 10:15, 11:26, 12:14, 13:7, 14:4, 15:2..
[INFO CTS-0017]     Max level of the clock tree: 6.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018] message limit reached, this message will no longer print
[INFO CTS-0012] message limit reached, this message will no longer print
[INFO CTS-0013] message limit reached, this message will no longer print
[INFO CTS-0015] message limit reached, this message will no longer print
[INFO CTS-0016] message limit reached, this message will no longer print
[INFO CTS-0017] message limit reached, this message will no longer print
[INFO CTS-0098] Clock net "CLK"
[INFO CTS-0099]  Sinks 4608
[INFO CTS-0100]  Leaf buffers 691
[INFO CTS-0101]  Average sink wire length 3416.36 um
[INFO CTS-0102]  Path depth 7 - 10
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[9\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 29.30 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[9\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.85 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[9\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.85 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[9\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.56 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[8\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.29 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[8\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 32.26 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[8\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 34.76 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[8\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.41 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[7\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.55 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[7\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 33.28 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[7\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 33.72 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[7\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.64 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[6\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.60 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[6\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 29.66 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[6\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 30.56 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[6\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 31.24 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[63\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 27.64 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[63\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.82 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[63\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.57 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[63\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.08 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[62\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.21 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[62\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.96 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[62\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.27 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[62\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 33.60 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[61\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.76 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[61\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.40 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[61\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.46 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[61\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 32.51 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[60\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.06 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[60\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 28.84 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[60\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 50.32 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[60\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.16 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[5\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.23 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[5\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.22 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[5\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 34.73 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[5\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.87 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[59\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.26 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[59\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.19 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[59\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.95 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[59\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 27.89 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[58\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.87 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[58\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.73 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[58\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 31.06 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[58\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.32 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[57\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.06 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[57\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.76 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[57\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.85 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[57\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.60 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[56\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.66 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[56\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 28.43 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[56\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.67 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[56\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 50.42 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[55\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 55.29 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[55\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.98 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[55\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 31.72 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[55\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.13 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[54\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.00 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[54\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.43 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[54\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.48 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[54\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.36 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[53\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.91 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[53\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 32.17 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[53\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.83 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[53\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.93 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[52\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.93 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[52\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.27 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[52\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.20 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[52\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.11 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[51\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 32.56 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[51\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.44 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[51\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.96 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[51\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.27 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[50\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 30.42 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[50\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 52.04 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[50\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 52.63 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[50\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.28 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[4\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.52 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[4\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.25 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[4\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.03 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[4\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 54.54 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[49\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.15 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[49\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 31.19 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[49\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 50.94 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[49\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.70 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[48\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.98 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[48\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.76 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[48\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 32.67 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[48\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.21 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[47\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 29.99 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[47\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.70 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[47\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.95 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[47\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 33.33 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[46\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.66 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[46\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.84 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[46\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.26 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[46\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.49 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[45\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.69 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[45\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.03 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[45\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.39 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[45\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 30.22 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[44\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.21 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[44\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 52.42 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[44\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 33.87 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[44\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 32.87 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[43\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 54.92 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[43\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.70 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[43\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.22 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[43\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.14 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[42\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.92 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[42\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.96 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[42\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 34.04 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[42\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 29.41 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[41\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.57 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[41\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.39 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[41\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.66 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[41\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.94 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[40\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.33 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[40\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 32.28 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[40\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.87 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[40\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 33.46 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[3\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 32.08 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[3\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.39 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[3\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 33.03 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[3\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 32.17 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[39\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.54 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[39\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.46 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[39\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 32.78 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[39\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.37 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[38\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.60 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[38\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.50 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[38\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.17 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[38\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.59 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[37\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.30 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[37\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.01 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[37\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 32.19 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[37\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 33.72 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[36\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.03 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[36\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.39 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[36\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.89 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[36\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 33.91 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[35\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.65 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[35\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.23 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[35\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 32.54 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[35\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.73 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[34\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.06 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[34\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 34.96 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[34\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.00 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[34\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.82 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[33\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.73 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[33\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 28.30 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[33\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.43 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[33\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.23 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[32\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.71 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[32\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.29 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[32\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 49.69 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[32\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 32.25 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[31\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 54.72 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[31\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.22 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[31\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.78 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[31\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.89 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[30\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 34.31 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[30\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.63 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[30\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 32.85 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[30\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.42 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[2\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.64 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[2\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.43 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[2\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.87 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[2\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.59 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[29\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.16 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[29\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 30.62 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[29\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.13 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[29\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.35 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[28\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.68 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[28\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.99 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[28\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.22 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[28\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.34 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[27\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.97 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[27\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.61 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[27\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.15 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[27\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.56 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[26\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.40 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[26\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 28.67 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[26\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.76 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[26\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 28.28 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[25\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 53.86 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[25\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.76 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[25\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 33.17 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[25\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.46 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[24\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.51 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[24\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.73 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[24\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.00 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[24\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.02 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[23\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.65 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[23\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.74 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[23\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.43 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[23\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.45 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[22\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.28 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[22\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 34.95 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[22\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 30.48 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[22\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 31.30 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[21\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 50.41 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[21\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.26 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[21\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.94 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[21\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.57 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[20\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.55 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[20\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.88 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[20\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.38 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[20\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.43 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[1\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 51.13 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[1\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 29.10 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[1\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.13 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[1\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.33 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[19\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.57 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[19\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 30.22 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[19\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 34.37 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[19\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 34.22 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[18\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.34 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[18\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 31.02 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[18\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 54.02 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[18\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.33 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[17\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.44 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[17\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 34.60 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[17\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.39 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[17\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 31.27 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[16\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.58 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[16\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.10 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[16\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.63 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[16\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 32.54 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[15\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.49 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[15\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 54.12 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[15\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.99 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[15\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.51 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[14\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.27 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[14\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.94 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[14\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.43 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[14\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 33.89 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[13\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 34.06 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[13\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.28 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[13\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.95 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[13\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 27.17 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[12\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.65 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[12\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.87 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[12\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.58 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[12\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.12 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[11\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.04 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[11\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 34.01 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[11\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.96 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[11\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.53 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[10\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 32.91 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[10\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 25.86 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[10\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.63 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[10\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.94 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[0\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.26 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[0\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 29.35 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[0\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.07 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_0.WORD\[0\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.61 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[9\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 52.24 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[9\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.16 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[9\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.88 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[9\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.17 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[8\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 30.49 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[8\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.09 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[8\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.24 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[8\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 33.96 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[7\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.75 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[7\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.09 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[7\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 29.09 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[7\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 33.56 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[6\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.80 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[6\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 49.49 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[6\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 50.77 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[6\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.31 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[63\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.08 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[63\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.76 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[63\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.27 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[63\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.45 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[62\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 29.96 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[62\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 34.69 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[62\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.60 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[62\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.84 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[61\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 32.68 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[61\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.37 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[61\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.52 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[61\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.29 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[60\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.23 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[60\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 33.44 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[60\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.81 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[60\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.21 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[5\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 32.10 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[5\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.75 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[5\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.81 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[5\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 31.91 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[59\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 34.48 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[59\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.81 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[59\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.37 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[59\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.03 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[58\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 31.45 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[58\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.10 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[58\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.04 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[58\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.57 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[57\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.54 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[57\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 33.62 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[57\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.15 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[57\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.49 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[56\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.97 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[56\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.00 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[56\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.33 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[56\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.77 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[55\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.97 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[55\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 30.76 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[55\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 49.66 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[55\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 33.69 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[54\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.01 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[54\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.86 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[54\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.17 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[54\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 34.76 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[53\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.78 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[53\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.61 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[53\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 33.23 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[53\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.75 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[52\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 31.68 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[52\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.67 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[52\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 34.84 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[52\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 28.83 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[51\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.45 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[51\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 53.52 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[51\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 49.60 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[51\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.77 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[50\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.87 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[50\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.42 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[50\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.42 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[50\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.35 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[4\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 34.77 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[4\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 28.56 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[4\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.79 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[4\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.93 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[49\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.85 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[49\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 31.17 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[49\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 55.22 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[49\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.37 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[48\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.34 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[48\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.84 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[48\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.79 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[48\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 27.80 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[47\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.87 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[47\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.16 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[47\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.17 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[47\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 34.98 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[46\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.59 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[46\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 29.55 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[46\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.33 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[46\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.16 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[45\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.68 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[45\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 32.50 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[45\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.11 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[45\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 28.47 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[44\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.99 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[44\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.03 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[44\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 28.71 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[44\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.33 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[43\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.40 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[43\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 28.35 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[43\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.21 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[43\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.87 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[42\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.73 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[42\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.64 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[42\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.82 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[42\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.47 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[41\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.48 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[41\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.15 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[41\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.08 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[41\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 52.72 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[40\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.42 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[40\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.95 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[40\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.35 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[40\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.69 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[3\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.01 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[3\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.45 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[3\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.55 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[3\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.29 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[39\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.75 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[39\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.23 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[39\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 62.26 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[39\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.03 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[38\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.57 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[38\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.62 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[38\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.50 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[38\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 54.42 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[37\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 49.33 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[37\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 32.55 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[37\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 32.22 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[37\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 30.76 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[36\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 50.34 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[36\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.64 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[36\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 31.94 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[36\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 50.50 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[35\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.59 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[35\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.17 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[35\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.09 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[35\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 32.35 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[34\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.44 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[34\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.30 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[34\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.81 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[34\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 55.81 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[33\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.80 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[33\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 33.74 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[33\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.22 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[33\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 57.73 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[32\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.59 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[32\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 32.43 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[32\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.79 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[32\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.65 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[31\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.86 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[31\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 31.82 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[31\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.52 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[31\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.71 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[30\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.73 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[30\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 33.32 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[30\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.62 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[30\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 33.36 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[2\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.61 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[2\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 31.90 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[2\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.34 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[2\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 34.71 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[29\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.91 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[29\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.15 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[29\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.13 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[29\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.07 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[28\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 31.84 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[28\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.83 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[28\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.73 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[28\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 29.06 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[27\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.46 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[27\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.45 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[27\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 30.57 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[27\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 31.10 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[26\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.30 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[26\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.87 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[26\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 50.05 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[26\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.74 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[25\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 34.49 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[25\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.71 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[25\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.52 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[25\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 49.01 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[24\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 30.75 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[24\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 30.24 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[24\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.31 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[24\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.87 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[23\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.91 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[23\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.80 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[23\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.20 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[23\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 30.54 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[22\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.26 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[22\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 28.38 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[22\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.78 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[22\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 34.43 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[21\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.99 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[21\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 32.58 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[21\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 25.83 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[21\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.71 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[20\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 32.61 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[20\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.10 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[20\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.92 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[20\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.94 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[1\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 31.46 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[1\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 34.19 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[1\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.00 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[1\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 34.43 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[19\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.28 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[19\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 28.54 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[19\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.39 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[19\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.33 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[18\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.30 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[18\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 29.88 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[18\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.54 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[18\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 49.95 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[17\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.64 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[17\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 33.69 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[17\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 32.09 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[17\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.84 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[16\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 32.95 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[16\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.22 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[16\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.62 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[16\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.08 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[15\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.76 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[15\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.63 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[15\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.30 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[15\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.72 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[14\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.90 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[14\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 49.21 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[14\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.92 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[14\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.23 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[13\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.78 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[13\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 32.43 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[13\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.82 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[13\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 49.42 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[12\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.57 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[12\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.45 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[12\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.89 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[12\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.84 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[11\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 32.01 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[11\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.77 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[11\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.47 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[11\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.21 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[10\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.41 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[10\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.98 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[10\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.87 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[10\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.25 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[0\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.49 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[0\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 34.61 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[0\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 32.90 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_1.WORD\[0\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.27 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[9\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.97 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[9\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.78 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[9\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 49.12 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[9\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 33.66 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[8\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 31.09 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[8\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 34.80 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[8\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.23 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[8\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 50.57 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[7\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.17 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[7\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 34.61 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[7\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.13 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[7\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.34 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[6\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.29 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[6\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.30 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[6\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.37 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[6\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.80 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[63\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.16 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[63\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.22 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[63\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 53.85 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[63\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.93 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[62\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.53 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[62\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 51.98 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[62\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.57 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[62\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.88 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[61\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 53.42 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[61\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.75 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[61\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 51.96 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[61\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 33.96 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[60\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 34.02 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[60\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.41 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[60\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.85 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[60\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 54.73 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[5\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.23 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[5\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.24 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[5\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.86 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[5\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 53.35 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[59\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.52 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[59\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.15 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[59\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 50.66 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[59\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.55 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[58\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 50.02 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[58\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 31.67 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[58\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 67.86 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[58\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.09 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[57\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.16 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[57\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.94 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[57\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 30.88 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[57\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.01 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[56\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.70 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[56\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.06 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[56\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 33.43 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[56\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.25 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[55\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.20 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[55\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 32.91 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[55\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.45 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[55\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.05 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[54\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.12 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[54\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 53.60 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[54\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.49 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[54\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.17 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[53\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.06 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[53\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 28.20 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[53\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 53.31 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[53\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.63 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[52\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 32.73 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[52\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 32.09 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[52\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 52.14 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[52\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.07 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[51\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.37 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[51\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.02 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[51\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.24 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[51\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.60 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[50\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 49.34 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[50\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.51 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[50\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.17 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[50\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.80 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[4\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.12 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[4\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.79 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[4\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.04 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[4\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 51.42 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[49\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.52 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[49\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.53 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[49\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.49 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[49\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 34.46 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[48\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.11 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[48\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.34 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[48\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 34.27 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[48\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.18 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[47\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 30.00 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[47\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.41 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[47\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.37 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[47\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.93 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[46\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.53 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[46\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.82 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[46\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.00 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[46\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 51.48 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[45\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 32.30 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[45\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.36 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[45\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.71 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[45\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.27 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[44\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.74 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[44\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.53 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[44\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 30.31 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[44\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.62 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[43\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.42 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[43\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 34.98 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[43\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.78 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[43\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.04 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[42\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.80 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[42\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 33.89 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[42\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.25 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[42\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 31.35 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[41\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.56 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[41\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.65 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[41\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.05 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[41\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.02 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[40\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.10 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[40\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 50.57 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[40\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.91 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[40\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.07 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[3\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.60 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[3\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.09 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[3\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.47 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[3\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.61 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[39\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 31.07 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[39\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.89 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[39\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.94 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[39\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.23 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[38\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.73 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[38\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.89 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[38\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.14 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[38\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 52.74 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[37\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 30.74 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[37\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 32.10 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[37\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.27 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[37\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 31.20 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[36\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 49.68 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[36\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 31.06 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[36\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 34.95 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[36\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.34 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[35\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.39 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[35\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.33 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[35\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.99 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[35\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 52.03 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[34\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.79 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[34\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.75 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[34\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.21 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[34\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 49.67 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[33\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.79 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[33\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.89 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[33\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 33.16 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[33\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 53.88 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[32\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 29.42 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[32\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 34.76 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[32\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.15 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[32\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.43 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[31\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.62 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[31\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.34 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[31\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.11 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[31\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 52.68 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[30\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 33.53 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[30\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 51.72 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[30\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 49.30 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[30\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 33.53 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[2\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.56 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[2\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.54 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[2\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.36 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[2\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 32.07 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[29\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.14 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[29\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.79 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[29\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.67 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[29\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 32.50 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[28\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 34.71 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[28\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.73 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[28\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.58 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[28\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 49.57 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[27\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.17 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[27\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.85 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[27\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.04 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[27\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 27.10 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[26\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 50.96 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[26\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.31 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[26\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.43 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[26\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 32.81 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[25\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.62 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[25\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 50.65 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[25\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.44 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[25\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.37 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[24\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 49.18 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[24\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 33.72 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[24\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.59 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[24\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.32 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[23\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.36 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[23\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.85 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[23\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.51 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[23\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.79 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[22\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.49 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[22\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.24 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[22\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.47 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[22\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.41 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[21\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.20 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[21\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.74 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[21\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.43 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[21\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.65 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[20\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.71 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[20\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.46 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[20\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 55.25 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[20\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.97 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[1\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 33.18 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[1\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.70 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[1\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 29.96 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[1\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.46 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[19\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.05 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[19\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.75 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[19\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.12 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[19\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 30.84 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[18\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.33 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[18\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.93 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[18\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 28.15 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[18\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.46 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[17\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.16 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[17\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.77 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[17\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.93 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[17\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.96 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[16\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 32.68 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[16\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 31.64 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[16\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.30 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[16\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.38 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[15\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 32.45 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[15\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 31.72 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[15\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.11 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[15\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.09 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[14\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.03 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[14\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.84 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[14\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.48 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[14\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.50 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[13\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.75 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[13\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.33 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[13\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.01 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[13\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.78 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[12\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.81 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[12\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.38 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[12\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 34.37 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[12\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.67 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[11\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.43 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[11\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.02 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[11\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 31.53 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[11\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 57.52 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[10\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 31.30 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[10\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.89 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[10\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 51.10 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[10\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.76 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[0\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.78 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[0\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.40 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[0\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 30.83 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_2.WORD\[0\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.22 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[9\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.28 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[9\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.38 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[9\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.54 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[9\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 30.92 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[8\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.10 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[8\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.21 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[8\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 30.50 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[8\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.72 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[7\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.94 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[7\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 49.18 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[7\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.18 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[7\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 30.29 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[6\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 49.41 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[6\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 30.86 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[6\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.45 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[6\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 52.65 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[63\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.67 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[63\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.35 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[63\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 51.09 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[63\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.96 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[62\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.87 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[62\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.98 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[62\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 33.23 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[62\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.93 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[61\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 33.56 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[61\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.00 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[61\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.12 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[61\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.19 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[60\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.30 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[60\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.98 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[60\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 55.80 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[60\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.50 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[5\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.32 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[5\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 52.27 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[5\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 50.48 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[5\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.17 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[59\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.31 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[59\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.32 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[59\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.97 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[59\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 53.21 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[58\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 51.71 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[58\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 31.82 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[58\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 53.25 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[58\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.07 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[57\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 32.84 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[57\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.35 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[57\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.06 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[57\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 33.83 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[56\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.56 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[56\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.74 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[56\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.50 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[56\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.05 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[55\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 34.48 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[55\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 30.13 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[55\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.18 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[55\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 33.01 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[54\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.37 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[54\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.14 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[54\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 29.35 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[54\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.68 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[53\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 56.11 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[53\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.26 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[53\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.00 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[53\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.92 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[52\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.72 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[52\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.86 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[52\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.87 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[52\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.35 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[51\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.57 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[51\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.56 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[51\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.25 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[51\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 30.87 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[50\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.54 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[50\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 33.38 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[50\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.24 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[50\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.58 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[4\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.07 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[4\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 50.09 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[4\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 30.93 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[4\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.35 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[49\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 34.96 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[49\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.67 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[49\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 49.35 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[49\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 32.84 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[48\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.89 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[48\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 31.51 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[48\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.10 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[48\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.88 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[47\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.03 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[47\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.26 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[47\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.56 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[47\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 28.36 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[46\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.51 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[46\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.23 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[46\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.11 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[46\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.00 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[45\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.29 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[45\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.42 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[45\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.60 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[45\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.77 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[44\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 31.46 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[44\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.12 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[44\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.76 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[44\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.73 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[43\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.20 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[43\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.04 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[43\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.78 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[43\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 58.39 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[42\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.44 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[42\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.34 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[42\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 34.84 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[42\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 34.44 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[41\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.38 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[41\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 33.98 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[41\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.74 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[41\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.73 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[40\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.93 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[40\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.71 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[40\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.96 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[40\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.75 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[3\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.08 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[3\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.76 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[3\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.25 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[3\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.67 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[39\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.58 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[39\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.70 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[39\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.50 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[39\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.02 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[38\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.60 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[38\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.95 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[38\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.01 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[38\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.90 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[37\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.56 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[37\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.53 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[37\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.92 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[37\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 33.01 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[36\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.30 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[36\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 34.05 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[36\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.14 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[36\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 33.36 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[35\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.07 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[35\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.55 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[35\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 32.79 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[35\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 32.67 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[34\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.55 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[34\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.66 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[34\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.08 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[34\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.92 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[33\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.93 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[33\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 34.04 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[33\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.20 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[33\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 30.83 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[32\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.90 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[32\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.45 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[32\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 49.38 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[32\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 49.91 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[31\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.14 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[31\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 34.00 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[31\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.79 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[31\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.94 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[30\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.03 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[30\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.03 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[30\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.39 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[30\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.19 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[2\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.64 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[2\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.59 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[2\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.76 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[2\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.42 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[29\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.87 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[29\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.53 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[29\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 49.70 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[29\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 32.50 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[28\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 52.20 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[28\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.96 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[28\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 50.34 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[28\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.27 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[27\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 53.77 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[27\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.42 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[27\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.87 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[27\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.63 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[26\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.80 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[26\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.44 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[26\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.72 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[26\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.48 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[25\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 49.10 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[25\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.72 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[25\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.40 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[25\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 33.90 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[24\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.89 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[24\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.89 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[24\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 52.95 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[24\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.44 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[23\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.44 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[23\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.91 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[23\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.69 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[23\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 49.18 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[22\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.05 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[22\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 30.40 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[22\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.80 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[22\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 50.37 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[21\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 34.80 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[21\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.84 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[21\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.07 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[21\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 31.31 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[20\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.36 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[20\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.05 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[20\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 34.74 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[20\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.72 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[1\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 49.61 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[1\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.00 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[1\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 27.01 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[1\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 51.76 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[19\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.49 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[19\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 33.81 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[19\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.48 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[19\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.50 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[18\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 52.82 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[18\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.01 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[18\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 49.17 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[18\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.16 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[17\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 54.14 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[17\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.16 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[17\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 29.69 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[17\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.98 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[16\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.67 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[16\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.08 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[16\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.78 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[16\].W.B0.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 49.01 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[15\].W.B3.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.62 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[15\].W.B2.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.95 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "COLUMN\[3\].RAMCOLS.B_0_3.WORD\[15\].W.B1.GCLK"
[INFO CTS-0099]  Sinks 8
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.05 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] message limit reached, this message will no longer print
[INFO CTS-0099] message limit reached, this message will no longer print
[INFO CTS-0100] message limit reached, this message will no longer print
[INFO CTS-0101] message limit reached, this message will no longer print
[INFO CTS-0102] message limit reached, this message will no longer print
Warning: There are 47 input ports missing set_input_delay.
Warning: There are 32 output ports missing set_output_delay.
Warning: There are 36896 unconstrained endpoints.

==========================================================================
cts pre-repair report_design_area
--------------------------------------------------------------------------
Design area 2170867 u^2 46% utilization.
[INFO RSZ-0058] Using max wire length 2141um.
Warning: There are 47 input ports missing set_input_delay.
Warning: There are 32 output ports missing set_output_delay.
Warning: There are 36896 unconstrained endpoints.

==========================================================================
cts post-repair report_design_area
--------------------------------------------------------------------------
Design area 2170867 u^2 46% utilization.
Placement Analysis
---------------------------------
total displacement     931109.6 u
average displacement        5.9 u
max displacement          190.9 u
original HPWL         2368416.6 u
legalized HPWL        3375597.8 u
delta HPWL                   43 %

Repair setup and hold violations...
TNS end percent 5
[INFO RSZ-0033] No hold violations found.
Placement Analysis
---------------------------------
total displacement          0.0 u
average displacement        0.0 u
max displacement            0.0 u
original HPWL         3375597.8 u
legalized HPWL        3375597.8 u
delta HPWL                    0 %

Warning: There are 47 input ports missing set_input_delay.
Warning: There are 32 output ports missing set_output_delay.
Warning: There are 36896 unconstrained endpoints.

==========================================================================
cts final report_design_area
--------------------------------------------------------------------------
Design area 2170867 u^2 46% utilization.
Elapsed time: 2:23.86[h:]min:sec. CPU time: user 143.46 sys 0.39 (99%). Peak memory: 1277156KB.
