#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Apr 17 00:44:48 2021
# Process ID: 10972
# Current directory: D:/Vivado/ECE221_FinalProject/Final_Project_VGA_Test
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17372 D:\Vivado\ECE221_FinalProject\Final_Project_VGA_Test\Final_Project_VGA_Test.xpr
# Log file: D:/Vivado/ECE221_FinalProject/Final_Project_VGA_Test/vivado.log
# Journal file: D:/Vivado/ECE221_FinalProject/Final_Project_VGA_Test\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Vivado/ECE221_FinalProject/Final_Project_VGA_Test/Final_Project_VGA_Test.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 737.117 ; gain = 137.902
update_compile_order -fileset sources_1
add_files -fileset constrs_1 -norecurse D:/Xilinx/Nexys-A7-100T-Master.xdc
import_files -fileset constrs_1 D:/Xilinx/Nexys-A7-100T-Master.xdc
file mkdir D:/Vivado/ECE221_FinalProject/Final_Project_VGA_Test/Final_Project_VGA_Test.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/Vivado/ECE221_FinalProject/Final_Project_VGA_Test/Final_Project_VGA_Test.srcs/sim_1/new/VGA_Controller_Testbench.vhd w ]
add_files -fileset sim_1 D:/Vivado/ECE221_FinalProject/Final_Project_VGA_Test/Final_Project_VGA_Test.srcs/sim_1/new/VGA_Controller_Testbench.vhd
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/ECE221_FinalProject/Final_Project_VGA_Test/Final_Project_VGA_Test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_Design' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/ECE221_FinalProject/Final_Project_VGA_Test/Final_Project_VGA_Test.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Top_Design_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/ECE221_FinalProject/Final_Project_VGA_Test/Final_Project_VGA_Test.srcs/sources_1/new/Clock_Divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Clock_Divider'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/ECE221_FinalProject/Final_Project_VGA_Test/Final_Project_VGA_Test.srcs/sources_1/new/VGA_Controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'VGA_Controller'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/ECE221_FinalProject/Final_Project_VGA_Test/Final_Project_VGA_Test.srcs/sources_1/new/Top_Design.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Top_Design'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/ECE221_FinalProject/Final_Project_VGA_Test/Final_Project_VGA_Test.sim/sim_1/behav/xsim'
"xelab -wto eebc50228dd14a1cbe78d113b14988c0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Top_Design_behav xil_defaultlib.Top_Design -log elaborate.log"
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto eebc50228dd14a1cbe78d113b14988c0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Top_Design_behav xil_defaultlib.Top_Design -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Clock_Divider [clock_divider_default]
Compiling architecture behavioral of entity xil_defaultlib.VGA_Controller [vga_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.top_design
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 832.492 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/Vivado/ECE221_FinalProject/Final_Project_VGA_Test/Final_Project_VGA_Test.srcs/sim_1/new/Clock_Divider_Testbench.vhd w ]
add_files -fileset sim_1 D:/Vivado/ECE221_FinalProject/Final_Project_VGA_Test/Final_Project_VGA_Test.srcs/sim_1/new/Clock_Divider_Testbench.vhd
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/ECE221_FinalProject/Final_Project_VGA_Test/Final_Project_VGA_Test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_Design' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/ECE221_FinalProject/Final_Project_VGA_Test/Final_Project_VGA_Test.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Top_Design_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/ECE221_FinalProject/Final_Project_VGA_Test/Final_Project_VGA_Test.sim/sim_1/behav/xsim'
"xelab -wto eebc50228dd14a1cbe78d113b14988c0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Top_Design_behav xil_defaultlib.Top_Design -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto eebc50228dd14a1cbe78d113b14988c0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Top_Design_behav xil_defaultlib.Top_Design -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Clock_Divider [clock_divider_default]
Compiling architecture behavioral of entity xil_defaultlib.VGA_Controller [vga_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.top_design
Built simulation snapshot Top_Design_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/Vivado/ECE221_FinalProject/Final_Project_VGA_Test/Final_Project_VGA_Test.sim/sim_1/behav/xsim/xsim.dir/Top_Design_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/Vivado/ECE221_FinalProject/Final_Project_VGA_Test/Final_Project_VGA_Test.sim/sim_1/behav/xsim/xsim.dir/Top_Design_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Apr 17 01:53:11 2021. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat Apr 17 01:53:11 2021...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 832.492 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/ECE221_FinalProject/Final_Project_VGA_Test/Final_Project_VGA_Test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Top_Design_behav -key {Behavioral:sim_1:Functional:Top_Design} -tclbatch {Top_Design.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source Top_Design.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Top_Design_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 858.441 ; gain = 25.949
set_property top Clock_Divider_Testbench [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "D:/Vivado/ECE221_FinalProject/Final_Project_VGA_Test/Final_Project_VGA_Test.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 866.445 ; gain = 8.004
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/ECE221_FinalProject/Final_Project_VGA_Test/Final_Project_VGA_Test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Clock_Divider_Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/ECE221_FinalProject/Final_Project_VGA_Test/Final_Project_VGA_Test.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Clock_Divider_Testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/ECE221_FinalProject/Final_Project_VGA_Test/Final_Project_VGA_Test.srcs/sim_1/new/Clock_Divider_Testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Clock_Divider_Testbench'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/ECE221_FinalProject/Final_Project_VGA_Test/Final_Project_VGA_Test.sim/sim_1/behav/xsim'
"xelab -wto eebc50228dd14a1cbe78d113b14988c0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Clock_Divider_Testbench_behav xil_defaultlib.Clock_Divider_Testbench -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto eebc50228dd14a1cbe78d113b14988c0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Clock_Divider_Testbench_behav xil_defaultlib.Clock_Divider_Testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Clock_Divider [clock_divider_default]
Compiling architecture behavioral of entity xil_defaultlib.clock_divider_testbench
Built simulation snapshot Clock_Divider_Testbench_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/Vivado/ECE221_FinalProject/Final_Project_VGA_Test/Final_Project_VGA_Test.sim/sim_1/behav/xsim/xsim.dir/Clock_Divider_Testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/Vivado/ECE221_FinalProject/Final_Project_VGA_Test/Final_Project_VGA_Test.sim/sim_1/behav/xsim/xsim.dir/Clock_Divider_Testbench_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Apr 17 01:55:26 2021. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat Apr 17 01:55:26 2021...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 866.445 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/ECE221_FinalProject/Final_Project_VGA_Test/Final_Project_VGA_Test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Clock_Divider_Testbench_behav -key {Behavioral:sim_1:Functional:Clock_Divider_Testbench} -tclbatch {Clock_Divider_Testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source Clock_Divider_Testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Clock_Divider_Testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 866.445 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 994.184 ; gain = 3.344
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/ECE221_FinalProject/Final_Project_VGA_Test/Final_Project_VGA_Test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Clock_Divider_Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/ECE221_FinalProject/Final_Project_VGA_Test/Final_Project_VGA_Test.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Clock_Divider_Testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/ECE221_FinalProject/Final_Project_VGA_Test/Final_Project_VGA_Test.srcs/sources_1/new/Clock_Divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Clock_Divider'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/ECE221_FinalProject/Final_Project_VGA_Test/Final_Project_VGA_Test.sim/sim_1/behav/xsim'
"xelab -wto eebc50228dd14a1cbe78d113b14988c0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Clock_Divider_Testbench_behav xil_defaultlib.Clock_Divider_Testbench -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto eebc50228dd14a1cbe78d113b14988c0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Clock_Divider_Testbench_behav xil_defaultlib.Clock_Divider_Testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Clock_Divider [clock_divider_default]
Compiling architecture behavioral of entity xil_defaultlib.clock_divider_testbench
Built simulation snapshot Clock_Divider_Testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/ECE221_FinalProject/Final_Project_VGA_Test/Final_Project_VGA_Test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Clock_Divider_Testbench_behav -key {Behavioral:sim_1:Functional:Clock_Divider_Testbench} -tclbatch {Clock_Divider_Testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source Clock_Divider_Testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Clock_Divider_Testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 994.656 ; gain = 0.473
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Apr 17 22:03:44 2021...
