#pragma once


typedef enum RegisterMix {
  R0_R1 = 1,
  R0_STF1 = 2,
  R0_STF2 = 3,
  R0_STF3 = 4,
  R0_ST1 = 5,
  R0_ST2 = 6,
  R0_ST3 = 7,
  R0_ST4 = 8,
  R0_ST5 = 9,
  R0_ST6 = 10,
  R0_VAL = 11,
  // R0 ENDS
  R1_R0 = 12,
  R1_STF1 = 13,
  R1_STF2 = 14,
  R1_STF3 = 15,
  R1_ST1 = 16,
  R1_ST2 = 17,
  R1_ST3 = 18,
  R1_ST4 = 19,
  R1_ST5 = 20,
  R1_ST6 = 21,
  R1_VAL = 22,
  // STRINGS
  S0_S1 = 23,
  S0_STF1 = 24,
  S0_STF2 = 25,
  S0_STF3 = 26,
  S0_ST1 = 27,
  S0_ST2 = 28,
  S0_ST3 = 29,
  S0_ST4 = 30,
  S0_ST5 = 31,
  S0_ST6 = 32,
  S0_VAL = 33,
  // S0 ENDS
  S1_S0 = 34,
  S1_STF1 = 35,
  S1_STF2 = 36,
  S1_STF3 = 37,
  S1_ST1 = 38,
  S1_ST2 = 39,
  S1_ST3 = 40,
  S1_ST4 = 41,
  S1_ST5 = 42,
  S1_ST6 = 43,
  S1_VAL = 44,
  // S1 ENDS
  // STRING ENDS

  STF1_S1,
  STF1_R1,
  STF1_R0,
  STF1_S0,
  STF1_STF2,
  STF1_STF3,
  STF1_ST1,
  STF1_ST2,
  STF1_ST3,
  STF1_ST4,
  STF1_ST5,
  STF1_ST6,
  STF1_VAL,
  // STF1 ENDS
  STF2_S1,
  STF2_R1,
  STF2_R0,
  STF2_S0,
  STF2_STF1,
  STF2_STF3,
  STF2_ST1,
  STF2_ST2,
  STF2_ST3,
  STF2_ST4,
  STF2_ST5,
  STF2_ST6,
  STF2_VAL,
  // STF2 ENDS
  STF3_S1,
  STF3_R1,
  STF3_R0,
  STF3_S0,
  STF3_STF2,
  STF3_STF1,
  STF3_ST1,
  STF3_ST2,
  STF3_ST3,
  STF3_ST4,
  STF3_ST5,
  STF3_ST6,
  STF3_VAL,
  // STF3 ENDS, ST BEGINS
  ST1_S0,
  ST1_S1,
  ST1_R0,
  ST1_R1,
  ST1_STF1,
  ST1_STF2,
  ST1_STF3,
  ST1_ST2,
  ST1_ST3,
  ST1_ST4,
  ST1_ST5,
  ST1_ST6,
  ST1_VAL,
  // ST1 ENDS
  ST2_S0,
  ST2_S1,
  ST2_R0,
  ST2_R1,
  ST2_STF1,
  ST2_STF2,
  ST2_STF3,
  ST2_ST1,
  ST2_ST3,
  ST2_ST4,
  ST2_ST5,
  ST2_ST6,
  ST2_VAL,
  // ST2 ENDS
  
  ST3_S0,
  ST3_S1,
  ST3_R0,
  ST3_R1,
  ST3_STF1,
  ST3_STF2,
  ST3_STF3,
  ST3_ST2,
  ST3_ST3,
  ST3_ST4,
  ST3_ST5,
  ST3_ST6,
  ST3_VAL,
    // ST3 ENDS
    ST4_S0,
    ST4_S1,
    ST4_R0,
    ST4_R1,
    ST4_STF1,
    ST4_STF2,
    ST4_STF3,
    ST4_ST2,
    ST4_ST3,
    ST4_ST1,
    ST4_ST5,
    ST4_ST6,
    ST4_VAL,
    // ST4 ENDS
    ST5_S0,
    ST5_S1,
    ST5_R0,
    ST5_R1,
    ST5_STF1,
    ST5_STF2,
    ST5_STF3,
    ST5_ST2,
    ST5_ST3,
    ST5_ST4,
    ST5_ST1,
    ST5_ST6,
    ST5_VAL,
    // ST5 ENDS
    ST6_S0,
    ST6_S1,
    ST6_R0,
    ST6_R1,
    ST6_STF1,
    ST6_STF2,
    ST6_STF3,
    ST6_ST2,
    ST6_ST3,
    ST6_ST4,
    ST6_ST5,
    ST6_ST1,
    ST6_VAL,

    
    nil_nil

} RegisterMix_t;
