|plaketa
PIN_N2 => data_memory:data.clock
PIN_N2 => instruction_memory:inm.clock
PIN_N2 => test_clock.IN0
PIN_V2 => Processor:processorM.pipe_clock
PIN_V2 => test_clock.IN1
PIN_V2 => PIN_AD12.DATAIN
PIN_N25 => GraphicCard:GC.who[0]
PIN_N26 => GraphicCard:GC.who[1]
PIN_P25 => GraphicCard:GC.who[2]
PIN_AE14 => GraphicCard:GC.who[3]
PIN_AD12 <= PIN_V2.DB_MAX_OUTPUT_PORT_TYPE
PIN_AF10 <= GraphicCard:GC.decoded0[0]
PIN_AB12 <= GraphicCard:GC.decoded0[1]
PIN_AC12 <= GraphicCard:GC.decoded0[2]
PIN_AD11 <= GraphicCard:GC.decoded0[3]
PIN_AE11 <= GraphicCard:GC.decoded0[4]
PIN_V14 <= GraphicCard:GC.decoded0[5]
PIN_V13 <= GraphicCard:GC.decoded0[6]
PIN_V20 <= GraphicCard:GC.decoded1[0]
PIN_V21 <= GraphicCard:GC.decoded1[1]
PIN_W21 <= GraphicCard:GC.decoded1[2]
PIN_Y22 <= GraphicCard:GC.decoded1[3]
PIN_AA24 <= GraphicCard:GC.decoded1[4]
PIN_AA23 <= GraphicCard:GC.decoded1[5]
PIN_AB24 <= GraphicCard:GC.decoded1[6]
PIN_AB23 <= GraphicCard:GC.decoded2[0]
PIN_V22 <= GraphicCard:GC.decoded2[1]
PIN_AC25 <= GraphicCard:GC.decoded2[2]
PIN_AC26 <= GraphicCard:GC.decoded2[3]
PIN_AB26 <= GraphicCard:GC.decoded2[4]
PIN_AB25 <= GraphicCard:GC.decoded2[5]
PIN_Y24 <= GraphicCard:GC.decoded2[6]
PIN_Y23 <= GraphicCard:GC.decoded3[0]
PIN_AA25 <= GraphicCard:GC.decoded3[1]
PIN_AA26 <= GraphicCard:GC.decoded3[2]
PIN_Y26 <= GraphicCard:GC.decoded3[3]
PIN_Y25 <= GraphicCard:GC.decoded3[4]
PIN_U22 <= GraphicCard:GC.decoded3[5]
PIN_W24 <= GraphicCard:GC.decoded3[6]
PIN_U9 <= GraphicCard:GC.decoded4[0]
PIN_U1 <= GraphicCard:GC.decoded4[1]
PIN_U2 <= GraphicCard:GC.decoded4[2]
PIN_T4 <= GraphicCard:GC.decoded4[3]
PIN_R7 <= GraphicCard:GC.decoded4[4]
PIN_R6 <= GraphicCard:GC.decoded4[5]
PIN_T3 <= GraphicCard:GC.decoded4[6]
PIN_T2 <= GraphicCard:GC.decoded5[0]
PIN_P6 <= GraphicCard:GC.decoded5[1]
PIN_P7 <= GraphicCard:GC.decoded5[2]
PIN_T9 <= GraphicCard:GC.decoded5[3]
PIN_R5 <= GraphicCard:GC.decoded5[4]
PIN_R4 <= GraphicCard:GC.decoded5[5]
PIN_R3 <= GraphicCard:GC.decoded5[6]
PIN_R2 <= GraphicCard:GC.decoded6[0]
PIN_P4 <= GraphicCard:GC.decoded6[1]
PIN_P3 <= GraphicCard:GC.decoded6[2]
PIN_M2 <= GraphicCard:GC.decoded6[3]
PIN_M3 <= GraphicCard:GC.decoded6[4]
PIN_M5 <= GraphicCard:GC.decoded6[5]
PIN_M4 <= GraphicCard:GC.decoded6[6]
PIN_L3 <= GraphicCard:GC.decoded7[0]
PIN_L2 <= GraphicCard:GC.decoded7[1]
PIN_L9 <= GraphicCard:GC.decoded7[2]
PIN_L6 <= GraphicCard:GC.decoded7[3]
PIN_L7 <= GraphicCard:GC.decoded7[4]
PIN_P9 <= GraphicCard:GC.decoded7[5]
PIN_N9 <= GraphicCard:GC.decoded7[6]


|plaketa|instruction_memory:inm
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
address[12] => altsyncram:altsyncram_component.address_a[12]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]


|plaketa|instruction_memory:inm|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_d691:auto_generated.address_a[0]
address_a[1] => altsyncram_d691:auto_generated.address_a[1]
address_a[2] => altsyncram_d691:auto_generated.address_a[2]
address_a[3] => altsyncram_d691:auto_generated.address_a[3]
address_a[4] => altsyncram_d691:auto_generated.address_a[4]
address_a[5] => altsyncram_d691:auto_generated.address_a[5]
address_a[6] => altsyncram_d691:auto_generated.address_a[6]
address_a[7] => altsyncram_d691:auto_generated.address_a[7]
address_a[8] => altsyncram_d691:auto_generated.address_a[8]
address_a[9] => altsyncram_d691:auto_generated.address_a[9]
address_a[10] => altsyncram_d691:auto_generated.address_a[10]
address_a[11] => altsyncram_d691:auto_generated.address_a[11]
address_a[12] => altsyncram_d691:auto_generated.address_a[12]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_d691:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_d691:auto_generated.q_a[0]
q_a[1] <= altsyncram_d691:auto_generated.q_a[1]
q_a[2] <= altsyncram_d691:auto_generated.q_a[2]
q_a[3] <= altsyncram_d691:auto_generated.q_a[3]
q_a[4] <= altsyncram_d691:auto_generated.q_a[4]
q_a[5] <= altsyncram_d691:auto_generated.q_a[5]
q_a[6] <= altsyncram_d691:auto_generated.q_a[6]
q_a[7] <= altsyncram_d691:auto_generated.q_a[7]
q_a[8] <= altsyncram_d691:auto_generated.q_a[8]
q_a[9] <= altsyncram_d691:auto_generated.q_a[9]
q_a[10] <= altsyncram_d691:auto_generated.q_a[10]
q_a[11] <= altsyncram_d691:auto_generated.q_a[11]
q_a[12] <= altsyncram_d691:auto_generated.q_a[12]
q_a[13] <= altsyncram_d691:auto_generated.q_a[13]
q_a[14] <= altsyncram_d691:auto_generated.q_a[14]
q_a[15] <= altsyncram_d691:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|plaketa|instruction_memory:inm|altsyncram:altsyncram_component|altsyncram_d691:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[12] => address_reg_a[0].DATAIN
address_a[12] => decode_1oa:deep_decode.data[0]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => address_reg_a[0].CLK
q_a[0] <= mux_0kb:mux2.result[0]
q_a[1] <= mux_0kb:mux2.result[1]
q_a[2] <= mux_0kb:mux2.result[2]
q_a[3] <= mux_0kb:mux2.result[3]
q_a[4] <= mux_0kb:mux2.result[4]
q_a[5] <= mux_0kb:mux2.result[5]
q_a[6] <= mux_0kb:mux2.result[6]
q_a[7] <= mux_0kb:mux2.result[7]
q_a[8] <= mux_0kb:mux2.result[8]
q_a[9] <= mux_0kb:mux2.result[9]
q_a[10] <= mux_0kb:mux2.result[10]
q_a[11] <= mux_0kb:mux2.result[11]
q_a[12] <= mux_0kb:mux2.result[12]
q_a[13] <= mux_0kb:mux2.result[13]
q_a[14] <= mux_0kb:mux2.result[14]
q_a[15] <= mux_0kb:mux2.result[15]


|plaketa|instruction_memory:inm|altsyncram:altsyncram_component|altsyncram_d691:auto_generated|decode_1oa:deep_decode
data[0] => eq_node[1].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|plaketa|instruction_memory:inm|altsyncram:altsyncram_component|altsyncram_d691:auto_generated|mux_0kb:mux2
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE


|plaketa|data_memory:data
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
address[12] => altsyncram:altsyncram_component.address_a[12]
address[13] => altsyncram:altsyncram_component.address_a[13]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
data[13] => altsyncram:altsyncram_component.data_a[13]
data[14] => altsyncram:altsyncram_component.data_a[14]
data[15] => altsyncram:altsyncram_component.data_a[15]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]


|plaketa|data_memory:data|altsyncram:altsyncram_component
wren_a => altsyncram_8ed1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_8ed1:auto_generated.data_a[0]
data_a[1] => altsyncram_8ed1:auto_generated.data_a[1]
data_a[2] => altsyncram_8ed1:auto_generated.data_a[2]
data_a[3] => altsyncram_8ed1:auto_generated.data_a[3]
data_a[4] => altsyncram_8ed1:auto_generated.data_a[4]
data_a[5] => altsyncram_8ed1:auto_generated.data_a[5]
data_a[6] => altsyncram_8ed1:auto_generated.data_a[6]
data_a[7] => altsyncram_8ed1:auto_generated.data_a[7]
data_a[8] => altsyncram_8ed1:auto_generated.data_a[8]
data_a[9] => altsyncram_8ed1:auto_generated.data_a[9]
data_a[10] => altsyncram_8ed1:auto_generated.data_a[10]
data_a[11] => altsyncram_8ed1:auto_generated.data_a[11]
data_a[12] => altsyncram_8ed1:auto_generated.data_a[12]
data_a[13] => altsyncram_8ed1:auto_generated.data_a[13]
data_a[14] => altsyncram_8ed1:auto_generated.data_a[14]
data_a[15] => altsyncram_8ed1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_8ed1:auto_generated.address_a[0]
address_a[1] => altsyncram_8ed1:auto_generated.address_a[1]
address_a[2] => altsyncram_8ed1:auto_generated.address_a[2]
address_a[3] => altsyncram_8ed1:auto_generated.address_a[3]
address_a[4] => altsyncram_8ed1:auto_generated.address_a[4]
address_a[5] => altsyncram_8ed1:auto_generated.address_a[5]
address_a[6] => altsyncram_8ed1:auto_generated.address_a[6]
address_a[7] => altsyncram_8ed1:auto_generated.address_a[7]
address_a[8] => altsyncram_8ed1:auto_generated.address_a[8]
address_a[9] => altsyncram_8ed1:auto_generated.address_a[9]
address_a[10] => altsyncram_8ed1:auto_generated.address_a[10]
address_a[11] => altsyncram_8ed1:auto_generated.address_a[11]
address_a[12] => altsyncram_8ed1:auto_generated.address_a[12]
address_a[13] => altsyncram_8ed1:auto_generated.address_a[13]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_8ed1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_8ed1:auto_generated.q_a[0]
q_a[1] <= altsyncram_8ed1:auto_generated.q_a[1]
q_a[2] <= altsyncram_8ed1:auto_generated.q_a[2]
q_a[3] <= altsyncram_8ed1:auto_generated.q_a[3]
q_a[4] <= altsyncram_8ed1:auto_generated.q_a[4]
q_a[5] <= altsyncram_8ed1:auto_generated.q_a[5]
q_a[6] <= altsyncram_8ed1:auto_generated.q_a[6]
q_a[7] <= altsyncram_8ed1:auto_generated.q_a[7]
q_a[8] <= altsyncram_8ed1:auto_generated.q_a[8]
q_a[9] <= altsyncram_8ed1:auto_generated.q_a[9]
q_a[10] <= altsyncram_8ed1:auto_generated.q_a[10]
q_a[11] <= altsyncram_8ed1:auto_generated.q_a[11]
q_a[12] <= altsyncram_8ed1:auto_generated.q_a[12]
q_a[13] <= altsyncram_8ed1:auto_generated.q_a[13]
q_a[14] <= altsyncram_8ed1:auto_generated.q_a[14]
q_a[15] <= altsyncram_8ed1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|plaketa|data_memory:data|altsyncram:altsyncram_component|altsyncram_8ed1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[3] => ram_block1a60.PORTAADDR3
address_a[3] => ram_block1a61.PORTAADDR3
address_a[3] => ram_block1a62.PORTAADDR3
address_a[3] => ram_block1a63.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[4] => ram_block1a52.PORTAADDR4
address_a[4] => ram_block1a53.PORTAADDR4
address_a[4] => ram_block1a54.PORTAADDR4
address_a[4] => ram_block1a55.PORTAADDR4
address_a[4] => ram_block1a56.PORTAADDR4
address_a[4] => ram_block1a57.PORTAADDR4
address_a[4] => ram_block1a58.PORTAADDR4
address_a[4] => ram_block1a59.PORTAADDR4
address_a[4] => ram_block1a60.PORTAADDR4
address_a[4] => ram_block1a61.PORTAADDR4
address_a[4] => ram_block1a62.PORTAADDR4
address_a[4] => ram_block1a63.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[5] => ram_block1a48.PORTAADDR5
address_a[5] => ram_block1a49.PORTAADDR5
address_a[5] => ram_block1a50.PORTAADDR5
address_a[5] => ram_block1a51.PORTAADDR5
address_a[5] => ram_block1a52.PORTAADDR5
address_a[5] => ram_block1a53.PORTAADDR5
address_a[5] => ram_block1a54.PORTAADDR5
address_a[5] => ram_block1a55.PORTAADDR5
address_a[5] => ram_block1a56.PORTAADDR5
address_a[5] => ram_block1a57.PORTAADDR5
address_a[5] => ram_block1a58.PORTAADDR5
address_a[5] => ram_block1a59.PORTAADDR5
address_a[5] => ram_block1a60.PORTAADDR5
address_a[5] => ram_block1a61.PORTAADDR5
address_a[5] => ram_block1a62.PORTAADDR5
address_a[5] => ram_block1a63.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[6] => ram_block1a40.PORTAADDR6
address_a[6] => ram_block1a41.PORTAADDR6
address_a[6] => ram_block1a42.PORTAADDR6
address_a[6] => ram_block1a43.PORTAADDR6
address_a[6] => ram_block1a44.PORTAADDR6
address_a[6] => ram_block1a45.PORTAADDR6
address_a[6] => ram_block1a46.PORTAADDR6
address_a[6] => ram_block1a47.PORTAADDR6
address_a[6] => ram_block1a48.PORTAADDR6
address_a[6] => ram_block1a49.PORTAADDR6
address_a[6] => ram_block1a50.PORTAADDR6
address_a[6] => ram_block1a51.PORTAADDR6
address_a[6] => ram_block1a52.PORTAADDR6
address_a[6] => ram_block1a53.PORTAADDR6
address_a[6] => ram_block1a54.PORTAADDR6
address_a[6] => ram_block1a55.PORTAADDR6
address_a[6] => ram_block1a56.PORTAADDR6
address_a[6] => ram_block1a57.PORTAADDR6
address_a[6] => ram_block1a58.PORTAADDR6
address_a[6] => ram_block1a59.PORTAADDR6
address_a[6] => ram_block1a60.PORTAADDR6
address_a[6] => ram_block1a61.PORTAADDR6
address_a[6] => ram_block1a62.PORTAADDR6
address_a[6] => ram_block1a63.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[7] => ram_block1a40.PORTAADDR7
address_a[7] => ram_block1a41.PORTAADDR7
address_a[7] => ram_block1a42.PORTAADDR7
address_a[7] => ram_block1a43.PORTAADDR7
address_a[7] => ram_block1a44.PORTAADDR7
address_a[7] => ram_block1a45.PORTAADDR7
address_a[7] => ram_block1a46.PORTAADDR7
address_a[7] => ram_block1a47.PORTAADDR7
address_a[7] => ram_block1a48.PORTAADDR7
address_a[7] => ram_block1a49.PORTAADDR7
address_a[7] => ram_block1a50.PORTAADDR7
address_a[7] => ram_block1a51.PORTAADDR7
address_a[7] => ram_block1a52.PORTAADDR7
address_a[7] => ram_block1a53.PORTAADDR7
address_a[7] => ram_block1a54.PORTAADDR7
address_a[7] => ram_block1a55.PORTAADDR7
address_a[7] => ram_block1a56.PORTAADDR7
address_a[7] => ram_block1a57.PORTAADDR7
address_a[7] => ram_block1a58.PORTAADDR7
address_a[7] => ram_block1a59.PORTAADDR7
address_a[7] => ram_block1a60.PORTAADDR7
address_a[7] => ram_block1a61.PORTAADDR7
address_a[7] => ram_block1a62.PORTAADDR7
address_a[7] => ram_block1a63.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
address_a[8] => ram_block1a36.PORTAADDR8
address_a[8] => ram_block1a37.PORTAADDR8
address_a[8] => ram_block1a38.PORTAADDR8
address_a[8] => ram_block1a39.PORTAADDR8
address_a[8] => ram_block1a40.PORTAADDR8
address_a[8] => ram_block1a41.PORTAADDR8
address_a[8] => ram_block1a42.PORTAADDR8
address_a[8] => ram_block1a43.PORTAADDR8
address_a[8] => ram_block1a44.PORTAADDR8
address_a[8] => ram_block1a45.PORTAADDR8
address_a[8] => ram_block1a46.PORTAADDR8
address_a[8] => ram_block1a47.PORTAADDR8
address_a[8] => ram_block1a48.PORTAADDR8
address_a[8] => ram_block1a49.PORTAADDR8
address_a[8] => ram_block1a50.PORTAADDR8
address_a[8] => ram_block1a51.PORTAADDR8
address_a[8] => ram_block1a52.PORTAADDR8
address_a[8] => ram_block1a53.PORTAADDR8
address_a[8] => ram_block1a54.PORTAADDR8
address_a[8] => ram_block1a55.PORTAADDR8
address_a[8] => ram_block1a56.PORTAADDR8
address_a[8] => ram_block1a57.PORTAADDR8
address_a[8] => ram_block1a58.PORTAADDR8
address_a[8] => ram_block1a59.PORTAADDR8
address_a[8] => ram_block1a60.PORTAADDR8
address_a[8] => ram_block1a61.PORTAADDR8
address_a[8] => ram_block1a62.PORTAADDR8
address_a[8] => ram_block1a63.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[9] => ram_block1a32.PORTAADDR9
address_a[9] => ram_block1a33.PORTAADDR9
address_a[9] => ram_block1a34.PORTAADDR9
address_a[9] => ram_block1a35.PORTAADDR9
address_a[9] => ram_block1a36.PORTAADDR9
address_a[9] => ram_block1a37.PORTAADDR9
address_a[9] => ram_block1a38.PORTAADDR9
address_a[9] => ram_block1a39.PORTAADDR9
address_a[9] => ram_block1a40.PORTAADDR9
address_a[9] => ram_block1a41.PORTAADDR9
address_a[9] => ram_block1a42.PORTAADDR9
address_a[9] => ram_block1a43.PORTAADDR9
address_a[9] => ram_block1a44.PORTAADDR9
address_a[9] => ram_block1a45.PORTAADDR9
address_a[9] => ram_block1a46.PORTAADDR9
address_a[9] => ram_block1a47.PORTAADDR9
address_a[9] => ram_block1a48.PORTAADDR9
address_a[9] => ram_block1a49.PORTAADDR9
address_a[9] => ram_block1a50.PORTAADDR9
address_a[9] => ram_block1a51.PORTAADDR9
address_a[9] => ram_block1a52.PORTAADDR9
address_a[9] => ram_block1a53.PORTAADDR9
address_a[9] => ram_block1a54.PORTAADDR9
address_a[9] => ram_block1a55.PORTAADDR9
address_a[9] => ram_block1a56.PORTAADDR9
address_a[9] => ram_block1a57.PORTAADDR9
address_a[9] => ram_block1a58.PORTAADDR9
address_a[9] => ram_block1a59.PORTAADDR9
address_a[9] => ram_block1a60.PORTAADDR9
address_a[9] => ram_block1a61.PORTAADDR9
address_a[9] => ram_block1a62.PORTAADDR9
address_a[9] => ram_block1a63.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[10] => ram_block1a32.PORTAADDR10
address_a[10] => ram_block1a33.PORTAADDR10
address_a[10] => ram_block1a34.PORTAADDR10
address_a[10] => ram_block1a35.PORTAADDR10
address_a[10] => ram_block1a36.PORTAADDR10
address_a[10] => ram_block1a37.PORTAADDR10
address_a[10] => ram_block1a38.PORTAADDR10
address_a[10] => ram_block1a39.PORTAADDR10
address_a[10] => ram_block1a40.PORTAADDR10
address_a[10] => ram_block1a41.PORTAADDR10
address_a[10] => ram_block1a42.PORTAADDR10
address_a[10] => ram_block1a43.PORTAADDR10
address_a[10] => ram_block1a44.PORTAADDR10
address_a[10] => ram_block1a45.PORTAADDR10
address_a[10] => ram_block1a46.PORTAADDR10
address_a[10] => ram_block1a47.PORTAADDR10
address_a[10] => ram_block1a48.PORTAADDR10
address_a[10] => ram_block1a49.PORTAADDR10
address_a[10] => ram_block1a50.PORTAADDR10
address_a[10] => ram_block1a51.PORTAADDR10
address_a[10] => ram_block1a52.PORTAADDR10
address_a[10] => ram_block1a53.PORTAADDR10
address_a[10] => ram_block1a54.PORTAADDR10
address_a[10] => ram_block1a55.PORTAADDR10
address_a[10] => ram_block1a56.PORTAADDR10
address_a[10] => ram_block1a57.PORTAADDR10
address_a[10] => ram_block1a58.PORTAADDR10
address_a[10] => ram_block1a59.PORTAADDR10
address_a[10] => ram_block1a60.PORTAADDR10
address_a[10] => ram_block1a61.PORTAADDR10
address_a[10] => ram_block1a62.PORTAADDR10
address_a[10] => ram_block1a63.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[11] => ram_block1a32.PORTAADDR11
address_a[11] => ram_block1a33.PORTAADDR11
address_a[11] => ram_block1a34.PORTAADDR11
address_a[11] => ram_block1a35.PORTAADDR11
address_a[11] => ram_block1a36.PORTAADDR11
address_a[11] => ram_block1a37.PORTAADDR11
address_a[11] => ram_block1a38.PORTAADDR11
address_a[11] => ram_block1a39.PORTAADDR11
address_a[11] => ram_block1a40.PORTAADDR11
address_a[11] => ram_block1a41.PORTAADDR11
address_a[11] => ram_block1a42.PORTAADDR11
address_a[11] => ram_block1a43.PORTAADDR11
address_a[11] => ram_block1a44.PORTAADDR11
address_a[11] => ram_block1a45.PORTAADDR11
address_a[11] => ram_block1a46.PORTAADDR11
address_a[11] => ram_block1a47.PORTAADDR11
address_a[11] => ram_block1a48.PORTAADDR11
address_a[11] => ram_block1a49.PORTAADDR11
address_a[11] => ram_block1a50.PORTAADDR11
address_a[11] => ram_block1a51.PORTAADDR11
address_a[11] => ram_block1a52.PORTAADDR11
address_a[11] => ram_block1a53.PORTAADDR11
address_a[11] => ram_block1a54.PORTAADDR11
address_a[11] => ram_block1a55.PORTAADDR11
address_a[11] => ram_block1a56.PORTAADDR11
address_a[11] => ram_block1a57.PORTAADDR11
address_a[11] => ram_block1a58.PORTAADDR11
address_a[11] => ram_block1a59.PORTAADDR11
address_a[11] => ram_block1a60.PORTAADDR11
address_a[11] => ram_block1a61.PORTAADDR11
address_a[11] => ram_block1a62.PORTAADDR11
address_a[11] => ram_block1a63.PORTAADDR11
address_a[12] => address_reg_a[0].DATAIN
address_a[12] => decode_4oa:decode3.data[0]
address_a[12] => decode_4oa:deep_decode.data[0]
address_a[13] => address_reg_a[1].DATAIN
address_a[13] => decode_4oa:decode3.data[1]
address_a[13] => decode_4oa:deep_decode.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a16.PORTADATAIN
data_a[0] => ram_block1a32.PORTADATAIN
data_a[0] => ram_block1a48.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a17.PORTADATAIN
data_a[1] => ram_block1a33.PORTADATAIN
data_a[1] => ram_block1a49.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a18.PORTADATAIN
data_a[2] => ram_block1a34.PORTADATAIN
data_a[2] => ram_block1a50.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a19.PORTADATAIN
data_a[3] => ram_block1a35.PORTADATAIN
data_a[3] => ram_block1a51.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a20.PORTADATAIN
data_a[4] => ram_block1a36.PORTADATAIN
data_a[4] => ram_block1a52.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a21.PORTADATAIN
data_a[5] => ram_block1a37.PORTADATAIN
data_a[5] => ram_block1a53.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a22.PORTADATAIN
data_a[6] => ram_block1a38.PORTADATAIN
data_a[6] => ram_block1a54.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a23.PORTADATAIN
data_a[7] => ram_block1a39.PORTADATAIN
data_a[7] => ram_block1a55.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[8] => ram_block1a24.PORTADATAIN
data_a[8] => ram_block1a40.PORTADATAIN
data_a[8] => ram_block1a56.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[9] => ram_block1a25.PORTADATAIN
data_a[9] => ram_block1a41.PORTADATAIN
data_a[9] => ram_block1a57.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[10] => ram_block1a26.PORTADATAIN
data_a[10] => ram_block1a42.PORTADATAIN
data_a[10] => ram_block1a58.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[11] => ram_block1a27.PORTADATAIN
data_a[11] => ram_block1a43.PORTADATAIN
data_a[11] => ram_block1a59.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[12] => ram_block1a28.PORTADATAIN
data_a[12] => ram_block1a44.PORTADATAIN
data_a[12] => ram_block1a60.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[13] => ram_block1a29.PORTADATAIN
data_a[13] => ram_block1a45.PORTADATAIN
data_a[13] => ram_block1a61.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[14] => ram_block1a30.PORTADATAIN
data_a[14] => ram_block1a46.PORTADATAIN
data_a[14] => ram_block1a62.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[15] => ram_block1a31.PORTADATAIN
data_a[15] => ram_block1a47.PORTADATAIN
data_a[15] => ram_block1a63.PORTADATAIN
q_a[0] <= mux_3kb:mux2.result[0]
q_a[1] <= mux_3kb:mux2.result[1]
q_a[2] <= mux_3kb:mux2.result[2]
q_a[3] <= mux_3kb:mux2.result[3]
q_a[4] <= mux_3kb:mux2.result[4]
q_a[5] <= mux_3kb:mux2.result[5]
q_a[6] <= mux_3kb:mux2.result[6]
q_a[7] <= mux_3kb:mux2.result[7]
q_a[8] <= mux_3kb:mux2.result[8]
q_a[9] <= mux_3kb:mux2.result[9]
q_a[10] <= mux_3kb:mux2.result[10]
q_a[11] <= mux_3kb:mux2.result[11]
q_a[12] <= mux_3kb:mux2.result[12]
q_a[13] <= mux_3kb:mux2.result[13]
q_a[14] <= mux_3kb:mux2.result[14]
q_a[15] <= mux_3kb:mux2.result[15]
wren_a => decode_4oa:decode3.enable


|plaketa|data_memory:data|altsyncram:altsyncram_component|altsyncram_8ed1:auto_generated|decode_4oa:decode3
data[0] => w_anode434w[1].IN1
data[0] => w_anode450w[1].IN1
data[1] => w_anode442w[2].IN1
data[1] => w_anode450w[2].IN1
enable => w_anode421w[1].IN0
enable => w_anode434w[1].IN0
enable => w_anode442w[1].IN0
enable => w_anode450w[1].IN0
eq[0] <= w_anode421w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode434w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode442w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode450w[2].DB_MAX_OUTPUT_PORT_TYPE


|plaketa|data_memory:data|altsyncram:altsyncram_component|altsyncram_8ed1:auto_generated|decode_4oa:deep_decode
data[0] => w_anode434w[1].IN1
data[0] => w_anode450w[1].IN1
data[1] => w_anode442w[2].IN1
data[1] => w_anode450w[2].IN1
enable => w_anode421w[1].IN0
enable => w_anode434w[1].IN0
enable => w_anode442w[1].IN0
enable => w_anode450w[1].IN0
eq[0] <= w_anode421w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode434w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode442w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode450w[2].DB_MAX_OUTPUT_PORT_TYPE


|plaketa|data_memory:data|altsyncram:altsyncram_component|altsyncram_8ed1:auto_generated|mux_3kb:mux2
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE


|plaketa|Processor:processorM
pipe_clock => Register_MEM_WB:MEM_WB_Register.clk
pipe_clock => Register_EX_MEM:EX_MEM_Register.clk
pipe_clock => Register_ID_EX:ID_EX_Register.clk
pipe_clock => Register_IF_ID:IF_ID_Register.clk
pipe_clock => Fetch:FetchStage.pipe_clock
clock => Execute:ExecuteStage.clock
clock => Controls:ControlUnits.clock
clock => Decode:DecodeStage.clock
regOUT[0] <= Fetch:FetchStage.PCtoIF_ID[0]
regOUT[1] <= Fetch:FetchStage.PCtoIF_ID[1]
regOUT[2] <= Fetch:FetchStage.PCtoIF_ID[2]
regOUT[3] <= Fetch:FetchStage.PCtoIF_ID[3]
regOUT[4] <= Fetch:FetchStage.PCtoIF_ID[4]
regOUT[5] <= Fetch:FetchStage.PCtoIF_ID[5]
regOUT[6] <= Fetch:FetchStage.PCtoIF_ID[6]
regOUT[7] <= Fetch:FetchStage.PCtoIF_ID[7]
regOUT[8] <= Fetch:FetchStage.PCtoIF_ID[8]
regOUT[9] <= Fetch:FetchStage.PCtoIF_ID[9]
regOUT[10] <= Fetch:FetchStage.PCtoIF_ID[10]
regOUT[11] <= Fetch:FetchStage.PCtoIF_ID[11]
regOUT[12] <= Fetch:FetchStage.PCtoIF_ID[12]
regOUT[13] <= Fetch:FetchStage.PCtoIF_ID[13]
regOUT[14] <= Fetch:FetchStage.PCtoIF_ID[14]
regOUT[15] <= Fetch:FetchStage.PCtoIF_ID[15]
regOUT[16] <= Decode:DecodeStage.registers[0]
regOUT[17] <= Decode:DecodeStage.registers[1]
regOUT[18] <= Decode:DecodeStage.registers[2]
regOUT[19] <= Decode:DecodeStage.registers[3]
regOUT[20] <= Decode:DecodeStage.registers[4]
regOUT[21] <= Decode:DecodeStage.registers[5]
regOUT[22] <= Decode:DecodeStage.registers[6]
regOUT[23] <= Decode:DecodeStage.registers[7]
regOUT[24] <= Decode:DecodeStage.registers[8]
regOUT[25] <= Decode:DecodeStage.registers[9]
regOUT[26] <= Decode:DecodeStage.registers[10]
regOUT[27] <= Decode:DecodeStage.registers[11]
regOUT[28] <= Decode:DecodeStage.registers[12]
regOUT[29] <= Decode:DecodeStage.registers[13]
regOUT[30] <= Decode:DecodeStage.registers[14]
regOUT[31] <= Decode:DecodeStage.registers[15]
regOUT[32] <= Decode:DecodeStage.registers[16]
regOUT[33] <= Decode:DecodeStage.registers[17]
regOUT[34] <= Decode:DecodeStage.registers[18]
regOUT[35] <= Decode:DecodeStage.registers[19]
regOUT[36] <= Decode:DecodeStage.registers[20]
regOUT[37] <= Decode:DecodeStage.registers[21]
regOUT[38] <= Decode:DecodeStage.registers[22]
regOUT[39] <= Decode:DecodeStage.registers[23]
regOUT[40] <= Decode:DecodeStage.registers[24]
regOUT[41] <= Decode:DecodeStage.registers[25]
regOUT[42] <= Decode:DecodeStage.registers[26]
regOUT[43] <= Decode:DecodeStage.registers[27]
regOUT[44] <= Decode:DecodeStage.registers[28]
regOUT[45] <= Decode:DecodeStage.registers[29]
regOUT[46] <= Decode:DecodeStage.registers[30]
regOUT[47] <= Decode:DecodeStage.registers[31]
regOUT[48] <= Decode:DecodeStage.registers[32]
regOUT[49] <= Decode:DecodeStage.registers[33]
regOUT[50] <= Decode:DecodeStage.registers[34]
regOUT[51] <= Decode:DecodeStage.registers[35]
regOUT[52] <= Decode:DecodeStage.registers[36]
regOUT[53] <= Decode:DecodeStage.registers[37]
regOUT[54] <= Decode:DecodeStage.registers[38]
regOUT[55] <= Decode:DecodeStage.registers[39]
regOUT[56] <= Decode:DecodeStage.registers[40]
regOUT[57] <= Decode:DecodeStage.registers[41]
regOUT[58] <= Decode:DecodeStage.registers[42]
regOUT[59] <= Decode:DecodeStage.registers[43]
regOUT[60] <= Decode:DecodeStage.registers[44]
regOUT[61] <= Decode:DecodeStage.registers[45]
regOUT[62] <= Decode:DecodeStage.registers[46]
regOUT[63] <= Decode:DecodeStage.registers[47]
regOUT[64] <= Decode:DecodeStage.registers[48]
regOUT[65] <= Decode:DecodeStage.registers[49]
regOUT[66] <= Decode:DecodeStage.registers[50]
regOUT[67] <= Decode:DecodeStage.registers[51]
regOUT[68] <= Decode:DecodeStage.registers[52]
regOUT[69] <= Decode:DecodeStage.registers[53]
regOUT[70] <= Decode:DecodeStage.registers[54]
regOUT[71] <= Decode:DecodeStage.registers[55]
regOUT[72] <= Decode:DecodeStage.registers[56]
regOUT[73] <= Decode:DecodeStage.registers[57]
regOUT[74] <= Decode:DecodeStage.registers[58]
regOUT[75] <= Decode:DecodeStage.registers[59]
regOUT[76] <= Decode:DecodeStage.registers[60]
regOUT[77] <= Decode:DecodeStage.registers[61]
regOUT[78] <= Decode:DecodeStage.registers[62]
regOUT[79] <= Decode:DecodeStage.registers[63]
regOUT[80] <= Decode:DecodeStage.registers[64]
regOUT[81] <= Decode:DecodeStage.registers[65]
regOUT[82] <= Decode:DecodeStage.registers[66]
regOUT[83] <= Decode:DecodeStage.registers[67]
regOUT[84] <= Decode:DecodeStage.registers[68]
regOUT[85] <= Decode:DecodeStage.registers[69]
regOUT[86] <= Decode:DecodeStage.registers[70]
regOUT[87] <= Decode:DecodeStage.registers[71]
regOUT[88] <= Decode:DecodeStage.registers[72]
regOUT[89] <= Decode:DecodeStage.registers[73]
regOUT[90] <= Decode:DecodeStage.registers[74]
regOUT[91] <= Decode:DecodeStage.registers[75]
regOUT[92] <= Decode:DecodeStage.registers[76]
regOUT[93] <= Decode:DecodeStage.registers[77]
regOUT[94] <= Decode:DecodeStage.registers[78]
regOUT[95] <= Decode:DecodeStage.registers[79]
regOUT[96] <= Decode:DecodeStage.registers[80]
regOUT[97] <= Decode:DecodeStage.registers[81]
regOUT[98] <= Decode:DecodeStage.registers[82]
regOUT[99] <= Decode:DecodeStage.registers[83]
regOUT[100] <= Decode:DecodeStage.registers[84]
regOUT[101] <= Decode:DecodeStage.registers[85]
regOUT[102] <= Decode:DecodeStage.registers[86]
regOUT[103] <= Decode:DecodeStage.registers[87]
regOUT[104] <= Decode:DecodeStage.registers[88]
regOUT[105] <= Decode:DecodeStage.registers[89]
regOUT[106] <= Decode:DecodeStage.registers[90]
regOUT[107] <= Decode:DecodeStage.registers[91]
regOUT[108] <= Decode:DecodeStage.registers[92]
regOUT[109] <= Decode:DecodeStage.registers[93]
regOUT[110] <= Decode:DecodeStage.registers[94]
regOUT[111] <= Decode:DecodeStage.registers[95]
regOUT[112] <= Decode:DecodeStage.registers[96]
regOUT[113] <= Decode:DecodeStage.registers[97]
regOUT[114] <= Decode:DecodeStage.registers[98]
regOUT[115] <= Decode:DecodeStage.registers[99]
regOUT[116] <= Decode:DecodeStage.registers[100]
regOUT[117] <= Decode:DecodeStage.registers[101]
regOUT[118] <= Decode:DecodeStage.registers[102]
regOUT[119] <= Decode:DecodeStage.registers[103]
regOUT[120] <= Decode:DecodeStage.registers[104]
regOUT[121] <= Decode:DecodeStage.registers[105]
regOUT[122] <= Decode:DecodeStage.registers[106]
regOUT[123] <= Decode:DecodeStage.registers[107]
regOUT[124] <= Decode:DecodeStage.registers[108]
regOUT[125] <= Decode:DecodeStage.registers[109]
regOUT[126] <= Decode:DecodeStage.registers[110]
regOUT[127] <= Decode:DecodeStage.registers[111]
regOUT[128] <= Decode:DecodeStage.registers[112]
regOUT[129] <= Decode:DecodeStage.registers[113]
regOUT[130] <= Decode:DecodeStage.registers[114]
regOUT[131] <= Decode:DecodeStage.registers[115]
regOUT[132] <= Decode:DecodeStage.registers[116]
regOUT[133] <= Decode:DecodeStage.registers[117]
regOUT[134] <= Decode:DecodeStage.registers[118]
regOUT[135] <= Decode:DecodeStage.registers[119]
regOUT[136] <= Decode:DecodeStage.registers[120]
regOUT[137] <= Decode:DecodeStage.registers[121]
regOUT[138] <= Decode:DecodeStage.registers[122]
regOUT[139] <= Decode:DecodeStage.registers[123]
regOUT[140] <= Decode:DecodeStage.registers[124]
regOUT[141] <= Decode:DecodeStage.registers[125]
regOUT[142] <= Decode:DecodeStage.registers[126]
regOUT[143] <= Decode:DecodeStage.registers[127]
instructionAD[0] <= Fetch:FetchStage.PCtoIMem[0]
instructionAD[1] <= Fetch:FetchStage.PCtoIMem[1]
instructionAD[2] <= Fetch:FetchStage.PCtoIMem[2]
instructionAD[3] <= Fetch:FetchStage.PCtoIMem[3]
instructionAD[4] <= Fetch:FetchStage.PCtoIMem[4]
instructionAD[5] <= Fetch:FetchStage.PCtoIMem[5]
instructionAD[6] <= Fetch:FetchStage.PCtoIMem[6]
instructionAD[7] <= Fetch:FetchStage.PCtoIMem[7]
instructionAD[8] <= Fetch:FetchStage.PCtoIMem[8]
instructionAD[9] <= Fetch:FetchStage.PCtoIMem[9]
instructionAD[10] <= Fetch:FetchStage.PCtoIMem[10]
instructionAD[11] <= Fetch:FetchStage.PCtoIMem[11]
instructionAD[12] <= Fetch:FetchStage.PCtoIMem[12]
instructionAD[13] <= Fetch:FetchStage.PCtoIMem[13]
instructionAD[14] <= Fetch:FetchStage.PCtoIMem[14]
instructionAD[15] <= Fetch:FetchStage.PCtoIMem[15]
instr[0] => Register_IF_ID:IF_ID_Register.inInstruction[0]
instr[1] => Register_IF_ID:IF_ID_Register.inInstruction[1]
instr[2] => Register_IF_ID:IF_ID_Register.inInstruction[2]
instr[3] => Register_IF_ID:IF_ID_Register.inInstruction[3]
instr[4] => Register_IF_ID:IF_ID_Register.inInstruction[4]
instr[5] => Register_IF_ID:IF_ID_Register.inInstruction[5]
instr[6] => Register_IF_ID:IF_ID_Register.inInstruction[6]
instr[7] => Register_IF_ID:IF_ID_Register.inInstruction[7]
instr[8] => Register_IF_ID:IF_ID_Register.inInstruction[8]
instr[9] => Register_IF_ID:IF_ID_Register.inInstruction[9]
instr[10] => Register_IF_ID:IF_ID_Register.inInstruction[10]
instr[11] => Register_IF_ID:IF_ID_Register.inInstruction[11]
instr[12] => Register_IF_ID:IF_ID_Register.inInstruction[12]
instr[13] => Register_IF_ID:IF_ID_Register.inInstruction[13]
instr[14] => Register_IF_ID:IF_ID_Register.inInstruction[14]
instr[15] => Register_IF_ID:IF_ID_Register.inInstruction[15]
dataAD[0] <= Register_EX_MEM:EX_MEM_Register.outALUResult[0]
dataAD[1] <= Register_EX_MEM:EX_MEM_Register.outALUResult[1]
dataAD[2] <= Register_EX_MEM:EX_MEM_Register.outALUResult[2]
dataAD[3] <= Register_EX_MEM:EX_MEM_Register.outALUResult[3]
dataAD[4] <= Register_EX_MEM:EX_MEM_Register.outALUResult[4]
dataAD[5] <= Register_EX_MEM:EX_MEM_Register.outALUResult[5]
dataAD[6] <= Register_EX_MEM:EX_MEM_Register.outALUResult[6]
dataAD[7] <= Register_EX_MEM:EX_MEM_Register.outALUResult[7]
dataAD[8] <= Register_EX_MEM:EX_MEM_Register.outALUResult[8]
dataAD[9] <= Register_EX_MEM:EX_MEM_Register.outALUResult[9]
dataAD[10] <= Register_EX_MEM:EX_MEM_Register.outALUResult[10]
dataAD[11] <= Register_EX_MEM:EX_MEM_Register.outALUResult[11]
dataAD[12] <= Register_EX_MEM:EX_MEM_Register.outALUResult[12]
dataAD[13] <= Register_EX_MEM:EX_MEM_Register.outALUResult[13]
dataAD[14] <= Register_EX_MEM:EX_MEM_Register.outALUResult[14]
dataAD[15] <= Register_EX_MEM:EX_MEM_Register.outALUResult[15]
fromData[0] => Register_MEM_WB:MEM_WB_Register.inData_read[0]
fromData[1] => Register_MEM_WB:MEM_WB_Register.inData_read[1]
fromData[2] => Register_MEM_WB:MEM_WB_Register.inData_read[2]
fromData[3] => Register_MEM_WB:MEM_WB_Register.inData_read[3]
fromData[4] => Register_MEM_WB:MEM_WB_Register.inData_read[4]
fromData[5] => Register_MEM_WB:MEM_WB_Register.inData_read[5]
fromData[6] => Register_MEM_WB:MEM_WB_Register.inData_read[6]
fromData[7] => Register_MEM_WB:MEM_WB_Register.inData_read[7]
fromData[8] => Register_MEM_WB:MEM_WB_Register.inData_read[8]
fromData[9] => Register_MEM_WB:MEM_WB_Register.inData_read[9]
fromData[10] => Register_MEM_WB:MEM_WB_Register.inData_read[10]
fromData[11] => Register_MEM_WB:MEM_WB_Register.inData_read[11]
fromData[12] => Register_MEM_WB:MEM_WB_Register.inData_read[12]
fromData[13] => Register_MEM_WB:MEM_WB_Register.inData_read[13]
fromData[14] => Register_MEM_WB:MEM_WB_Register.inData_read[14]
fromData[15] => Register_MEM_WB:MEM_WB_Register.inData_read[15]
toData[0] <= Register_EX_MEM:EX_MEM_Register.outRead_data2[0]
toData[1] <= Register_EX_MEM:EX_MEM_Register.outRead_data2[1]
toData[2] <= Register_EX_MEM:EX_MEM_Register.outRead_data2[2]
toData[3] <= Register_EX_MEM:EX_MEM_Register.outRead_data2[3]
toData[4] <= Register_EX_MEM:EX_MEM_Register.outRead_data2[4]
toData[5] <= Register_EX_MEM:EX_MEM_Register.outRead_data2[5]
toData[6] <= Register_EX_MEM:EX_MEM_Register.outRead_data2[6]
toData[7] <= Register_EX_MEM:EX_MEM_Register.outRead_data2[7]
toData[8] <= Register_EX_MEM:EX_MEM_Register.outRead_data2[8]
toData[9] <= Register_EX_MEM:EX_MEM_Register.outRead_data2[9]
toData[10] <= Register_EX_MEM:EX_MEM_Register.outRead_data2[10]
toData[11] <= Register_EX_MEM:EX_MEM_Register.outRead_data2[11]
toData[12] <= Register_EX_MEM:EX_MEM_Register.outRead_data2[12]
toData[13] <= Register_EX_MEM:EX_MEM_Register.outRead_data2[13]
toData[14] <= Register_EX_MEM:EX_MEM_Register.outRead_data2[14]
toData[15] <= Register_EX_MEM:EX_MEM_Register.outRead_data2[15]
DataWriteFlag <= Register_EX_MEM:EX_MEM_Register.outMemWrite


|plaketa|Processor:processorM|fetch:FetchStage
PCSrc => mux2to1:PC_MUX.sel
PCWrite => PC:PCreg.pc_write
branch_pc[0] => mux2to1:PC_MUX.y[0]
branch_pc[1] => mux2to1:PC_MUX.y[1]
branch_pc[2] => mux2to1:PC_MUX.y[2]
branch_pc[3] => mux2to1:PC_MUX.y[3]
branch_pc[4] => mux2to1:PC_MUX.y[4]
branch_pc[5] => mux2to1:PC_MUX.y[5]
branch_pc[6] => mux2to1:PC_MUX.y[6]
branch_pc[7] => mux2to1:PC_MUX.y[7]
branch_pc[8] => mux2to1:PC_MUX.y[8]
branch_pc[9] => mux2to1:PC_MUX.y[9]
branch_pc[10] => mux2to1:PC_MUX.y[10]
branch_pc[11] => mux2to1:PC_MUX.y[11]
branch_pc[12] => mux2to1:PC_MUX.y[12]
branch_pc[13] => mux2to1:PC_MUX.y[13]
branch_pc[14] => mux2to1:PC_MUX.y[14]
branch_pc[15] => mux2to1:PC_MUX.y[15]
pipe_clock => PC:PCreg.clk
PCtoIMem[0] <= PC:PCreg.nextPC[0]
PCtoIMem[1] <= PC:PCreg.nextPC[1]
PCtoIMem[2] <= PC:PCreg.nextPC[2]
PCtoIMem[3] <= PC:PCreg.nextPC[3]
PCtoIMem[4] <= PC:PCreg.nextPC[4]
PCtoIMem[5] <= PC:PCreg.nextPC[5]
PCtoIMem[6] <= PC:PCreg.nextPC[6]
PCtoIMem[7] <= PC:PCreg.nextPC[7]
PCtoIMem[8] <= PC:PCreg.nextPC[8]
PCtoIMem[9] <= PC:PCreg.nextPC[9]
PCtoIMem[10] <= PC:PCreg.nextPC[10]
PCtoIMem[11] <= PC:PCreg.nextPC[11]
PCtoIMem[12] <= PC:PCreg.nextPC[12]
PCtoIMem[13] <= PC:PCreg.nextPC[13]
PCtoIMem[14] <= PC:PCreg.nextPC[14]
PCtoIMem[15] <= PC:PCreg.nextPC[15]
PCtoIF_ID[0] <= Adder:PC_adder.sum[0]
PCtoIF_ID[1] <= Adder:PC_adder.sum[1]
PCtoIF_ID[2] <= Adder:PC_adder.sum[2]
PCtoIF_ID[3] <= Adder:PC_adder.sum[3]
PCtoIF_ID[4] <= Adder:PC_adder.sum[4]
PCtoIF_ID[5] <= Adder:PC_adder.sum[5]
PCtoIF_ID[6] <= Adder:PC_adder.sum[6]
PCtoIF_ID[7] <= Adder:PC_adder.sum[7]
PCtoIF_ID[8] <= Adder:PC_adder.sum[8]
PCtoIF_ID[9] <= Adder:PC_adder.sum[9]
PCtoIF_ID[10] <= Adder:PC_adder.sum[10]
PCtoIF_ID[11] <= Adder:PC_adder.sum[11]
PCtoIF_ID[12] <= Adder:PC_adder.sum[12]
PCtoIF_ID[13] <= Adder:PC_adder.sum[13]
PCtoIF_ID[14] <= Adder:PC_adder.sum[14]
PCtoIF_ID[15] <= Adder:PC_adder.sum[15]


|plaketa|Processor:processorM|fetch:FetchStage|pc:PCreg
clk => pc~0.IN0
pc_write => pc~0.IN1
inPC[0] => nextPC[0]$latch.DATAIN
inPC[1] => nextPC[1]$latch.DATAIN
inPC[2] => nextPC[2]$latch.DATAIN
inPC[3] => nextPC[3]$latch.DATAIN
inPC[4] => nextPC[4]$latch.DATAIN
inPC[5] => nextPC[5]$latch.DATAIN
inPC[6] => nextPC[6]$latch.DATAIN
inPC[7] => nextPC[7]$latch.DATAIN
inPC[8] => nextPC[8]$latch.DATAIN
inPC[9] => nextPC[9]$latch.DATAIN
inPC[10] => nextPC[10]$latch.DATAIN
inPC[11] => nextPC[11]$latch.DATAIN
inPC[12] => nextPC[12]$latch.DATAIN
inPC[13] => nextPC[13]$latch.DATAIN
inPC[14] => nextPC[14]$latch.DATAIN
inPC[15] => nextPC[15]$latch.DATAIN
nextPC[0] <= nextPC[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
nextPC[1] <= nextPC[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
nextPC[2] <= nextPC[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
nextPC[3] <= nextPC[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
nextPC[4] <= nextPC[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
nextPC[5] <= nextPC[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
nextPC[6] <= nextPC[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
nextPC[7] <= nextPC[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
nextPC[8] <= nextPC[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
nextPC[9] <= nextPC[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
nextPC[10] <= nextPC[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
nextPC[11] <= nextPC[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
nextPC[12] <= nextPC[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
nextPC[13] <= nextPC[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
nextPC[14] <= nextPC[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
nextPC[15] <= nextPC[15]$latch.DB_MAX_OUTPUT_PORT_TYPE


|plaketa|Processor:processorM|fetch:FetchStage|mux2to1:PC_MUX
x[0] => q~15.DATAB
x[1] => q~14.DATAB
x[2] => q~13.DATAB
x[3] => q~12.DATAB
x[4] => q~11.DATAB
x[5] => q~10.DATAB
x[6] => q~9.DATAB
x[7] => q~8.DATAB
x[8] => q~7.DATAB
x[9] => q~6.DATAB
x[10] => q~5.DATAB
x[11] => q~4.DATAB
x[12] => q~3.DATAB
x[13] => q~2.DATAB
x[14] => q~1.DATAB
x[15] => q~0.DATAB
y[0] => q~15.DATAA
y[1] => q~14.DATAA
y[2] => q~13.DATAA
y[3] => q~12.DATAA
y[4] => q~11.DATAA
y[5] => q~10.DATAA
y[6] => q~9.DATAA
y[7] => q~8.DATAA
y[8] => q~7.DATAA
y[9] => q~6.DATAA
y[10] => q~5.DATAA
y[11] => q~4.DATAA
y[12] => q~3.DATAA
y[13] => q~2.DATAA
y[14] => q~1.DATAA
y[15] => q~0.DATAA
sel => q~15.OUTPUTSELECT
sel => q~14.OUTPUTSELECT
sel => q~13.OUTPUTSELECT
sel => q~12.OUTPUTSELECT
sel => q~11.OUTPUTSELECT
sel => q~10.OUTPUTSELECT
sel => q~9.OUTPUTSELECT
sel => q~8.OUTPUTSELECT
sel => q~7.OUTPUTSELECT
sel => q~6.OUTPUTSELECT
sel => q~5.OUTPUTSELECT
sel => q~4.OUTPUTSELECT
sel => q~3.OUTPUTSELECT
sel => q~2.OUTPUTSELECT
sel => q~1.OUTPUTSELECT
sel => q~0.OUTPUTSELECT
q[0] <= q~15.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q~14.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q~13.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q~12.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q~11.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q~10.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q~9.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q~8.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q~7.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q~6.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q~5.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q~4.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q~3.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q~2.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q~1.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q~0.DB_MAX_OUTPUT_PORT_TYPE


|plaketa|Processor:processorM|fetch:FetchStage|Adder:PC_adder
A[0] => Add0.IN16
A[1] => Add0.IN15
A[2] => Add0.IN14
A[3] => Add0.IN13
A[4] => Add0.IN12
A[5] => Add0.IN11
A[6] => Add0.IN10
A[7] => Add0.IN9
A[8] => Add0.IN8
A[9] => Add0.IN7
A[10] => Add0.IN6
A[11] => Add0.IN5
A[12] => Add0.IN4
A[13] => Add0.IN3
A[14] => Add0.IN2
A[15] => Add0.IN1
B[0] => Add0.IN32
B[1] => Add0.IN31
B[2] => Add0.IN30
B[3] => Add0.IN29
B[4] => Add0.IN28
B[5] => Add0.IN27
B[6] => Add0.IN26
B[7] => Add0.IN25
B[8] => Add0.IN24
B[9] => Add0.IN23
B[10] => Add0.IN22
B[11] => Add0.IN21
B[12] => Add0.IN20
B[13] => Add0.IN19
B[14] => Add0.IN18
B[15] => Add0.IN17
carry <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|plaketa|Processor:processorM|Register_IF_ID:IF_ID_Register
inPC[0] => outPC[0]~0.DATAB
inPC[1] => outPC[1]~1.DATAB
inPC[2] => outPC[2]~2.DATAB
inPC[3] => outPC[3]~3.DATAB
inPC[4] => outPC[4]~4.DATAB
inPC[5] => outPC[5]~5.DATAB
inPC[6] => outPC[6]~6.DATAB
inPC[7] => outPC[7]~7.DATAB
inPC[8] => outPC[8]~8.DATAB
inPC[9] => outPC[9]~9.DATAB
inPC[10] => outPC[10]~10.DATAB
inPC[11] => outPC[11]~11.DATAB
inPC[12] => outPC[12]~12.DATAB
inPC[13] => outPC[13]~13.DATAB
inPC[14] => outPC[14]~14.DATAB
inPC[15] => outPC[15]~15.DATAB
inInstruction[0] => outInstruction[0]~0.DATAB
inInstruction[1] => outInstruction[1]~1.DATAB
inInstruction[2] => outInstruction[2]~2.DATAB
inInstruction[3] => outInstruction[3]~3.DATAB
inInstruction[4] => outInstruction[4]~4.DATAB
inInstruction[5] => outInstruction[5]~5.DATAB
inInstruction[6] => outInstruction[6]~6.DATAB
inInstruction[7] => outInstruction[7]~7.DATAB
inInstruction[8] => outInstruction[8]~8.DATAB
inInstruction[9] => outInstruction[9]~9.DATAB
inInstruction[10] => outInstruction[10]~10.DATAB
inInstruction[11] => outInstruction[11]~11.DATAB
inInstruction[12] => outInstruction[12]~12.DATAB
inInstruction[13] => outInstruction[13]~13.DATAB
inInstruction[14] => outInstruction[14]~14.DATAB
inInstruction[15] => outInstruction[15]~15.DATAB
clk => pc~1.IN0
clk => pc~0.IN0
IF_Flush => pc~1.IN1
IF_ID_Write => pc~0.IN1
outPC[0] <= outPC[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
outPC[1] <= outPC[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
outPC[2] <= outPC[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
outPC[3] <= outPC[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
outPC[4] <= outPC[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
outPC[5] <= outPC[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
outPC[6] <= outPC[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
outPC[7] <= outPC[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
outPC[8] <= outPC[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
outPC[9] <= outPC[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
outPC[10] <= outPC[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
outPC[11] <= outPC[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
outPC[12] <= outPC[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
outPC[13] <= outPC[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
outPC[14] <= outPC[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
outPC[15] <= outPC[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
outInstruction[0] <= outInstruction[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
outInstruction[1] <= outInstruction[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
outInstruction[2] <= outInstruction[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
outInstruction[3] <= outInstruction[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
outInstruction[4] <= outInstruction[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
outInstruction[5] <= outInstruction[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
outInstruction[6] <= outInstruction[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
outInstruction[7] <= outInstruction[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
outInstruction[8] <= outInstruction[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
outInstruction[9] <= outInstruction[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
outInstruction[10] <= outInstruction[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
outInstruction[11] <= outInstruction[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
outInstruction[12] <= outInstruction[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
outInstruction[13] <= outInstruction[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
outInstruction[14] <= outInstruction[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
outInstruction[15] <= outInstruction[15]$latch.DB_MAX_OUTPUT_PORT_TYPE


|plaketa|Processor:processorM|Decode:DecodeStage
instruction[0] => sign_ext:sign_extend.imm[0]
instruction[1] => sign_ext:sign_extend.imm[1]
instruction[2] => sign_ext:sign_extend.imm[2]
instruction[3] => sign_ext:sign_extend.imm[3]
instruction[3] => RegFile:Reg_File.rt_address[0]
instruction[3] => ID_EX_rt_addr[0].DATAIN
instruction[4] => sign_ext:sign_extend.imm[4]
instruction[4] => RegFile:Reg_File.rt_address[1]
instruction[4] => ID_EX_rt_addr[1].DATAIN
instruction[5] => sign_ext:sign_extend.imm[5]
instruction[5] => RegFile:Reg_File.rt_address[2]
instruction[5] => ID_EX_rt_addr[2].DATAIN
instruction[6] => RegFile:Reg_File.rs_address[0]
instruction[6] => ID_EX_rs_addr[0].DATAIN
instruction[7] => RegFile:Reg_File.rs_address[1]
instruction[7] => ID_EX_rs_addr[1].DATAIN
instruction[8] => RegFile:Reg_File.rs_address[2]
instruction[8] => ID_EX_rs_addr[2].DATAIN
instruction[9] => ID_EX_rd_addr[0].DATAIN
instruction[10] => ID_EX_rd_addr[1].DATAIN
instruction[11] => ID_EX_rd_addr[2].DATAIN
instruction[12] => opcode[0].DATAIN
instruction[13] => opcode[1].DATAIN
instruction[14] => opcode[2].DATAIN
instruction[15] => opcode[3].DATAIN
IF_ID_PC[0] => Adder:BranchAdder.B[0]
IF_ID_PC[1] => Adder:BranchAdder.B[1]
IF_ID_PC[2] => Adder:BranchAdder.B[2]
IF_ID_PC[3] => Adder:BranchAdder.B[3]
IF_ID_PC[4] => Adder:BranchAdder.B[4]
IF_ID_PC[5] => Adder:BranchAdder.B[5]
IF_ID_PC[6] => Adder:BranchAdder.B[6]
IF_ID_PC[7] => Adder:BranchAdder.B[7]
IF_ID_PC[8] => Adder:BranchAdder.B[8]
IF_ID_PC[9] => Adder:BranchAdder.B[9]
IF_ID_PC[10] => Adder:BranchAdder.B[10]
IF_ID_PC[11] => Adder:BranchAdder.B[11]
IF_ID_PC[12] => Adder:BranchAdder.B[12]
IF_ID_PC[13] => Adder:BranchAdder.B[13]
IF_ID_PC[14] => Adder:BranchAdder.B[14]
IF_ID_PC[15] => Adder:BranchAdder.B[15]
data[0] => RegFile:Reg_File.data[0]
data[1] => RegFile:Reg_File.data[1]
data[2] => RegFile:Reg_File.data[2]
data[3] => RegFile:Reg_File.data[3]
data[4] => RegFile:Reg_File.data[4]
data[5] => RegFile:Reg_File.data[5]
data[6] => RegFile:Reg_File.data[6]
data[7] => RegFile:Reg_File.data[7]
data[8] => RegFile:Reg_File.data[8]
data[9] => RegFile:Reg_File.data[9]
data[10] => RegFile:Reg_File.data[10]
data[11] => RegFile:Reg_File.data[11]
data[12] => RegFile:Reg_File.data[12]
data[13] => RegFile:Reg_File.data[13]
data[14] => RegFile:Reg_File.data[14]
data[15] => RegFile:Reg_File.data[15]
rd_addr_from_MEM_WB[0] => RegFile:Reg_File.rd_address[0]
rd_addr_from_MEM_WB[1] => RegFile:Reg_File.rd_address[1]
rd_addr_from_MEM_WB[2] => RegFile:Reg_File.rd_address[2]
RegWrite => RegFile:Reg_File.RegWrite
isBranch => AndGate:PCSrcDecide.b
clock => RegFile:Reg_File.clock
opcode[0] <= instruction[12].DB_MAX_OUTPUT_PORT_TYPE
opcode[1] <= instruction[13].DB_MAX_OUTPUT_PORT_TYPE
opcode[2] <= instruction[14].DB_MAX_OUTPUT_PORT_TYPE
opcode[3] <= instruction[15].DB_MAX_OUTPUT_PORT_TYPE
ID_EX_rs_data[0] <= RegFile:Reg_File.rs_out[0]
ID_EX_rs_data[1] <= RegFile:Reg_File.rs_out[1]
ID_EX_rs_data[2] <= RegFile:Reg_File.rs_out[2]
ID_EX_rs_data[3] <= RegFile:Reg_File.rs_out[3]
ID_EX_rs_data[4] <= RegFile:Reg_File.rs_out[4]
ID_EX_rs_data[5] <= RegFile:Reg_File.rs_out[5]
ID_EX_rs_data[6] <= RegFile:Reg_File.rs_out[6]
ID_EX_rs_data[7] <= RegFile:Reg_File.rs_out[7]
ID_EX_rs_data[8] <= RegFile:Reg_File.rs_out[8]
ID_EX_rs_data[9] <= RegFile:Reg_File.rs_out[9]
ID_EX_rs_data[10] <= RegFile:Reg_File.rs_out[10]
ID_EX_rs_data[11] <= RegFile:Reg_File.rs_out[11]
ID_EX_rs_data[12] <= RegFile:Reg_File.rs_out[12]
ID_EX_rs_data[13] <= RegFile:Reg_File.rs_out[13]
ID_EX_rs_data[14] <= RegFile:Reg_File.rs_out[14]
ID_EX_rs_data[15] <= RegFile:Reg_File.rs_out[15]
ID_EX_rt_data[0] <= RegFile:Reg_File.rt_out[0]
ID_EX_rt_data[1] <= RegFile:Reg_File.rt_out[1]
ID_EX_rt_data[2] <= RegFile:Reg_File.rt_out[2]
ID_EX_rt_data[3] <= RegFile:Reg_File.rt_out[3]
ID_EX_rt_data[4] <= RegFile:Reg_File.rt_out[4]
ID_EX_rt_data[5] <= RegFile:Reg_File.rt_out[5]
ID_EX_rt_data[6] <= RegFile:Reg_File.rt_out[6]
ID_EX_rt_data[7] <= RegFile:Reg_File.rt_out[7]
ID_EX_rt_data[8] <= RegFile:Reg_File.rt_out[8]
ID_EX_rt_data[9] <= RegFile:Reg_File.rt_out[9]
ID_EX_rt_data[10] <= RegFile:Reg_File.rt_out[10]
ID_EX_rt_data[11] <= RegFile:Reg_File.rt_out[11]
ID_EX_rt_data[12] <= RegFile:Reg_File.rt_out[12]
ID_EX_rt_data[13] <= RegFile:Reg_File.rt_out[13]
ID_EX_rt_data[14] <= RegFile:Reg_File.rt_out[14]
ID_EX_rt_data[15] <= RegFile:Reg_File.rt_out[15]
ID_EX_extended[0] <= sign_ext:sign_extend.ext[0]
ID_EX_extended[1] <= sign_ext:sign_extend.ext[1]
ID_EX_extended[2] <= sign_ext:sign_extend.ext[2]
ID_EX_extended[3] <= sign_ext:sign_extend.ext[3]
ID_EX_extended[4] <= sign_ext:sign_extend.ext[4]
ID_EX_extended[5] <= sign_ext:sign_extend.ext[5]
ID_EX_extended[6] <= sign_ext:sign_extend.ext[6]
ID_EX_extended[7] <= sign_ext:sign_extend.ext[7]
ID_EX_extended[8] <= sign_ext:sign_extend.ext[8]
ID_EX_extended[9] <= sign_ext:sign_extend.ext[9]
ID_EX_extended[10] <= sign_ext:sign_extend.ext[10]
ID_EX_extended[11] <= sign_ext:sign_extend.ext[11]
ID_EX_extended[12] <= sign_ext:sign_extend.ext[12]
ID_EX_extended[13] <= sign_ext:sign_extend.ext[13]
ID_EX_extended[14] <= sign_ext:sign_extend.ext[14]
ID_EX_extended[15] <= sign_ext:sign_extend.ext[15]
branch_pc[0] <= Adder:BranchAdder.sum[0]
branch_pc[1] <= Adder:BranchAdder.sum[1]
branch_pc[2] <= Adder:BranchAdder.sum[2]
branch_pc[3] <= Adder:BranchAdder.sum[3]
branch_pc[4] <= Adder:BranchAdder.sum[4]
branch_pc[5] <= Adder:BranchAdder.sum[5]
branch_pc[6] <= Adder:BranchAdder.sum[6]
branch_pc[7] <= Adder:BranchAdder.sum[7]
branch_pc[8] <= Adder:BranchAdder.sum[8]
branch_pc[9] <= Adder:BranchAdder.sum[9]
branch_pc[10] <= Adder:BranchAdder.sum[10]
branch_pc[11] <= Adder:BranchAdder.sum[11]
branch_pc[12] <= Adder:BranchAdder.sum[12]
branch_pc[13] <= Adder:BranchAdder.sum[13]
branch_pc[14] <= Adder:BranchAdder.sum[14]
branch_pc[15] <= Adder:BranchAdder.sum[15]
ID_EX_rs_addr[0] <= instruction[6].DB_MAX_OUTPUT_PORT_TYPE
ID_EX_rs_addr[1] <= instruction[7].DB_MAX_OUTPUT_PORT_TYPE
ID_EX_rs_addr[2] <= instruction[8].DB_MAX_OUTPUT_PORT_TYPE
ID_EX_rt_addr[0] <= instruction[3].DB_MAX_OUTPUT_PORT_TYPE
ID_EX_rt_addr[1] <= instruction[4].DB_MAX_OUTPUT_PORT_TYPE
ID_EX_rt_addr[2] <= instruction[5].DB_MAX_OUTPUT_PORT_TYPE
ID_EX_rd_addr[0] <= instruction[9].DB_MAX_OUTPUT_PORT_TYPE
ID_EX_rd_addr[1] <= instruction[10].DB_MAX_OUTPUT_PORT_TYPE
ID_EX_rd_addr[2] <= instruction[11].DB_MAX_OUTPUT_PORT_TYPE
PCSrc <= AndGate:PCSrcDecide.q
registers[0] <= RegFile:Reg_File.registers_out[0]
registers[1] <= RegFile:Reg_File.registers_out[1]
registers[2] <= RegFile:Reg_File.registers_out[2]
registers[3] <= RegFile:Reg_File.registers_out[3]
registers[4] <= RegFile:Reg_File.registers_out[4]
registers[5] <= RegFile:Reg_File.registers_out[5]
registers[6] <= RegFile:Reg_File.registers_out[6]
registers[7] <= RegFile:Reg_File.registers_out[7]
registers[8] <= RegFile:Reg_File.registers_out[8]
registers[9] <= RegFile:Reg_File.registers_out[9]
registers[10] <= RegFile:Reg_File.registers_out[10]
registers[11] <= RegFile:Reg_File.registers_out[11]
registers[12] <= RegFile:Reg_File.registers_out[12]
registers[13] <= RegFile:Reg_File.registers_out[13]
registers[14] <= RegFile:Reg_File.registers_out[14]
registers[15] <= RegFile:Reg_File.registers_out[15]
registers[16] <= RegFile:Reg_File.registers_out[16]
registers[17] <= RegFile:Reg_File.registers_out[17]
registers[18] <= RegFile:Reg_File.registers_out[18]
registers[19] <= RegFile:Reg_File.registers_out[19]
registers[20] <= RegFile:Reg_File.registers_out[20]
registers[21] <= RegFile:Reg_File.registers_out[21]
registers[22] <= RegFile:Reg_File.registers_out[22]
registers[23] <= RegFile:Reg_File.registers_out[23]
registers[24] <= RegFile:Reg_File.registers_out[24]
registers[25] <= RegFile:Reg_File.registers_out[25]
registers[26] <= RegFile:Reg_File.registers_out[26]
registers[27] <= RegFile:Reg_File.registers_out[27]
registers[28] <= RegFile:Reg_File.registers_out[28]
registers[29] <= RegFile:Reg_File.registers_out[29]
registers[30] <= RegFile:Reg_File.registers_out[30]
registers[31] <= RegFile:Reg_File.registers_out[31]
registers[32] <= RegFile:Reg_File.registers_out[32]
registers[33] <= RegFile:Reg_File.registers_out[33]
registers[34] <= RegFile:Reg_File.registers_out[34]
registers[35] <= RegFile:Reg_File.registers_out[35]
registers[36] <= RegFile:Reg_File.registers_out[36]
registers[37] <= RegFile:Reg_File.registers_out[37]
registers[38] <= RegFile:Reg_File.registers_out[38]
registers[39] <= RegFile:Reg_File.registers_out[39]
registers[40] <= RegFile:Reg_File.registers_out[40]
registers[41] <= RegFile:Reg_File.registers_out[41]
registers[42] <= RegFile:Reg_File.registers_out[42]
registers[43] <= RegFile:Reg_File.registers_out[43]
registers[44] <= RegFile:Reg_File.registers_out[44]
registers[45] <= RegFile:Reg_File.registers_out[45]
registers[46] <= RegFile:Reg_File.registers_out[46]
registers[47] <= RegFile:Reg_File.registers_out[47]
registers[48] <= RegFile:Reg_File.registers_out[48]
registers[49] <= RegFile:Reg_File.registers_out[49]
registers[50] <= RegFile:Reg_File.registers_out[50]
registers[51] <= RegFile:Reg_File.registers_out[51]
registers[52] <= RegFile:Reg_File.registers_out[52]
registers[53] <= RegFile:Reg_File.registers_out[53]
registers[54] <= RegFile:Reg_File.registers_out[54]
registers[55] <= RegFile:Reg_File.registers_out[55]
registers[56] <= RegFile:Reg_File.registers_out[56]
registers[57] <= RegFile:Reg_File.registers_out[57]
registers[58] <= RegFile:Reg_File.registers_out[58]
registers[59] <= RegFile:Reg_File.registers_out[59]
registers[60] <= RegFile:Reg_File.registers_out[60]
registers[61] <= RegFile:Reg_File.registers_out[61]
registers[62] <= RegFile:Reg_File.registers_out[62]
registers[63] <= RegFile:Reg_File.registers_out[63]
registers[64] <= RegFile:Reg_File.registers_out[64]
registers[65] <= RegFile:Reg_File.registers_out[65]
registers[66] <= RegFile:Reg_File.registers_out[66]
registers[67] <= RegFile:Reg_File.registers_out[67]
registers[68] <= RegFile:Reg_File.registers_out[68]
registers[69] <= RegFile:Reg_File.registers_out[69]
registers[70] <= RegFile:Reg_File.registers_out[70]
registers[71] <= RegFile:Reg_File.registers_out[71]
registers[72] <= RegFile:Reg_File.registers_out[72]
registers[73] <= RegFile:Reg_File.registers_out[73]
registers[74] <= RegFile:Reg_File.registers_out[74]
registers[75] <= RegFile:Reg_File.registers_out[75]
registers[76] <= RegFile:Reg_File.registers_out[76]
registers[77] <= RegFile:Reg_File.registers_out[77]
registers[78] <= RegFile:Reg_File.registers_out[78]
registers[79] <= RegFile:Reg_File.registers_out[79]
registers[80] <= RegFile:Reg_File.registers_out[80]
registers[81] <= RegFile:Reg_File.registers_out[81]
registers[82] <= RegFile:Reg_File.registers_out[82]
registers[83] <= RegFile:Reg_File.registers_out[83]
registers[84] <= RegFile:Reg_File.registers_out[84]
registers[85] <= RegFile:Reg_File.registers_out[85]
registers[86] <= RegFile:Reg_File.registers_out[86]
registers[87] <= RegFile:Reg_File.registers_out[87]
registers[88] <= RegFile:Reg_File.registers_out[88]
registers[89] <= RegFile:Reg_File.registers_out[89]
registers[90] <= RegFile:Reg_File.registers_out[90]
registers[91] <= RegFile:Reg_File.registers_out[91]
registers[92] <= RegFile:Reg_File.registers_out[92]
registers[93] <= RegFile:Reg_File.registers_out[93]
registers[94] <= RegFile:Reg_File.registers_out[94]
registers[95] <= RegFile:Reg_File.registers_out[95]
registers[96] <= RegFile:Reg_File.registers_out[96]
registers[97] <= RegFile:Reg_File.registers_out[97]
registers[98] <= RegFile:Reg_File.registers_out[98]
registers[99] <= RegFile:Reg_File.registers_out[99]
registers[100] <= RegFile:Reg_File.registers_out[100]
registers[101] <= RegFile:Reg_File.registers_out[101]
registers[102] <= RegFile:Reg_File.registers_out[102]
registers[103] <= RegFile:Reg_File.registers_out[103]
registers[104] <= RegFile:Reg_File.registers_out[104]
registers[105] <= RegFile:Reg_File.registers_out[105]
registers[106] <= RegFile:Reg_File.registers_out[106]
registers[107] <= RegFile:Reg_File.registers_out[107]
registers[108] <= RegFile:Reg_File.registers_out[108]
registers[109] <= RegFile:Reg_File.registers_out[109]
registers[110] <= RegFile:Reg_File.registers_out[110]
registers[111] <= RegFile:Reg_File.registers_out[111]
registers[112] <= RegFile:Reg_File.registers_out[112]
registers[113] <= RegFile:Reg_File.registers_out[113]
registers[114] <= RegFile:Reg_File.registers_out[114]
registers[115] <= RegFile:Reg_File.registers_out[115]
registers[116] <= RegFile:Reg_File.registers_out[116]
registers[117] <= RegFile:Reg_File.registers_out[117]
registers[118] <= RegFile:Reg_File.registers_out[118]
registers[119] <= RegFile:Reg_File.registers_out[119]
registers[120] <= RegFile:Reg_File.registers_out[120]
registers[121] <= RegFile:Reg_File.registers_out[121]
registers[122] <= RegFile:Reg_File.registers_out[122]
registers[123] <= RegFile:Reg_File.registers_out[123]
registers[124] <= RegFile:Reg_File.registers_out[124]
registers[125] <= RegFile:Reg_File.registers_out[125]
registers[126] <= RegFile:Reg_File.registers_out[126]
registers[127] <= RegFile:Reg_File.registers_out[127]


|plaketa|Processor:processorM|Decode:DecodeStage|RegFile:Reg_File
clock => registers[1][15].CLK
clock => registers[1][14].CLK
clock => registers[1][13].CLK
clock => registers[1][12].CLK
clock => registers[1][11].CLK
clock => registers[1][10].CLK
clock => registers[1][9].CLK
clock => registers[1][8].CLK
clock => registers[1][7].CLK
clock => registers[1][6].CLK
clock => registers[1][5].CLK
clock => registers[1][4].CLK
clock => registers[1][3].CLK
clock => registers[1][2].CLK
clock => registers[1][1].CLK
clock => registers[1][0].CLK
clock => registers[2][15].CLK
clock => registers[2][14].CLK
clock => registers[2][13].CLK
clock => registers[2][12].CLK
clock => registers[2][11].CLK
clock => registers[2][10].CLK
clock => registers[2][9].CLK
clock => registers[2][8].CLK
clock => registers[2][7].CLK
clock => registers[2][6].CLK
clock => registers[2][5].CLK
clock => registers[2][4].CLK
clock => registers[2][3].CLK
clock => registers[2][2].CLK
clock => registers[2][1].CLK
clock => registers[2][0].CLK
clock => registers[3][15].CLK
clock => registers[3][14].CLK
clock => registers[3][13].CLK
clock => registers[3][12].CLK
clock => registers[3][11].CLK
clock => registers[3][10].CLK
clock => registers[3][9].CLK
clock => registers[3][8].CLK
clock => registers[3][7].CLK
clock => registers[3][6].CLK
clock => registers[3][5].CLK
clock => registers[3][4].CLK
clock => registers[3][3].CLK
clock => registers[3][2].CLK
clock => registers[3][1].CLK
clock => registers[3][0].CLK
clock => registers[4][15].CLK
clock => registers[4][14].CLK
clock => registers[4][13].CLK
clock => registers[4][12].CLK
clock => registers[4][11].CLK
clock => registers[4][10].CLK
clock => registers[4][9].CLK
clock => registers[4][8].CLK
clock => registers[4][7].CLK
clock => registers[4][6].CLK
clock => registers[4][5].CLK
clock => registers[4][4].CLK
clock => registers[4][3].CLK
clock => registers[4][2].CLK
clock => registers[4][1].CLK
clock => registers[4][0].CLK
clock => registers[5][15].CLK
clock => registers[5][14].CLK
clock => registers[5][13].CLK
clock => registers[5][12].CLK
clock => registers[5][11].CLK
clock => registers[5][10].CLK
clock => registers[5][9].CLK
clock => registers[5][8].CLK
clock => registers[5][7].CLK
clock => registers[5][6].CLK
clock => registers[5][5].CLK
clock => registers[5][4].CLK
clock => registers[5][3].CLK
clock => registers[5][2].CLK
clock => registers[5][1].CLK
clock => registers[5][0].CLK
clock => registers[6][15].CLK
clock => registers[6][14].CLK
clock => registers[6][13].CLK
clock => registers[6][12].CLK
clock => registers[6][11].CLK
clock => registers[6][10].CLK
clock => registers[6][9].CLK
clock => registers[6][8].CLK
clock => registers[6][7].CLK
clock => registers[6][6].CLK
clock => registers[6][5].CLK
clock => registers[6][4].CLK
clock => registers[6][3].CLK
clock => registers[6][2].CLK
clock => registers[6][1].CLK
clock => registers[6][0].CLK
clock => registers[7][15].CLK
clock => registers[7][14].CLK
clock => registers[7][13].CLK
clock => registers[7][12].CLK
clock => registers[7][11].CLK
clock => registers[7][10].CLK
clock => registers[7][9].CLK
clock => registers[7][8].CLK
clock => registers[7][7].CLK
clock => registers[7][6].CLK
clock => registers[7][5].CLK
clock => registers[7][4].CLK
clock => registers[7][3].CLK
clock => registers[7][2].CLK
clock => registers[7][1].CLK
clock => registers[7][0].CLK
clock => registers[8][15].CLK
clock => registers[8][14].CLK
clock => registers[8][13].CLK
clock => registers[8][12].CLK
clock => registers[8][11].CLK
clock => registers[8][10].CLK
clock => registers[8][9].CLK
clock => registers[8][8].CLK
clock => registers[8][7].CLK
clock => registers[8][6].CLK
clock => registers[8][5].CLK
clock => registers[8][4].CLK
clock => registers[8][3].CLK
clock => registers[8][2].CLK
clock => registers[8][1].CLK
clock => registers[8][0].CLK
clock => registers[9][15].CLK
clock => registers[9][14].CLK
clock => registers[9][13].CLK
clock => registers[9][12].CLK
clock => registers[9][11].CLK
clock => registers[9][10].CLK
clock => registers[9][9].CLK
clock => registers[9][8].CLK
clock => registers[9][7].CLK
clock => registers[9][6].CLK
clock => registers[9][5].CLK
clock => registers[9][4].CLK
clock => registers[9][3].CLK
clock => registers[9][2].CLK
clock => registers[9][1].CLK
clock => registers[9][0].CLK
clock => registers[10][15].CLK
clock => registers[10][14].CLK
clock => registers[10][13].CLK
clock => registers[10][12].CLK
clock => registers[10][11].CLK
clock => registers[10][10].CLK
clock => registers[10][9].CLK
clock => registers[10][8].CLK
clock => registers[10][7].CLK
clock => registers[10][6].CLK
clock => registers[10][5].CLK
clock => registers[10][4].CLK
clock => registers[10][3].CLK
clock => registers[10][2].CLK
clock => registers[10][1].CLK
clock => registers[10][0].CLK
clock => registers[11][15].CLK
clock => registers[11][14].CLK
clock => registers[11][13].CLK
clock => registers[11][12].CLK
clock => registers[11][11].CLK
clock => registers[11][10].CLK
clock => registers[11][9].CLK
clock => registers[11][8].CLK
clock => registers[11][7].CLK
clock => registers[11][6].CLK
clock => registers[11][5].CLK
clock => registers[11][4].CLK
clock => registers[11][3].CLK
clock => registers[11][2].CLK
clock => registers[11][1].CLK
clock => registers[11][0].CLK
clock => registers[12][15].CLK
clock => registers[12][14].CLK
clock => registers[12][13].CLK
clock => registers[12][12].CLK
clock => registers[12][11].CLK
clock => registers[12][10].CLK
clock => registers[12][9].CLK
clock => registers[12][8].CLK
clock => registers[12][7].CLK
clock => registers[12][6].CLK
clock => registers[12][5].CLK
clock => registers[12][4].CLK
clock => registers[12][3].CLK
clock => registers[12][2].CLK
clock => registers[12][1].CLK
clock => registers[12][0].CLK
clock => registers[13][15].CLK
clock => registers[13][14].CLK
clock => registers[13][13].CLK
clock => registers[13][12].CLK
clock => registers[13][11].CLK
clock => registers[13][10].CLK
clock => registers[13][9].CLK
clock => registers[13][8].CLK
clock => registers[13][7].CLK
clock => registers[13][6].CLK
clock => registers[13][5].CLK
clock => registers[13][4].CLK
clock => registers[13][3].CLK
clock => registers[13][2].CLK
clock => registers[13][1].CLK
clock => registers[13][0].CLK
clock => registers[14][15].CLK
clock => registers[14][14].CLK
clock => registers[14][13].CLK
clock => registers[14][12].CLK
clock => registers[14][11].CLK
clock => registers[14][10].CLK
clock => registers[14][9].CLK
clock => registers[14][8].CLK
clock => registers[14][7].CLK
clock => registers[14][6].CLK
clock => registers[14][5].CLK
clock => registers[14][4].CLK
clock => registers[14][3].CLK
clock => registers[14][2].CLK
clock => registers[14][1].CLK
clock => registers[14][0].CLK
clock => registers[15][15].CLK
clock => registers[15][14].CLK
clock => registers[15][13].CLK
clock => registers[15][12].CLK
clock => registers[15][11].CLK
clock => registers[15][10].CLK
clock => registers[15][9].CLK
clock => registers[15][8].CLK
clock => registers[15][7].CLK
clock => registers[15][6].CLK
clock => registers[15][5].CLK
clock => registers[15][4].CLK
clock => registers[15][3].CLK
clock => registers[15][2].CLK
clock => registers[15][1].CLK
clock => registers[15][0].CLK
RegWrite => process_0~0.IN1
data[0] => registers~111.DATAB
data[0] => registers~95.DATAB
data[0] => registers~79.DATAB
data[0] => registers~63.DATAB
data[0] => registers~47.DATAB
data[0] => registers~31.DATAB
data[0] => registers~15.DATAB
data[1] => registers~110.DATAB
data[1] => registers~94.DATAB
data[1] => registers~78.DATAB
data[1] => registers~62.DATAB
data[1] => registers~46.DATAB
data[1] => registers~30.DATAB
data[1] => registers~14.DATAB
data[2] => registers~109.DATAB
data[2] => registers~93.DATAB
data[2] => registers~77.DATAB
data[2] => registers~61.DATAB
data[2] => registers~45.DATAB
data[2] => registers~29.DATAB
data[2] => registers~13.DATAB
data[3] => registers~108.DATAB
data[3] => registers~92.DATAB
data[3] => registers~76.DATAB
data[3] => registers~60.DATAB
data[3] => registers~44.DATAB
data[3] => registers~28.DATAB
data[3] => registers~12.DATAB
data[4] => registers~107.DATAB
data[4] => registers~91.DATAB
data[4] => registers~75.DATAB
data[4] => registers~59.DATAB
data[4] => registers~43.DATAB
data[4] => registers~27.DATAB
data[4] => registers~11.DATAB
data[5] => registers~106.DATAB
data[5] => registers~90.DATAB
data[5] => registers~74.DATAB
data[5] => registers~58.DATAB
data[5] => registers~42.DATAB
data[5] => registers~26.DATAB
data[5] => registers~10.DATAB
data[6] => registers~105.DATAB
data[6] => registers~89.DATAB
data[6] => registers~73.DATAB
data[6] => registers~57.DATAB
data[6] => registers~41.DATAB
data[6] => registers~25.DATAB
data[6] => registers~9.DATAB
data[7] => registers~104.DATAB
data[7] => registers~88.DATAB
data[7] => registers~72.DATAB
data[7] => registers~56.DATAB
data[7] => registers~40.DATAB
data[7] => registers~24.DATAB
data[7] => registers~8.DATAB
data[8] => registers~103.DATAB
data[8] => registers~87.DATAB
data[8] => registers~71.DATAB
data[8] => registers~55.DATAB
data[8] => registers~39.DATAB
data[8] => registers~23.DATAB
data[8] => registers~7.DATAB
data[9] => registers~102.DATAB
data[9] => registers~86.DATAB
data[9] => registers~70.DATAB
data[9] => registers~54.DATAB
data[9] => registers~38.DATAB
data[9] => registers~22.DATAB
data[9] => registers~6.DATAB
data[10] => registers~101.DATAB
data[10] => registers~85.DATAB
data[10] => registers~69.DATAB
data[10] => registers~53.DATAB
data[10] => registers~37.DATAB
data[10] => registers~21.DATAB
data[10] => registers~5.DATAB
data[11] => registers~100.DATAB
data[11] => registers~84.DATAB
data[11] => registers~68.DATAB
data[11] => registers~52.DATAB
data[11] => registers~36.DATAB
data[11] => registers~20.DATAB
data[11] => registers~4.DATAB
data[12] => registers~99.DATAB
data[12] => registers~83.DATAB
data[12] => registers~67.DATAB
data[12] => registers~51.DATAB
data[12] => registers~35.DATAB
data[12] => registers~19.DATAB
data[12] => registers~3.DATAB
data[13] => registers~98.DATAB
data[13] => registers~82.DATAB
data[13] => registers~66.DATAB
data[13] => registers~50.DATAB
data[13] => registers~34.DATAB
data[13] => registers~18.DATAB
data[13] => registers~2.DATAB
data[14] => registers~97.DATAB
data[14] => registers~81.DATAB
data[14] => registers~65.DATAB
data[14] => registers~49.DATAB
data[14] => registers~33.DATAB
data[14] => registers~17.DATAB
data[14] => registers~1.DATAB
data[15] => registers~96.DATAB
data[15] => registers~80.DATAB
data[15] => registers~64.DATAB
data[15] => registers~48.DATAB
data[15] => registers~32.DATAB
data[15] => registers~16.DATAB
data[15] => registers~0.DATAB
rd_address[0] => Decoder0.IN3
rd_address[0] => Equal2.IN4
rd_address[1] => Decoder0.IN2
rd_address[1] => Equal2.IN3
rd_address[2] => Decoder0.IN1
rd_address[2] => Equal2.IN2
rs_address[0] => Mux15.IN19
rs_address[0] => Mux14.IN19
rs_address[0] => Mux13.IN19
rs_address[0] => Mux12.IN19
rs_address[0] => Mux11.IN19
rs_address[0] => Mux10.IN19
rs_address[0] => Mux9.IN19
rs_address[0] => Mux8.IN19
rs_address[0] => Mux7.IN19
rs_address[0] => Mux6.IN19
rs_address[0] => Mux5.IN19
rs_address[0] => Mux4.IN19
rs_address[0] => Mux3.IN19
rs_address[0] => Mux2.IN19
rs_address[0] => Mux1.IN19
rs_address[0] => Mux0.IN19
rs_address[0] => Equal0.IN3
rs_address[1] => Mux15.IN18
rs_address[1] => Mux14.IN18
rs_address[1] => Mux13.IN18
rs_address[1] => Mux12.IN18
rs_address[1] => Mux11.IN18
rs_address[1] => Mux10.IN18
rs_address[1] => Mux9.IN18
rs_address[1] => Mux8.IN18
rs_address[1] => Mux7.IN18
rs_address[1] => Mux6.IN18
rs_address[1] => Mux5.IN18
rs_address[1] => Mux4.IN18
rs_address[1] => Mux3.IN18
rs_address[1] => Mux2.IN18
rs_address[1] => Mux1.IN18
rs_address[1] => Mux0.IN18
rs_address[1] => Equal0.IN2
rs_address[2] => Mux15.IN17
rs_address[2] => Mux14.IN17
rs_address[2] => Mux13.IN17
rs_address[2] => Mux12.IN17
rs_address[2] => Mux11.IN17
rs_address[2] => Mux10.IN17
rs_address[2] => Mux9.IN17
rs_address[2] => Mux8.IN17
rs_address[2] => Mux7.IN17
rs_address[2] => Mux6.IN17
rs_address[2] => Mux5.IN17
rs_address[2] => Mux4.IN17
rs_address[2] => Mux3.IN17
rs_address[2] => Mux2.IN17
rs_address[2] => Mux1.IN17
rs_address[2] => Mux0.IN17
rs_address[2] => Equal0.IN1
rt_address[0] => Mux31.IN19
rt_address[0] => Mux30.IN19
rt_address[0] => Mux29.IN19
rt_address[0] => Mux28.IN19
rt_address[0] => Mux27.IN19
rt_address[0] => Mux26.IN19
rt_address[0] => Mux25.IN19
rt_address[0] => Mux24.IN19
rt_address[0] => Mux23.IN19
rt_address[0] => Mux22.IN19
rt_address[0] => Mux21.IN19
rt_address[0] => Mux20.IN19
rt_address[0] => Mux19.IN19
rt_address[0] => Mux18.IN19
rt_address[0] => Mux17.IN19
rt_address[0] => Mux16.IN19
rt_address[0] => Equal1.IN4
rt_address[1] => Mux31.IN18
rt_address[1] => Mux30.IN18
rt_address[1] => Mux29.IN18
rt_address[1] => Mux28.IN18
rt_address[1] => Mux27.IN18
rt_address[1] => Mux26.IN18
rt_address[1] => Mux25.IN18
rt_address[1] => Mux24.IN18
rt_address[1] => Mux23.IN18
rt_address[1] => Mux22.IN18
rt_address[1] => Mux21.IN18
rt_address[1] => Mux20.IN18
rt_address[1] => Mux19.IN18
rt_address[1] => Mux18.IN18
rt_address[1] => Mux17.IN18
rt_address[1] => Mux16.IN18
rt_address[1] => Equal1.IN3
rt_address[2] => Mux31.IN17
rt_address[2] => Mux30.IN17
rt_address[2] => Mux29.IN17
rt_address[2] => Mux28.IN17
rt_address[2] => Mux27.IN17
rt_address[2] => Mux26.IN17
rt_address[2] => Mux25.IN17
rt_address[2] => Mux24.IN17
rt_address[2] => Mux23.IN17
rt_address[2] => Mux22.IN17
rt_address[2] => Mux21.IN17
rt_address[2] => Mux20.IN17
rt_address[2] => Mux19.IN17
rt_address[2] => Mux18.IN17
rt_address[2] => Mux17.IN17
rt_address[2] => Mux16.IN17
rt_address[2] => Equal1.IN2
rs_out[0] <= rs_out~15.DB_MAX_OUTPUT_PORT_TYPE
rs_out[1] <= rs_out~14.DB_MAX_OUTPUT_PORT_TYPE
rs_out[2] <= rs_out~13.DB_MAX_OUTPUT_PORT_TYPE
rs_out[3] <= rs_out~12.DB_MAX_OUTPUT_PORT_TYPE
rs_out[4] <= rs_out~11.DB_MAX_OUTPUT_PORT_TYPE
rs_out[5] <= rs_out~10.DB_MAX_OUTPUT_PORT_TYPE
rs_out[6] <= rs_out~9.DB_MAX_OUTPUT_PORT_TYPE
rs_out[7] <= rs_out~8.DB_MAX_OUTPUT_PORT_TYPE
rs_out[8] <= rs_out~7.DB_MAX_OUTPUT_PORT_TYPE
rs_out[9] <= rs_out~6.DB_MAX_OUTPUT_PORT_TYPE
rs_out[10] <= rs_out~5.DB_MAX_OUTPUT_PORT_TYPE
rs_out[11] <= rs_out~4.DB_MAX_OUTPUT_PORT_TYPE
rs_out[12] <= rs_out~3.DB_MAX_OUTPUT_PORT_TYPE
rs_out[13] <= rs_out~2.DB_MAX_OUTPUT_PORT_TYPE
rs_out[14] <= rs_out~1.DB_MAX_OUTPUT_PORT_TYPE
rs_out[15] <= rs_out~0.DB_MAX_OUTPUT_PORT_TYPE
rt_out[0] <= rt_out~15.DB_MAX_OUTPUT_PORT_TYPE
rt_out[1] <= rt_out~14.DB_MAX_OUTPUT_PORT_TYPE
rt_out[2] <= rt_out~13.DB_MAX_OUTPUT_PORT_TYPE
rt_out[3] <= rt_out~12.DB_MAX_OUTPUT_PORT_TYPE
rt_out[4] <= rt_out~11.DB_MAX_OUTPUT_PORT_TYPE
rt_out[5] <= rt_out~10.DB_MAX_OUTPUT_PORT_TYPE
rt_out[6] <= rt_out~9.DB_MAX_OUTPUT_PORT_TYPE
rt_out[7] <= rt_out~8.DB_MAX_OUTPUT_PORT_TYPE
rt_out[8] <= rt_out~7.DB_MAX_OUTPUT_PORT_TYPE
rt_out[9] <= rt_out~6.DB_MAX_OUTPUT_PORT_TYPE
rt_out[10] <= rt_out~5.DB_MAX_OUTPUT_PORT_TYPE
rt_out[11] <= rt_out~4.DB_MAX_OUTPUT_PORT_TYPE
rt_out[12] <= rt_out~3.DB_MAX_OUTPUT_PORT_TYPE
rt_out[13] <= rt_out~2.DB_MAX_OUTPUT_PORT_TYPE
rt_out[14] <= rt_out~1.DB_MAX_OUTPUT_PORT_TYPE
rt_out[15] <= rt_out~0.DB_MAX_OUTPUT_PORT_TYPE
registers_out[0] <= <GND>
registers_out[1] <= <GND>
registers_out[2] <= <GND>
registers_out[3] <= <GND>
registers_out[4] <= <GND>
registers_out[5] <= <GND>
registers_out[6] <= <GND>
registers_out[7] <= <GND>
registers_out[8] <= <GND>
registers_out[9] <= <GND>
registers_out[10] <= <GND>
registers_out[11] <= <GND>
registers_out[12] <= <GND>
registers_out[13] <= <GND>
registers_out[14] <= <GND>
registers_out[15] <= <GND>
registers_out[16] <= registers[1][0].DB_MAX_OUTPUT_PORT_TYPE
registers_out[17] <= registers[1][1].DB_MAX_OUTPUT_PORT_TYPE
registers_out[18] <= registers[1][2].DB_MAX_OUTPUT_PORT_TYPE
registers_out[19] <= registers[1][3].DB_MAX_OUTPUT_PORT_TYPE
registers_out[20] <= registers[1][4].DB_MAX_OUTPUT_PORT_TYPE
registers_out[21] <= registers[1][5].DB_MAX_OUTPUT_PORT_TYPE
registers_out[22] <= registers[1][6].DB_MAX_OUTPUT_PORT_TYPE
registers_out[23] <= registers[1][7].DB_MAX_OUTPUT_PORT_TYPE
registers_out[24] <= registers[1][8].DB_MAX_OUTPUT_PORT_TYPE
registers_out[25] <= registers[1][9].DB_MAX_OUTPUT_PORT_TYPE
registers_out[26] <= registers[1][10].DB_MAX_OUTPUT_PORT_TYPE
registers_out[27] <= registers[1][11].DB_MAX_OUTPUT_PORT_TYPE
registers_out[28] <= registers[1][12].DB_MAX_OUTPUT_PORT_TYPE
registers_out[29] <= registers[1][13].DB_MAX_OUTPUT_PORT_TYPE
registers_out[30] <= registers[1][14].DB_MAX_OUTPUT_PORT_TYPE
registers_out[31] <= registers[1][15].DB_MAX_OUTPUT_PORT_TYPE
registers_out[32] <= registers[2][0].DB_MAX_OUTPUT_PORT_TYPE
registers_out[33] <= registers[2][1].DB_MAX_OUTPUT_PORT_TYPE
registers_out[34] <= registers[2][2].DB_MAX_OUTPUT_PORT_TYPE
registers_out[35] <= registers[2][3].DB_MAX_OUTPUT_PORT_TYPE
registers_out[36] <= registers[2][4].DB_MAX_OUTPUT_PORT_TYPE
registers_out[37] <= registers[2][5].DB_MAX_OUTPUT_PORT_TYPE
registers_out[38] <= registers[2][6].DB_MAX_OUTPUT_PORT_TYPE
registers_out[39] <= registers[2][7].DB_MAX_OUTPUT_PORT_TYPE
registers_out[40] <= registers[2][8].DB_MAX_OUTPUT_PORT_TYPE
registers_out[41] <= registers[2][9].DB_MAX_OUTPUT_PORT_TYPE
registers_out[42] <= registers[2][10].DB_MAX_OUTPUT_PORT_TYPE
registers_out[43] <= registers[2][11].DB_MAX_OUTPUT_PORT_TYPE
registers_out[44] <= registers[2][12].DB_MAX_OUTPUT_PORT_TYPE
registers_out[45] <= registers[2][13].DB_MAX_OUTPUT_PORT_TYPE
registers_out[46] <= registers[2][14].DB_MAX_OUTPUT_PORT_TYPE
registers_out[47] <= registers[2][15].DB_MAX_OUTPUT_PORT_TYPE
registers_out[48] <= registers[3][0].DB_MAX_OUTPUT_PORT_TYPE
registers_out[49] <= registers[3][1].DB_MAX_OUTPUT_PORT_TYPE
registers_out[50] <= registers[3][2].DB_MAX_OUTPUT_PORT_TYPE
registers_out[51] <= registers[3][3].DB_MAX_OUTPUT_PORT_TYPE
registers_out[52] <= registers[3][4].DB_MAX_OUTPUT_PORT_TYPE
registers_out[53] <= registers[3][5].DB_MAX_OUTPUT_PORT_TYPE
registers_out[54] <= registers[3][6].DB_MAX_OUTPUT_PORT_TYPE
registers_out[55] <= registers[3][7].DB_MAX_OUTPUT_PORT_TYPE
registers_out[56] <= registers[3][8].DB_MAX_OUTPUT_PORT_TYPE
registers_out[57] <= registers[3][9].DB_MAX_OUTPUT_PORT_TYPE
registers_out[58] <= registers[3][10].DB_MAX_OUTPUT_PORT_TYPE
registers_out[59] <= registers[3][11].DB_MAX_OUTPUT_PORT_TYPE
registers_out[60] <= registers[3][12].DB_MAX_OUTPUT_PORT_TYPE
registers_out[61] <= registers[3][13].DB_MAX_OUTPUT_PORT_TYPE
registers_out[62] <= registers[3][14].DB_MAX_OUTPUT_PORT_TYPE
registers_out[63] <= registers[3][15].DB_MAX_OUTPUT_PORT_TYPE
registers_out[64] <= registers[4][0].DB_MAX_OUTPUT_PORT_TYPE
registers_out[65] <= registers[4][1].DB_MAX_OUTPUT_PORT_TYPE
registers_out[66] <= registers[4][2].DB_MAX_OUTPUT_PORT_TYPE
registers_out[67] <= registers[4][3].DB_MAX_OUTPUT_PORT_TYPE
registers_out[68] <= registers[4][4].DB_MAX_OUTPUT_PORT_TYPE
registers_out[69] <= registers[4][5].DB_MAX_OUTPUT_PORT_TYPE
registers_out[70] <= registers[4][6].DB_MAX_OUTPUT_PORT_TYPE
registers_out[71] <= registers[4][7].DB_MAX_OUTPUT_PORT_TYPE
registers_out[72] <= registers[4][8].DB_MAX_OUTPUT_PORT_TYPE
registers_out[73] <= registers[4][9].DB_MAX_OUTPUT_PORT_TYPE
registers_out[74] <= registers[4][10].DB_MAX_OUTPUT_PORT_TYPE
registers_out[75] <= registers[4][11].DB_MAX_OUTPUT_PORT_TYPE
registers_out[76] <= registers[4][12].DB_MAX_OUTPUT_PORT_TYPE
registers_out[77] <= registers[4][13].DB_MAX_OUTPUT_PORT_TYPE
registers_out[78] <= registers[4][14].DB_MAX_OUTPUT_PORT_TYPE
registers_out[79] <= registers[4][15].DB_MAX_OUTPUT_PORT_TYPE
registers_out[80] <= registers[5][0].DB_MAX_OUTPUT_PORT_TYPE
registers_out[81] <= registers[5][1].DB_MAX_OUTPUT_PORT_TYPE
registers_out[82] <= registers[5][2].DB_MAX_OUTPUT_PORT_TYPE
registers_out[83] <= registers[5][3].DB_MAX_OUTPUT_PORT_TYPE
registers_out[84] <= registers[5][4].DB_MAX_OUTPUT_PORT_TYPE
registers_out[85] <= registers[5][5].DB_MAX_OUTPUT_PORT_TYPE
registers_out[86] <= registers[5][6].DB_MAX_OUTPUT_PORT_TYPE
registers_out[87] <= registers[5][7].DB_MAX_OUTPUT_PORT_TYPE
registers_out[88] <= registers[5][8].DB_MAX_OUTPUT_PORT_TYPE
registers_out[89] <= registers[5][9].DB_MAX_OUTPUT_PORT_TYPE
registers_out[90] <= registers[5][10].DB_MAX_OUTPUT_PORT_TYPE
registers_out[91] <= registers[5][11].DB_MAX_OUTPUT_PORT_TYPE
registers_out[92] <= registers[5][12].DB_MAX_OUTPUT_PORT_TYPE
registers_out[93] <= registers[5][13].DB_MAX_OUTPUT_PORT_TYPE
registers_out[94] <= registers[5][14].DB_MAX_OUTPUT_PORT_TYPE
registers_out[95] <= registers[5][15].DB_MAX_OUTPUT_PORT_TYPE
registers_out[96] <= registers[6][0].DB_MAX_OUTPUT_PORT_TYPE
registers_out[97] <= registers[6][1].DB_MAX_OUTPUT_PORT_TYPE
registers_out[98] <= registers[6][2].DB_MAX_OUTPUT_PORT_TYPE
registers_out[99] <= registers[6][3].DB_MAX_OUTPUT_PORT_TYPE
registers_out[100] <= registers[6][4].DB_MAX_OUTPUT_PORT_TYPE
registers_out[101] <= registers[6][5].DB_MAX_OUTPUT_PORT_TYPE
registers_out[102] <= registers[6][6].DB_MAX_OUTPUT_PORT_TYPE
registers_out[103] <= registers[6][7].DB_MAX_OUTPUT_PORT_TYPE
registers_out[104] <= registers[6][8].DB_MAX_OUTPUT_PORT_TYPE
registers_out[105] <= registers[6][9].DB_MAX_OUTPUT_PORT_TYPE
registers_out[106] <= registers[6][10].DB_MAX_OUTPUT_PORT_TYPE
registers_out[107] <= registers[6][11].DB_MAX_OUTPUT_PORT_TYPE
registers_out[108] <= registers[6][12].DB_MAX_OUTPUT_PORT_TYPE
registers_out[109] <= registers[6][13].DB_MAX_OUTPUT_PORT_TYPE
registers_out[110] <= registers[6][14].DB_MAX_OUTPUT_PORT_TYPE
registers_out[111] <= registers[6][15].DB_MAX_OUTPUT_PORT_TYPE
registers_out[112] <= registers[7][0].DB_MAX_OUTPUT_PORT_TYPE
registers_out[113] <= registers[7][1].DB_MAX_OUTPUT_PORT_TYPE
registers_out[114] <= registers[7][2].DB_MAX_OUTPUT_PORT_TYPE
registers_out[115] <= registers[7][3].DB_MAX_OUTPUT_PORT_TYPE
registers_out[116] <= registers[7][4].DB_MAX_OUTPUT_PORT_TYPE
registers_out[117] <= registers[7][5].DB_MAX_OUTPUT_PORT_TYPE
registers_out[118] <= registers[7][6].DB_MAX_OUTPUT_PORT_TYPE
registers_out[119] <= registers[7][7].DB_MAX_OUTPUT_PORT_TYPE
registers_out[120] <= registers[7][8].DB_MAX_OUTPUT_PORT_TYPE
registers_out[121] <= registers[7][9].DB_MAX_OUTPUT_PORT_TYPE
registers_out[122] <= registers[7][10].DB_MAX_OUTPUT_PORT_TYPE
registers_out[123] <= registers[7][11].DB_MAX_OUTPUT_PORT_TYPE
registers_out[124] <= registers[7][12].DB_MAX_OUTPUT_PORT_TYPE
registers_out[125] <= registers[7][13].DB_MAX_OUTPUT_PORT_TYPE
registers_out[126] <= registers[7][14].DB_MAX_OUTPUT_PORT_TYPE
registers_out[127] <= registers[7][15].DB_MAX_OUTPUT_PORT_TYPE


|plaketa|Processor:processorM|Decode:DecodeStage|sign_ext:sign_extend
imm[0] => ext[0].DATAIN
imm[1] => ext[1].DATAIN
imm[2] => ext[2].DATAIN
imm[3] => ext[3].DATAIN
imm[4] => ext[4].DATAIN
imm[5] => ext[5].DATAIN
imm[5] => ext[15].DATAIN
imm[5] => ext[14].DATAIN
imm[5] => ext[13].DATAIN
imm[5] => ext[12].DATAIN
imm[5] => ext[11].DATAIN
imm[5] => ext[10].DATAIN
imm[5] => ext[9].DATAIN
imm[5] => ext[8].DATAIN
imm[5] => ext[7].DATAIN
imm[5] => ext[6].DATAIN
ext[0] <= imm[0].DB_MAX_OUTPUT_PORT_TYPE
ext[1] <= imm[1].DB_MAX_OUTPUT_PORT_TYPE
ext[2] <= imm[2].DB_MAX_OUTPUT_PORT_TYPE
ext[3] <= imm[3].DB_MAX_OUTPUT_PORT_TYPE
ext[4] <= imm[4].DB_MAX_OUTPUT_PORT_TYPE
ext[5] <= imm[5].DB_MAX_OUTPUT_PORT_TYPE
ext[6] <= imm[5].DB_MAX_OUTPUT_PORT_TYPE
ext[7] <= imm[5].DB_MAX_OUTPUT_PORT_TYPE
ext[8] <= imm[5].DB_MAX_OUTPUT_PORT_TYPE
ext[9] <= imm[5].DB_MAX_OUTPUT_PORT_TYPE
ext[10] <= imm[5].DB_MAX_OUTPUT_PORT_TYPE
ext[11] <= imm[5].DB_MAX_OUTPUT_PORT_TYPE
ext[12] <= imm[5].DB_MAX_OUTPUT_PORT_TYPE
ext[13] <= imm[5].DB_MAX_OUTPUT_PORT_TYPE
ext[14] <= imm[5].DB_MAX_OUTPUT_PORT_TYPE
ext[15] <= imm[5].DB_MAX_OUTPUT_PORT_TYPE


|plaketa|Processor:processorM|Decode:DecodeStage|shift_left_2:SLL2
input[0] => output[0].DATAIN
input[1] => output[1].DATAIN
input[2] => output[2].DATAIN
input[3] => output[3].DATAIN
input[4] => output[4].DATAIN
input[5] => output[5].DATAIN
input[6] => output[6].DATAIN
input[7] => output[7].DATAIN
input[8] => output[8].DATAIN
input[9] => output[9].DATAIN
input[10] => output[10].DATAIN
input[11] => output[11].DATAIN
input[12] => output[12].DATAIN
input[13] => output[13].DATAIN
input[14] => ~NO_FANOUT~
input[15] => ~NO_FANOUT~
output[0] <= input[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= input[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= input[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= input[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= input[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= input[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= input[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= input[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= input[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= input[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= input[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= input[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= input[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= input[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= <GND>
output[15] <= <GND>


|plaketa|Processor:processorM|Decode:DecodeStage|compare:comparator
a[0] => Equal0.IN15
a[1] => Equal0.IN14
a[2] => Equal0.IN13
a[3] => Equal0.IN12
a[4] => Equal0.IN11
a[5] => Equal0.IN10
a[6] => Equal0.IN9
a[7] => Equal0.IN8
a[8] => Equal0.IN7
a[9] => Equal0.IN6
a[10] => Equal0.IN5
a[11] => Equal0.IN4
a[12] => Equal0.IN3
a[13] => Equal0.IN2
a[14] => Equal0.IN1
a[15] => Equal0.IN0
b[0] => Equal0.IN31
b[1] => Equal0.IN30
b[2] => Equal0.IN29
b[3] => Equal0.IN28
b[4] => Equal0.IN27
b[5] => Equal0.IN26
b[6] => Equal0.IN25
b[7] => Equal0.IN24
b[8] => Equal0.IN23
b[9] => Equal0.IN22
b[10] => Equal0.IN21
b[11] => Equal0.IN20
b[12] => Equal0.IN19
b[13] => Equal0.IN18
b[14] => Equal0.IN17
b[15] => Equal0.IN16
f <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|plaketa|Processor:processorM|Decode:DecodeStage|AndGate:PCSrcDecide
a => q~0.IN0
b => q~0.IN1
q <= q~0.DB_MAX_OUTPUT_PORT_TYPE


|plaketa|Processor:processorM|Decode:DecodeStage|Adder:BranchAdder
A[0] => Add0.IN16
A[1] => Add0.IN15
A[2] => Add0.IN14
A[3] => Add0.IN13
A[4] => Add0.IN12
A[5] => Add0.IN11
A[6] => Add0.IN10
A[7] => Add0.IN9
A[8] => Add0.IN8
A[9] => Add0.IN7
A[10] => Add0.IN6
A[11] => Add0.IN5
A[12] => Add0.IN4
A[13] => Add0.IN3
A[14] => Add0.IN2
A[15] => Add0.IN1
B[0] => Add0.IN32
B[1] => Add0.IN31
B[2] => Add0.IN30
B[3] => Add0.IN29
B[4] => Add0.IN28
B[5] => Add0.IN27
B[6] => Add0.IN26
B[7] => Add0.IN25
B[8] => Add0.IN24
B[9] => Add0.IN23
B[10] => Add0.IN22
B[11] => Add0.IN21
B[12] => Add0.IN20
B[13] => Add0.IN19
B[14] => Add0.IN18
B[15] => Add0.IN17
carry <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|plaketa|Processor:processorM|Controls:ControlUnits
instruction[0] => ~NO_FANOUT~
instruction[1] => ~NO_FANOUT~
instruction[2] => ~NO_FANOUT~
instruction[3] => Hazard:HazardUnit.rt[0]
instruction[4] => Hazard:HazardUnit.rt[1]
instruction[5] => Hazard:HazardUnit.rt[2]
instruction[6] => Hazard:HazardUnit.rs[0]
instruction[7] => Hazard:HazardUnit.rs[1]
instruction[8] => Hazard:HazardUnit.rs[2]
instruction[9] => ~NO_FANOUT~
instruction[10] => ~NO_FANOUT~
instruction[11] => ~NO_FANOUT~
instruction[12] => Control:ControlUnit.opcode[0]
instruction[13] => Control:ControlUnit.opcode[1]
instruction[14] => Control:ControlUnit.opcode[2]
instruction[15] => Control:ControlUnit.opcode[3]
ID_EX_rt_addr[0] => ~NO_FANOUT~
ID_EX_rt_addr[1] => ~NO_FANOUT~
ID_EX_rt_addr[2] => ~NO_FANOUT~
prev_ID_EX_MemRead => Hazard:HazardUnit.wasLw
clock => Hazard:HazardUnit.clk
PCWrite <= Hazard:HazardUnit.pcUpdate
PCSrc <= Hazard:HazardUnit.pcSel
IF_ID_Write <= Hazard:HazardUnit.IF_ID_Clear
ID_EX_RegDst <= FlushCtrl:FlushMux.outRegDst
ID_EX_ALUop[0] <= FlushCtrl:FlushMux.outALUop[0]
ID_EX_ALUop[1] <= FlushCtrl:FlushMux.outALUop[1]
ID_EX_ALUSrc <= FlushCtrl:FlushMux.outALUSrc
ID_EX_Branch <= FlushCtrl:FlushMux.outBranch
ID_EX_MemRead <= FlushCtrl:FlushMux.outMemRead
ID_EX_MemWrite <= FlushCtrl:FlushMux.outMemWrite
ID_EX_MemtoReg <= FlushCtrl:FlushMux.outMemtoReg
ID_EX_RegWrite <= FlushCtrl:FlushMux.outRegWrite


|plaketa|Processor:processorM|Controls:ControlUnits|Control:ControlUnit
opcode[0] => Mux2.IN5
opcode[0] => Mux1.IN5
opcode[0] => Mux0.IN10
opcode[0] => MemWrite.DATAIN
opcode[1] => Mux1.IN4
opcode[1] => Mux0.IN9
opcode[1] => MemtoReg.DATAIN
opcode[1] => MemRead.DATAIN
opcode[1] => RegDst.DATAIN
opcode[2] => Mux2.IN4
opcode[2] => Mux0.IN8
opcode[2] => ALUOp[0].DATAIN
opcode[2] => Brnch.DATAIN
opcode[3] => ~NO_FANOUT~
RegDst <= opcode[1].DB_MAX_OUTPUT_PORT_TYPE
ALUOp[0] <= opcode[2].DB_MAX_OUTPUT_PORT_TYPE
ALUOp[1] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
ALUSrc <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Brnch <= opcode[2].DB_MAX_OUTPUT_PORT_TYPE
MemRead <= opcode[1].DB_MAX_OUTPUT_PORT_TYPE
MemWrite <= opcode[0].DB_MAX_OUTPUT_PORT_TYPE
MemtoReg <= opcode[1].DB_MAX_OUTPUT_PORT_TYPE
RegWrite <= Mux2.DB_MAX_OUTPUT_PORT_TYPE


|plaketa|Processor:processorM|Controls:ControlUnits|Hazard:HazardUnit
rs[0] => Equal0.IN2
rs[1] => Equal0.IN1
rs[2] => Equal0.IN0
rt[0] => Equal1.IN2
rt[1] => Equal1.IN1
rt[2] => Equal1.IN0
prevRt[0] => Equal1.IN5
prevRt[0] => Equal0.IN5
prevRt[1] => Equal1.IN4
prevRt[1] => Equal0.IN4
prevRt[2] => Equal1.IN3
prevRt[2] => Equal0.IN3
isBranch => pcSel~0.DATAA
isBranch => IF_ID_Clear~0.DATAA
wasLw => pcSel~0.OUTPUTSELECT
wasLw => pcUpdate~0.OUTPUTSELECT
wasLw => IF_ID_Clear~0.OUTPUTSELECT
reset => flush~0.OUTPUTSELECT
reset => pcSel~1.OUTPUTSELECT
reset => pcUpdate~1.OUTPUTSELECT
reset => IF_ID_Clear~1.OUTPUTSELECT
clk => ~NO_FANOUT~
pcUpdate <= pcUpdate~1.DB_MAX_OUTPUT_PORT_TYPE
pcSel <= pcSel~1.DB_MAX_OUTPUT_PORT_TYPE
IF_ID_Clear <= IF_ID_Clear~1.DB_MAX_OUTPUT_PORT_TYPE
flush <= flush~0.DB_MAX_OUTPUT_PORT_TYPE


|plaketa|Processor:processorM|Controls:ControlUnits|FlushCtrl:FlushMux
inMemtoReg => outMemtoReg~0.DATAA
inRegWrite => outRegWrite~0.DATAA
inBranch => outBranch~0.DATAA
inMemRead => outMemRead~0.DATAA
inMemWrite => outMemWrite~0.DATAA
inRegDst => outRegDst~0.DATAA
inALUop[0] => outALUop~1.DATAA
inALUop[1] => outALUop~0.DATAA
inALUSrc => outALUSrc~0.DATAA
flush => outALUSrc~0.OUTPUTSELECT
flush => outALUop~1.OUTPUTSELECT
flush => outALUop~0.OUTPUTSELECT
flush => outRegDst~0.OUTPUTSELECT
flush => outMemWrite~0.OUTPUTSELECT
flush => outMemRead~0.OUTPUTSELECT
flush => outBranch~0.OUTPUTSELECT
flush => outRegWrite~0.OUTPUTSELECT
flush => outMemtoReg~0.OUTPUTSELECT
outMemtoReg <= outMemtoReg~0.DB_MAX_OUTPUT_PORT_TYPE
outRegWrite <= outRegWrite~0.DB_MAX_OUTPUT_PORT_TYPE
outBranch <= outBranch~0.DB_MAX_OUTPUT_PORT_TYPE
outMemRead <= outMemRead~0.DB_MAX_OUTPUT_PORT_TYPE
outMemWrite <= outMemWrite~0.DB_MAX_OUTPUT_PORT_TYPE
outRegDst <= outRegDst~0.DB_MAX_OUTPUT_PORT_TYPE
outALUop[0] <= outALUop~1.DB_MAX_OUTPUT_PORT_TYPE
outALUop[1] <= outALUop~0.DB_MAX_OUTPUT_PORT_TYPE
outALUSrc <= outALUSrc~0.DB_MAX_OUTPUT_PORT_TYPE


|plaketa|Processor:processorM|Register_ID_EX:ID_EX_Register
inMemtoReg => outMemtoReg~reg0.DATAIN
inRegWrite => outRegWrite~reg0.DATAIN
inBranch => outBranch~reg0.DATAIN
inMemRead => outMemRead~reg0.DATAIN
inMemWrite => outMemWrite~reg0.DATAIN
inRegDst => outRegDst~reg0.DATAIN
inALUop[0] => outALUop[0]~reg0.DATAIN
inALUop[1] => outALUop[1]~reg0.DATAIN
inALUSrc => outALUSrc~reg0.DATAIN
inPC[0] => outPC[0]~reg0.DATAIN
inPC[1] => outPC[1]~reg0.DATAIN
inPC[2] => outPC[2]~reg0.DATAIN
inPC[3] => outPC[3]~reg0.DATAIN
inPC[4] => outPC[4]~reg0.DATAIN
inPC[5] => outPC[5]~reg0.DATAIN
inPC[6] => outPC[6]~reg0.DATAIN
inPC[7] => outPC[7]~reg0.DATAIN
inPC[8] => outPC[8]~reg0.DATAIN
inPC[9] => outPC[9]~reg0.DATAIN
inPC[10] => outPC[10]~reg0.DATAIN
inPC[11] => outPC[11]~reg0.DATAIN
inPC[12] => outPC[12]~reg0.DATAIN
inPC[13] => outPC[13]~reg0.DATAIN
inPC[14] => outPC[14]~reg0.DATAIN
inPC[15] => outPC[15]~reg0.DATAIN
inRead_data1[0] => outRead_data1[0]~reg0.DATAIN
inRead_data1[1] => outRead_data1[1]~reg0.DATAIN
inRead_data1[2] => outRead_data1[2]~reg0.DATAIN
inRead_data1[3] => outRead_data1[3]~reg0.DATAIN
inRead_data1[4] => outRead_data1[4]~reg0.DATAIN
inRead_data1[5] => outRead_data1[5]~reg0.DATAIN
inRead_data1[6] => outRead_data1[6]~reg0.DATAIN
inRead_data1[7] => outRead_data1[7]~reg0.DATAIN
inRead_data1[8] => outRead_data1[8]~reg0.DATAIN
inRead_data1[9] => outRead_data1[9]~reg0.DATAIN
inRead_data1[10] => outRead_data1[10]~reg0.DATAIN
inRead_data1[11] => outRead_data1[11]~reg0.DATAIN
inRead_data1[12] => outRead_data1[12]~reg0.DATAIN
inRead_data1[13] => outRead_data1[13]~reg0.DATAIN
inRead_data1[14] => outRead_data1[14]~reg0.DATAIN
inRead_data1[15] => outRead_data1[15]~reg0.DATAIN
inRead_data2[0] => outRead_data2[0]~reg0.DATAIN
inRead_data2[1] => outRead_data2[1]~reg0.DATAIN
inRead_data2[2] => outRead_data2[2]~reg0.DATAIN
inRead_data2[3] => outRead_data2[3]~reg0.DATAIN
inRead_data2[4] => outRead_data2[4]~reg0.DATAIN
inRead_data2[5] => outRead_data2[5]~reg0.DATAIN
inRead_data2[6] => outRead_data2[6]~reg0.DATAIN
inRead_data2[7] => outRead_data2[7]~reg0.DATAIN
inRead_data2[8] => outRead_data2[8]~reg0.DATAIN
inRead_data2[9] => outRead_data2[9]~reg0.DATAIN
inRead_data2[10] => outRead_data2[10]~reg0.DATAIN
inRead_data2[11] => outRead_data2[11]~reg0.DATAIN
inRead_data2[12] => outRead_data2[12]~reg0.DATAIN
inRead_data2[13] => outRead_data2[13]~reg0.DATAIN
inRead_data2[14] => outRead_data2[14]~reg0.DATAIN
inRead_data2[15] => outRead_data2[15]~reg0.DATAIN
inExtnd[0] => outExtnd[0]~reg0.DATAIN
inExtnd[1] => outExtnd[1]~reg0.DATAIN
inExtnd[2] => outExtnd[2]~reg0.DATAIN
inExtnd[3] => outExtnd[3]~reg0.DATAIN
inExtnd[4] => outExtnd[4]~reg0.DATAIN
inExtnd[5] => outExtnd[5]~reg0.DATAIN
inExtnd[6] => outExtnd[6]~reg0.DATAIN
inExtnd[7] => outExtnd[7]~reg0.DATAIN
inExtnd[8] => outExtnd[8]~reg0.DATAIN
inExtnd[9] => outExtnd[9]~reg0.DATAIN
inExtnd[10] => outExtnd[10]~reg0.DATAIN
inExtnd[11] => outExtnd[11]~reg0.DATAIN
inExtnd[12] => outExtnd[12]~reg0.DATAIN
inExtnd[13] => outExtnd[13]~reg0.DATAIN
inExtnd[14] => outExtnd[14]~reg0.DATAIN
inExtnd[15] => outExtnd[15]~reg0.DATAIN
inRS[0] => outRS[0]~reg0.DATAIN
inRS[1] => outRS[1]~reg0.DATAIN
inRS[2] => outRS[2]~reg0.DATAIN
inRT[0] => outRT[0]~reg0.DATAIN
inRT[1] => outRT[1]~reg0.DATAIN
inRT[2] => outRT[2]~reg0.DATAIN
inRD[0] => outRD[0]~reg0.DATAIN
inRD[1] => outRD[1]~reg0.DATAIN
inRD[2] => outRD[2]~reg0.DATAIN
clk => outMemtoReg~reg0.CLK
clk => outRegWrite~reg0.CLK
clk => outBranch~reg0.CLK
clk => outMemRead~reg0.CLK
clk => outMemWrite~reg0.CLK
clk => outRegDst~reg0.CLK
clk => outALUop[1]~reg0.CLK
clk => outALUop[0]~reg0.CLK
clk => outALUSrc~reg0.CLK
clk => outPC[15]~reg0.CLK
clk => outPC[14]~reg0.CLK
clk => outPC[13]~reg0.CLK
clk => outPC[12]~reg0.CLK
clk => outPC[11]~reg0.CLK
clk => outPC[10]~reg0.CLK
clk => outPC[9]~reg0.CLK
clk => outPC[8]~reg0.CLK
clk => outPC[7]~reg0.CLK
clk => outPC[6]~reg0.CLK
clk => outPC[5]~reg0.CLK
clk => outPC[4]~reg0.CLK
clk => outPC[3]~reg0.CLK
clk => outPC[2]~reg0.CLK
clk => outPC[1]~reg0.CLK
clk => outPC[0]~reg0.CLK
clk => outRead_data1[15]~reg0.CLK
clk => outRead_data1[14]~reg0.CLK
clk => outRead_data1[13]~reg0.CLK
clk => outRead_data1[12]~reg0.CLK
clk => outRead_data1[11]~reg0.CLK
clk => outRead_data1[10]~reg0.CLK
clk => outRead_data1[9]~reg0.CLK
clk => outRead_data1[8]~reg0.CLK
clk => outRead_data1[7]~reg0.CLK
clk => outRead_data1[6]~reg0.CLK
clk => outRead_data1[5]~reg0.CLK
clk => outRead_data1[4]~reg0.CLK
clk => outRead_data1[3]~reg0.CLK
clk => outRead_data1[2]~reg0.CLK
clk => outRead_data1[1]~reg0.CLK
clk => outRead_data1[0]~reg0.CLK
clk => outRead_data2[15]~reg0.CLK
clk => outRead_data2[14]~reg0.CLK
clk => outRead_data2[13]~reg0.CLK
clk => outRead_data2[12]~reg0.CLK
clk => outRead_data2[11]~reg0.CLK
clk => outRead_data2[10]~reg0.CLK
clk => outRead_data2[9]~reg0.CLK
clk => outRead_data2[8]~reg0.CLK
clk => outRead_data2[7]~reg0.CLK
clk => outRead_data2[6]~reg0.CLK
clk => outRead_data2[5]~reg0.CLK
clk => outRead_data2[4]~reg0.CLK
clk => outRead_data2[3]~reg0.CLK
clk => outRead_data2[2]~reg0.CLK
clk => outRead_data2[1]~reg0.CLK
clk => outRead_data2[0]~reg0.CLK
clk => outExtnd[15]~reg0.CLK
clk => outExtnd[14]~reg0.CLK
clk => outExtnd[13]~reg0.CLK
clk => outExtnd[12]~reg0.CLK
clk => outExtnd[11]~reg0.CLK
clk => outExtnd[10]~reg0.CLK
clk => outExtnd[9]~reg0.CLK
clk => outExtnd[8]~reg0.CLK
clk => outExtnd[7]~reg0.CLK
clk => outExtnd[6]~reg0.CLK
clk => outExtnd[5]~reg0.CLK
clk => outExtnd[4]~reg0.CLK
clk => outExtnd[3]~reg0.CLK
clk => outExtnd[2]~reg0.CLK
clk => outExtnd[1]~reg0.CLK
clk => outExtnd[0]~reg0.CLK
clk => outRS[2]~reg0.CLK
clk => outRS[1]~reg0.CLK
clk => outRS[0]~reg0.CLK
clk => outRT[2]~reg0.CLK
clk => outRT[1]~reg0.CLK
clk => outRT[0]~reg0.CLK
clk => outRD[2]~reg0.CLK
clk => outRD[1]~reg0.CLK
clk => outRD[0]~reg0.CLK
outMemtoReg <= outMemtoReg~reg0.DB_MAX_OUTPUT_PORT_TYPE
outRegWrite <= outRegWrite~reg0.DB_MAX_OUTPUT_PORT_TYPE
outBranch <= outBranch~reg0.DB_MAX_OUTPUT_PORT_TYPE
outMemRead <= outMemRead~reg0.DB_MAX_OUTPUT_PORT_TYPE
outMemWrite <= outMemWrite~reg0.DB_MAX_OUTPUT_PORT_TYPE
outRegDst <= outRegDst~reg0.DB_MAX_OUTPUT_PORT_TYPE
outALUop[0] <= outALUop[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outALUop[1] <= outALUop[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outALUSrc <= outALUSrc~reg0.DB_MAX_OUTPUT_PORT_TYPE
outPC[0] <= outPC[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outPC[1] <= outPC[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outPC[2] <= outPC[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outPC[3] <= outPC[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outPC[4] <= outPC[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outPC[5] <= outPC[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outPC[6] <= outPC[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outPC[7] <= outPC[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outPC[8] <= outPC[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outPC[9] <= outPC[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outPC[10] <= outPC[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outPC[11] <= outPC[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outPC[12] <= outPC[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outPC[13] <= outPC[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outPC[14] <= outPC[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outPC[15] <= outPC[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outRead_data1[0] <= outRead_data1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outRead_data1[1] <= outRead_data1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outRead_data1[2] <= outRead_data1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outRead_data1[3] <= outRead_data1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outRead_data1[4] <= outRead_data1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outRead_data1[5] <= outRead_data1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outRead_data1[6] <= outRead_data1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outRead_data1[7] <= outRead_data1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outRead_data1[8] <= outRead_data1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outRead_data1[9] <= outRead_data1[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outRead_data1[10] <= outRead_data1[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outRead_data1[11] <= outRead_data1[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outRead_data1[12] <= outRead_data1[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outRead_data1[13] <= outRead_data1[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outRead_data1[14] <= outRead_data1[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outRead_data1[15] <= outRead_data1[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outRead_data2[0] <= outRead_data2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outRead_data2[1] <= outRead_data2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outRead_data2[2] <= outRead_data2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outRead_data2[3] <= outRead_data2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outRead_data2[4] <= outRead_data2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outRead_data2[5] <= outRead_data2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outRead_data2[6] <= outRead_data2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outRead_data2[7] <= outRead_data2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outRead_data2[8] <= outRead_data2[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outRead_data2[9] <= outRead_data2[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outRead_data2[10] <= outRead_data2[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outRead_data2[11] <= outRead_data2[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outRead_data2[12] <= outRead_data2[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outRead_data2[13] <= outRead_data2[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outRead_data2[14] <= outRead_data2[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outRead_data2[15] <= outRead_data2[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outExtnd[0] <= outExtnd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outExtnd[1] <= outExtnd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outExtnd[2] <= outExtnd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outExtnd[3] <= outExtnd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outExtnd[4] <= outExtnd[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outExtnd[5] <= outExtnd[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outExtnd[6] <= outExtnd[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outExtnd[7] <= outExtnd[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outExtnd[8] <= outExtnd[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outExtnd[9] <= outExtnd[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outExtnd[10] <= outExtnd[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outExtnd[11] <= outExtnd[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outExtnd[12] <= outExtnd[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outExtnd[13] <= outExtnd[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outExtnd[14] <= outExtnd[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outExtnd[15] <= outExtnd[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outRS[0] <= outRS[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outRS[1] <= outRS[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outRS[2] <= outRS[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outRT[0] <= outRT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outRT[1] <= outRT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outRT[2] <= outRT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outRD[0] <= outRD[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outRD[1] <= outRD[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outRD[2] <= outRD[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|plaketa|Processor:processorM|Execute:ExecuteStage
ALUop_from_ID_EX[0] => ALUcontrol:ALUctrl.ALUop_in[0]
ALUop_from_ID_EX[1] => ALUcontrol:ALUctrl.ALUop_in[1]
ALUSrc_from_ID_EX => forwarder:Fwd.ALUSrc
RegDst_from_ID_EX => mux2to1:RegDstMux.sel
MemReg_from_ID_EX => MemtoReg_to_EX_MEM.DATAIN
RegWrite_from_ID_EX => RegWrite_to_EX_MEM.DATAIN
Branch_from_ID_EX => Branch_to_EX_MEM.DATAIN
MemRead_from_ID_EX => MemRead_to_EX_MEM.DATAIN
MemWrite_from_ID_EX => MemWrite_to_EX_MEM.DATAIN
extended_from_ID_EX[0] => ALUcontrol:ALUctrl.extended[0]
extended_from_ID_EX[1] => ALUcontrol:ALUctrl.extended[1]
extended_from_ID_EX[2] => ALUcontrol:ALUctrl.extended[2]
extended_from_ID_EX[3] => ALUcontrol:ALUctrl.extended[3]
extended_from_ID_EX[4] => ALUcontrol:ALUctrl.extended[4]
extended_from_ID_EX[5] => ALUcontrol:ALUctrl.extended[5]
extended_from_ID_EX[6] => ALUcontrol:ALUctrl.extended[6]
extended_from_ID_EX[7] => ALUcontrol:ALUctrl.extended[7]
extended_from_ID_EX[8] => ALUcontrol:ALUctrl.extended[8]
extended_from_ID_EX[9] => ALUcontrol:ALUctrl.extended[9]
extended_from_ID_EX[10] => ALUcontrol:ALUctrl.extended[10]
extended_from_ID_EX[11] => ALUcontrol:ALUctrl.extended[11]
extended_from_ID_EX[12] => ALUcontrol:ALUctrl.extended[12]
extended_from_ID_EX[13] => ALUcontrol:ALUctrl.extended[13]
extended_from_ID_EX[14] => ALUcontrol:ALUctrl.extended[14]
extended_from_ID_EX[15] => ALUcontrol:ALUctrl.extended[15]
ID_EX_rs_data[0] => mux3to1:selectorA.x[0]
ID_EX_rs_data[1] => mux3to1:selectorA.x[1]
ID_EX_rs_data[2] => mux3to1:selectorA.x[2]
ID_EX_rs_data[3] => mux3to1:selectorA.x[3]
ID_EX_rs_data[4] => mux3to1:selectorA.x[4]
ID_EX_rs_data[5] => mux3to1:selectorA.x[5]
ID_EX_rs_data[6] => mux3to1:selectorA.x[6]
ID_EX_rs_data[7] => mux3to1:selectorA.x[7]
ID_EX_rs_data[8] => mux3to1:selectorA.x[8]
ID_EX_rs_data[9] => mux3to1:selectorA.x[9]
ID_EX_rs_data[10] => mux3to1:selectorA.x[10]
ID_EX_rs_data[11] => mux3to1:selectorA.x[11]
ID_EX_rs_data[12] => mux3to1:selectorA.x[12]
ID_EX_rs_data[13] => mux3to1:selectorA.x[13]
ID_EX_rs_data[14] => mux3to1:selectorA.x[14]
ID_EX_rs_data[15] => mux3to1:selectorA.x[15]
ID_EX_rt_data[0] => mux3to1:selectorB.x[0]
ID_EX_rt_data[1] => mux3to1:selectorB.x[1]
ID_EX_rt_data[2] => mux3to1:selectorB.x[2]
ID_EX_rt_data[3] => mux3to1:selectorB.x[3]
ID_EX_rt_data[4] => mux3to1:selectorB.x[4]
ID_EX_rt_data[5] => mux3to1:selectorB.x[5]
ID_EX_rt_data[6] => mux3to1:selectorB.x[6]
ID_EX_rt_data[7] => mux3to1:selectorB.x[7]
ID_EX_rt_data[8] => mux3to1:selectorB.x[8]
ID_EX_rt_data[9] => mux3to1:selectorB.x[9]
ID_EX_rt_data[10] => mux3to1:selectorB.x[10]
ID_EX_rt_data[11] => mux3to1:selectorB.x[11]
ID_EX_rt_data[12] => mux3to1:selectorB.x[12]
ID_EX_rt_data[13] => mux3to1:selectorB.x[13]
ID_EX_rt_data[14] => mux3to1:selectorB.x[14]
ID_EX_rt_data[15] => mux3to1:selectorB.x[15]
EX_MEM_ALUresult[0] => mux3to1:selectorB.y[0]
EX_MEM_ALUresult[0] => mux3to1:selectorA.y[0]
EX_MEM_ALUresult[1] => mux3to1:selectorB.y[1]
EX_MEM_ALUresult[1] => mux3to1:selectorA.y[1]
EX_MEM_ALUresult[2] => mux3to1:selectorB.y[2]
EX_MEM_ALUresult[2] => mux3to1:selectorA.y[2]
EX_MEM_ALUresult[3] => mux3to1:selectorB.y[3]
EX_MEM_ALUresult[3] => mux3to1:selectorA.y[3]
EX_MEM_ALUresult[4] => mux3to1:selectorB.y[4]
EX_MEM_ALUresult[4] => mux3to1:selectorA.y[4]
EX_MEM_ALUresult[5] => mux3to1:selectorB.y[5]
EX_MEM_ALUresult[5] => mux3to1:selectorA.y[5]
EX_MEM_ALUresult[6] => mux3to1:selectorB.y[6]
EX_MEM_ALUresult[6] => mux3to1:selectorA.y[6]
EX_MEM_ALUresult[7] => mux3to1:selectorB.y[7]
EX_MEM_ALUresult[7] => mux3to1:selectorA.y[7]
EX_MEM_ALUresult[8] => mux3to1:selectorB.y[8]
EX_MEM_ALUresult[8] => mux3to1:selectorA.y[8]
EX_MEM_ALUresult[9] => mux3to1:selectorB.y[9]
EX_MEM_ALUresult[9] => mux3to1:selectorA.y[9]
EX_MEM_ALUresult[10] => mux3to1:selectorB.y[10]
EX_MEM_ALUresult[10] => mux3to1:selectorA.y[10]
EX_MEM_ALUresult[11] => mux3to1:selectorB.y[11]
EX_MEM_ALUresult[11] => mux3to1:selectorA.y[11]
EX_MEM_ALUresult[12] => mux3to1:selectorB.y[12]
EX_MEM_ALUresult[12] => mux3to1:selectorA.y[12]
EX_MEM_ALUresult[13] => mux3to1:selectorB.y[13]
EX_MEM_ALUresult[13] => mux3to1:selectorA.y[13]
EX_MEM_ALUresult[14] => mux3to1:selectorB.y[14]
EX_MEM_ALUresult[14] => mux3to1:selectorA.y[14]
EX_MEM_ALUresult[15] => mux3to1:selectorB.y[15]
EX_MEM_ALUresult[15] => mux3to1:selectorA.y[15]
MEM_WB_data[0] => mux3to1:selectorB.z[0]
MEM_WB_data[0] => mux3to1:selectorA.z[0]
MEM_WB_data[1] => mux3to1:selectorB.z[1]
MEM_WB_data[1] => mux3to1:selectorA.z[1]
MEM_WB_data[2] => mux3to1:selectorB.z[2]
MEM_WB_data[2] => mux3to1:selectorA.z[2]
MEM_WB_data[3] => mux3to1:selectorB.z[3]
MEM_WB_data[3] => mux3to1:selectorA.z[3]
MEM_WB_data[4] => mux3to1:selectorB.z[4]
MEM_WB_data[4] => mux3to1:selectorA.z[4]
MEM_WB_data[5] => mux3to1:selectorB.z[5]
MEM_WB_data[5] => mux3to1:selectorA.z[5]
MEM_WB_data[6] => mux3to1:selectorB.z[6]
MEM_WB_data[6] => mux3to1:selectorA.z[6]
MEM_WB_data[7] => mux3to1:selectorB.z[7]
MEM_WB_data[7] => mux3to1:selectorA.z[7]
MEM_WB_data[8] => mux3to1:selectorB.z[8]
MEM_WB_data[8] => mux3to1:selectorA.z[8]
MEM_WB_data[9] => mux3to1:selectorB.z[9]
MEM_WB_data[9] => mux3to1:selectorA.z[9]
MEM_WB_data[10] => mux3to1:selectorB.z[10]
MEM_WB_data[10] => mux3to1:selectorA.z[10]
MEM_WB_data[11] => mux3to1:selectorB.z[11]
MEM_WB_data[11] => mux3to1:selectorA.z[11]
MEM_WB_data[12] => mux3to1:selectorB.z[12]
MEM_WB_data[12] => mux3to1:selectorA.z[12]
MEM_WB_data[13] => mux3to1:selectorB.z[13]
MEM_WB_data[13] => mux3to1:selectorA.z[13]
MEM_WB_data[14] => mux3to1:selectorB.z[14]
MEM_WB_data[14] => mux3to1:selectorA.z[14]
MEM_WB_data[15] => mux3to1:selectorB.z[15]
MEM_WB_data[15] => mux3to1:selectorA.z[15]
ID_EX_rs_addr[0] => forwarder:Fwd.ID_EX_rs[0]
ID_EX_rs_addr[1] => forwarder:Fwd.ID_EX_rs[1]
ID_EX_rs_addr[2] => forwarder:Fwd.ID_EX_rs[2]
ID_EX_rt_addr[0] => mux2to1:RegDstMux.x[0]
ID_EX_rt_addr[0] => forwarder:Fwd.ID_EX_rt[0]
ID_EX_rt_addr[1] => mux2to1:RegDstMux.x[1]
ID_EX_rt_addr[1] => forwarder:Fwd.ID_EX_rt[1]
ID_EX_rt_addr[2] => mux2to1:RegDstMux.x[2]
ID_EX_rt_addr[2] => forwarder:Fwd.ID_EX_rt[2]
ID_EX_rd_addr[0] => mux2to1:RegDstMux.y[0]
ID_EX_rd_addr[1] => mux2to1:RegDstMux.y[1]
ID_EX_rd_addr[2] => mux2to1:RegDstMux.y[2]
EX_MEM_rd_addr[0] => forwarder:Fwd.EX_MEM_rd[0]
EX_MEM_rd_addr[1] => forwarder:Fwd.EX_MEM_rd[1]
EX_MEM_rd_addr[2] => forwarder:Fwd.EX_MEM_rd[2]
MEM_WB_rd_addr[0] => forwarder:Fwd.MEM_WB_rd[0]
MEM_WB_rd_addr[1] => forwarder:Fwd.MEM_WB_rd[1]
MEM_WB_rd_addr[2] => forwarder:Fwd.MEM_WB_rd[2]
EX_MEM_RegWrite => forwarder:Fwd.EX_MEM_regwrite
MEM_WB_RegWrite => forwarder:Fwd.MEM_WB_regwrite
clock => ~NO_FANOUT~
zero <= ALU:ALU_unit.zero
ALUresult[0] <= ALU:ALU_unit.f[0]
ALUresult[1] <= ALU:ALU_unit.f[1]
ALUresult[2] <= ALU:ALU_unit.f[2]
ALUresult[3] <= ALU:ALU_unit.f[3]
ALUresult[4] <= ALU:ALU_unit.f[4]
ALUresult[5] <= ALU:ALU_unit.f[5]
ALUresult[6] <= ALU:ALU_unit.f[6]
ALUresult[7] <= ALU:ALU_unit.f[7]
ALUresult[8] <= ALU:ALU_unit.f[8]
ALUresult[9] <= ALU:ALU_unit.f[9]
ALUresult[10] <= ALU:ALU_unit.f[10]
ALUresult[11] <= ALU:ALU_unit.f[11]
ALUresult[12] <= ALU:ALU_unit.f[12]
ALUresult[13] <= ALU:ALU_unit.f[13]
ALUresult[14] <= ALU:ALU_unit.f[14]
ALUresult[15] <= ALU:ALU_unit.f[15]
MemtoReg_to_EX_MEM <= MemReg_from_ID_EX.DB_MAX_OUTPUT_PORT_TYPE
RegWrite_to_EX_MEM <= RegWrite_from_ID_EX.DB_MAX_OUTPUT_PORT_TYPE
Branch_to_EX_MEM <= Branch_from_ID_EX.DB_MAX_OUTPUT_PORT_TYPE
MemRead_to_EX_MEM <= MemRead_from_ID_EX.DB_MAX_OUTPUT_PORT_TYPE
MemWrite_to_EX_MEM <= MemWrite_from_ID_EX.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_to_EX_MEM[0] <= mux2to1:RegDstMux.q[0]
rd_addr_to_EX_MEM[1] <= mux2to1:RegDstMux.q[1]
rd_addr_to_EX_MEM[2] <= mux2to1:RegDstMux.q[2]


|plaketa|Processor:processorM|Execute:ExecuteStage|Forwarder:Fwd
ALUSrc => SelB~1.OUTPUTSELECT
ALUSrc => SelB[1].DATAIN
EX_MEM_regwrite => SelB~0.OUTPUTSELECT
EX_MEM_regwrite => SelA~6.OUTPUTSELECT
EX_MEM_regwrite => SelA~5.OUTPUTSELECT
MEM_WB_regwrite => process_0~1.IN1
MEM_WB_regwrite => process_0~0.IN0
ID_EX_rs[0] => Equal1.IN2
ID_EX_rs[0] => Equal0.IN2
ID_EX_rs[1] => Equal1.IN1
ID_EX_rs[1] => Equal0.IN1
ID_EX_rs[2] => Equal1.IN0
ID_EX_rs[2] => Equal0.IN0
ID_EX_rt[0] => Equal3.IN2
ID_EX_rt[0] => Equal2.IN2
ID_EX_rt[1] => Equal3.IN1
ID_EX_rt[1] => Equal2.IN1
ID_EX_rt[2] => Equal3.IN0
ID_EX_rt[2] => Equal2.IN0
EX_MEM_rd[0] => Equal2.IN5
EX_MEM_rd[0] => Equal0.IN5
EX_MEM_rd[1] => Equal2.IN4
EX_MEM_rd[1] => Equal0.IN4
EX_MEM_rd[2] => Equal2.IN3
EX_MEM_rd[2] => Equal0.IN3
MEM_WB_rd[0] => Equal3.IN5
MEM_WB_rd[0] => Equal1.IN5
MEM_WB_rd[1] => Equal3.IN4
MEM_WB_rd[1] => Equal1.IN4
MEM_WB_rd[2] => Equal3.IN3
MEM_WB_rd[2] => Equal1.IN3
SelA[0] <= SelA~6.DB_MAX_OUTPUT_PORT_TYPE
SelA[1] <= SelA~5.DB_MAX_OUTPUT_PORT_TYPE
SelB[0] <= SelB~1.DB_MAX_OUTPUT_PORT_TYPE
SelB[1] <= ALUSrc.DB_MAX_OUTPUT_PORT_TYPE


|plaketa|Processor:processorM|Execute:ExecuteStage|mux3to1:selectorA
x[0] => Mux15.IN0
x[1] => Mux14.IN0
x[2] => Mux13.IN0
x[3] => Mux12.IN0
x[4] => Mux11.IN0
x[5] => Mux10.IN0
x[6] => Mux9.IN0
x[7] => Mux8.IN0
x[8] => Mux7.IN0
x[9] => Mux6.IN0
x[10] => Mux5.IN0
x[11] => Mux4.IN0
x[12] => Mux3.IN0
x[13] => Mux2.IN0
x[14] => Mux1.IN0
x[15] => Mux0.IN0
y[0] => Mux15.IN1
y[1] => Mux14.IN1
y[2] => Mux13.IN1
y[3] => Mux12.IN1
y[4] => Mux11.IN1
y[5] => Mux10.IN1
y[6] => Mux9.IN1
y[7] => Mux8.IN1
y[8] => Mux7.IN1
y[9] => Mux6.IN1
y[10] => Mux5.IN1
y[11] => Mux4.IN1
y[12] => Mux3.IN1
y[13] => Mux2.IN1
y[14] => Mux1.IN1
y[15] => Mux0.IN1
z[0] => Mux15.IN2
z[0] => Mux15.IN3
z[1] => Mux14.IN2
z[1] => Mux14.IN3
z[2] => Mux13.IN2
z[2] => Mux13.IN3
z[3] => Mux12.IN2
z[3] => Mux12.IN3
z[4] => Mux11.IN2
z[4] => Mux11.IN3
z[5] => Mux10.IN2
z[5] => Mux10.IN3
z[6] => Mux9.IN2
z[6] => Mux9.IN3
z[7] => Mux8.IN2
z[7] => Mux8.IN3
z[8] => Mux7.IN2
z[8] => Mux7.IN3
z[9] => Mux6.IN2
z[9] => Mux6.IN3
z[10] => Mux5.IN2
z[10] => Mux5.IN3
z[11] => Mux4.IN2
z[11] => Mux4.IN3
z[12] => Mux3.IN2
z[12] => Mux3.IN3
z[13] => Mux2.IN2
z[13] => Mux2.IN3
z[14] => Mux1.IN2
z[14] => Mux1.IN3
z[15] => Mux0.IN2
z[15] => Mux0.IN3
sel[0] => Mux15.IN5
sel[0] => Mux14.IN5
sel[0] => Mux13.IN5
sel[0] => Mux12.IN5
sel[0] => Mux11.IN5
sel[0] => Mux10.IN5
sel[0] => Mux9.IN5
sel[0] => Mux8.IN5
sel[0] => Mux7.IN5
sel[0] => Mux6.IN5
sel[0] => Mux5.IN5
sel[0] => Mux4.IN5
sel[0] => Mux3.IN5
sel[0] => Mux2.IN5
sel[0] => Mux1.IN5
sel[0] => Mux0.IN5
sel[1] => Mux15.IN4
sel[1] => Mux14.IN4
sel[1] => Mux13.IN4
sel[1] => Mux12.IN4
sel[1] => Mux11.IN4
sel[1] => Mux10.IN4
sel[1] => Mux9.IN4
sel[1] => Mux8.IN4
sel[1] => Mux7.IN4
sel[1] => Mux6.IN4
sel[1] => Mux5.IN4
sel[1] => Mux4.IN4
sel[1] => Mux3.IN4
sel[1] => Mux2.IN4
sel[1] => Mux1.IN4
sel[1] => Mux0.IN4
q[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|plaketa|Processor:processorM|Execute:ExecuteStage|mux3to1:selectorB
x[0] => Mux15.IN0
x[1] => Mux14.IN0
x[2] => Mux13.IN0
x[3] => Mux12.IN0
x[4] => Mux11.IN0
x[5] => Mux10.IN0
x[6] => Mux9.IN0
x[7] => Mux8.IN0
x[8] => Mux7.IN0
x[9] => Mux6.IN0
x[10] => Mux5.IN0
x[11] => Mux4.IN0
x[12] => Mux3.IN0
x[13] => Mux2.IN0
x[14] => Mux1.IN0
x[15] => Mux0.IN0
y[0] => Mux15.IN1
y[1] => Mux14.IN1
y[2] => Mux13.IN1
y[3] => Mux12.IN1
y[4] => Mux11.IN1
y[5] => Mux10.IN1
y[6] => Mux9.IN1
y[7] => Mux8.IN1
y[8] => Mux7.IN1
y[9] => Mux6.IN1
y[10] => Mux5.IN1
y[11] => Mux4.IN1
y[12] => Mux3.IN1
y[13] => Mux2.IN1
y[14] => Mux1.IN1
y[15] => Mux0.IN1
z[0] => Mux15.IN2
z[0] => Mux15.IN3
z[1] => Mux14.IN2
z[1] => Mux14.IN3
z[2] => Mux13.IN2
z[2] => Mux13.IN3
z[3] => Mux12.IN2
z[3] => Mux12.IN3
z[4] => Mux11.IN2
z[4] => Mux11.IN3
z[5] => Mux10.IN2
z[5] => Mux10.IN3
z[6] => Mux9.IN2
z[6] => Mux9.IN3
z[7] => Mux8.IN2
z[7] => Mux8.IN3
z[8] => Mux7.IN2
z[8] => Mux7.IN3
z[9] => Mux6.IN2
z[9] => Mux6.IN3
z[10] => Mux5.IN2
z[10] => Mux5.IN3
z[11] => Mux4.IN2
z[11] => Mux4.IN3
z[12] => Mux3.IN2
z[12] => Mux3.IN3
z[13] => Mux2.IN2
z[13] => Mux2.IN3
z[14] => Mux1.IN2
z[14] => Mux1.IN3
z[15] => Mux0.IN2
z[15] => Mux0.IN3
sel[0] => Mux15.IN5
sel[0] => Mux14.IN5
sel[0] => Mux13.IN5
sel[0] => Mux12.IN5
sel[0] => Mux11.IN5
sel[0] => Mux10.IN5
sel[0] => Mux9.IN5
sel[0] => Mux8.IN5
sel[0] => Mux7.IN5
sel[0] => Mux6.IN5
sel[0] => Mux5.IN5
sel[0] => Mux4.IN5
sel[0] => Mux3.IN5
sel[0] => Mux2.IN5
sel[0] => Mux1.IN5
sel[0] => Mux0.IN5
sel[1] => Mux15.IN4
sel[1] => Mux14.IN4
sel[1] => Mux13.IN4
sel[1] => Mux12.IN4
sel[1] => Mux11.IN4
sel[1] => Mux10.IN4
sel[1] => Mux9.IN4
sel[1] => Mux8.IN4
sel[1] => Mux7.IN4
sel[1] => Mux6.IN4
sel[1] => Mux5.IN4
sel[1] => Mux4.IN4
sel[1] => Mux3.IN4
sel[1] => Mux2.IN4
sel[1] => Mux1.IN4
sel[1] => Mux0.IN4
q[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|plaketa|Processor:processorM|Execute:ExecuteStage|ALUcontrol:ALUctrl
extended[0] => ALUop_out~2.DATAB
extended[1] => ALUop_out~1.DATAB
extended[2] => ALUop_out~0.DATAB
extended[3] => ~NO_FANOUT~
extended[4] => ~NO_FANOUT~
extended[5] => ~NO_FANOUT~
extended[6] => ~NO_FANOUT~
extended[7] => ~NO_FANOUT~
extended[8] => ~NO_FANOUT~
extended[9] => ~NO_FANOUT~
extended[10] => ~NO_FANOUT~
extended[11] => ~NO_FANOUT~
extended[12] => ~NO_FANOUT~
extended[13] => ~NO_FANOUT~
extended[14] => ~NO_FANOUT~
extended[15] => ~NO_FANOUT~
ALUop_in[0] => ALUop_out~2.DATAA
ALUop_in[0] => ALUop_out~0.DATAA
ALUop_in[1] => ALUop_out~2.OUTPUTSELECT
ALUop_in[1] => ALUop_out~1.OUTPUTSELECT
ALUop_in[1] => ALUop_out~0.OUTPUTSELECT
ALUop_out[0] <= ALUop_out~2.DB_MAX_OUTPUT_PORT_TYPE
ALUop_out[1] <= ALUop_out~1.DB_MAX_OUTPUT_PORT_TYPE
ALUop_out[2] <= ALUop_out~0.DB_MAX_OUTPUT_PORT_TYPE


|plaketa|Processor:processorM|Execute:ExecuteStage|ALU:ALU_unit
a[0] => Add1.IN32
a[0] => Equal0.IN31
a[0] => temp~16.IN0
a[0] => temp~0.IN0
a[0] => Add0.IN16
a[1] => Add1.IN31
a[1] => Equal0.IN30
a[1] => temp~17.IN0
a[1] => temp~1.IN0
a[1] => Add0.IN15
a[2] => Add1.IN30
a[2] => Equal0.IN29
a[2] => temp~18.IN0
a[2] => temp~2.IN0
a[2] => Add0.IN14
a[3] => Add1.IN29
a[3] => Equal0.IN28
a[3] => temp~19.IN0
a[3] => temp~3.IN0
a[3] => Add0.IN13
a[4] => Add1.IN28
a[4] => Equal0.IN27
a[4] => temp~20.IN0
a[4] => temp~4.IN0
a[4] => Add0.IN12
a[5] => Add1.IN27
a[5] => Equal0.IN26
a[5] => temp~21.IN0
a[5] => temp~5.IN0
a[5] => Add0.IN11
a[6] => Add1.IN26
a[6] => Equal0.IN25
a[6] => temp~22.IN0
a[6] => temp~6.IN0
a[6] => Add0.IN10
a[7] => Add1.IN25
a[7] => Equal0.IN24
a[7] => temp~23.IN0
a[7] => temp~7.IN0
a[7] => Add0.IN9
a[8] => Add1.IN24
a[8] => Equal0.IN23
a[8] => temp~24.IN0
a[8] => temp~8.IN0
a[8] => Add0.IN8
a[9] => Add1.IN23
a[9] => Equal0.IN22
a[9] => temp~25.IN0
a[9] => temp~9.IN0
a[9] => Add0.IN7
a[10] => Add1.IN22
a[10] => Equal0.IN21
a[10] => temp~26.IN0
a[10] => temp~10.IN0
a[10] => Add0.IN6
a[11] => Add1.IN21
a[11] => Equal0.IN20
a[11] => temp~27.IN0
a[11] => temp~11.IN0
a[11] => Add0.IN5
a[12] => Add1.IN20
a[12] => Equal0.IN19
a[12] => temp~28.IN0
a[12] => temp~12.IN0
a[12] => Add0.IN4
a[13] => Add1.IN19
a[13] => Equal0.IN18
a[13] => temp~29.IN0
a[13] => temp~13.IN0
a[13] => Add0.IN3
a[14] => Add1.IN18
a[14] => Equal0.IN17
a[14] => temp~30.IN0
a[14] => temp~14.IN0
a[14] => Add0.IN2
a[15] => Add1.IN17
a[15] => Equal0.IN16
a[15] => temp~31.IN0
a[15] => temp~15.IN0
a[15] => Add0.IN1
a[15] => Mux15.IN3
a[15] => Mux14.IN3
a[15] => Mux13.IN3
a[15] => Mux12.IN3
a[15] => Mux11.IN3
a[15] => Mux10.IN3
a[15] => Mux9.IN3
a[15] => Mux8.IN3
a[15] => Mux7.IN3
a[15] => Mux6.IN3
a[15] => Mux5.IN3
a[15] => Mux4.IN3
a[15] => Mux3.IN3
a[15] => Mux2.IN3
a[15] => Mux1.IN3
a[15] => Mux0.IN3
b[0] => temp~16.IN1
b[0] => temp~0.IN1
b[0] => Add0.IN32
b[0] => Add1.IN16
b[1] => temp~17.IN1
b[1] => temp~1.IN1
b[1] => Add0.IN31
b[1] => Add1.IN15
b[2] => temp~18.IN1
b[2] => temp~2.IN1
b[2] => Add0.IN30
b[2] => Add1.IN14
b[3] => temp~19.IN1
b[3] => temp~3.IN1
b[3] => Add0.IN29
b[3] => Add1.IN13
b[4] => temp~20.IN1
b[4] => temp~4.IN1
b[4] => Add0.IN28
b[4] => Add1.IN12
b[5] => temp~21.IN1
b[5] => temp~5.IN1
b[5] => Add0.IN27
b[5] => Add1.IN11
b[6] => temp~22.IN1
b[6] => temp~6.IN1
b[6] => Add0.IN26
b[6] => Add1.IN10
b[7] => temp~23.IN1
b[7] => temp~7.IN1
b[7] => Add0.IN25
b[7] => Add1.IN9
b[8] => temp~24.IN1
b[8] => temp~8.IN1
b[8] => Add0.IN24
b[8] => Add1.IN8
b[9] => temp~25.IN1
b[9] => temp~9.IN1
b[9] => Add0.IN23
b[9] => Add1.IN7
b[10] => temp~26.IN1
b[10] => temp~10.IN1
b[10] => Add0.IN22
b[10] => Add1.IN6
b[11] => temp~27.IN1
b[11] => temp~11.IN1
b[11] => Add0.IN21
b[11] => Add1.IN5
b[12] => temp~28.IN1
b[12] => temp~12.IN1
b[12] => Add0.IN20
b[12] => Add1.IN4
b[13] => temp~29.IN1
b[13] => temp~13.IN1
b[13] => Add0.IN19
b[13] => Add1.IN3
b[14] => temp~30.IN1
b[14] => temp~14.IN1
b[14] => Add0.IN18
b[14] => Add1.IN2
b[15] => temp~31.IN1
b[15] => temp~15.IN1
b[15] => Add0.IN17
b[15] => Add1.IN1
func[0] => Mux15.IN10
func[0] => Mux14.IN10
func[0] => Mux13.IN10
func[0] => Mux12.IN10
func[0] => Mux11.IN10
func[0] => Mux10.IN10
func[0] => Mux9.IN10
func[0] => Mux8.IN10
func[0] => Mux7.IN10
func[0] => Mux6.IN10
func[0] => Mux5.IN10
func[0] => Mux4.IN10
func[0] => Mux3.IN10
func[0] => Mux2.IN10
func[0] => Mux1.IN10
func[0] => Mux0.IN10
func[1] => Mux15.IN9
func[1] => Mux14.IN9
func[1] => Mux13.IN9
func[1] => Mux12.IN9
func[1] => Mux11.IN9
func[1] => Mux10.IN9
func[1] => Mux9.IN9
func[1] => Mux8.IN9
func[1] => Mux7.IN9
func[1] => Mux6.IN9
func[1] => Mux5.IN9
func[1] => Mux4.IN9
func[1] => Mux3.IN9
func[1] => Mux2.IN9
func[1] => Mux1.IN9
func[1] => Mux0.IN9
func[2] => Mux15.IN8
func[2] => Mux14.IN8
func[2] => Mux13.IN8
func[2] => Mux12.IN8
func[2] => Mux11.IN8
func[2] => Mux10.IN8
func[2] => Mux9.IN8
func[2] => Mux8.IN8
func[2] => Mux7.IN8
func[2] => Mux6.IN8
func[2] => Mux5.IN8
func[2] => Mux4.IN8
func[2] => Mux3.IN8
func[2] => Mux2.IN8
func[2] => Mux1.IN8
func[2] => Mux0.IN8
zero <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
f[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
f[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
f[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
f[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
f[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
f[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
f[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
f[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
f[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
f[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
f[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
f[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
f[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
f[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
f[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
f[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|plaketa|Processor:processorM|Execute:ExecuteStage|mux2to1:RegDstMux
x[0] => q~2.DATAB
x[1] => q~1.DATAB
x[2] => q~0.DATAB
y[0] => q~2.DATAA
y[1] => q~1.DATAA
y[2] => q~0.DATAA
sel => q~2.OUTPUTSELECT
sel => q~1.OUTPUTSELECT
sel => q~0.OUTPUTSELECT
q[0] <= q~2.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q~1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q~0.DB_MAX_OUTPUT_PORT_TYPE


|plaketa|Processor:processorM|Register_EX_MEM:EX_MEM_Register
inMemtoReg => outMemtoReg~reg0.DATAIN
inRegWrite => outRegWrite~reg0.DATAIN
inBranch => outBranch~reg0.DATAIN
inMemRead => outMemRead~reg0.DATAIN
inMemWrite => outMemWrite~reg0.DATAIN
inPC[0] => outPC[0]~reg0.DATAIN
inPC[1] => outPC[1]~reg0.DATAIN
inPC[2] => outPC[2]~reg0.DATAIN
inPC[3] => outPC[3]~reg0.DATAIN
inPC[4] => outPC[4]~reg0.DATAIN
inPC[5] => outPC[5]~reg0.DATAIN
inPC[6] => outPC[6]~reg0.DATAIN
inPC[7] => outPC[7]~reg0.DATAIN
inPC[8] => outPC[8]~reg0.DATAIN
inPC[9] => outPC[9]~reg0.DATAIN
inPC[10] => outPC[10]~reg0.DATAIN
inPC[11] => outPC[11]~reg0.DATAIN
inPC[12] => outPC[12]~reg0.DATAIN
inPC[13] => outPC[13]~reg0.DATAIN
inPC[14] => outPC[14]~reg0.DATAIN
inPC[15] => outPC[15]~reg0.DATAIN
inALUResult[0] => outALUResult[0]~reg0.DATAIN
inALUResult[1] => outALUResult[1]~reg0.DATAIN
inALUResult[2] => outALUResult[2]~reg0.DATAIN
inALUResult[3] => outALUResult[3]~reg0.DATAIN
inALUResult[4] => outALUResult[4]~reg0.DATAIN
inALUResult[5] => outALUResult[5]~reg0.DATAIN
inALUResult[6] => outALUResult[6]~reg0.DATAIN
inALUResult[7] => outALUResult[7]~reg0.DATAIN
inALUResult[8] => outALUResult[8]~reg0.DATAIN
inALUResult[9] => outALUResult[9]~reg0.DATAIN
inALUResult[10] => outALUResult[10]~reg0.DATAIN
inALUResult[11] => outALUResult[11]~reg0.DATAIN
inALUResult[12] => outALUResult[12]~reg0.DATAIN
inALUResult[13] => outALUResult[13]~reg0.DATAIN
inALUResult[14] => outALUResult[14]~reg0.DATAIN
inALUResult[15] => outALUResult[15]~reg0.DATAIN
inZero => outZero~reg0.DATAIN
inRead_data2[0] => outRead_data2[0]~reg0.DATAIN
inRead_data2[1] => outRead_data2[1]~reg0.DATAIN
inRead_data2[2] => outRead_data2[2]~reg0.DATAIN
inRead_data2[3] => outRead_data2[3]~reg0.DATAIN
inRead_data2[4] => outRead_data2[4]~reg0.DATAIN
inRead_data2[5] => outRead_data2[5]~reg0.DATAIN
inRead_data2[6] => outRead_data2[6]~reg0.DATAIN
inRead_data2[7] => outRead_data2[7]~reg0.DATAIN
inRead_data2[8] => outRead_data2[8]~reg0.DATAIN
inRead_data2[9] => outRead_data2[9]~reg0.DATAIN
inRead_data2[10] => outRead_data2[10]~reg0.DATAIN
inRead_data2[11] => outRead_data2[11]~reg0.DATAIN
inRead_data2[12] => outRead_data2[12]~reg0.DATAIN
inRead_data2[13] => outRead_data2[13]~reg0.DATAIN
inRead_data2[14] => outRead_data2[14]~reg0.DATAIN
inRead_data2[15] => outRead_data2[15]~reg0.DATAIN
inRD[0] => outRD[0]~reg0.DATAIN
inRD[1] => outRD[1]~reg0.DATAIN
inRD[2] => outRD[2]~reg0.DATAIN
clk => outMemtoReg~reg0.CLK
clk => outRegWrite~reg0.CLK
clk => outBranch~reg0.CLK
clk => outMemRead~reg0.CLK
clk => outMemWrite~reg0.CLK
clk => outPC[15]~reg0.CLK
clk => outPC[14]~reg0.CLK
clk => outPC[13]~reg0.CLK
clk => outPC[12]~reg0.CLK
clk => outPC[11]~reg0.CLK
clk => outPC[10]~reg0.CLK
clk => outPC[9]~reg0.CLK
clk => outPC[8]~reg0.CLK
clk => outPC[7]~reg0.CLK
clk => outPC[6]~reg0.CLK
clk => outPC[5]~reg0.CLK
clk => outPC[4]~reg0.CLK
clk => outPC[3]~reg0.CLK
clk => outPC[2]~reg0.CLK
clk => outPC[1]~reg0.CLK
clk => outPC[0]~reg0.CLK
clk => outALUResult[15]~reg0.CLK
clk => outALUResult[14]~reg0.CLK
clk => outALUResult[13]~reg0.CLK
clk => outALUResult[12]~reg0.CLK
clk => outALUResult[11]~reg0.CLK
clk => outALUResult[10]~reg0.CLK
clk => outALUResult[9]~reg0.CLK
clk => outALUResult[8]~reg0.CLK
clk => outALUResult[7]~reg0.CLK
clk => outALUResult[6]~reg0.CLK
clk => outALUResult[5]~reg0.CLK
clk => outALUResult[4]~reg0.CLK
clk => outALUResult[3]~reg0.CLK
clk => outALUResult[2]~reg0.CLK
clk => outALUResult[1]~reg0.CLK
clk => outALUResult[0]~reg0.CLK
clk => outRead_data2[15]~reg0.CLK
clk => outRead_data2[14]~reg0.CLK
clk => outRead_data2[13]~reg0.CLK
clk => outRead_data2[12]~reg0.CLK
clk => outRead_data2[11]~reg0.CLK
clk => outRead_data2[10]~reg0.CLK
clk => outRead_data2[9]~reg0.CLK
clk => outRead_data2[8]~reg0.CLK
clk => outRead_data2[7]~reg0.CLK
clk => outRead_data2[6]~reg0.CLK
clk => outRead_data2[5]~reg0.CLK
clk => outRead_data2[4]~reg0.CLK
clk => outRead_data2[3]~reg0.CLK
clk => outRead_data2[2]~reg0.CLK
clk => outRead_data2[1]~reg0.CLK
clk => outRead_data2[0]~reg0.CLK
clk => outRD[2]~reg0.CLK
clk => outRD[1]~reg0.CLK
clk => outRD[0]~reg0.CLK
clk => outZero~reg0.CLK
outMemtoReg <= outMemtoReg~reg0.DB_MAX_OUTPUT_PORT_TYPE
outRegWrite <= outRegWrite~reg0.DB_MAX_OUTPUT_PORT_TYPE
outBranch <= outBranch~reg0.DB_MAX_OUTPUT_PORT_TYPE
outMemRead <= outMemRead~reg0.DB_MAX_OUTPUT_PORT_TYPE
outMemWrite <= outMemWrite~reg0.DB_MAX_OUTPUT_PORT_TYPE
outPC[0] <= outPC[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outPC[1] <= outPC[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outPC[2] <= outPC[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outPC[3] <= outPC[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outPC[4] <= outPC[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outPC[5] <= outPC[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outPC[6] <= outPC[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outPC[7] <= outPC[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outPC[8] <= outPC[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outPC[9] <= outPC[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outPC[10] <= outPC[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outPC[11] <= outPC[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outPC[12] <= outPC[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outPC[13] <= outPC[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outPC[14] <= outPC[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outPC[15] <= outPC[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outALUResult[0] <= outALUResult[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outALUResult[1] <= outALUResult[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outALUResult[2] <= outALUResult[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outALUResult[3] <= outALUResult[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outALUResult[4] <= outALUResult[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outALUResult[5] <= outALUResult[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outALUResult[6] <= outALUResult[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outALUResult[7] <= outALUResult[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outALUResult[8] <= outALUResult[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outALUResult[9] <= outALUResult[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outALUResult[10] <= outALUResult[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outALUResult[11] <= outALUResult[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outALUResult[12] <= outALUResult[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outALUResult[13] <= outALUResult[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outALUResult[14] <= outALUResult[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outALUResult[15] <= outALUResult[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outZero <= outZero~reg0.DB_MAX_OUTPUT_PORT_TYPE
outRead_data2[0] <= outRead_data2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outRead_data2[1] <= outRead_data2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outRead_data2[2] <= outRead_data2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outRead_data2[3] <= outRead_data2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outRead_data2[4] <= outRead_data2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outRead_data2[5] <= outRead_data2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outRead_data2[6] <= outRead_data2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outRead_data2[7] <= outRead_data2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outRead_data2[8] <= outRead_data2[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outRead_data2[9] <= outRead_data2[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outRead_data2[10] <= outRead_data2[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outRead_data2[11] <= outRead_data2[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outRead_data2[12] <= outRead_data2[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outRead_data2[13] <= outRead_data2[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outRead_data2[14] <= outRead_data2[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outRead_data2[15] <= outRead_data2[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outRD[0] <= outRD[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outRD[1] <= outRD[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outRD[2] <= outRD[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|plaketa|Processor:processorM|Register_MEM_WB:MEM_WB_Register
inMemtoReg => outMemtoReg~reg0.DATAIN
inRegWrite => outRegWrite~reg0.DATAIN
inData_read[0] => outData_read[0]~reg0.DATAIN
inData_read[1] => outData_read[1]~reg0.DATAIN
inData_read[2] => outData_read[2]~reg0.DATAIN
inData_read[3] => outData_read[3]~reg0.DATAIN
inData_read[4] => outData_read[4]~reg0.DATAIN
inData_read[5] => outData_read[5]~reg0.DATAIN
inData_read[6] => outData_read[6]~reg0.DATAIN
inData_read[7] => outData_read[7]~reg0.DATAIN
inData_read[8] => outData_read[8]~reg0.DATAIN
inData_read[9] => outData_read[9]~reg0.DATAIN
inData_read[10] => outData_read[10]~reg0.DATAIN
inData_read[11] => outData_read[11]~reg0.DATAIN
inData_read[12] => outData_read[12]~reg0.DATAIN
inData_read[13] => outData_read[13]~reg0.DATAIN
inData_read[14] => outData_read[14]~reg0.DATAIN
inData_read[15] => outData_read[15]~reg0.DATAIN
inALUResult[0] => outALUResult[0]~reg0.DATAIN
inALUResult[1] => outALUResult[1]~reg0.DATAIN
inALUResult[2] => outALUResult[2]~reg0.DATAIN
inALUResult[3] => outALUResult[3]~reg0.DATAIN
inALUResult[4] => outALUResult[4]~reg0.DATAIN
inALUResult[5] => outALUResult[5]~reg0.DATAIN
inALUResult[6] => outALUResult[6]~reg0.DATAIN
inALUResult[7] => outALUResult[7]~reg0.DATAIN
inALUResult[8] => outALUResult[8]~reg0.DATAIN
inALUResult[9] => outALUResult[9]~reg0.DATAIN
inALUResult[10] => outALUResult[10]~reg0.DATAIN
inALUResult[11] => outALUResult[11]~reg0.DATAIN
inALUResult[12] => outALUResult[12]~reg0.DATAIN
inALUResult[13] => outALUResult[13]~reg0.DATAIN
inALUResult[14] => outALUResult[14]~reg0.DATAIN
inALUResult[15] => outALUResult[15]~reg0.DATAIN
inRD[0] => outRD[0]~reg0.DATAIN
inRD[1] => outRD[1]~reg0.DATAIN
inRD[2] => outRD[2]~reg0.DATAIN
clk => outMemtoReg~reg0.CLK
clk => outRegWrite~reg0.CLK
clk => outData_read[15]~reg0.CLK
clk => outData_read[14]~reg0.CLK
clk => outData_read[13]~reg0.CLK
clk => outData_read[12]~reg0.CLK
clk => outData_read[11]~reg0.CLK
clk => outData_read[10]~reg0.CLK
clk => outData_read[9]~reg0.CLK
clk => outData_read[8]~reg0.CLK
clk => outData_read[7]~reg0.CLK
clk => outData_read[6]~reg0.CLK
clk => outData_read[5]~reg0.CLK
clk => outData_read[4]~reg0.CLK
clk => outData_read[3]~reg0.CLK
clk => outData_read[2]~reg0.CLK
clk => outData_read[1]~reg0.CLK
clk => outData_read[0]~reg0.CLK
clk => outALUResult[15]~reg0.CLK
clk => outALUResult[14]~reg0.CLK
clk => outALUResult[13]~reg0.CLK
clk => outALUResult[12]~reg0.CLK
clk => outALUResult[11]~reg0.CLK
clk => outALUResult[10]~reg0.CLK
clk => outALUResult[9]~reg0.CLK
clk => outALUResult[8]~reg0.CLK
clk => outALUResult[7]~reg0.CLK
clk => outALUResult[6]~reg0.CLK
clk => outALUResult[5]~reg0.CLK
clk => outALUResult[4]~reg0.CLK
clk => outALUResult[3]~reg0.CLK
clk => outALUResult[2]~reg0.CLK
clk => outALUResult[1]~reg0.CLK
clk => outALUResult[0]~reg0.CLK
clk => outRD[2]~reg0.CLK
clk => outRD[1]~reg0.CLK
clk => outRD[0]~reg0.CLK
outMemtoReg <= outMemtoReg~reg0.DB_MAX_OUTPUT_PORT_TYPE
outRegWrite <= outRegWrite~reg0.DB_MAX_OUTPUT_PORT_TYPE
outData_read[0] <= outData_read[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outData_read[1] <= outData_read[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outData_read[2] <= outData_read[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outData_read[3] <= outData_read[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outData_read[4] <= outData_read[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outData_read[5] <= outData_read[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outData_read[6] <= outData_read[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outData_read[7] <= outData_read[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outData_read[8] <= outData_read[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outData_read[9] <= outData_read[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outData_read[10] <= outData_read[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outData_read[11] <= outData_read[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outData_read[12] <= outData_read[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outData_read[13] <= outData_read[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outData_read[14] <= outData_read[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outData_read[15] <= outData_read[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outALUResult[0] <= outALUResult[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outALUResult[1] <= outALUResult[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outALUResult[2] <= outALUResult[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outALUResult[3] <= outALUResult[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outALUResult[4] <= outALUResult[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outALUResult[5] <= outALUResult[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outALUResult[6] <= outALUResult[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outALUResult[7] <= outALUResult[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outALUResult[8] <= outALUResult[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outALUResult[9] <= outALUResult[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outALUResult[10] <= outALUResult[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outALUResult[11] <= outALUResult[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outALUResult[12] <= outALUResult[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outALUResult[13] <= outALUResult[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outALUResult[14] <= outALUResult[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outALUResult[15] <= outALUResult[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outRD[0] <= outRD[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outRD[1] <= outRD[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outRD[2] <= outRD[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|plaketa|Processor:processorM|mux2to1:WBStage
x[0] => q~15.DATAB
x[1] => q~14.DATAB
x[2] => q~13.DATAB
x[3] => q~12.DATAB
x[4] => q~11.DATAB
x[5] => q~10.DATAB
x[6] => q~9.DATAB
x[7] => q~8.DATAB
x[8] => q~7.DATAB
x[9] => q~6.DATAB
x[10] => q~5.DATAB
x[11] => q~4.DATAB
x[12] => q~3.DATAB
x[13] => q~2.DATAB
x[14] => q~1.DATAB
x[15] => q~0.DATAB
y[0] => q~15.DATAA
y[1] => q~14.DATAA
y[2] => q~13.DATAA
y[3] => q~12.DATAA
y[4] => q~11.DATAA
y[5] => q~10.DATAA
y[6] => q~9.DATAA
y[7] => q~8.DATAA
y[8] => q~7.DATAA
y[9] => q~6.DATAA
y[10] => q~5.DATAA
y[11] => q~4.DATAA
y[12] => q~3.DATAA
y[13] => q~2.DATAA
y[14] => q~1.DATAA
y[15] => q~0.DATAA
sel => q~15.OUTPUTSELECT
sel => q~14.OUTPUTSELECT
sel => q~13.OUTPUTSELECT
sel => q~12.OUTPUTSELECT
sel => q~11.OUTPUTSELECT
sel => q~10.OUTPUTSELECT
sel => q~9.OUTPUTSELECT
sel => q~8.OUTPUTSELECT
sel => q~7.OUTPUTSELECT
sel => q~6.OUTPUTSELECT
sel => q~5.OUTPUTSELECT
sel => q~4.OUTPUTSELECT
sel => q~3.OUTPUTSELECT
sel => q~2.OUTPUTSELECT
sel => q~1.OUTPUTSELECT
sel => q~0.OUTPUTSELECT
q[0] <= q~15.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q~14.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q~13.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q~12.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q~11.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q~10.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q~9.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q~8.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q~7.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q~6.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q~5.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q~4.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q~3.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q~2.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q~1.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q~0.DB_MAX_OUTPUT_PORT_TYPE


|plaketa|GraphicCard:GC
dataAll[0] => Mux15.IN15
dataAll[1] => Mux14.IN15
dataAll[2] => Mux13.IN15
dataAll[3] => Mux12.IN15
dataAll[4] => Mux11.IN15
dataAll[5] => Mux10.IN15
dataAll[6] => Mux9.IN15
dataAll[7] => Mux8.IN15
dataAll[8] => Mux7.IN15
dataAll[9] => Mux6.IN15
dataAll[10] => Mux5.IN15
dataAll[11] => Mux4.IN15
dataAll[12] => Mux3.IN15
dataAll[13] => Mux2.IN15
dataAll[14] => Mux1.IN15
dataAll[15] => Mux0.IN15
dataAll[16] => Mux15.IN14
dataAll[17] => Mux14.IN14
dataAll[18] => Mux13.IN14
dataAll[19] => Mux12.IN14
dataAll[20] => Mux11.IN14
dataAll[21] => Mux10.IN14
dataAll[22] => Mux9.IN14
dataAll[23] => Mux8.IN14
dataAll[24] => Mux7.IN14
dataAll[25] => Mux6.IN14
dataAll[26] => Mux5.IN14
dataAll[27] => Mux4.IN14
dataAll[28] => Mux3.IN14
dataAll[29] => Mux2.IN14
dataAll[30] => Mux1.IN14
dataAll[31] => Mux0.IN14
dataAll[32] => Mux15.IN13
dataAll[33] => Mux14.IN13
dataAll[34] => Mux13.IN13
dataAll[35] => Mux12.IN13
dataAll[36] => Mux11.IN13
dataAll[37] => Mux10.IN13
dataAll[38] => Mux9.IN13
dataAll[39] => Mux8.IN13
dataAll[40] => Mux7.IN13
dataAll[41] => Mux6.IN13
dataAll[42] => Mux5.IN13
dataAll[43] => Mux4.IN13
dataAll[44] => Mux3.IN13
dataAll[45] => Mux2.IN13
dataAll[46] => Mux1.IN13
dataAll[47] => Mux0.IN13
dataAll[48] => Mux15.IN12
dataAll[49] => Mux14.IN12
dataAll[50] => Mux13.IN12
dataAll[51] => Mux12.IN12
dataAll[52] => Mux11.IN12
dataAll[53] => Mux10.IN12
dataAll[54] => Mux9.IN12
dataAll[55] => Mux8.IN12
dataAll[56] => Mux7.IN12
dataAll[57] => Mux6.IN12
dataAll[58] => Mux5.IN12
dataAll[59] => Mux4.IN12
dataAll[60] => Mux3.IN12
dataAll[61] => Mux2.IN12
dataAll[62] => Mux1.IN12
dataAll[63] => Mux0.IN12
dataAll[64] => Mux15.IN11
dataAll[65] => Mux14.IN11
dataAll[66] => Mux13.IN11
dataAll[67] => Mux12.IN11
dataAll[68] => Mux11.IN11
dataAll[69] => Mux10.IN11
dataAll[70] => Mux9.IN11
dataAll[71] => Mux8.IN11
dataAll[72] => Mux7.IN11
dataAll[73] => Mux6.IN11
dataAll[74] => Mux5.IN11
dataAll[75] => Mux4.IN11
dataAll[76] => Mux3.IN11
dataAll[77] => Mux2.IN11
dataAll[78] => Mux1.IN11
dataAll[79] => Mux0.IN11
dataAll[80] => Mux15.IN10
dataAll[81] => Mux14.IN10
dataAll[82] => Mux13.IN10
dataAll[83] => Mux12.IN10
dataAll[84] => Mux11.IN10
dataAll[85] => Mux10.IN10
dataAll[86] => Mux9.IN10
dataAll[87] => Mux8.IN10
dataAll[88] => Mux7.IN10
dataAll[89] => Mux6.IN10
dataAll[90] => Mux5.IN10
dataAll[91] => Mux4.IN10
dataAll[92] => Mux3.IN10
dataAll[93] => Mux2.IN10
dataAll[94] => Mux1.IN10
dataAll[95] => Mux0.IN10
dataAll[96] => Mux15.IN9
dataAll[97] => Mux14.IN9
dataAll[98] => Mux13.IN9
dataAll[99] => Mux12.IN9
dataAll[100] => Mux11.IN9
dataAll[101] => Mux10.IN9
dataAll[102] => Mux9.IN9
dataAll[103] => Mux8.IN9
dataAll[104] => Mux7.IN9
dataAll[105] => Mux6.IN9
dataAll[106] => Mux5.IN9
dataAll[107] => Mux4.IN9
dataAll[108] => Mux3.IN9
dataAll[109] => Mux2.IN9
dataAll[110] => Mux1.IN9
dataAll[111] => Mux0.IN9
dataAll[112] => Mux15.IN8
dataAll[113] => Mux14.IN8
dataAll[114] => Mux13.IN8
dataAll[115] => Mux12.IN8
dataAll[116] => Mux11.IN8
dataAll[117] => Mux10.IN8
dataAll[118] => Mux9.IN8
dataAll[119] => Mux8.IN8
dataAll[120] => Mux7.IN8
dataAll[121] => Mux6.IN8
dataAll[122] => Mux5.IN8
dataAll[123] => Mux4.IN8
dataAll[124] => Mux3.IN8
dataAll[125] => Mux2.IN8
dataAll[126] => Mux1.IN8
dataAll[127] => Mux0.IN8
dataAll[128] => Mux15.IN0
dataAll[128] => Mux15.IN1
dataAll[128] => Mux15.IN2
dataAll[128] => Mux15.IN3
dataAll[128] => Mux15.IN4
dataAll[128] => Mux15.IN5
dataAll[128] => Mux15.IN6
dataAll[128] => Mux15.IN7
dataAll[129] => Mux14.IN0
dataAll[129] => Mux14.IN1
dataAll[129] => Mux14.IN2
dataAll[129] => Mux14.IN3
dataAll[129] => Mux14.IN4
dataAll[129] => Mux14.IN5
dataAll[129] => Mux14.IN6
dataAll[129] => Mux14.IN7
dataAll[130] => Mux13.IN0
dataAll[130] => Mux13.IN1
dataAll[130] => Mux13.IN2
dataAll[130] => Mux13.IN3
dataAll[130] => Mux13.IN4
dataAll[130] => Mux13.IN5
dataAll[130] => Mux13.IN6
dataAll[130] => Mux13.IN7
dataAll[131] => Mux12.IN0
dataAll[131] => Mux12.IN1
dataAll[131] => Mux12.IN2
dataAll[131] => Mux12.IN3
dataAll[131] => Mux12.IN4
dataAll[131] => Mux12.IN5
dataAll[131] => Mux12.IN6
dataAll[131] => Mux12.IN7
dataAll[132] => Mux11.IN0
dataAll[132] => Mux11.IN1
dataAll[132] => Mux11.IN2
dataAll[132] => Mux11.IN3
dataAll[132] => Mux11.IN4
dataAll[132] => Mux11.IN5
dataAll[132] => Mux11.IN6
dataAll[132] => Mux11.IN7
dataAll[133] => Mux10.IN0
dataAll[133] => Mux10.IN1
dataAll[133] => Mux10.IN2
dataAll[133] => Mux10.IN3
dataAll[133] => Mux10.IN4
dataAll[133] => Mux10.IN5
dataAll[133] => Mux10.IN6
dataAll[133] => Mux10.IN7
dataAll[134] => Mux9.IN0
dataAll[134] => Mux9.IN1
dataAll[134] => Mux9.IN2
dataAll[134] => Mux9.IN3
dataAll[134] => Mux9.IN4
dataAll[134] => Mux9.IN5
dataAll[134] => Mux9.IN6
dataAll[134] => Mux9.IN7
dataAll[135] => Mux8.IN0
dataAll[135] => Mux8.IN1
dataAll[135] => Mux8.IN2
dataAll[135] => Mux8.IN3
dataAll[135] => Mux8.IN4
dataAll[135] => Mux8.IN5
dataAll[135] => Mux8.IN6
dataAll[135] => Mux8.IN7
dataAll[136] => Mux7.IN0
dataAll[136] => Mux7.IN1
dataAll[136] => Mux7.IN2
dataAll[136] => Mux7.IN3
dataAll[136] => Mux7.IN4
dataAll[136] => Mux7.IN5
dataAll[136] => Mux7.IN6
dataAll[136] => Mux7.IN7
dataAll[137] => Mux6.IN0
dataAll[137] => Mux6.IN1
dataAll[137] => Mux6.IN2
dataAll[137] => Mux6.IN3
dataAll[137] => Mux6.IN4
dataAll[137] => Mux6.IN5
dataAll[137] => Mux6.IN6
dataAll[137] => Mux6.IN7
dataAll[138] => Mux5.IN0
dataAll[138] => Mux5.IN1
dataAll[138] => Mux5.IN2
dataAll[138] => Mux5.IN3
dataAll[138] => Mux5.IN4
dataAll[138] => Mux5.IN5
dataAll[138] => Mux5.IN6
dataAll[138] => Mux5.IN7
dataAll[139] => Mux4.IN0
dataAll[139] => Mux4.IN1
dataAll[139] => Mux4.IN2
dataAll[139] => Mux4.IN3
dataAll[139] => Mux4.IN4
dataAll[139] => Mux4.IN5
dataAll[139] => Mux4.IN6
dataAll[139] => Mux4.IN7
dataAll[140] => Mux3.IN0
dataAll[140] => Mux3.IN1
dataAll[140] => Mux3.IN2
dataAll[140] => Mux3.IN3
dataAll[140] => Mux3.IN4
dataAll[140] => Mux3.IN5
dataAll[140] => Mux3.IN6
dataAll[140] => Mux3.IN7
dataAll[141] => Mux2.IN0
dataAll[141] => Mux2.IN1
dataAll[141] => Mux2.IN2
dataAll[141] => Mux2.IN3
dataAll[141] => Mux2.IN4
dataAll[141] => Mux2.IN5
dataAll[141] => Mux2.IN6
dataAll[141] => Mux2.IN7
dataAll[142] => Mux1.IN0
dataAll[142] => Mux1.IN1
dataAll[142] => Mux1.IN2
dataAll[142] => Mux1.IN3
dataAll[142] => Mux1.IN4
dataAll[142] => Mux1.IN5
dataAll[142] => Mux1.IN6
dataAll[142] => Mux1.IN7
dataAll[143] => Mux0.IN0
dataAll[143] => Mux0.IN1
dataAll[143] => Mux0.IN2
dataAll[143] => Mux0.IN3
dataAll[143] => Mux0.IN4
dataAll[143] => Mux0.IN5
dataAll[143] => Mux0.IN6
dataAll[143] => Mux0.IN7
who[0] => DigitD:WhoWas.num[0]
who[0] => Mux15.IN19
who[0] => Mux14.IN19
who[0] => Mux13.IN19
who[0] => Mux12.IN19
who[0] => Mux11.IN19
who[0] => Mux10.IN19
who[0] => Mux9.IN19
who[0] => Mux8.IN19
who[0] => Mux7.IN19
who[0] => Mux6.IN19
who[0] => Mux5.IN19
who[0] => Mux4.IN19
who[0] => Mux3.IN19
who[0] => Mux2.IN19
who[0] => Mux1.IN19
who[0] => Mux0.IN19
who[1] => DigitD:WhoWas.num[1]
who[1] => Mux15.IN18
who[1] => Mux14.IN18
who[1] => Mux13.IN18
who[1] => Mux12.IN18
who[1] => Mux11.IN18
who[1] => Mux10.IN18
who[1] => Mux9.IN18
who[1] => Mux8.IN18
who[1] => Mux7.IN18
who[1] => Mux6.IN18
who[1] => Mux5.IN18
who[1] => Mux4.IN18
who[1] => Mux3.IN18
who[1] => Mux2.IN18
who[1] => Mux1.IN18
who[1] => Mux0.IN18
who[2] => DigitD:WhoWas.num[2]
who[2] => Mux15.IN17
who[2] => Mux14.IN17
who[2] => Mux13.IN17
who[2] => Mux12.IN17
who[2] => Mux11.IN17
who[2] => Mux10.IN17
who[2] => Mux9.IN17
who[2] => Mux8.IN17
who[2] => Mux7.IN17
who[2] => Mux6.IN17
who[2] => Mux5.IN17
who[2] => Mux4.IN17
who[2] => Mux3.IN17
who[2] => Mux2.IN17
who[2] => Mux1.IN17
who[2] => Mux0.IN17
who[3] => DigitD:WhoWas.num[3]
who[3] => Mux15.IN16
who[3] => Mux14.IN16
who[3] => Mux13.IN16
who[3] => Mux12.IN16
who[3] => Mux11.IN16
who[3] => Mux10.IN16
who[3] => Mux9.IN16
who[3] => Mux8.IN16
who[3] => Mux7.IN16
who[3] => Mux6.IN16
who[3] => Mux5.IN16
who[3] => Mux4.IN16
who[3] => Mux3.IN16
who[3] => Mux2.IN16
who[3] => Mux1.IN16
who[3] => Mux0.IN16
who[3] => decoded7~6.OUTPUTSELECT
who[3] => decoded7~5.OUTPUTSELECT
who[3] => decoded7~4.OUTPUTSELECT
who[3] => decoded7~3.OUTPUTSELECT
who[3] => decoded7~2.OUTPUTSELECT
who[3] => decoded7~1.OUTPUTSELECT
who[3] => decoded7~0.OUTPUTSELECT
decoded0[0] <= RegPlay:rp.decoded0[0]
decoded0[1] <= RegPlay:rp.decoded0[1]
decoded0[2] <= RegPlay:rp.decoded0[2]
decoded0[3] <= RegPlay:rp.decoded0[3]
decoded0[4] <= RegPlay:rp.decoded0[4]
decoded0[5] <= RegPlay:rp.decoded0[5]
decoded0[6] <= RegPlay:rp.decoded0[6]
decoded1[0] <= RegPlay:rp.decoded1[0]
decoded1[1] <= RegPlay:rp.decoded1[1]
decoded1[2] <= RegPlay:rp.decoded1[2]
decoded1[3] <= RegPlay:rp.decoded1[3]
decoded1[4] <= RegPlay:rp.decoded1[4]
decoded1[5] <= RegPlay:rp.decoded1[5]
decoded1[6] <= RegPlay:rp.decoded1[6]
decoded2[0] <= RegPlay:rp.decoded2[0]
decoded2[1] <= RegPlay:rp.decoded2[1]
decoded2[2] <= RegPlay:rp.decoded2[2]
decoded2[3] <= RegPlay:rp.decoded2[3]
decoded2[4] <= RegPlay:rp.decoded2[4]
decoded2[5] <= RegPlay:rp.decoded2[5]
decoded2[6] <= RegPlay:rp.decoded2[6]
decoded3[0] <= RegPlay:rp.decoded3[0]
decoded3[1] <= RegPlay:rp.decoded3[1]
decoded3[2] <= RegPlay:rp.decoded3[2]
decoded3[3] <= RegPlay:rp.decoded3[3]
decoded3[4] <= RegPlay:rp.decoded3[4]
decoded3[5] <= RegPlay:rp.decoded3[5]
decoded3[6] <= RegPlay:rp.decoded3[6]
decoded4[0] <= <VCC>
decoded4[1] <= <VCC>
decoded4[2] <= <VCC>
decoded4[3] <= <VCC>
decoded4[4] <= <VCC>
decoded4[5] <= <VCC>
decoded4[6] <= <VCC>
decoded5[0] <= <VCC>
decoded5[1] <= <VCC>
decoded5[2] <= <VCC>
decoded5[3] <= <VCC>
decoded5[4] <= <VCC>
decoded5[5] <= <VCC>
decoded5[6] <= <VCC>
decoded6[0] <= <VCC>
decoded6[1] <= <VCC>
decoded6[2] <= <VCC>
decoded6[3] <= <VCC>
decoded6[4] <= <VCC>
decoded6[5] <= <VCC>
decoded6[6] <= <VCC>
decoded7[0] <= decoded7~6.DB_MAX_OUTPUT_PORT_TYPE
decoded7[1] <= decoded7~5.DB_MAX_OUTPUT_PORT_TYPE
decoded7[2] <= decoded7~4.DB_MAX_OUTPUT_PORT_TYPE
decoded7[3] <= decoded7~3.DB_MAX_OUTPUT_PORT_TYPE
decoded7[4] <= decoded7~2.DB_MAX_OUTPUT_PORT_TYPE
decoded7[5] <= decoded7~1.DB_MAX_OUTPUT_PORT_TYPE
decoded7[6] <= decoded7~0.DB_MAX_OUTPUT_PORT_TYPE


|plaketa|GraphicCard:GC|RegPlay:rp
short[0] => DigitD:dig0.num[0]
short[1] => DigitD:dig0.num[1]
short[2] => DigitD:dig0.num[2]
short[3] => DigitD:dig0.num[3]
short[4] => DigitD:dig1.num[0]
short[5] => DigitD:dig1.num[1]
short[6] => DigitD:dig1.num[2]
short[7] => DigitD:dig1.num[3]
short[8] => DigitD:dig2.num[0]
short[9] => DigitD:dig2.num[1]
short[10] => DigitD:dig2.num[2]
short[11] => DigitD:dig2.num[3]
short[12] => DigitD:dig3.num[0]
short[13] => DigitD:dig3.num[1]
short[14] => DigitD:dig3.num[2]
short[15] => DigitD:dig3.num[3]
decoded0[0] <= DigitD:dig0.decoded[0]
decoded0[1] <= DigitD:dig0.decoded[1]
decoded0[2] <= DigitD:dig0.decoded[2]
decoded0[3] <= DigitD:dig0.decoded[3]
decoded0[4] <= DigitD:dig0.decoded[4]
decoded0[5] <= DigitD:dig0.decoded[5]
decoded0[6] <= DigitD:dig0.decoded[6]
decoded1[0] <= DigitD:dig1.decoded[0]
decoded1[1] <= DigitD:dig1.decoded[1]
decoded1[2] <= DigitD:dig1.decoded[2]
decoded1[3] <= DigitD:dig1.decoded[3]
decoded1[4] <= DigitD:dig1.decoded[4]
decoded1[5] <= DigitD:dig1.decoded[5]
decoded1[6] <= DigitD:dig1.decoded[6]
decoded2[0] <= DigitD:dig2.decoded[0]
decoded2[1] <= DigitD:dig2.decoded[1]
decoded2[2] <= DigitD:dig2.decoded[2]
decoded2[3] <= DigitD:dig2.decoded[3]
decoded2[4] <= DigitD:dig2.decoded[4]
decoded2[5] <= DigitD:dig2.decoded[5]
decoded2[6] <= DigitD:dig2.decoded[6]
decoded3[0] <= DigitD:dig3.decoded[0]
decoded3[1] <= DigitD:dig3.decoded[1]
decoded3[2] <= DigitD:dig3.decoded[2]
decoded3[3] <= DigitD:dig3.decoded[3]
decoded3[4] <= DigitD:dig3.decoded[4]
decoded3[5] <= DigitD:dig3.decoded[5]
decoded3[6] <= DigitD:dig3.decoded[6]


|plaketa|GraphicCard:GC|RegPlay:rp|DigitD:dig0
num[0] => Mux6.IN19
num[0] => Mux5.IN19
num[0] => Mux4.IN19
num[0] => Mux3.IN19
num[0] => Mux2.IN19
num[0] => Mux1.IN19
num[0] => Mux0.IN19
num[1] => Mux6.IN18
num[1] => Mux5.IN18
num[1] => Mux4.IN18
num[1] => Mux3.IN18
num[1] => Mux2.IN18
num[1] => Mux1.IN18
num[1] => Mux0.IN18
num[2] => Mux6.IN17
num[2] => Mux5.IN17
num[2] => Mux4.IN17
num[2] => Mux3.IN17
num[2] => Mux2.IN17
num[2] => Mux1.IN17
num[2] => Mux0.IN17
num[3] => Mux6.IN16
num[3] => Mux5.IN16
num[3] => Mux4.IN16
num[3] => Mux3.IN16
num[3] => Mux2.IN16
num[3] => Mux1.IN16
num[3] => Mux0.IN16
decoded[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
decoded[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
decoded[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
decoded[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
decoded[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
decoded[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
decoded[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|plaketa|GraphicCard:GC|RegPlay:rp|DigitD:dig1
num[0] => Mux6.IN19
num[0] => Mux5.IN19
num[0] => Mux4.IN19
num[0] => Mux3.IN19
num[0] => Mux2.IN19
num[0] => Mux1.IN19
num[0] => Mux0.IN19
num[1] => Mux6.IN18
num[1] => Mux5.IN18
num[1] => Mux4.IN18
num[1] => Mux3.IN18
num[1] => Mux2.IN18
num[1] => Mux1.IN18
num[1] => Mux0.IN18
num[2] => Mux6.IN17
num[2] => Mux5.IN17
num[2] => Mux4.IN17
num[2] => Mux3.IN17
num[2] => Mux2.IN17
num[2] => Mux1.IN17
num[2] => Mux0.IN17
num[3] => Mux6.IN16
num[3] => Mux5.IN16
num[3] => Mux4.IN16
num[3] => Mux3.IN16
num[3] => Mux2.IN16
num[3] => Mux1.IN16
num[3] => Mux0.IN16
decoded[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
decoded[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
decoded[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
decoded[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
decoded[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
decoded[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
decoded[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|plaketa|GraphicCard:GC|RegPlay:rp|DigitD:dig2
num[0] => Mux6.IN19
num[0] => Mux5.IN19
num[0] => Mux4.IN19
num[0] => Mux3.IN19
num[0] => Mux2.IN19
num[0] => Mux1.IN19
num[0] => Mux0.IN19
num[1] => Mux6.IN18
num[1] => Mux5.IN18
num[1] => Mux4.IN18
num[1] => Mux3.IN18
num[1] => Mux2.IN18
num[1] => Mux1.IN18
num[1] => Mux0.IN18
num[2] => Mux6.IN17
num[2] => Mux5.IN17
num[2] => Mux4.IN17
num[2] => Mux3.IN17
num[2] => Mux2.IN17
num[2] => Mux1.IN17
num[2] => Mux0.IN17
num[3] => Mux6.IN16
num[3] => Mux5.IN16
num[3] => Mux4.IN16
num[3] => Mux3.IN16
num[3] => Mux2.IN16
num[3] => Mux1.IN16
num[3] => Mux0.IN16
decoded[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
decoded[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
decoded[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
decoded[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
decoded[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
decoded[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
decoded[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|plaketa|GraphicCard:GC|RegPlay:rp|DigitD:dig3
num[0] => Mux6.IN19
num[0] => Mux5.IN19
num[0] => Mux4.IN19
num[0] => Mux3.IN19
num[0] => Mux2.IN19
num[0] => Mux1.IN19
num[0] => Mux0.IN19
num[1] => Mux6.IN18
num[1] => Mux5.IN18
num[1] => Mux4.IN18
num[1] => Mux3.IN18
num[1] => Mux2.IN18
num[1] => Mux1.IN18
num[1] => Mux0.IN18
num[2] => Mux6.IN17
num[2] => Mux5.IN17
num[2] => Mux4.IN17
num[2] => Mux3.IN17
num[2] => Mux2.IN17
num[2] => Mux1.IN17
num[2] => Mux0.IN17
num[3] => Mux6.IN16
num[3] => Mux5.IN16
num[3] => Mux4.IN16
num[3] => Mux3.IN16
num[3] => Mux2.IN16
num[3] => Mux1.IN16
num[3] => Mux0.IN16
decoded[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
decoded[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
decoded[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
decoded[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
decoded[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
decoded[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
decoded[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|plaketa|GraphicCard:GC|DigitD:WhoWas
num[0] => Mux6.IN19
num[0] => Mux5.IN19
num[0] => Mux4.IN19
num[0] => Mux3.IN19
num[0] => Mux2.IN19
num[0] => Mux1.IN19
num[0] => Mux0.IN19
num[1] => Mux6.IN18
num[1] => Mux5.IN18
num[1] => Mux4.IN18
num[1] => Mux3.IN18
num[1] => Mux2.IN18
num[1] => Mux1.IN18
num[1] => Mux0.IN18
num[2] => Mux6.IN17
num[2] => Mux5.IN17
num[2] => Mux4.IN17
num[2] => Mux3.IN17
num[2] => Mux2.IN17
num[2] => Mux1.IN17
num[2] => Mux0.IN17
num[3] => Mux6.IN16
num[3] => Mux5.IN16
num[3] => Mux4.IN16
num[3] => Mux3.IN16
num[3] => Mux2.IN16
num[3] => Mux1.IN16
num[3] => Mux0.IN16
decoded[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
decoded[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
decoded[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
decoded[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
decoded[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
decoded[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
decoded[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


