

================================================================
== Vitis HLS Report for 'matmul_partition_Pipeline_readA'
================================================================
* Date:           Mon Jul 21 16:25:51 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        component_array_partition_block_cyclic
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      259|      259|  2.590 us|  2.590 us|  257|  257|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- readA   |      257|      257|         3|          1|          1|   256|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.69>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [../matmul_partition.cpp:46]   --->   Operation 6 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [../matmul_partition.cpp:46]   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%itr = alloca i32 1" [../matmul_partition.cpp:46]   --->   Operation 8 'alloca' 'itr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%dim_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %dim"   --->   Operation 9 'read' 'dim_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln46_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln46"   --->   Operation 10 'read' 'sext_ln46_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %empty"   --->   Operation 11 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sext_ln46_cast = sext i62 %sext_ln46_read"   --->   Operation 12 'sext' 'sext_ln46_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 256, void @empty_2, void @empty_10, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln46 = store i31 0, i31 %itr" [../matmul_partition.cpp:46]   --->   Operation 14 'store' 'store_ln46' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln46 = store i32 0, i32 %i" [../matmul_partition.cpp:46]   --->   Operation 15 'store' 'store_ln46' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln46 = store i32 0, i32 %j" [../matmul_partition.cpp:46]   --->   Operation 16 'store' 'store_ln46' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%itr_2 = load i31 %itr" [../matmul_partition.cpp:46]   --->   Operation 18 'load' 'itr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (2.52ns)   --->   "%icmp_ln46 = icmp_eq  i31 %itr_2, i31 %tmp" [../matmul_partition.cpp:46]   --->   Operation 20 'icmp' 'icmp_ln46' <Predicate = true> <Delay = 2.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (2.52ns)   --->   "%add_ln46 = add i31 %itr_2, i31 1" [../matmul_partition.cpp:46]   --->   Operation 21 'add' 'add_ln46' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %icmp_ln46, void %for.body.split, void %for.body14.lr.ph.exitStub" [../matmul_partition.cpp:46]   --->   Operation 22 'br' 'br_ln46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln46 = store i31 %add_ln46, i31 %itr" [../matmul_partition.cpp:46]   --->   Operation 23 'store' 'store_ln46' <Predicate = (!icmp_ln46)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%j_load = load i32 %j" [../matmul_partition.cpp:48]   --->   Operation 24 'load' 'j_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%i_load = load i32 %i" [../matmul_partition.cpp:50]   --->   Operation 25 'load' 'i_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln46_cast" [../matmul_partition.cpp:46]   --->   Operation 26 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (2.55ns)   --->   "%icmp_ln48 = icmp_eq  i32 %j_load, i32 %dim_read" [../matmul_partition.cpp:48]   --->   Operation 27 'icmp' 'icmp_ln48' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (2.55ns)   --->   "%add_ln50 = add i32 %i_load, i32 1" [../matmul_partition.cpp:50]   --->   Operation 28 'add' 'add_ln50' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.69ns)   --->   "%j_5 = select i1 %icmp_ln48, i32 0, i32 %j_load" [../matmul_partition.cpp:48]   --->   Operation 29 'select' 'j_5' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln48 = trunc i32 %j_5" [../matmul_partition.cpp:48]   --->   Operation 30 'trunc' 'trunc_ln48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln48_1 = trunc i32 %j_5" [../matmul_partition.cpp:48]   --->   Operation 31 'trunc' 'trunc_ln48_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.69ns)   --->   "%i_2 = select i1 %icmp_ln48, i32 %add_ln50, i32 %i_load" [../matmul_partition.cpp:48]   --->   Operation 32 'select' 'i_2' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [../matmul_partition.cpp:52]   --->   Operation 33 'read' 'gmem_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln52 = trunc i32 %i_2" [../matmul_partition.cpp:52]   --->   Operation 34 'trunc' 'trunc_ln52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %trunc_ln52, i4 0" [../matmul_partition.cpp:52]   --->   Operation 35 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (1.91ns)   --->   "%add_ln52 = add i8 %shl_ln, i8 %trunc_ln48_1" [../matmul_partition.cpp:52]   --->   Operation 36 'add' 'add_ln52' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %add_ln52, i32 4, i32 7" [../matmul_partition.cpp:52]   --->   Operation 37 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.73ns)   --->   "%switch_ln52 = switch i4 %trunc_ln48, void %arrayidx4.case.15, i4 0, void %arrayidx4.case.0, i4 1, void %arrayidx4.case.1, i4 2, void %arrayidx4.case.2, i4 3, void %arrayidx4.case.3, i4 4, void %arrayidx4.case.4, i4 5, void %arrayidx4.case.5, i4 6, void %arrayidx4.case.6, i4 7, void %arrayidx4.case.7, i4 8, void %arrayidx4.case.8, i4 9, void %arrayidx4.case.9, i4 10, void %arrayidx4.case.10, i4 11, void %arrayidx4.case.11, i4 12, void %arrayidx4.case.12, i4 13, void %arrayidx4.case.13, i4 14, void %arrayidx4.case.14" [../matmul_partition.cpp:52]   --->   Operation 38 'switch' 'switch_ln52' <Predicate = true> <Delay = 1.73>
ST_2 : Operation 39 [1/1] (2.55ns)   --->   "%j_6 = add i32 %j_5, i32 1" [../matmul_partition.cpp:46]   --->   Operation 39 'add' 'j_6' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (1.58ns)   --->   "%store_ln46 = store i32 %i_2, i32 %i" [../matmul_partition.cpp:46]   --->   Operation 40 'store' 'store_ln46' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 95 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 95 'ret' 'ret_ln0' <Predicate = (icmp_ln46)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%specpipeline_ln46 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [../matmul_partition.cpp:46]   --->   Operation 41 'specpipeline' 'specpipeline_ln46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%speclooptripcount_ln47 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256" [../matmul_partition.cpp:47]   --->   Operation 42 'speclooptripcount' 'speclooptripcount_ln47' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%specloopname_ln46 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [../matmul_partition.cpp:46]   --->   Operation 43 'specloopname' 'specloopname_ln46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln52 = zext i4 %lshr_ln" [../matmul_partition.cpp:52]   --->   Operation 44 'zext' 'zext_ln52' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i32 %A, i64 0, i64 %zext_ln52" [../matmul_partition.cpp:52]   --->   Operation 45 'getelementptr' 'A_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%A_1_addr = getelementptr i32 %A_1, i64 0, i64 %zext_ln52" [../matmul_partition.cpp:52]   --->   Operation 46 'getelementptr' 'A_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%A_2_addr = getelementptr i32 %A_2, i64 0, i64 %zext_ln52" [../matmul_partition.cpp:52]   --->   Operation 47 'getelementptr' 'A_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%A_3_addr = getelementptr i32 %A_3, i64 0, i64 %zext_ln52" [../matmul_partition.cpp:52]   --->   Operation 48 'getelementptr' 'A_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%A_4_addr = getelementptr i32 %A_4, i64 0, i64 %zext_ln52" [../matmul_partition.cpp:52]   --->   Operation 49 'getelementptr' 'A_4_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%A_5_addr = getelementptr i32 %A_5, i64 0, i64 %zext_ln52" [../matmul_partition.cpp:52]   --->   Operation 50 'getelementptr' 'A_5_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%A_6_addr = getelementptr i32 %A_6, i64 0, i64 %zext_ln52" [../matmul_partition.cpp:52]   --->   Operation 51 'getelementptr' 'A_6_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%A_7_addr = getelementptr i32 %A_7, i64 0, i64 %zext_ln52" [../matmul_partition.cpp:52]   --->   Operation 52 'getelementptr' 'A_7_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%A_8_addr = getelementptr i32 %A_8, i64 0, i64 %zext_ln52" [../matmul_partition.cpp:52]   --->   Operation 53 'getelementptr' 'A_8_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%A_9_addr = getelementptr i32 %A_9, i64 0, i64 %zext_ln52" [../matmul_partition.cpp:52]   --->   Operation 54 'getelementptr' 'A_9_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%A_10_addr = getelementptr i32 %A_10, i64 0, i64 %zext_ln52" [../matmul_partition.cpp:52]   --->   Operation 55 'getelementptr' 'A_10_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%A_11_addr = getelementptr i32 %A_11, i64 0, i64 %zext_ln52" [../matmul_partition.cpp:52]   --->   Operation 56 'getelementptr' 'A_11_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%A_12_addr = getelementptr i32 %A_12, i64 0, i64 %zext_ln52" [../matmul_partition.cpp:52]   --->   Operation 57 'getelementptr' 'A_12_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%A_13_addr = getelementptr i32 %A_13, i64 0, i64 %zext_ln52" [../matmul_partition.cpp:52]   --->   Operation 58 'getelementptr' 'A_13_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%A_14_addr = getelementptr i32 %A_14, i64 0, i64 %zext_ln52" [../matmul_partition.cpp:52]   --->   Operation 59 'getelementptr' 'A_14_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%A_15_addr = getelementptr i32 %A_15, i64 0, i64 %zext_ln52" [../matmul_partition.cpp:52]   --->   Operation 60 'getelementptr' 'A_15_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln52 = store i32 %gmem_addr_read, i4 %A_14_addr" [../matmul_partition.cpp:52]   --->   Operation 61 'store' 'store_ln52' <Predicate = (trunc_ln48 == 14)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln52 = br void %arrayidx4.exit" [../matmul_partition.cpp:52]   --->   Operation 62 'br' 'br_ln52' <Predicate = (trunc_ln48 == 14)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln52 = store i32 %gmem_addr_read, i4 %A_13_addr" [../matmul_partition.cpp:52]   --->   Operation 63 'store' 'store_ln52' <Predicate = (trunc_ln48 == 13)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln52 = br void %arrayidx4.exit" [../matmul_partition.cpp:52]   --->   Operation 64 'br' 'br_ln52' <Predicate = (trunc_ln48 == 13)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln52 = store i32 %gmem_addr_read, i4 %A_12_addr" [../matmul_partition.cpp:52]   --->   Operation 65 'store' 'store_ln52' <Predicate = (trunc_ln48 == 12)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln52 = br void %arrayidx4.exit" [../matmul_partition.cpp:52]   --->   Operation 66 'br' 'br_ln52' <Predicate = (trunc_ln48 == 12)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln52 = store i32 %gmem_addr_read, i4 %A_11_addr" [../matmul_partition.cpp:52]   --->   Operation 67 'store' 'store_ln52' <Predicate = (trunc_ln48 == 11)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln52 = br void %arrayidx4.exit" [../matmul_partition.cpp:52]   --->   Operation 68 'br' 'br_ln52' <Predicate = (trunc_ln48 == 11)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln52 = store i32 %gmem_addr_read, i4 %A_10_addr" [../matmul_partition.cpp:52]   --->   Operation 69 'store' 'store_ln52' <Predicate = (trunc_ln48 == 10)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln52 = br void %arrayidx4.exit" [../matmul_partition.cpp:52]   --->   Operation 70 'br' 'br_ln52' <Predicate = (trunc_ln48 == 10)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln52 = store i32 %gmem_addr_read, i4 %A_9_addr" [../matmul_partition.cpp:52]   --->   Operation 71 'store' 'store_ln52' <Predicate = (trunc_ln48 == 9)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln52 = br void %arrayidx4.exit" [../matmul_partition.cpp:52]   --->   Operation 72 'br' 'br_ln52' <Predicate = (trunc_ln48 == 9)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln52 = store i32 %gmem_addr_read, i4 %A_8_addr" [../matmul_partition.cpp:52]   --->   Operation 73 'store' 'store_ln52' <Predicate = (trunc_ln48 == 8)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln52 = br void %arrayidx4.exit" [../matmul_partition.cpp:52]   --->   Operation 74 'br' 'br_ln52' <Predicate = (trunc_ln48 == 8)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln52 = store i32 %gmem_addr_read, i4 %A_7_addr" [../matmul_partition.cpp:52]   --->   Operation 75 'store' 'store_ln52' <Predicate = (trunc_ln48 == 7)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln52 = br void %arrayidx4.exit" [../matmul_partition.cpp:52]   --->   Operation 76 'br' 'br_ln52' <Predicate = (trunc_ln48 == 7)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln52 = store i32 %gmem_addr_read, i4 %A_6_addr" [../matmul_partition.cpp:52]   --->   Operation 77 'store' 'store_ln52' <Predicate = (trunc_ln48 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln52 = br void %arrayidx4.exit" [../matmul_partition.cpp:52]   --->   Operation 78 'br' 'br_ln52' <Predicate = (trunc_ln48 == 6)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln52 = store i32 %gmem_addr_read, i4 %A_5_addr" [../matmul_partition.cpp:52]   --->   Operation 79 'store' 'store_ln52' <Predicate = (trunc_ln48 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln52 = br void %arrayidx4.exit" [../matmul_partition.cpp:52]   --->   Operation 80 'br' 'br_ln52' <Predicate = (trunc_ln48 == 5)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln52 = store i32 %gmem_addr_read, i4 %A_4_addr" [../matmul_partition.cpp:52]   --->   Operation 81 'store' 'store_ln52' <Predicate = (trunc_ln48 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln52 = br void %arrayidx4.exit" [../matmul_partition.cpp:52]   --->   Operation 82 'br' 'br_ln52' <Predicate = (trunc_ln48 == 4)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln52 = store i32 %gmem_addr_read, i4 %A_3_addr" [../matmul_partition.cpp:52]   --->   Operation 83 'store' 'store_ln52' <Predicate = (trunc_ln48 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln52 = br void %arrayidx4.exit" [../matmul_partition.cpp:52]   --->   Operation 84 'br' 'br_ln52' <Predicate = (trunc_ln48 == 3)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln52 = store i32 %gmem_addr_read, i4 %A_2_addr" [../matmul_partition.cpp:52]   --->   Operation 85 'store' 'store_ln52' <Predicate = (trunc_ln48 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln52 = br void %arrayidx4.exit" [../matmul_partition.cpp:52]   --->   Operation 86 'br' 'br_ln52' <Predicate = (trunc_ln48 == 2)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln52 = store i32 %gmem_addr_read, i4 %A_1_addr" [../matmul_partition.cpp:52]   --->   Operation 87 'store' 'store_ln52' <Predicate = (trunc_ln48 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln52 = br void %arrayidx4.exit" [../matmul_partition.cpp:52]   --->   Operation 88 'br' 'br_ln52' <Predicate = (trunc_ln48 == 1)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln52 = store i32 %gmem_addr_read, i4 %A_addr" [../matmul_partition.cpp:52]   --->   Operation 89 'store' 'store_ln52' <Predicate = (trunc_ln48 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln52 = br void %arrayidx4.exit" [../matmul_partition.cpp:52]   --->   Operation 90 'br' 'br_ln52' <Predicate = (trunc_ln48 == 0)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln52 = store i32 %gmem_addr_read, i4 %A_15_addr" [../matmul_partition.cpp:52]   --->   Operation 91 'store' 'store_ln52' <Predicate = (trunc_ln48 == 15)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln52 = br void %arrayidx4.exit" [../matmul_partition.cpp:52]   --->   Operation 92 'br' 'br_ln52' <Predicate = (trunc_ln48 == 15)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (1.58ns)   --->   "%store_ln46 = store i32 %j_6, i32 %j" [../matmul_partition.cpp:46]   --->   Operation 93 'store' 'store_ln46' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln46 = br void %for.body" [../matmul_partition.cpp:46]   --->   Operation 94 'br' 'br_ln46' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln46]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ A_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ A_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ A_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ A_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ A_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ A_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ A_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ A_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ A_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ A_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ A_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ A_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ A_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ A_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dim]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                      (alloca           ) [ 0111]
i                      (alloca           ) [ 0110]
itr                    (alloca           ) [ 0100]
dim_read               (read             ) [ 0110]
sext_ln46_read         (read             ) [ 0000]
tmp                    (read             ) [ 0000]
sext_ln46_cast         (sext             ) [ 0110]
specinterface_ln0      (specinterface    ) [ 0000]
store_ln46             (store            ) [ 0000]
store_ln46             (store            ) [ 0000]
store_ln46             (store            ) [ 0000]
br_ln0                 (br               ) [ 0000]
itr_2                  (load             ) [ 0000]
specbitsmap_ln0        (specbitsmap      ) [ 0000]
icmp_ln46              (icmp             ) [ 0110]
add_ln46               (add              ) [ 0000]
br_ln46                (br               ) [ 0000]
store_ln46             (store            ) [ 0000]
j_load                 (load             ) [ 0000]
i_load                 (load             ) [ 0000]
gmem_addr              (getelementptr    ) [ 0000]
icmp_ln48              (icmp             ) [ 0000]
add_ln50               (add              ) [ 0000]
j_5                    (select           ) [ 0000]
trunc_ln48             (trunc            ) [ 0101]
trunc_ln48_1           (trunc            ) [ 0000]
i_2                    (select           ) [ 0000]
gmem_addr_read         (read             ) [ 0101]
trunc_ln52             (trunc            ) [ 0000]
shl_ln                 (bitconcatenate   ) [ 0000]
add_ln52               (add              ) [ 0000]
lshr_ln                (partselect       ) [ 0101]
switch_ln52            (switch           ) [ 0000]
j_6                    (add              ) [ 0101]
store_ln46             (store            ) [ 0000]
specpipeline_ln46      (specpipeline     ) [ 0000]
speclooptripcount_ln47 (speclooptripcount) [ 0000]
specloopname_ln46      (specloopname     ) [ 0000]
zext_ln52              (zext             ) [ 0000]
A_addr                 (getelementptr    ) [ 0000]
A_1_addr               (getelementptr    ) [ 0000]
A_2_addr               (getelementptr    ) [ 0000]
A_3_addr               (getelementptr    ) [ 0000]
A_4_addr               (getelementptr    ) [ 0000]
A_5_addr               (getelementptr    ) [ 0000]
A_6_addr               (getelementptr    ) [ 0000]
A_7_addr               (getelementptr    ) [ 0000]
A_8_addr               (getelementptr    ) [ 0000]
A_9_addr               (getelementptr    ) [ 0000]
A_10_addr              (getelementptr    ) [ 0000]
A_11_addr              (getelementptr    ) [ 0000]
A_12_addr              (getelementptr    ) [ 0000]
A_13_addr              (getelementptr    ) [ 0000]
A_14_addr              (getelementptr    ) [ 0000]
A_15_addr              (getelementptr    ) [ 0000]
store_ln52             (store            ) [ 0000]
br_ln52                (br               ) [ 0000]
store_ln52             (store            ) [ 0000]
br_ln52                (br               ) [ 0000]
store_ln52             (store            ) [ 0000]
br_ln52                (br               ) [ 0000]
store_ln52             (store            ) [ 0000]
br_ln52                (br               ) [ 0000]
store_ln52             (store            ) [ 0000]
br_ln52                (br               ) [ 0000]
store_ln52             (store            ) [ 0000]
br_ln52                (br               ) [ 0000]
store_ln52             (store            ) [ 0000]
br_ln52                (br               ) [ 0000]
store_ln52             (store            ) [ 0000]
br_ln52                (br               ) [ 0000]
store_ln52             (store            ) [ 0000]
br_ln52                (br               ) [ 0000]
store_ln52             (store            ) [ 0000]
br_ln52                (br               ) [ 0000]
store_ln52             (store            ) [ 0000]
br_ln52                (br               ) [ 0000]
store_ln52             (store            ) [ 0000]
br_ln52                (br               ) [ 0000]
store_ln52             (store            ) [ 0000]
br_ln52                (br               ) [ 0000]
store_ln52             (store            ) [ 0000]
br_ln52                (br               ) [ 0000]
store_ln52             (store            ) [ 0000]
br_ln52                (br               ) [ 0000]
store_ln52             (store            ) [ 0000]
br_ln52                (br               ) [ 0000]
store_ln46             (store            ) [ 0000]
br_ln46                (br               ) [ 0000]
ret_ln0                (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="empty">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sext_ln46">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln46"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="A_15">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_15"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="A_14">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_14"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="A_13">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_13"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="A_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_12"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="A_11">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_11"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="A_10">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_10"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="A_9">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_9"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="A_8">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_8"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="A_7">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="A_6">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="A_5">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="A_4">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="A_3">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="A_2">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="A_1">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="A">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="dim">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dim"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i31"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1004" name="j_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="i_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="itr_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="itr/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="dim_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dim_read/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="sext_ln46_read_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="62" slack="0"/>
<pin id="144" dir="0" index="1" bw="62" slack="0"/>
<pin id="145" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln46_read/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="tmp_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="31" slack="0"/>
<pin id="150" dir="0" index="1" bw="31" slack="0"/>
<pin id="151" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="gmem_addr_read_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="A_addr_gep_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="0" index="2" bw="4" slack="0"/>
<pin id="163" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/3 "/>
</bind>
</comp>

<comp id="166" class="1004" name="A_1_addr_gep_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="0" index="2" bw="4" slack="0"/>
<pin id="170" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_1_addr/3 "/>
</bind>
</comp>

<comp id="173" class="1004" name="A_2_addr_gep_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="0" index="2" bw="4" slack="0"/>
<pin id="177" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_2_addr/3 "/>
</bind>
</comp>

<comp id="180" class="1004" name="A_3_addr_gep_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="4" slack="0"/>
<pin id="184" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_3_addr/3 "/>
</bind>
</comp>

<comp id="187" class="1004" name="A_4_addr_gep_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="0" index="2" bw="4" slack="0"/>
<pin id="191" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_4_addr/3 "/>
</bind>
</comp>

<comp id="194" class="1004" name="A_5_addr_gep_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="0" index="2" bw="4" slack="0"/>
<pin id="198" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_5_addr/3 "/>
</bind>
</comp>

<comp id="201" class="1004" name="A_6_addr_gep_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="0" index="2" bw="4" slack="0"/>
<pin id="205" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_6_addr/3 "/>
</bind>
</comp>

<comp id="208" class="1004" name="A_7_addr_gep_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="0" index="2" bw="4" slack="0"/>
<pin id="212" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_7_addr/3 "/>
</bind>
</comp>

<comp id="215" class="1004" name="A_8_addr_gep_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="0" index="2" bw="4" slack="0"/>
<pin id="219" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_8_addr/3 "/>
</bind>
</comp>

<comp id="222" class="1004" name="A_9_addr_gep_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="0" index="2" bw="4" slack="0"/>
<pin id="226" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_9_addr/3 "/>
</bind>
</comp>

<comp id="229" class="1004" name="A_10_addr_gep_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="0" index="2" bw="4" slack="0"/>
<pin id="233" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_10_addr/3 "/>
</bind>
</comp>

<comp id="236" class="1004" name="A_11_addr_gep_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="0" index="2" bw="4" slack="0"/>
<pin id="240" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_11_addr/3 "/>
</bind>
</comp>

<comp id="243" class="1004" name="A_12_addr_gep_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="0"/>
<pin id="245" dir="0" index="1" bw="1" slack="0"/>
<pin id="246" dir="0" index="2" bw="4" slack="0"/>
<pin id="247" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_12_addr/3 "/>
</bind>
</comp>

<comp id="250" class="1004" name="A_13_addr_gep_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="0"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="0" index="2" bw="4" slack="0"/>
<pin id="254" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_13_addr/3 "/>
</bind>
</comp>

<comp id="257" class="1004" name="A_14_addr_gep_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="0"/>
<pin id="259" dir="0" index="1" bw="1" slack="0"/>
<pin id="260" dir="0" index="2" bw="4" slack="0"/>
<pin id="261" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_14_addr/3 "/>
</bind>
</comp>

<comp id="264" class="1004" name="A_15_addr_gep_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="0" index="2" bw="4" slack="0"/>
<pin id="268" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_15_addr/3 "/>
</bind>
</comp>

<comp id="271" class="1004" name="store_ln52_access_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="4" slack="0"/>
<pin id="273" dir="0" index="1" bw="32" slack="1"/>
<pin id="274" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="275" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln52/3 "/>
</bind>
</comp>

<comp id="277" class="1004" name="store_ln52_access_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="4" slack="0"/>
<pin id="279" dir="0" index="1" bw="32" slack="1"/>
<pin id="280" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="281" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln52/3 "/>
</bind>
</comp>

<comp id="283" class="1004" name="store_ln52_access_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="4" slack="0"/>
<pin id="285" dir="0" index="1" bw="32" slack="1"/>
<pin id="286" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="287" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln52/3 "/>
</bind>
</comp>

<comp id="289" class="1004" name="store_ln52_access_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="4" slack="0"/>
<pin id="291" dir="0" index="1" bw="32" slack="1"/>
<pin id="292" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="293" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln52/3 "/>
</bind>
</comp>

<comp id="295" class="1004" name="store_ln52_access_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="4" slack="0"/>
<pin id="297" dir="0" index="1" bw="32" slack="1"/>
<pin id="298" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="299" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln52/3 "/>
</bind>
</comp>

<comp id="301" class="1004" name="store_ln52_access_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="4" slack="0"/>
<pin id="303" dir="0" index="1" bw="32" slack="1"/>
<pin id="304" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="305" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln52/3 "/>
</bind>
</comp>

<comp id="307" class="1004" name="store_ln52_access_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="4" slack="0"/>
<pin id="309" dir="0" index="1" bw="32" slack="1"/>
<pin id="310" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="311" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln52/3 "/>
</bind>
</comp>

<comp id="313" class="1004" name="store_ln52_access_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="4" slack="0"/>
<pin id="315" dir="0" index="1" bw="32" slack="1"/>
<pin id="316" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="317" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln52/3 "/>
</bind>
</comp>

<comp id="319" class="1004" name="store_ln52_access_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="4" slack="0"/>
<pin id="321" dir="0" index="1" bw="32" slack="1"/>
<pin id="322" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="323" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln52/3 "/>
</bind>
</comp>

<comp id="325" class="1004" name="store_ln52_access_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="4" slack="0"/>
<pin id="327" dir="0" index="1" bw="32" slack="1"/>
<pin id="328" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="329" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln52/3 "/>
</bind>
</comp>

<comp id="331" class="1004" name="store_ln52_access_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="4" slack="0"/>
<pin id="333" dir="0" index="1" bw="32" slack="1"/>
<pin id="334" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="335" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln52/3 "/>
</bind>
</comp>

<comp id="337" class="1004" name="store_ln52_access_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="4" slack="0"/>
<pin id="339" dir="0" index="1" bw="32" slack="1"/>
<pin id="340" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="341" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln52/3 "/>
</bind>
</comp>

<comp id="343" class="1004" name="store_ln52_access_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="4" slack="0"/>
<pin id="345" dir="0" index="1" bw="32" slack="1"/>
<pin id="346" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="347" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln52/3 "/>
</bind>
</comp>

<comp id="349" class="1004" name="store_ln52_access_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="4" slack="0"/>
<pin id="351" dir="0" index="1" bw="32" slack="1"/>
<pin id="352" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="353" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln52/3 "/>
</bind>
</comp>

<comp id="355" class="1004" name="store_ln52_access_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="4" slack="0"/>
<pin id="357" dir="0" index="1" bw="32" slack="1"/>
<pin id="358" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="359" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln52/3 "/>
</bind>
</comp>

<comp id="361" class="1004" name="store_ln52_access_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="4" slack="0"/>
<pin id="363" dir="0" index="1" bw="32" slack="1"/>
<pin id="364" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="365" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln52/3 "/>
</bind>
</comp>

<comp id="367" class="1004" name="sext_ln46_cast_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="62" slack="0"/>
<pin id="369" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln46_cast/1 "/>
</bind>
</comp>

<comp id="371" class="1004" name="store_ln46_store_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="1" slack="0"/>
<pin id="373" dir="0" index="1" bw="31" slack="0"/>
<pin id="374" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/1 "/>
</bind>
</comp>

<comp id="376" class="1004" name="store_ln46_store_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="1" slack="0"/>
<pin id="378" dir="0" index="1" bw="32" slack="0"/>
<pin id="379" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/1 "/>
</bind>
</comp>

<comp id="381" class="1004" name="store_ln46_store_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="1" slack="0"/>
<pin id="383" dir="0" index="1" bw="32" slack="0"/>
<pin id="384" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/1 "/>
</bind>
</comp>

<comp id="386" class="1004" name="itr_2_load_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="31" slack="0"/>
<pin id="388" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="itr_2/1 "/>
</bind>
</comp>

<comp id="389" class="1004" name="icmp_ln46_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="31" slack="0"/>
<pin id="391" dir="0" index="1" bw="31" slack="0"/>
<pin id="392" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln46/1 "/>
</bind>
</comp>

<comp id="395" class="1004" name="add_ln46_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="31" slack="0"/>
<pin id="397" dir="0" index="1" bw="1" slack="0"/>
<pin id="398" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46/1 "/>
</bind>
</comp>

<comp id="401" class="1004" name="store_ln46_store_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="31" slack="0"/>
<pin id="403" dir="0" index="1" bw="31" slack="0"/>
<pin id="404" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/1 "/>
</bind>
</comp>

<comp id="406" class="1004" name="j_load_load_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="32" slack="1"/>
<pin id="408" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/2 "/>
</bind>
</comp>

<comp id="409" class="1004" name="i_load_load_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="32" slack="1"/>
<pin id="411" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/2 "/>
</bind>
</comp>

<comp id="412" class="1004" name="gmem_addr_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="32" slack="0"/>
<pin id="414" dir="0" index="1" bw="62" slack="1"/>
<pin id="415" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/2 "/>
</bind>
</comp>

<comp id="418" class="1004" name="icmp_ln48_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="32" slack="0"/>
<pin id="420" dir="0" index="1" bw="32" slack="1"/>
<pin id="421" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln48/2 "/>
</bind>
</comp>

<comp id="423" class="1004" name="add_ln50_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="32" slack="0"/>
<pin id="425" dir="0" index="1" bw="1" slack="0"/>
<pin id="426" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln50/2 "/>
</bind>
</comp>

<comp id="429" class="1004" name="j_5_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="1" slack="0"/>
<pin id="431" dir="0" index="1" bw="1" slack="0"/>
<pin id="432" dir="0" index="2" bw="32" slack="0"/>
<pin id="433" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_5/2 "/>
</bind>
</comp>

<comp id="437" class="1004" name="trunc_ln48_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="32" slack="0"/>
<pin id="439" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln48/2 "/>
</bind>
</comp>

<comp id="441" class="1004" name="trunc_ln48_1_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="32" slack="0"/>
<pin id="443" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln48_1/2 "/>
</bind>
</comp>

<comp id="445" class="1004" name="i_2_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="1" slack="0"/>
<pin id="447" dir="0" index="1" bw="32" slack="0"/>
<pin id="448" dir="0" index="2" bw="32" slack="0"/>
<pin id="449" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_2/2 "/>
</bind>
</comp>

<comp id="453" class="1004" name="trunc_ln52_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="32" slack="0"/>
<pin id="455" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln52/2 "/>
</bind>
</comp>

<comp id="457" class="1004" name="shl_ln_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="8" slack="0"/>
<pin id="459" dir="0" index="1" bw="4" slack="0"/>
<pin id="460" dir="0" index="2" bw="1" slack="0"/>
<pin id="461" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="465" class="1004" name="add_ln52_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="8" slack="0"/>
<pin id="467" dir="0" index="1" bw="8" slack="0"/>
<pin id="468" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln52/2 "/>
</bind>
</comp>

<comp id="471" class="1004" name="lshr_ln_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="4" slack="0"/>
<pin id="473" dir="0" index="1" bw="8" slack="0"/>
<pin id="474" dir="0" index="2" bw="4" slack="0"/>
<pin id="475" dir="0" index="3" bw="4" slack="0"/>
<pin id="476" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/2 "/>
</bind>
</comp>

<comp id="481" class="1004" name="j_6_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="32" slack="0"/>
<pin id="483" dir="0" index="1" bw="1" slack="0"/>
<pin id="484" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_6/2 "/>
</bind>
</comp>

<comp id="487" class="1004" name="store_ln46_store_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="32" slack="0"/>
<pin id="489" dir="0" index="1" bw="32" slack="1"/>
<pin id="490" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/2 "/>
</bind>
</comp>

<comp id="492" class="1004" name="zext_ln52_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="4" slack="1"/>
<pin id="494" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln52/3 "/>
</bind>
</comp>

<comp id="511" class="1004" name="store_ln46_store_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="32" slack="1"/>
<pin id="513" dir="0" index="1" bw="32" slack="2"/>
<pin id="514" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/3 "/>
</bind>
</comp>

<comp id="515" class="1005" name="j_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="32" slack="0"/>
<pin id="517" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="522" class="1005" name="i_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="32" slack="0"/>
<pin id="524" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="529" class="1005" name="itr_reg_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="31" slack="0"/>
<pin id="531" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="itr "/>
</bind>
</comp>

<comp id="536" class="1005" name="dim_read_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="32" slack="1"/>
<pin id="538" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dim_read "/>
</bind>
</comp>

<comp id="541" class="1005" name="sext_ln46_cast_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="64" slack="1"/>
<pin id="543" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln46_cast "/>
</bind>
</comp>

<comp id="546" class="1005" name="icmp_ln46_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="1" slack="1"/>
<pin id="548" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln46 "/>
</bind>
</comp>

<comp id="550" class="1005" name="trunc_ln48_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="4" slack="1"/>
<pin id="552" dir="1" index="1" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln48 "/>
</bind>
</comp>

<comp id="554" class="1005" name="gmem_addr_read_reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="32" slack="1"/>
<pin id="556" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_read "/>
</bind>
</comp>

<comp id="574" class="1005" name="lshr_ln_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="4" slack="1"/>
<pin id="576" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln "/>
</bind>
</comp>

<comp id="579" class="1005" name="j_6_reg_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="32" slack="1"/>
<pin id="581" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="j_6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="127"><net_src comp="40" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="40" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="40" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="140"><net_src comp="42" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="38" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="44" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="4" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="46" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="2" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="72" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="164"><net_src comp="36" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="122" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="171"><net_src comp="34" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="122" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="178"><net_src comp="32" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="122" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="185"><net_src comp="30" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="122" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="192"><net_src comp="28" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="122" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="199"><net_src comp="26" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="122" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="206"><net_src comp="24" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="122" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="213"><net_src comp="22" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="122" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="220"><net_src comp="20" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="221"><net_src comp="122" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="227"><net_src comp="18" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="122" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="234"><net_src comp="16" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="235"><net_src comp="122" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="241"><net_src comp="14" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="122" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="248"><net_src comp="12" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="249"><net_src comp="122" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="255"><net_src comp="10" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="122" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="262"><net_src comp="8" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="263"><net_src comp="122" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="269"><net_src comp="6" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="122" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="276"><net_src comp="257" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="282"><net_src comp="250" pin="3"/><net_sink comp="277" pin=0"/></net>

<net id="288"><net_src comp="243" pin="3"/><net_sink comp="283" pin=0"/></net>

<net id="294"><net_src comp="236" pin="3"/><net_sink comp="289" pin=0"/></net>

<net id="300"><net_src comp="229" pin="3"/><net_sink comp="295" pin=0"/></net>

<net id="306"><net_src comp="222" pin="3"/><net_sink comp="301" pin=0"/></net>

<net id="312"><net_src comp="215" pin="3"/><net_sink comp="307" pin=0"/></net>

<net id="318"><net_src comp="208" pin="3"/><net_sink comp="313" pin=0"/></net>

<net id="324"><net_src comp="201" pin="3"/><net_sink comp="319" pin=0"/></net>

<net id="330"><net_src comp="194" pin="3"/><net_sink comp="325" pin=0"/></net>

<net id="336"><net_src comp="187" pin="3"/><net_sink comp="331" pin=0"/></net>

<net id="342"><net_src comp="180" pin="3"/><net_sink comp="337" pin=0"/></net>

<net id="348"><net_src comp="173" pin="3"/><net_sink comp="343" pin=0"/></net>

<net id="354"><net_src comp="166" pin="3"/><net_sink comp="349" pin=0"/></net>

<net id="360"><net_src comp="159" pin="3"/><net_sink comp="355" pin=0"/></net>

<net id="366"><net_src comp="264" pin="3"/><net_sink comp="361" pin=0"/></net>

<net id="370"><net_src comp="142" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="375"><net_src comp="66" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="380"><net_src comp="52" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="385"><net_src comp="52" pin="0"/><net_sink comp="381" pin=0"/></net>

<net id="393"><net_src comp="386" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="394"><net_src comp="148" pin="2"/><net_sink comp="389" pin=1"/></net>

<net id="399"><net_src comp="386" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="70" pin="0"/><net_sink comp="395" pin=1"/></net>

<net id="405"><net_src comp="395" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="416"><net_src comp="0" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="412" pin="2"/><net_sink comp="154" pin=1"/></net>

<net id="422"><net_src comp="406" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="427"><net_src comp="409" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="40" pin="0"/><net_sink comp="423" pin=1"/></net>

<net id="434"><net_src comp="418" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="435"><net_src comp="52" pin="0"/><net_sink comp="429" pin=1"/></net>

<net id="436"><net_src comp="406" pin="1"/><net_sink comp="429" pin=2"/></net>

<net id="440"><net_src comp="429" pin="3"/><net_sink comp="437" pin=0"/></net>

<net id="444"><net_src comp="429" pin="3"/><net_sink comp="441" pin=0"/></net>

<net id="450"><net_src comp="418" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="451"><net_src comp="423" pin="2"/><net_sink comp="445" pin=1"/></net>

<net id="452"><net_src comp="409" pin="1"/><net_sink comp="445" pin=2"/></net>

<net id="456"><net_src comp="445" pin="3"/><net_sink comp="453" pin=0"/></net>

<net id="462"><net_src comp="74" pin="0"/><net_sink comp="457" pin=0"/></net>

<net id="463"><net_src comp="453" pin="1"/><net_sink comp="457" pin=1"/></net>

<net id="464"><net_src comp="76" pin="0"/><net_sink comp="457" pin=2"/></net>

<net id="469"><net_src comp="457" pin="3"/><net_sink comp="465" pin=0"/></net>

<net id="470"><net_src comp="441" pin="1"/><net_sink comp="465" pin=1"/></net>

<net id="477"><net_src comp="78" pin="0"/><net_sink comp="471" pin=0"/></net>

<net id="478"><net_src comp="465" pin="2"/><net_sink comp="471" pin=1"/></net>

<net id="479"><net_src comp="80" pin="0"/><net_sink comp="471" pin=2"/></net>

<net id="480"><net_src comp="82" pin="0"/><net_sink comp="471" pin=3"/></net>

<net id="485"><net_src comp="429" pin="3"/><net_sink comp="481" pin=0"/></net>

<net id="486"><net_src comp="40" pin="0"/><net_sink comp="481" pin=1"/></net>

<net id="491"><net_src comp="445" pin="3"/><net_sink comp="487" pin=0"/></net>

<net id="495"><net_src comp="492" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="497"><net_src comp="492" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="498"><net_src comp="492" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="499"><net_src comp="492" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="500"><net_src comp="492" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="501"><net_src comp="492" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="502"><net_src comp="492" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="503"><net_src comp="492" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="504"><net_src comp="492" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="505"><net_src comp="492" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="506"><net_src comp="492" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="507"><net_src comp="492" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="508"><net_src comp="492" pin="1"/><net_sink comp="250" pin=2"/></net>

<net id="509"><net_src comp="492" pin="1"/><net_sink comp="257" pin=2"/></net>

<net id="510"><net_src comp="492" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="518"><net_src comp="124" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="520"><net_src comp="515" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="521"><net_src comp="515" pin="1"/><net_sink comp="511" pin=1"/></net>

<net id="525"><net_src comp="128" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="527"><net_src comp="522" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="528"><net_src comp="522" pin="1"/><net_sink comp="487" pin=1"/></net>

<net id="532"><net_src comp="132" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="533"><net_src comp="529" pin="1"/><net_sink comp="371" pin=1"/></net>

<net id="534"><net_src comp="529" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="535"><net_src comp="529" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="539"><net_src comp="136" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="544"><net_src comp="367" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="545"><net_src comp="541" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="549"><net_src comp="389" pin="2"/><net_sink comp="546" pin=0"/></net>

<net id="553"><net_src comp="437" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="557"><net_src comp="154" pin="2"/><net_sink comp="554" pin=0"/></net>

<net id="558"><net_src comp="554" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="559"><net_src comp="554" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="560"><net_src comp="554" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="561"><net_src comp="554" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="562"><net_src comp="554" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="563"><net_src comp="554" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="564"><net_src comp="554" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="565"><net_src comp="554" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="566"><net_src comp="554" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="567"><net_src comp="554" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="568"><net_src comp="554" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="569"><net_src comp="554" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="570"><net_src comp="554" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="571"><net_src comp="554" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="572"><net_src comp="554" pin="1"/><net_sink comp="355" pin=1"/></net>

<net id="573"><net_src comp="554" pin="1"/><net_sink comp="361" pin=1"/></net>

<net id="577"><net_src comp="471" pin="4"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="582"><net_src comp="481" pin="2"/><net_sink comp="579" pin=0"/></net>

<net id="583"><net_src comp="579" pin="1"/><net_sink comp="511" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: A_15 | {3 }
	Port: A_14 | {3 }
	Port: A_13 | {3 }
	Port: A_12 | {3 }
	Port: A_11 | {3 }
	Port: A_10 | {3 }
	Port: A_9 | {3 }
	Port: A_8 | {3 }
	Port: A_7 | {3 }
	Port: A_6 | {3 }
	Port: A_5 | {3 }
	Port: A_4 | {3 }
	Port: A_3 | {3 }
	Port: A_2 | {3 }
	Port: A_1 | {3 }
	Port: A | {3 }
 - Input state : 
	Port: matmul_partition_Pipeline_readA : gmem | {2 }
	Port: matmul_partition_Pipeline_readA : empty | {1 }
	Port: matmul_partition_Pipeline_readA : sext_ln46 | {1 }
	Port: matmul_partition_Pipeline_readA : dim | {1 }
  - Chain level:
	State 1
		store_ln46 : 1
		store_ln46 : 1
		store_ln46 : 1
		itr_2 : 1
		icmp_ln46 : 2
		add_ln46 : 2
		br_ln46 : 3
		store_ln46 : 3
	State 2
		icmp_ln48 : 1
		add_ln50 : 1
		j_5 : 2
		trunc_ln48 : 3
		trunc_ln48_1 : 3
		i_2 : 2
		gmem_addr_read : 1
		trunc_ln52 : 3
		shl_ln : 4
		add_ln52 : 5
		lshr_ln : 6
		switch_ln52 : 4
		j_6 : 3
		store_ln46 : 3
	State 3
		A_addr : 1
		A_1_addr : 1
		A_2_addr : 1
		A_3_addr : 1
		A_4_addr : 1
		A_5_addr : 1
		A_6_addr : 1
		A_7_addr : 1
		A_8_addr : 1
		A_9_addr : 1
		A_10_addr : 1
		A_11_addr : 1
		A_12_addr : 1
		A_13_addr : 1
		A_14_addr : 1
		A_15_addr : 1
		store_ln52 : 2
		store_ln52 : 2
		store_ln52 : 2
		store_ln52 : 2
		store_ln52 : 2
		store_ln52 : 2
		store_ln52 : 2
		store_ln52 : 2
		store_ln52 : 2
		store_ln52 : 2
		store_ln52 : 2
		store_ln52 : 2
		store_ln52 : 2
		store_ln52 : 2
		store_ln52 : 2
		store_ln52 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |       add_ln46_fu_395      |    0    |    38   |
|    add   |       add_ln50_fu_423      |    0    |    39   |
|          |       add_ln52_fu_465      |    0    |    15   |
|          |         j_6_fu_481         |    0    |    39   |
|----------|----------------------------|---------|---------|
|   icmp   |      icmp_ln46_fu_389      |    0    |    38   |
|          |      icmp_ln48_fu_418      |    0    |    39   |
|----------|----------------------------|---------|---------|
|  select  |         j_5_fu_429         |    0    |    32   |
|          |         i_2_fu_445         |    0    |    32   |
|----------|----------------------------|---------|---------|
|          |    dim_read_read_fu_136    |    0    |    0    |
|   read   | sext_ln46_read_read_fu_142 |    0    |    0    |
|          |       tmp_read_fu_148      |    0    |    0    |
|          | gmem_addr_read_read_fu_154 |    0    |    0    |
|----------|----------------------------|---------|---------|
|   sext   |    sext_ln46_cast_fu_367   |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |      trunc_ln48_fu_437     |    0    |    0    |
|   trunc  |     trunc_ln48_1_fu_441    |    0    |    0    |
|          |      trunc_ln52_fu_453     |    0    |    0    |
|----------|----------------------------|---------|---------|
|bitconcatenate|        shl_ln_fu_457       |    0    |    0    |
|----------|----------------------------|---------|---------|
|partselect|       lshr_ln_fu_471       |    0    |    0    |
|----------|----------------------------|---------|---------|
|   zext   |      zext_ln52_fu_492      |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   272   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   dim_read_reg_536   |   32   |
|gmem_addr_read_reg_554|   32   |
|       i_reg_522      |   32   |
|   icmp_ln46_reg_546  |    1   |
|      itr_reg_529     |   31   |
|      j_6_reg_579     |   32   |
|       j_reg_515      |   32   |
|    lshr_ln_reg_574   |    4   |
|sext_ln46_cast_reg_541|   64   |
|  trunc_ln48_reg_550  |    4   |
+----------------------+--------+
|         Total        |   264  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   272  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   264  |    -   |
+-----------+--------+--------+
|   Total   |   264  |   272  |
+-----------+--------+--------+
