#Build: Fabric Compiler 2022.2-SP1-Lite, Build 132640, Aug 18 15:10 2023
#Install: E:\pango\PDS_2022.2-SP1-Lite\bin
#Application name: pds.exe
#OS: Windows 10 10.0.22621
#Hostname: Oranoutsider
Generated by Fabric Compiler (version 2022.2-SP1-Lite build 132640) at Fri Oct 27 08:59:47 2023
Parse module hierarchy of project 'E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
Parse module hierarchy of project 'E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/PDS_HDMA/HDMA_fifo_ctrl.v". 
Parse module hierarchy of project 'E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/PDS_HDMA/HDMA_fifo_ctrl.v". 
Parse module hierarchy of project 'E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
Customize IP 'E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/ipcore/rd_fifo/rd_fifo.idf' ...
IP Compiler exited.
Customize IP 'E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/ipcore/rd_fifo/rd_fifo.idf' ...
IP Compiler exited.
Customize IP 'wr_fifo' ...
C: Flow-2008: IP file modified: "E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/ipcore/wr_fifo/wr_fifo.idf". 
Parse module hierarchy of project 'E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
IP Compiler exited.
Customize IP 'E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/ipcore/rd_fifo/rd_fifo.idf' ...
C: Flow-2008: IP file modified: "E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/ipcore/rd_fifo/rd_fifo.idf". 
Parse module hierarchy of project 'E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
E: Verilog-4119: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/PDS_HDMA/HDMA_fifo_ctrl.v(line number: 73)] Referenced port name 'wr_clk' was not defined in module 'rd_fifo'
IP Compiler exited.
Customize IP 'E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/ipcore/wr_fifo/wr_fifo.idf' ...
Customize IP 'E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/ipcore/rd_fifo/rd_fifo.idf' ...
C: Flow-2008: IP file modified: "E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/ipcore/rd_fifo/rd_fifo.idf". 
Parse module hierarchy of project 'E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
E: Verilog-4119: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/PDS_HDMA/HDMA_fifo_ctrl.v(line number: 73)] Referenced port name 'wr_clk' was not defined in module 'rd_fifo'
Parse module hierarchy of project 'E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/PDS_HDMA/HDMA_fifo_ctrl.v". 
E: Verilog-4119: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/PDS_HDMA/HDMA_fifo_ctrl.v(line number: 73)] Referenced port name 'rd_clk' was not defined in module 'rd_fifo'
Parse module hierarchy of project 'E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/PDS_HDMA/HDMA_fifo_ctrl.v". 
E: Verilog-4119: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/PDS_HDMA/HDMA_fifo_ctrl.v(line number: 73)] Referenced port name 'rd_clk' was not defined in module 'rd_fifo'
IP Compiler exited.
IP Compiler exited.
Customize IP 'E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/ipcore/rd_fifo/rd_fifo.idf' ...
C: Flow-2008: IP file modified: "E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/ipcore/rd_fifo/rd_fifo.idf". 
Parse module hierarchy of project 'E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
Parse module hierarchy of project 'E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
C: Flow-2008: IP file modified: "E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/ipcore/rd_fifo/rd_fifo.idf". 
Parse module hierarchy of project 'E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
IP Compiler exited.
E: Verilog-4119: [E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/PDS_HDMA/HDMA_fifo_ctrl.v(line number: 73)] Referenced port name 'clk' was not defined in module 'rd_fifo'
Parse module hierarchy of project 'E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/PDS_HDMA/HDMA_fifo_ctrl.v". 
Parse module hierarchy of project 'E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/PDS_HDMA/HDMA_fifo_ctrl.v". 
Customize IP 'E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/ipcore/wr_fifo/wr_fifo.idf' ...
C: Flow-2008: IP file modified: "E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/ipcore/wr_fifo/wr_fifo.idf". 
Parse module hierarchy of project 'E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
C: Flow-2008: IP file modified: "E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/ipcore/wr_fifo/wr_fifo.idf". 
Parse module hierarchy of project 'E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
IP Compiler exited.
Parse module hierarchy of project 'E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/PDS_HDMA/HDMA_fifo_ctrl.v". 
Parse module hierarchy of project 'E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/PDS_HDMA/HDMA_fifo_ctrl_top.v". 
Parse module hierarchy of project 'E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/PDS_HDMA/PDS_DDR3_WR.v". 
Parse module hierarchy of project 'E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/hdmi_ddr_ov5640_top.v". 
Parse module hierarchy of project 'E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/hdmi_ddr_ov5640_top.v". 
Parse module hierarchy of project 'E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/hdmi_ddr_ov5640_top.v". 
Parse module hierarchy of project 'E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/hdmi_ddr_ov5640_top.v". 
Parse module hierarchy of project 'E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/hdmi_ddr_ov5640_top.v". 
Parse module hierarchy of project 'E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/hdmi_ddr_ov5640_top.v". 
Parse module hierarchy of project 'E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/hdmi_ddr_ov5640_top.v". 
Parse module hierarchy of project 'E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/hdmi_ddr_ov5640_top.v". 
Parse module hierarchy of project 'E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/hdmi_ddr_ov5640_top.v". 
Parse module hierarchy of project 'E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/hdmi_ddr_ov5640_top.v". 
Parse module hierarchy of project 'E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/hdmi_ddr_ov5640_top.v". 
Parse module hierarchy of project 'E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/hdmi_ddr_ov5640_top.v". 
Parse module hierarchy of project 'E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/hdmi_ddr_ov5640_top.v". 
Parse module hierarchy of project 'E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/hdmi_ddr_ov5640_top.v". 
Parse module hierarchy of project 'E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/hdmi_ddr_ov5640_top.v". 
Parse module hierarchy of project 'E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/hdmi_ddr_ov5640_top.v". 
