digraph "CFG for '_Z19arrayOf2DConditionsiiPKfS0_Pf' function" {
	label="CFG for '_Z19arrayOf2DConditionsiiPKfS0_Pf' function";

	Node0x47a25f0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%5:\l  %6 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %7 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %8 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %9 = getelementptr i8, i8 addrspace(4)* %7, i64 4\l  %10 = bitcast i8 addrspace(4)* %9 to i16 addrspace(4)*\l  %11 = load i16, i16 addrspace(4)* %10, align 4, !range !5, !invariant.load !6\l  %12 = zext i16 %11 to i32\l  %13 = mul i32 %8, %12\l  %14 = add i32 %13, %6\l  %15 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !4\l  %16 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %17 = getelementptr i8, i8 addrspace(4)* %7, i64 6\l  %18 = bitcast i8 addrspace(4)* %17 to i16 addrspace(4)*\l  %19 = load i16, i16 addrspace(4)* %18, align 2, !range !5, !invariant.load !6\l  %20 = zext i16 %19 to i32\l  %21 = mul i32 %16, %20\l  %22 = add i32 %21, %15\l  %23 = icmp slt i32 %14, %0\l  %24 = icmp slt i32 %22, %1\l  %25 = select i1 %23, i1 %24, i1 false\l  br i1 %25, label %26, label %45\l|{<s0>T|<s1>F}}"];
	Node0x47a25f0:s0 -> Node0x47a60b0;
	Node0x47a25f0:s1 -> Node0x47a6140;
	Node0x47a60b0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%26:\l26:                                               \l  %27 = mul nsw i32 %22, %0\l  %28 = add nsw i32 %27, %14\l  %29 = shl nsw i32 %14, 1\l  %30 = sext i32 %29 to i64\l  %31 = getelementptr inbounds float, float addrspace(1)* %2, i64 %30\l  %32 = load float, float addrspace(1)* %31, align 4, !tbaa !7,\l... !amdgpu.noclobber !6\l  %33 = sext i32 %28 to i64\l  %34 = getelementptr inbounds float, float addrspace(1)* %3, i64 %33\l  %35 = load float, float addrspace(1)* %34, align 4, !tbaa !7,\l... !amdgpu.noclobber !6\l  %36 = fcmp contract olt float %32, %35\l  %37 = add nuw nsw i32 %29, 1\l  %38 = sext i32 %37 to i64\l  %39 = getelementptr inbounds float, float addrspace(1)* %2, i64 %38\l  %40 = load float, float addrspace(1)* %39, align 4, !tbaa !7,\l... !amdgpu.noclobber !6\l  %41 = fcmp contract olt float %35, %40\l  %42 = and i1 %36, %41\l  %43 = uitofp i1 %42 to float\l  %44 = getelementptr inbounds float, float addrspace(1)* %4, i64 %33\l  store float %43, float addrspace(1)* %44, align 4, !tbaa !7\l  br label %45\l}"];
	Node0x47a60b0 -> Node0x47a6140;
	Node0x47a6140 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%45:\l45:                                               \l  ret void\l}"];
}
