{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1635382243277 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1635382243277 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 28 09:50:43 2021 " "Processing started: Thu Oct 28 09:50:43 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1635382243277 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635382243277 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off wave_table_sound -c wave_table_sound " "Command: quartus_map --read_settings_files=on --write_settings_files=off wave_table_sound -c wave_table_sound" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635382243278 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1635382243680 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1635382243680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/wave_table_sound/rtl/wts_virtual_rom_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hra/documents/github/wave_table_sound/rtl/wts_virtual_rom_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 wts_virtual_rom_controller " "Found entity 1: wts_virtual_rom_controller" {  } { { "../rtl/wts_virtual_rom_controller.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_virtual_rom_controller.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635382255378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635382255378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/wave_table_sound/rtl/wts_tone_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hra/documents/github/wave_table_sound/rtl/wts_tone_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 wts_tone_generator " "Found entity 1: wts_tone_generator" {  } { { "../rtl/wts_tone_generator.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_tone_generator.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635382255379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635382255379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/wave_table_sound/rtl/wts_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hra/documents/github/wave_table_sound/rtl/wts_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 wts_timer " "Found entity 1: wts_timer" {  } { { "../rtl/wts_timer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_timer.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635382255381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635382255381 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "11 wts_register.v(1229) " "Verilog HDL Expression warning at wts_register.v(1229): truncated literal to match 11 bits" {  } { { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 1229 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1635382255386 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "11 wts_register.v(1230) " "Verilog HDL Expression warning at wts_register.v(1230): truncated literal to match 11 bits" {  } { { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 1230 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1635382255386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/wave_table_sound/rtl/wts_register.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hra/documents/github/wave_table_sound/rtl/wts_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 wts_register " "Found entity 1: wts_register" {  } { { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635382255387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635382255387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/wave_table_sound/rtl/wts_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hra/documents/github/wave_table_sound/rtl/wts_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 wts_ram " "Found entity 1: wts_ram" {  } { { "../rtl/wts_ram.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_ram.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635382255388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635382255388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/wave_table_sound/rtl/wts_noise_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hra/documents/github/wave_table_sound/rtl/wts_noise_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 wts_noise_generator " "Found entity 1: wts_noise_generator" {  } { { "../rtl/wts_noise_generator.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_noise_generator.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635382255391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635382255391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/wave_table_sound/rtl/wts_core.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hra/documents/github/wave_table_sound/rtl/wts_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 wts_core " "Found entity 1: wts_core" {  } { { "../rtl/wts_core.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_core.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635382255394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635382255394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/wave_table_sound/rtl/wts_channel_volume.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hra/documents/github/wave_table_sound/rtl/wts_channel_volume.v" { { "Info" "ISGN_ENTITY_NAME" "1 wts_channel_volume " "Found entity 1: wts_channel_volume" {  } { { "../rtl/wts_channel_volume.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_volume.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635382255395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635382255395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/wave_table_sound/rtl/wts_channel_part.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hra/documents/github/wave_table_sound/rtl/wts_channel_part.v" { { "Info" "ISGN_ENTITY_NAME" "1 wts_channel_part " "Found entity 1: wts_channel_part" {  } { { "../rtl/wts_channel_part.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_part.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635382255397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635382255397 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "wts_channel_mixer.v(710) " "Verilog HDL warning at wts_channel_mixer.v(710): extended using \"x\" or \"z\"" {  } { { "../rtl/wts_channel_mixer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 710 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1635382255399 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "wts_channel_mixer.v(728) " "Verilog HDL warning at wts_channel_mixer.v(728): extended using \"x\" or \"z\"" {  } { { "../rtl/wts_channel_mixer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 728 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1635382255400 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "wts_channel_mixer.v(746) " "Verilog HDL warning at wts_channel_mixer.v(746): extended using \"x\" or \"z\"" {  } { { "../rtl/wts_channel_mixer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 746 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1635382255400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/wave_table_sound/rtl/wts_channel_mixer.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hra/documents/github/wave_table_sound/rtl/wts_channel_mixer.v" { { "Info" "ISGN_ENTITY_NAME" "1 wts_channel_mixer " "Found entity 1: wts_channel_mixer" {  } { { "../rtl/wts_channel_mixer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635382255400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635382255400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/wave_table_sound/rtl/wts_adsr_envelope_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hra/documents/github/wave_table_sound/rtl/wts_adsr_envelope_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 wts_adsr_envelope_generator " "Found entity 1: wts_adsr_envelope_generator" {  } { { "../rtl/wts_adsr_envelope_generator.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_adsr_envelope_generator.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635382255402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635382255402 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "wts_for_cartridge.v(60) " "Verilog HDL warning at wts_for_cartridge.v(60): extended using \"x\" or \"z\"" {  } { { "../rtl/wts_for_cartridge.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_for_cartridge.v" 60 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1635382255404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/wave_table_sound/rtl/wts_for_cartridge.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hra/documents/github/wave_table_sound/rtl/wts_for_cartridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 wts_for_cartridge " "Found entity 1: wts_for_cartridge" {  } { { "../rtl/wts_for_cartridge.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_for_cartridge.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635382255404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635382255404 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w_bank_en wts_virtual_rom_controller.v(108) " "Verilog HDL Implicit Net warning at wts_virtual_rom_controller.v(108): created implicit net for \"w_bank_en\"" {  } { { "../rtl/wts_virtual_rom_controller.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_virtual_rom_controller.v" 108 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635382255405 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w_rom_mode wts_virtual_rom_controller.v(112) " "Verilog HDL Implicit Net warning at wts_virtual_rom_controller.v(112): created implicit net for \"w_rom_mode\"" {  } { { "../rtl/wts_virtual_rom_controller.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_virtual_rom_controller.v" 112 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635382255405 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "wts_for_cartridge " "Elaborating entity \"wts_for_cartridge\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1635382255537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wts_core wts_core:u_wts_core " "Elaborating entity \"wts_core\" for hierarchy \"wts_core:u_wts_core\"" {  } { { "../rtl/wts_for_cartridge.v" "u_wts_core" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_for_cartridge.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635382255543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wts_channel_mixer wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer " "Elaborating entity \"wts_channel_mixer\" for hierarchy \"wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\"" {  } { { "../rtl/wts_core.v" "u_wts_channel_mixer" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_core.v" 381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635382255599 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ff_sram_id_d wts_channel_mixer.v(256) " "Verilog HDL or VHDL warning at wts_channel_mixer.v(256): object \"ff_sram_id_d\" assigned a value but never read" {  } { { "../rtl/wts_channel_mixer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 256 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1635382255602 "|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "wts_channel_mixer.v(704) " "Verilog HDL Case Statement information at wts_channel_mixer.v(704): all case item expressions in this case statement are onehot" {  } { { "../rtl/wts_channel_mixer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 704 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1635382255608 "|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "wts_channel_mixer.v(722) " "Verilog HDL Case Statement information at wts_channel_mixer.v(722): all case item expressions in this case statement are onehot" {  } { { "../rtl/wts_channel_mixer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 722 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1635382255609 "|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "wts_channel_mixer.v(740) " "Verilog HDL Case Statement information at wts_channel_mixer.v(740): all case item expressions in this case statement are onehot" {  } { { "../rtl/wts_channel_mixer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 740 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1635382255610 "|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wts_channel_part wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_channel_part:u_ch_a0 " "Elaborating entity \"wts_channel_part\" for hierarchy \"wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_channel_part:u_ch_a0\"" {  } { { "../rtl/wts_channel_mixer.v" "u_ch_a0" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 496 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635382255663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wts_noise_generator wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_channel_part:u_ch_a0\|wts_noise_generator:u_noise_generator " "Elaborating entity \"wts_noise_generator\" for hierarchy \"wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_channel_part:u_ch_a0\|wts_noise_generator:u_noise_generator\"" {  } { { "../rtl/wts_channel_part.v" "u_noise_generator" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_part.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635382255672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wts_adsr_envelope_generator wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_channel_part:u_ch_a0\|wts_adsr_envelope_generator:u_adsr_envelope_generator " "Elaborating entity \"wts_adsr_envelope_generator\" for hierarchy \"wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_channel_part:u_ch_a0\|wts_adsr_envelope_generator:u_adsr_envelope_generator\"" {  } { { "../rtl/wts_channel_part.v" "u_adsr_envelope_generator" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_part.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635382255676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wts_tone_generator wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_channel_part:u_ch_a0\|wts_tone_generator:u_tone_generator " "Elaborating entity \"wts_tone_generator\" for hierarchy \"wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_channel_part:u_ch_a0\|wts_tone_generator:u_tone_generator\"" {  } { { "../rtl/wts_channel_part.v" "u_tone_generator" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_part.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635382255693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wts_ram wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_ram:u_ram00 " "Elaborating entity \"wts_ram\" for hierarchy \"wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_ram:u_ram00\"" {  } { { "../rtl/wts_channel_mixer.v" "u_ram00" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 777 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635382255732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wts_channel_volume wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_channel_volume:u_channel_volume0 " "Elaborating entity \"wts_channel_volume\" for hierarchy \"wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_channel_volume:u_channel_volume0\"" {  } { { "../rtl/wts_channel_mixer.v" "u_channel_volume0" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635382255737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wts_timer wts_core:u_wts_core\|wts_timer:u_wts_timer " "Elaborating entity \"wts_timer\" for hierarchy \"wts_core:u_wts_core\|wts_timer:u_wts_timer\"" {  } { { "../rtl/wts_core.v" "u_wts_timer" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_core.v" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635382255743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wts_register wts_core:u_wts_core\|wts_register:u_wts_register " "Elaborating entity \"wts_register\" for hierarchy \"wts_core:u_wts_core\|wts_register:u_wts_register\"" {  } { { "../rtl/wts_core.v" "u_wts_register" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_core.v" 566 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635382255747 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reg_ar_d0 wts_register.v(547) " "Verilog HDL Always Construct warning at wts_register.v(547): inferring latch(es) for variable \"reg_ar_d0\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 547 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1635382255880 "|wts_for_cartridge|wts_core:u_wts_core|wts_register:u_wts_register"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_ar_d0\[0\] wts_register.v(547) " "Inferred latch for \"reg_ar_d0\[0\]\" at wts_register.v(547)" {  } { { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 547 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635382256077 "|wts_for_cartridge|wts_core:u_wts_core|wts_register:u_wts_register"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_ar_d0\[1\] wts_register.v(547) " "Inferred latch for \"reg_ar_d0\[1\]\" at wts_register.v(547)" {  } { { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 547 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635382256077 "|wts_for_cartridge|wts_core:u_wts_core|wts_register:u_wts_register"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_ar_d0\[2\] wts_register.v(547) " "Inferred latch for \"reg_ar_d0\[2\]\" at wts_register.v(547)" {  } { { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 547 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635382256077 "|wts_for_cartridge|wts_core:u_wts_core|wts_register:u_wts_register"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_ar_d0\[3\] wts_register.v(547) " "Inferred latch for \"reg_ar_d0\[3\]\" at wts_register.v(547)" {  } { { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 547 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635382256078 "|wts_for_cartridge|wts_core:u_wts_core|wts_register:u_wts_register"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_ar_d0\[4\] wts_register.v(547) " "Inferred latch for \"reg_ar_d0\[4\]\" at wts_register.v(547)" {  } { { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 547 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635382256078 "|wts_for_cartridge|wts_core:u_wts_core|wts_register:u_wts_register"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_ar_d0\[5\] wts_register.v(547) " "Inferred latch for \"reg_ar_d0\[5\]\" at wts_register.v(547)" {  } { { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 547 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635382256078 "|wts_for_cartridge|wts_core:u_wts_core|wts_register:u_wts_register"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_ar_d0\[6\] wts_register.v(547) " "Inferred latch for \"reg_ar_d0\[6\]\" at wts_register.v(547)" {  } { { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 547 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635382256078 "|wts_for_cartridge|wts_core:u_wts_core|wts_register:u_wts_register"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_ar_d0\[7\] wts_register.v(547) " "Inferred latch for \"reg_ar_d0\[7\]\" at wts_register.v(547)" {  } { { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 547 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635382256078 "|wts_for_cartridge|wts_core:u_wts_core|wts_register:u_wts_register"}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_ram:u_ram00\|ram_array_rtl_0 " "Inferred dual-clock RAM node \"wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_ram:u_ram00\|ram_array_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1635382257270 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_ram:u_ram10\|ram_array_rtl_0 " "Inferred dual-clock RAM node \"wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_ram:u_ram10\|ram_array_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1635382257271 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_ram:u_ram00\|ram_array_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_ram:u_ram00\|ram_array_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1635382258565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1635382258565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1635382258565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 640 " "Parameter NUMWORDS_A set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1635382258565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1635382258565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1635382258565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 640 " "Parameter NUMWORDS_B set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1635382258565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1635382258565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1635382258565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1635382258565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1635382258565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1635382258565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1635382258565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1635382258565 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1635382258565 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_ram:u_ram10\|ram_array_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_ram:u_ram10\|ram_array_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1635382258565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1635382258565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1635382258565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 640 " "Parameter NUMWORDS_A set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1635382258565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1635382258565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1635382258565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 640 " "Parameter NUMWORDS_B set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1635382258565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1635382258565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1635382258565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1635382258565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1635382258565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1635382258565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1635382258565 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1635382258565 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1635382258565 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1635382258565 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "14 " "Inferred 14 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_channel_volume:u_channel_volume1\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_channel_volume:u_channel_volume1\|Mult1\"" {  } { { "../rtl/wts_channel_volume.v" "Mult1" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_volume.v" 42 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1635382258567 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_channel_volume:u_channel_volume0\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_channel_volume:u_channel_volume0\|Mult1\"" {  } { { "../rtl/wts_channel_volume.v" "Mult1" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_volume.v" 42 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1635382258567 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_channel_volume:u_channel_volume1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_channel_volume:u_channel_volume1\|Mult0\"" {  } { { "../rtl/wts_channel_volume.v" "Mult0" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_volume.v" 40 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1635382258567 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_channel_volume:u_channel_volume0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_channel_volume:u_channel_volume0\|Mult0\"" {  } { { "../rtl/wts_channel_volume.v" "Mult0" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_volume.v" 40 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1635382258567 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_channel_part:u_ch_b1\|wts_adsr_envelope_generator:u_adsr_envelope_generator\|Add0 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_channel_part:u_ch_b1\|wts_adsr_envelope_generator:u_adsr_envelope_generator\|Add0\"" {  } { { "../rtl/wts_adsr_envelope_generator.v" "Add0" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_adsr_envelope_generator.v" 68 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1635382258567 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_channel_part:u_ch_a1\|wts_adsr_envelope_generator:u_adsr_envelope_generator\|Add0 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_channel_part:u_ch_a1\|wts_adsr_envelope_generator:u_adsr_envelope_generator\|Add0\"" {  } { { "../rtl/wts_adsr_envelope_generator.v" "Add0" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_adsr_envelope_generator.v" 68 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1635382258567 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_channel_part:u_ch_d1\|wts_adsr_envelope_generator:u_adsr_envelope_generator\|Add0 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_channel_part:u_ch_d1\|wts_adsr_envelope_generator:u_adsr_envelope_generator\|Add0\"" {  } { { "../rtl/wts_adsr_envelope_generator.v" "Add0" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_adsr_envelope_generator.v" 68 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1635382258567 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_channel_part:u_ch_c1\|wts_adsr_envelope_generator:u_adsr_envelope_generator\|Add0 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_channel_part:u_ch_c1\|wts_adsr_envelope_generator:u_adsr_envelope_generator\|Add0\"" {  } { { "../rtl/wts_adsr_envelope_generator.v" "Add0" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_adsr_envelope_generator.v" 68 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1635382258567 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_channel_part:u_ch_e1\|wts_adsr_envelope_generator:u_adsr_envelope_generator\|Add0 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_channel_part:u_ch_e1\|wts_adsr_envelope_generator:u_adsr_envelope_generator\|Add0\"" {  } { { "../rtl/wts_adsr_envelope_generator.v" "Add0" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_adsr_envelope_generator.v" 68 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1635382258567 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_channel_part:u_ch_b0\|wts_adsr_envelope_generator:u_adsr_envelope_generator\|Add0 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_channel_part:u_ch_b0\|wts_adsr_envelope_generator:u_adsr_envelope_generator\|Add0\"" {  } { { "../rtl/wts_adsr_envelope_generator.v" "Add0" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_adsr_envelope_generator.v" 68 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1635382258567 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_channel_part:u_ch_a0\|wts_adsr_envelope_generator:u_adsr_envelope_generator\|Add0 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_channel_part:u_ch_a0\|wts_adsr_envelope_generator:u_adsr_envelope_generator\|Add0\"" {  } { { "../rtl/wts_adsr_envelope_generator.v" "Add0" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_adsr_envelope_generator.v" 68 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1635382258567 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_channel_part:u_ch_d0\|wts_adsr_envelope_generator:u_adsr_envelope_generator\|Add0 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_channel_part:u_ch_d0\|wts_adsr_envelope_generator:u_adsr_envelope_generator\|Add0\"" {  } { { "../rtl/wts_adsr_envelope_generator.v" "Add0" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_adsr_envelope_generator.v" 68 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1635382258567 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_channel_part:u_ch_c0\|wts_adsr_envelope_generator:u_adsr_envelope_generator\|Add0 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_channel_part:u_ch_c0\|wts_adsr_envelope_generator:u_adsr_envelope_generator\|Add0\"" {  } { { "../rtl/wts_adsr_envelope_generator.v" "Add0" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_adsr_envelope_generator.v" 68 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1635382258567 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_channel_part:u_ch_e0\|wts_adsr_envelope_generator:u_adsr_envelope_generator\|Add0 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_channel_part:u_ch_e0\|wts_adsr_envelope_generator:u_adsr_envelope_generator\|Add0\"" {  } { { "../rtl/wts_adsr_envelope_generator.v" "Add0" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_adsr_envelope_generator.v" 68 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1635382258567 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1635382258567 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_ram:u_ram00\|altsyncram:ram_array_rtl_0 " "Elaborated megafunction instantiation \"wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_ram:u_ram00\|altsyncram:ram_array_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635382258652 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_ram:u_ram00\|altsyncram:ram_array_rtl_0 " "Instantiated megafunction \"wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_ram:u_ram00\|altsyncram:ram_array_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635382258653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635382258653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635382258653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 640 " "Parameter \"NUMWORDS_A\" = \"640\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635382258653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635382258653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635382258653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 640 " "Parameter \"NUMWORDS_B\" = \"640\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635382258653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635382258653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635382258653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635382258653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635382258653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635382258653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635382258653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635382258653 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1635382258653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_27d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_27d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_27d1 " "Found entity 1: altsyncram_27d1" {  } { { "db/altsyncram_27d1.tdf" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/quartus/db/altsyncram_27d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635382258709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635382258709 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_channel_volume:u_channel_volume1\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_channel_volume:u_channel_volume1\|lpm_mult:Mult1\"" {  } { { "../rtl/wts_channel_volume.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_volume.v" 42 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635382258763 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_channel_volume:u_channel_volume1\|lpm_mult:Mult1 " "Instantiated megafunction \"wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_channel_volume:u_channel_volume1\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635382258763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635382258763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 13 " "Parameter \"LPM_WIDTHP\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635382258763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 13 " "Parameter \"LPM_WIDTHR\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635382258763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635382258763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635382258763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635382258763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635382258763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635382258763 ""}  } { { "../rtl/wts_channel_volume.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_volume.v" 42 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1635382258763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_nds.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_nds.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_nds " "Found entity 1: mult_nds" {  } { { "db/mult_nds.tdf" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/quartus/db/mult_nds.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635382258803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635382258803 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_channel_volume:u_channel_volume1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_channel_volume:u_channel_volume1\|lpm_mult:Mult0\"" {  } { { "../rtl/wts_channel_volume.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_volume.v" 40 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635382258819 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_channel_volume:u_channel_volume1\|lpm_mult:Mult0 " "Instantiated megafunction \"wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_channel_volume:u_channel_volume1\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635382258819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635382258819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635382258819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635382258819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635382258819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635382258819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635382258819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635382258819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635382258819 ""}  } { { "../rtl/wts_channel_volume.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_volume.v" 40 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1635382258819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_tds.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_tds.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_tds " "Found entity 1: mult_tds" {  } { { "db/mult_tds.tdf" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/quartus/db/mult_tds.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635382258858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635382258858 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_channel_part:u_ch_b1\|wts_adsr_envelope_generator:u_adsr_envelope_generator\|lpm_add_sub:Add0 " "Elaborated megafunction instantiation \"wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_channel_part:u_ch_b1\|wts_adsr_envelope_generator:u_adsr_envelope_generator\|lpm_add_sub:Add0\"" {  } { { "../rtl/wts_adsr_envelope_generator.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_adsr_envelope_generator.v" 68 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635382258892 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_channel_part:u_ch_b1\|wts_adsr_envelope_generator:u_adsr_envelope_generator\|lpm_add_sub:Add0 " "Instantiated megafunction \"wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_channel_part:u_ch_b1\|wts_adsr_envelope_generator:u_adsr_envelope_generator\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635382258892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635382258892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635382258892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635382258892 ""}  } { { "../rtl/wts_adsr_envelope_generator.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_adsr_envelope_generator.v" 68 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1635382258892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_29i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_29i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_29i " "Found entity 1: add_sub_29i" {  } { { "db/add_sub_29i.tdf" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/quartus/db/add_sub_29i.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635382258933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635382258933 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 34 -1 0 } } { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 469 -1 0 } } { "../rtl/wts_channel_mixer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 834 -1 0 } } { "../rtl/wts_timer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_timer.v" 38 -1 0 } } { "../rtl/wts_timer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_timer.v" 39 -1 0 } } { "../rtl/wts_for_cartridge.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_for_cartridge.v" 47 -1 0 } } { "../rtl/wts_for_cartridge.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_for_cartridge.v" 48 -1 0 } } { "../rtl/wts_for_cartridge.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_for_cartridge.v" 45 -1 0 } } { "../rtl/wts_for_cartridge.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_for_cartridge.v" 46 -1 0 } } { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 267 -1 0 } } { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 284 -1 0 } } { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 301 -1 0 } } { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 318 -1 0 } } { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 335 -1 0 } } { "../rtl/wts_timer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_timer.v" 71 -1 0 } } { "../rtl/wts_timer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_timer.v" 51 -1 0 } } { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 268 -1 0 } } { "../rtl/wts_channel_mixer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 472 -1 0 } } { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 264 -1 0 } } { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 285 -1 0 } } { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 281 -1 0 } } { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 302 -1 0 } } { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 298 -1 0 } } { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 319 -1 0 } } { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 315 -1 0 } } { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 336 -1 0 } } { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 332 -1 0 } } { "../rtl/wts_noise_generator.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_noise_generator.v" 60 -1 0 } } { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 333 -1 0 } } { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 316 -1 0 } } { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 282 -1 0 } } { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 299 -1 0 } } { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 265 -1 0 } } { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 334 -1 0 } } { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 317 -1 0 } } { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 283 -1 0 } } { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 300 -1 0 } } { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 266 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1635382259337 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1635382259337 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1635382260178 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/hra/Documents/github/wave_table_sound/quartus/output_files/wave_table_sound.map.smsg " "Generated suppressed messages file C:/Users/hra/Documents/github/wave_table_sound/quartus/output_files/wave_table_sound.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635382263519 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1635382263800 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635382263800 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3492 " "Implemented 3492 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1635382264108 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1635382264108 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1635382264108 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3408 " "Implemented 3408 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1635382264108 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1635382264108 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1635382264108 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1635382264108 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4805 " "Peak virtual memory: 4805 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1635382264143 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 28 09:51:04 2021 " "Processing ended: Thu Oct 28 09:51:04 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1635382264143 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1635382264143 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1635382264143 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1635382264143 ""}
