// Seed: 186626436
module module_0;
  always_latch @(posedge 1 or posedge 1) begin : LABEL_0
    id_1 <= #1 1;
  end
  assign id_2[1 : 1] = 1;
  wand id_3 = 1;
  id_4 :
  assert property (@(posedge 1'b0) 1 + 1'b0)
  else $display;
  wire id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24
);
  inout wire id_24;
  inout wire id_23;
  input wire id_22;
  inout wire id_21;
  output wire id_20;
  output wire id_19;
  inout wire id_18;
  input wire id_17;
  input wire id_16;
  output wire id_15;
  output wire id_14;
  output wire id_13;
  output wire id_12;
  output wire id_11;
  input wire id_10;
  input wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_14 = 1;
  wire id_25;
  assign id_19 = 1;
  assign id_6  = id_21;
  tri0 id_26 = (id_23 & id_18) - 1'b0;
  assign id_21 = id_22;
  wire id_27 = 1;
  module_0 modCall_1 ();
endmodule
