 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 20
Design : fpu
Version: L-2016.03-SP5-1
Date   : Wed May  8 22:32:42 2019
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: ss0p95v25c   Library: saed32rvt_ss0p95v25c
	Parasitic source    : LPE
	Parasitic mode      : RealRVirtualC
	Extraction mode     : MIN_MAX
	Extraction derating : 25/25/25

Information: Percent of Arnoldi-based delays =  4.11%

Information: Percent of CCS-based delays =  4.11%

  Startpoint: fpu_in/fpu_in_dp/i_fp_op_in/q_reg[7]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_exp_dp/ckbuf_add_exp_dp/clken_reg
            (positive level-sensitive latch clocked by ideal_clock')
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (propagated)                        0.52       0.52
  fpu_in/fpu_in_dp/i_fp_op_in/q_reg[7]/CLK (DFFX1_RVT)
                                                          0.00       0.52 r
  fpu_in/fpu_in_dp/i_fp_op_in/q_reg[7]/QN (DFFX1_RVT)     0.38       0.90 f
  U38/Y (NBUFFX2_RVT)                                     0.27 *     1.17 f
  U1442/Y (AND3X1_RVT)                                    0.35 *     1.52 f
  U1441/Y (AND3X1_RVT)                                    0.19 *     1.71 f
  U1461/Y (NAND3X0_RVT)                                   0.07 *     1.79 r
  U1638/Y (OAI21X1_RVT)                                   0.25 *     2.04 f
  U1513/Y (INVX0_RVT)                                     0.11 *     2.15 r
  U1433/Y (AO22X1_RVT)                                    0.30 *     2.45 r
  U2651/Y (NOR4X1_RVT)                                    0.23 *     2.69 f
  fpu_add/fadd_clken_l (fpu_add)                          0.00       2.69 f
  fpu_add/U845/Y (NAND2X0_RVT)                            0.09 *     2.78 r
  fpu_add/fpu_add_exp_dp/ckbuf_add_exp_dp/clken_reg/D (LATCHX1_RVT)
                                                          0.00 *     2.78 r
  data arrival time                                                  2.78

  clock ideal_clock' (rise edge)                         61.50      61.50
  clock network delay (propagated)                        0.52      62.02
  fpu_add/fpu_add_exp_dp/ckbuf_add_exp_dp/clken_reg/CLK (LATCHX1_RVT)
                                                          0.00      62.02 r
  time borrowed from endpoint                             0.00      62.02
  data required time                                                62.02
  --------------------------------------------------------------------------
  data required time                                                62.02
  data arrival time                                                 -2.78
  --------------------------------------------------------------------------
  slack (MET)                                                       59.25

  Time Borrowing Information
  --------------------------------------------------------------
  ideal_clock' nominal pulse width                       61.50   
  clock latency difference                                0.01   
  library setup time                                     -0.07   
  --------------------------------------------------------------
  max time borrow                                        61.44   
  actual time borrow                                      0.00   
  --------------------------------------------------------------


  Startpoint: fpu_in/fpu_in_dp/i_fp_op_in/q_reg[7]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_frac_dp/ckbuf_add_frac_dp/clken_reg
            (positive level-sensitive latch clocked by ideal_clock')
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (propagated)                        0.52       0.52
  fpu_in/fpu_in_dp/i_fp_op_in/q_reg[7]/CLK (DFFX1_RVT)
                                                          0.00       0.52 r
  fpu_in/fpu_in_dp/i_fp_op_in/q_reg[7]/QN (DFFX1_RVT)     0.38       0.90 f
  U38/Y (NBUFFX2_RVT)                                     0.27 *     1.17 f
  U1442/Y (AND3X1_RVT)                                    0.35 *     1.52 f
  U1441/Y (AND3X1_RVT)                                    0.19 *     1.71 f
  U1461/Y (NAND3X0_RVT)                                   0.07 *     1.79 r
  U1638/Y (OAI21X1_RVT)                                   0.25 *     2.04 f
  U1513/Y (INVX0_RVT)                                     0.11 *     2.15 r
  U1433/Y (AO22X1_RVT)                                    0.30 *     2.45 r
  U2651/Y (NOR4X1_RVT)                                    0.23 *     2.69 f
  fpu_add/fadd_clken_l (fpu_add)                          0.00       2.69 f
  fpu_add/fpu_add_frac_dp/fadd_clken_l (fpu_add_frac_dp)
                                                          0.00       2.69 f
  fpu_add/fpu_add_frac_dp/U2419/Y (NAND2X0_RVT)           0.06 *     2.74 r
  fpu_add/fpu_add_frac_dp/ckbuf_add_frac_dp/clken_reg/D (LATCHX1_RVT)
                                                          0.00 *     2.74 r
  data arrival time                                                  2.74

  clock ideal_clock' (rise edge)                         61.50      61.50
  clock network delay (propagated)                        0.50      62.00
  fpu_add/fpu_add_frac_dp/ckbuf_add_frac_dp/clken_reg/CLK (LATCHX1_RVT)
                                                          0.00      62.00 r
  time borrowed from endpoint                             0.00      62.00
  data required time                                                62.00
  --------------------------------------------------------------------------
  data required time                                                62.00
  data arrival time                                                 -2.74
  --------------------------------------------------------------------------
  slack (MET)                                                       59.26

  Time Borrowing Information
  --------------------------------------------------------------
  ideal_clock' nominal pulse width                       61.50   
  clock latency difference                                0.01   
  library setup time                                     -0.07   
  --------------------------------------------------------------
  max time borrow                                        61.44   
  actual time borrow                                      0.00   
  --------------------------------------------------------------


  Startpoint: fpu_in/fpu_in_dp/i_fp_op_in/q_reg[7]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_div/fpu_div_frac_dp/ckbuf_div_frac_dp/clken_reg
            (positive level-sensitive latch clocked by ideal_clock')
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (propagated)                        0.52       0.52
  fpu_in/fpu_in_dp/i_fp_op_in/q_reg[7]/CLK (DFFX1_RVT)
                                                          0.00       0.52 r
  fpu_in/fpu_in_dp/i_fp_op_in/q_reg[7]/QN (DFFX1_RVT)     0.38       0.90 f
  U38/Y (NBUFFX2_RVT)                                     0.27 *     1.17 f
  U1442/Y (AND3X1_RVT)                                    0.35 *     1.52 f
  U1441/Y (AND3X1_RVT)                                    0.19 *     1.71 f
  U1461/Y (NAND3X0_RVT)                                   0.07 *     1.79 r
  U1638/Y (OAI21X1_RVT)                                   0.25 *     2.04 f
  U1513/Y (INVX0_RVT)                                     0.11 *     2.15 r
  U1891/Y (AO22X1_RVT)                                    0.17 *     2.32 r
  U2649/Y (NOR4X1_RVT)                                    0.15 *     2.47 f
  fpu_div/fdiv_clken_l (fpu_div)                          0.00       2.47 f
  fpu_div/fpu_div_frac_dp/fdiv_clken_l (fpu_div_frac_dp)
                                                          0.00       2.47 f
  fpu_div/fpu_div_frac_dp/U375/Y (NAND2X0_RVT)            0.05 *     2.52 r
  fpu_div/fpu_div_frac_dp/ckbuf_div_frac_dp/clken_reg/D (LATCHX1_RVT)
                                                          0.00 *     2.52 r
  data arrival time                                                  2.52

  clock ideal_clock' (rise edge)                         61.50      61.50
  clock network delay (propagated)                        0.49      61.99
  fpu_div/fpu_div_frac_dp/ckbuf_div_frac_dp/clken_reg/CLK (LATCHX1_RVT)
                                                          0.00      61.99 r
  time borrowed from endpoint                             0.00      61.99
  data required time                                                61.99
  --------------------------------------------------------------------------
  data required time                                                61.99
  data arrival time                                                 -2.52
  --------------------------------------------------------------------------
  slack (MET)                                                       59.47

  Time Borrowing Information
  --------------------------------------------------------------
  ideal_clock' nominal pulse width                       61.50   
  clock latency difference                                0.01   
  library setup time                                     -0.06   
  --------------------------------------------------------------
  max time borrow                                        61.45   
  actual time borrow                                      0.00   
  --------------------------------------------------------------


  Startpoint: fpu_in/fpu_in_dp/i_fp_op_in/q_reg[7]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_div/fpu_div_exp_dp/ckbuf_div_exp_dp/clken_reg
            (positive level-sensitive latch clocked by ideal_clock')
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (propagated)                        0.52       0.52
  fpu_in/fpu_in_dp/i_fp_op_in/q_reg[7]/CLK (DFFX1_RVT)
                                                          0.00       0.52 r
  fpu_in/fpu_in_dp/i_fp_op_in/q_reg[7]/QN (DFFX1_RVT)     0.38       0.90 f
  U38/Y (NBUFFX2_RVT)                                     0.27 *     1.17 f
  U1442/Y (AND3X1_RVT)                                    0.35 *     1.52 f
  U1441/Y (AND3X1_RVT)                                    0.19 *     1.71 f
  U1461/Y (NAND3X0_RVT)                                   0.07 *     1.79 r
  U1638/Y (OAI21X1_RVT)                                   0.25 *     2.04 f
  U1513/Y (INVX0_RVT)                                     0.11 *     2.15 r
  U1891/Y (AO22X1_RVT)                                    0.17 *     2.32 r
  U2649/Y (NOR4X1_RVT)                                    0.15 *     2.47 f
  fpu_div/fdiv_clken_l_div_exp_buf1 (fpu_div)             0.00       2.47 f
  fpu_div/U243/Y (NAND2X0_RVT)                            0.05 *     2.52 r
  fpu_div/fpu_div_exp_dp/ckbuf_div_exp_dp/clken_reg/D (LATCHX1_RVT)
                                                          0.00 *     2.52 r
  data arrival time                                                  2.52

  clock ideal_clock' (rise edge)                         61.50      61.50
  clock network delay (propagated)                        0.50      62.00
  fpu_div/fpu_div_exp_dp/ckbuf_div_exp_dp/clken_reg/CLK (LATCHX1_RVT)
                                                          0.00      62.00 r
  time borrowed from endpoint                             0.00      62.00
  data required time                                                62.00
  --------------------------------------------------------------------------
  data required time                                                62.00
  data arrival time                                                 -2.52
  --------------------------------------------------------------------------
  slack (MET)                                                       59.48

  Time Borrowing Information
  --------------------------------------------------------------
  ideal_clock' nominal pulse width                       61.50   
  clock latency difference                                0.01   
  library setup time                                     -0.06   
  --------------------------------------------------------------
  max time borrow                                        61.45   
  actual time borrow                                      0.00   
  --------------------------------------------------------------


  Startpoint: fpu_in/fpu_in_dp/i_fp_op_in/q_reg[7]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_exp_dp/ckbuf_mul_exp_dp/clken_reg
            (positive level-sensitive latch clocked by ideal_clock')
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (propagated)                        0.52       0.52
  fpu_in/fpu_in_dp/i_fp_op_in/q_reg[7]/CLK (DFFX1_RVT)
                                                          0.00       0.52 r
  fpu_in/fpu_in_dp/i_fp_op_in/q_reg[7]/QN (DFFX1_RVT)     0.38       0.90 f
  U38/Y (NBUFFX2_RVT)                                     0.27 *     1.17 f
  U1442/Y (AND3X1_RVT)                                    0.35 *     1.52 f
  U1441/Y (AND3X1_RVT)                                    0.19 *     1.71 f
  U1461/Y (NAND3X0_RVT)                                   0.07 *     1.79 r
  U1638/Y (OAI21X1_RVT)                                   0.25 *     2.04 f
  U1513/Y (INVX0_RVT)                                     0.11 *     2.15 r
  U1432/Y (OA222X1_RVT)                                   0.16 *     2.31 r
  U2650/Y (NOR4X1_RVT)                                    0.16 *     2.48 f
  fpu_mul/fmul_clken_l_buf1 (fpu_mul)                     0.00       2.48 f
  fpu_mul/U472/Y (NAND2X0_RVT)                            0.07 *     2.54 r
  fpu_mul/fpu_mul_exp_dp/ckbuf_mul_exp_dp/clken_reg/D (LATCHX1_RVT)
                                                          0.00 *     2.54 r
  data arrival time                                                  2.54

  clock ideal_clock' (rise edge)                         61.50      61.50
  clock network delay (propagated)                        0.53      62.03
  fpu_mul/fpu_mul_exp_dp/ckbuf_mul_exp_dp/clken_reg/CLK (LATCHX1_RVT)
                                                          0.00      62.03 r
  time borrowed from endpoint                             0.00      62.03
  data required time                                                62.03
  --------------------------------------------------------------------------
  data required time                                                62.03
  data arrival time                                                 -2.54
  --------------------------------------------------------------------------
  slack (MET)                                                       59.49

  Time Borrowing Information
  --------------------------------------------------------------
  ideal_clock' nominal pulse width                       61.50   
  clock latency difference                                0.01   
  library setup time                                     -0.07   
  --------------------------------------------------------------
  max time borrow                                        61.44   
  actual time borrow                                      0.00   
  --------------------------------------------------------------


  Startpoint: fpu_in/fpu_in_dp/i_fp_op_in/q_reg[7]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/ckbuf_mul_frac_dp/clken_reg
            (positive level-sensitive latch clocked by ideal_clock')
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (propagated)                        0.52       0.52
  fpu_in/fpu_in_dp/i_fp_op_in/q_reg[7]/CLK (DFFX1_RVT)
                                                          0.00       0.52 r
  fpu_in/fpu_in_dp/i_fp_op_in/q_reg[7]/QN (DFFX1_RVT)     0.38       0.90 f
  U38/Y (NBUFFX2_RVT)                                     0.27 *     1.17 f
  U1442/Y (AND3X1_RVT)                                    0.35 *     1.52 f
  U1441/Y (AND3X1_RVT)                                    0.19 *     1.71 f
  U1461/Y (NAND3X0_RVT)                                   0.07 *     1.79 r
  U1638/Y (OAI21X1_RVT)                                   0.25 *     2.04 f
  U1513/Y (INVX0_RVT)                                     0.11 *     2.15 r
  U1432/Y (OA222X1_RVT)                                   0.16 *     2.31 r
  U2650/Y (NOR4X1_RVT)                                    0.16 *     2.48 f
  fpu_mul/fmul_clken_l (fpu_mul)                          0.00       2.48 f
  fpu_mul/fpu_mul_frac_dp/fmul_clken_l (fpu_mul_frac_dp)
                                                          0.00       2.48 f
  fpu_mul/fpu_mul_frac_dp/U1774/Y (NAND2X0_RVT)           0.07 *     2.54 r
  fpu_mul/fpu_mul_frac_dp/ckbuf_mul_frac_dp/clken_reg/D (LATCHX1_RVT)
                                                          0.00 *     2.54 r
  data arrival time                                                  2.54

  clock ideal_clock' (rise edge)                         61.50      61.50
  clock network delay (propagated)                        0.53      62.03
  fpu_mul/fpu_mul_frac_dp/ckbuf_mul_frac_dp/clken_reg/CLK (LATCHX1_RVT)
                                                          0.00      62.03 r
  time borrowed from endpoint                             0.00      62.03
  data required time                                                62.03
  --------------------------------------------------------------------------
  data required time                                                62.03
  data arrival time                                                 -2.54
  --------------------------------------------------------------------------
  slack (MET)                                                       59.49

  Time Borrowing Information
  --------------------------------------------------------------
  ideal_clock' nominal pulse width                       61.50   
  clock latency difference                                0.01   
  library setup time                                     -0.07   
  --------------------------------------------------------------
  max time borrow                                        61.45   
  actual time borrow                                      0.00   
  --------------------------------------------------------------


  Startpoint: fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/i_m4stg_frac/booth/ckbuf_1/clken_reg
            (positive level-sensitive latch clocked by ideal_clock')
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (propagated)                        0.50       0.50
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.50 r
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.28       0.78 f
  fpu_mul/mul_dest_rdya (fpu_mul)                         0.00       0.78 f
  fpu_mul/U11/Y (OR2X1_RVT)                               0.22 *     1.00 f
  fpu_mul/U4/Y (NBUFFX2_RVT)                              0.20 *     1.20 f
  fpu_mul/i_m4stg_frac/mul_step (mul64)                   0.00       1.20 f
  fpu_mul/i_m4stg_frac/U666/Y (AO21X1_RVT)                0.15 *     1.35 f
  fpu_mul/i_m4stg_frac/booth/ckbuf_1/clken_reg/D (LATCHX1_RVT)
                                                          0.00 *     1.35 f
  data arrival time                                                  1.35

  clock ideal_clock' (rise edge)                         61.50      61.50
  clock network delay (propagated)                        0.52      62.02
  fpu_mul/i_m4stg_frac/booth/ckbuf_1/clken_reg/CLK (LATCHX1_RVT)
                                                          0.00      62.02 r
  time borrowed from endpoint                             0.00      62.02
  data required time                                                62.02
  --------------------------------------------------------------------------
  data required time                                                62.02
  data arrival time                                                 -1.35
  --------------------------------------------------------------------------
  slack (MET)                                                       60.67

  Time Borrowing Information
  --------------------------------------------------------------
  ideal_clock' nominal pulse width                       61.50   
  clock latency difference                                0.01   
  library setup time                                     -0.06   
  --------------------------------------------------------------
  max time borrow                                        61.45   
  actual time borrow                                      0.00   
  --------------------------------------------------------------


  Startpoint: fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/i_m4stg_frac/booth/ckbuf_0/clken_reg
            (positive level-sensitive latch clocked by ideal_clock')
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (propagated)                        0.50       0.50
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.50 r
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.28       0.78 f
  fpu_mul/mul_dest_rdya (fpu_mul)                         0.00       0.78 f
  fpu_mul/U11/Y (OR2X1_RVT)                               0.22 *     1.00 f
  fpu_mul/U4/Y (NBUFFX2_RVT)                              0.20 *     1.20 f
  fpu_mul/i_m4stg_frac/mul_step (mul64)                   0.00       1.20 f
  fpu_mul/i_m4stg_frac/U410/Y (OR2X1_RVT)                 0.09 *     1.30 f
  fpu_mul/i_m4stg_frac/booth/ckbuf_0/clken_reg/D (LATCHX1_RVT)
                                                          0.00 *     1.30 f
  data arrival time                                                  1.30

  clock ideal_clock' (rise edge)                         61.50      61.50
  clock network delay (propagated)                        0.52      62.02
  fpu_mul/i_m4stg_frac/booth/ckbuf_0/clken_reg/CLK (LATCHX1_RVT)
                                                          0.00      62.02 r
  time borrowed from endpoint                             0.00      62.02
  data required time                                                62.02
  --------------------------------------------------------------------------
  data required time                                                62.02
  data arrival time                                                 -1.30
  --------------------------------------------------------------------------
  slack (MET)                                                       60.73

  Time Borrowing Information
  --------------------------------------------------------------
  ideal_clock' nominal pulse width                       61.50   
  clock latency difference                                0.01   
  library setup time                                     -0.07   
  --------------------------------------------------------------
  max time borrow                                        61.44   
  actual time borrow                                      0.00   
  --------------------------------------------------------------


  Startpoint: cluster_header/I0/dbginit_repeater/lockup/so_l_reg
              (positive level-sensitive latch clocked by ideal_clock')
  Endpoint: cluster_header/I0/dbginit_repeater/syncff/i0/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock' (rise edge)                         61.50      61.50
  clock network delay (propagated)                        0.50      62.00
  cluster_header/I0/dbginit_repeater/lockup/so_l_reg/CLK (LATCHX1_RVT)
                                                          0.00      62.00 r
  cluster_header/I0/dbginit_repeater/lockup/so_l_reg/QN (LATCHX1_RVT)
                                                          0.16      62.16 r
  U2399/Y (AO22X1_RVT)                                    0.24 *    62.40 r
  cluster_header/I0/dbginit_repeater/syncff/i0/q_reg/D (DFFX1_RVT)
                                                          0.01 *    62.41 r
  data arrival time                                                 62.41

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (propagated)                        0.53     123.53
  cluster_header/I0/dbginit_repeater/syncff/i0/q_reg/CLK (DFFX1_RVT)
                                                          0.00     123.53 r
  library setup time                                     -0.10     123.42
  data required time                                               123.42
  --------------------------------------------------------------------------
  data required time                                               123.42
  data arrival time                                                -62.41
  --------------------------------------------------------------------------
  slack (MET)                                                       61.02


  Startpoint: cluster_header/I0/rst_repeater/repeater/i0/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: cluster_header/I0/rst_repeater/lockup/so_l_reg
            (positive level-sensitive latch clocked by ideal_clock')
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (propagated)                        0.52       0.52
  cluster_header/I0/rst_repeater/repeater/i0/q_reg/CLK (DFFARX1_RVT)
                                                          0.00       0.52 r
  cluster_header/I0/rst_repeater/repeater/i0/q_reg/Q (DFFARX1_RVT)
                                                          0.22       0.75 r
  U2648/Y (NOR2X0_RVT)                                    0.08 *     0.83 f
  cluster_header/I0/rst_repeater/lockup/so_l_reg/D (LATCHX1_RVT)
                                                          0.00 *     0.83 f
  data arrival time                                                  0.83

  clock ideal_clock' (rise edge)                         61.50      61.50
  clock network delay (propagated)                        0.50      62.00
  cluster_header/I0/rst_repeater/lockup/so_l_reg/CLK (LATCHX1_RVT)
                                                          0.00      62.00 r
  time borrowed from endpoint                             0.00      62.00
  data required time                                                62.00
  --------------------------------------------------------------------------
  data required time                                                62.00
  data arrival time                                                 -0.83
  --------------------------------------------------------------------------
  slack (MET)                                                       61.17

  Time Borrowing Information
  --------------------------------------------------------------
  ideal_clock' nominal pulse width                       61.50   
  clock latency difference                               -0.01   
  library setup time                                     -0.06   
  --------------------------------------------------------------
  max time borrow                                        61.43   
  actual time borrow                                      0.00   
  --------------------------------------------------------------


  Startpoint: cluster_header/I0/rst_repeater/lockup/so_l_reg
              (positive level-sensitive latch clocked by ideal_clock')
  Endpoint: cluster_header/I0/rst_repeater/syncff/i0/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock' (rise edge)                         61.50      61.50
  clock network delay (propagated)                        0.50      62.00
  cluster_header/I0/rst_repeater/lockup/so_l_reg/CLK (LATCHX1_RVT)
                                                          0.00      62.00 r
  cluster_header/I0/rst_repeater/lockup/so_l_reg/QN (LATCHX1_RVT)
                                                          0.16      62.16 r
  U2398/Y (OA221X1_RVT)                                   0.09 *    62.25 r
  cluster_header/I0/rst_repeater/syncff/i0/q_reg/D (DFFARX1_RVT)
                                                          0.00 *    62.25 r
  data arrival time                                                 62.25

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (propagated)                        0.52     123.52
  cluster_header/I0/rst_repeater/syncff/i0/q_reg/CLK (DFFARX1_RVT)
                                                          0.00     123.52 r
  library setup time                                     -0.06     123.45
  data required time                                               123.45
  --------------------------------------------------------------------------
  data required time                                               123.45
  data arrival time                                                -62.25
  --------------------------------------------------------------------------
  slack (MET)                                                       61.20


  Startpoint: cluster_header/I0/dbginit_repeater/repeater/i0/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: cluster_header/I0/dbginit_repeater/lockup/so_l_reg
            (positive level-sensitive latch clocked by ideal_clock')
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (propagated)                        0.52       0.52
  cluster_header/I0/dbginit_repeater/repeater/i0/q_reg/CLK (DFFSSRX1_RVT)
                                                          0.00       0.52 r
  cluster_header/I0/dbginit_repeater/repeater/i0/q_reg/QN (DFFSSRX1_RVT)
                                                          0.17       0.69 f
  U2647/Y (NOR2X0_RVT)                                    0.10 *     0.79 r
  cluster_header/I0/dbginit_repeater/lockup/so_l_reg/D (LATCHX1_RVT)
                                                          0.00 *     0.79 r
  data arrival time                                                  0.79

  clock ideal_clock' (rise edge)                         61.50      61.50
  clock network delay (propagated)                        0.50      62.00
  cluster_header/I0/dbginit_repeater/lockup/so_l_reg/CLK (LATCHX1_RVT)
                                                          0.00      62.00 r
  time borrowed from endpoint                             0.00      62.00
  data required time                                                62.00
  --------------------------------------------------------------------------
  data required time                                                62.00
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                       61.21

  Time Borrowing Information
  --------------------------------------------------------------
  ideal_clock' nominal pulse width                       61.50   
  clock latency difference                               -0.01   
  library setup time                                     -0.03   
  --------------------------------------------------------------
  max time borrow                                        61.46   
  actual time borrow                                      0.00   
  --------------------------------------------------------------


  Startpoint: cluster_header/I0/sync_cluster_master/q_r_reg
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: cluster_header/I0/sync_cluster_slave/so_l_reg
            (positive level-sensitive latch clocked by ideal_clock')
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (propagated)                        0.52       0.52
  cluster_header/I0/sync_cluster_master/q_r_reg/CLK (DFFX1_RVT)
                                                          0.00       0.52 r
  cluster_header/I0/sync_cluster_master/q_r_reg/QN (DFFX1_RVT)
                                                          0.21       0.74 r
  cluster_header/I0/sync_cluster_slave/so_l_reg/D (LATCHX1_RVT)
                                                          0.00 *     0.74 r
  data arrival time                                                  0.74

  clock ideal_clock' (rise edge)                         61.50      61.50
  clock network delay (propagated)                        0.50      62.00
  cluster_header/I0/sync_cluster_slave/so_l_reg/CLK (LATCHX1_RVT)
                                                          0.00      62.00 r
  time borrowed from endpoint                             0.00      62.00
  data required time                                                62.00
  --------------------------------------------------------------------------
  data required time                                                62.00
  data arrival time                                                 -0.74
  --------------------------------------------------------------------------
  slack (MET)                                                       61.26

  Time Borrowing Information
  --------------------------------------------------------------
  ideal_clock' nominal pulse width                       61.50   
  clock latency difference                               -0.01   
  library setup time                                     -0.05   
  --------------------------------------------------------------
  max time borrow                                        61.44   
  actual time borrow                                      0.00   
  --------------------------------------------------------------


  Startpoint: fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[24]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (propagated)                        0.52       0.52
  fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.52 r
  fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]/Q (DFFX1_RVT)
                                                          0.23       0.75 r
  fpu_add/fpu_add_frac_dp/U1366/CO (FADDX1_RVT)           0.13 *     0.87 r
  fpu_add/fpu_add_frac_dp/U1382/CO (FADDX1_RVT)           0.11 *     0.99 r
  fpu_add/fpu_add_frac_dp/U1407/CO (FADDX1_RVT)           0.11 *     1.10 r
  fpu_add/fpu_add_frac_dp/U1438/CO (FADDX1_RVT)           0.11 *     1.21 r
  fpu_add/fpu_add_frac_dp/U1414/CO (FADDX1_RVT)           0.11 *     1.32 r
  fpu_add/fpu_add_frac_dp/U1435/CO (FADDX1_RVT)           0.11 *     1.43 r
  fpu_add/fpu_add_frac_dp/U1376/CO (FADDX1_RVT)           0.11 *     1.54 r
  fpu_add/fpu_add_frac_dp/U1409/CO (FADDX1_RVT)           0.11 *     1.64 r
  fpu_add/fpu_add_frac_dp/U1378/CO (FADDX1_RVT)           0.11 *     1.75 r
  fpu_add/fpu_add_frac_dp/U1390/CO (FADDX1_RVT)           0.12 *     1.88 r
  fpu_add/fpu_add_frac_dp/U1388/CO (FADDX1_RVT)           0.12 *     1.99 r
  fpu_add/fpu_add_frac_dp/U1380/CO (FADDX1_RVT)           0.12 *     2.11 r
  fpu_add/fpu_add_frac_dp/U1428/CO (FADDX1_RVT)           0.11 *     2.22 r
  fpu_add/fpu_add_frac_dp/U1364/CO (FADDX1_RVT)           0.11 *     2.33 r
  fpu_add/fpu_add_frac_dp/U1392/CO (FADDX1_RVT)           0.10 *     2.43 r
  fpu_add/fpu_add_frac_dp/U1394/CO (FADDX1_RVT)           0.11 *     2.54 r
  fpu_add/fpu_add_frac_dp/U1418/CO (FADDX1_RVT)           0.11 *     2.65 r
  fpu_add/fpu_add_frac_dp/U1400/CO (FADDX1_RVT)           0.11 *     2.75 r
  fpu_add/fpu_add_frac_dp/U1396/CO (FADDX1_RVT)           0.11 *     2.86 r
  fpu_add/fpu_add_frac_dp/U1360/CO (FADDX1_RVT)           0.11 *     2.96 r
  fpu_add/fpu_add_frac_dp/U1432/CO (FADDX1_RVT)           0.11 *     3.07 r
  fpu_add/fpu_add_frac_dp/U1426/CO (FADDX1_RVT)           0.11 *     3.18 r
  fpu_add/fpu_add_frac_dp/U2482/CO (FADDX1_RVT)           0.11 *     3.28 r
  fpu_add/fpu_add_frac_dp/U1436/CO (FADDX1_RVT)           0.11 *     3.40 r
  fpu_add/fpu_add_frac_dp/U2485/CO (FADDX1_RVT)           0.11 *     3.51 r
  fpu_add/fpu_add_frac_dp/U1368/CO (FADDX1_RVT)           0.11 *     3.61 r
  fpu_add/fpu_add_frac_dp/U2488/CO (FADDX1_RVT)           0.11 *     3.72 r
  fpu_add/fpu_add_frac_dp/U1372/CO (FADDX1_RVT)           0.11 *     3.82 r
  fpu_add/fpu_add_frac_dp/U2491/CO (FADDX1_RVT)           0.11 *     3.93 r
  fpu_add/fpu_add_frac_dp/U1416/CO (FADDX1_RVT)           0.11 *     4.04 r
  fpu_add/fpu_add_frac_dp/U2494/CO (FADDX1_RVT)           0.11 *     4.15 r
  fpu_add/fpu_add_frac_dp/U1430/CO (FADDX1_RVT)           0.11 *     4.25 r
  fpu_add/fpu_add_frac_dp/U2497/CO (FADDX1_RVT)           0.10 *     4.36 r
  fpu_add/fpu_add_frac_dp/U1424/CO (FADDX1_RVT)           0.11 *     4.46 r
  fpu_add/fpu_add_frac_dp/U2500/CO (FADDX1_RVT)           0.11 *     4.57 r
  fpu_add/fpu_add_frac_dp/U1413/CO (FADDX1_RVT)           0.11 *     4.68 r
  fpu_add/fpu_add_frac_dp/U2503/CO (FADDX1_RVT)           0.11 *     4.79 r
  fpu_add/fpu_add_frac_dp/U1384/CO (FADDX1_RVT)           0.11 *     4.90 r
  fpu_add/fpu_add_frac_dp/U2506/CO (FADDX1_RVT)           0.11 *     5.01 r
  fpu_add/fpu_add_frac_dp/U1386/CO (FADDX1_RVT)           0.11 *     5.12 r
  fpu_add/fpu_add_frac_dp/U2509/CO (FADDX1_RVT)           0.11 *     5.22 r
  fpu_add/fpu_add_frac_dp/U1411/CO (FADDX1_RVT)           0.11 *     5.33 r
  fpu_add/fpu_add_frac_dp/U2512/CO (FADDX1_RVT)           0.11 *     5.44 r
  fpu_add/fpu_add_frac_dp/U1422/CO (FADDX1_RVT)           0.11 *     5.54 r
  fpu_add/fpu_add_frac_dp/U2515/CO (FADDX1_RVT)           0.11 *     5.65 r
  fpu_add/fpu_add_frac_dp/U1433/CO (FADDX1_RVT)           0.11 *     5.76 r
  fpu_add/fpu_add_frac_dp/U2518/CO (FADDX1_RVT)           0.11 *     5.87 r
  fpu_add/fpu_add_frac_dp/U1405/CO (FADDX1_RVT)           0.11 *     5.98 r
  fpu_add/fpu_add_frac_dp/U2521/CO (FADDX1_RVT)           0.11 *     6.08 r
  fpu_add/fpu_add_frac_dp/U1402/CO (FADDX1_RVT)           0.11 *     6.19 r
  fpu_add/fpu_add_frac_dp/U2524/CO (FADDX1_RVT)           0.11 *     6.30 r
  fpu_add/fpu_add_frac_dp/U1403/CO (FADDX1_RVT)           0.11 *     6.41 r
  fpu_add/fpu_add_frac_dp/U2527/CO (FADDX1_RVT)           0.11 *     6.51 r
  fpu_add/fpu_add_frac_dp/U1398/CO (FADDX1_RVT)           0.10 *     6.62 r
  fpu_add/fpu_add_frac_dp/U2530/CO (FADDX1_RVT)           0.11 *     6.72 r
  fpu_add/fpu_add_frac_dp/U1420/CO (FADDX1_RVT)           0.11 *     6.83 r
  fpu_add/fpu_add_frac_dp/U2533/CO (FADDX1_RVT)           0.11 *     6.94 r
  fpu_add/fpu_add_frac_dp/U1374/CO (FADDX1_RVT)           0.11 *     7.05 r
  fpu_add/fpu_add_frac_dp/U2536/CO (FADDX1_RVT)           0.11 *     7.16 r
  fpu_add/fpu_add_frac_dp/U1370/CO (FADDX1_RVT)           0.11 *     7.26 r
  fpu_add/fpu_add_frac_dp/U2539/CO (FADDX1_RVT)           0.11 *     7.37 r
  fpu_add/fpu_add_frac_dp/U1361/CO (FADDX1_RVT)           0.11 *     7.48 r
  fpu_add/fpu_add_frac_dp/U1357/CO (FADDX1_RVT)           0.09 *     7.57 r
  fpu_add/fpu_add_frac_dp/U182/Y (INVX0_RVT)              0.03 *     7.61 f
  fpu_add/fpu_add_frac_dp/U973/Y (XNOR2X1_RVT)            0.18 *     7.78 r
  fpu_add/fpu_add_frac_dp/U180/Y (INVX1_RVT)              0.11 *     7.90 f
  fpu_add/fpu_add_frac_dp/U1362/Y (AND4X1_RVT)            0.21 *     8.11 f
  fpu_add/fpu_add_frac_dp/U364/Y (OA222X1_RVT)            0.39 *     8.50 f
  fpu_add/fpu_add_frac_dp/U123/Y (NBUFFX2_RVT)            0.28 *     8.78 f
  fpu_add/fpu_add_frac_dp/U1437/Y (AND2X1_RVT)            0.13 *     8.91 f
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[24]/D (DFFX1_RVT)
                                                          0.00 *     8.91 f
  data arrival time                                                  8.91

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (propagated)                        0.50     123.50
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[24]/CLK (DFFX1_RVT)
                                                          0.00     123.50 r
  library setup time                                     -0.03     123.47
  data required time                                               123.47
  --------------------------------------------------------------------------
  data required time                                               123.47
  data arrival time                                                 -8.91
  --------------------------------------------------------------------------
  slack (MET)                                                      114.56


  Startpoint: fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[25]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (propagated)                        0.52       0.52
  fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.52 r
  fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]/Q (DFFX1_RVT)
                                                          0.23       0.75 r
  fpu_add/fpu_add_frac_dp/U1366/CO (FADDX1_RVT)           0.13 *     0.87 r
  fpu_add/fpu_add_frac_dp/U1382/CO (FADDX1_RVT)           0.11 *     0.99 r
  fpu_add/fpu_add_frac_dp/U1407/CO (FADDX1_RVT)           0.11 *     1.10 r
  fpu_add/fpu_add_frac_dp/U1438/CO (FADDX1_RVT)           0.11 *     1.21 r
  fpu_add/fpu_add_frac_dp/U1414/CO (FADDX1_RVT)           0.11 *     1.32 r
  fpu_add/fpu_add_frac_dp/U1435/CO (FADDX1_RVT)           0.11 *     1.43 r
  fpu_add/fpu_add_frac_dp/U1376/CO (FADDX1_RVT)           0.11 *     1.54 r
  fpu_add/fpu_add_frac_dp/U1409/CO (FADDX1_RVT)           0.11 *     1.64 r
  fpu_add/fpu_add_frac_dp/U1378/CO (FADDX1_RVT)           0.11 *     1.75 r
  fpu_add/fpu_add_frac_dp/U1390/CO (FADDX1_RVT)           0.12 *     1.88 r
  fpu_add/fpu_add_frac_dp/U1388/CO (FADDX1_RVT)           0.12 *     1.99 r
  fpu_add/fpu_add_frac_dp/U1380/CO (FADDX1_RVT)           0.12 *     2.11 r
  fpu_add/fpu_add_frac_dp/U1428/CO (FADDX1_RVT)           0.11 *     2.22 r
  fpu_add/fpu_add_frac_dp/U1364/CO (FADDX1_RVT)           0.11 *     2.33 r
  fpu_add/fpu_add_frac_dp/U1392/CO (FADDX1_RVT)           0.10 *     2.43 r
  fpu_add/fpu_add_frac_dp/U1394/CO (FADDX1_RVT)           0.11 *     2.54 r
  fpu_add/fpu_add_frac_dp/U1418/CO (FADDX1_RVT)           0.11 *     2.65 r
  fpu_add/fpu_add_frac_dp/U1400/CO (FADDX1_RVT)           0.11 *     2.75 r
  fpu_add/fpu_add_frac_dp/U1396/CO (FADDX1_RVT)           0.11 *     2.86 r
  fpu_add/fpu_add_frac_dp/U1360/CO (FADDX1_RVT)           0.11 *     2.96 r
  fpu_add/fpu_add_frac_dp/U1432/CO (FADDX1_RVT)           0.11 *     3.07 r
  fpu_add/fpu_add_frac_dp/U1426/CO (FADDX1_RVT)           0.11 *     3.18 r
  fpu_add/fpu_add_frac_dp/U2482/CO (FADDX1_RVT)           0.11 *     3.28 r
  fpu_add/fpu_add_frac_dp/U1436/CO (FADDX1_RVT)           0.11 *     3.40 r
  fpu_add/fpu_add_frac_dp/U2485/CO (FADDX1_RVT)           0.11 *     3.51 r
  fpu_add/fpu_add_frac_dp/U1368/CO (FADDX1_RVT)           0.11 *     3.61 r
  fpu_add/fpu_add_frac_dp/U2488/CO (FADDX1_RVT)           0.11 *     3.72 r
  fpu_add/fpu_add_frac_dp/U1372/CO (FADDX1_RVT)           0.11 *     3.82 r
  fpu_add/fpu_add_frac_dp/U2491/CO (FADDX1_RVT)           0.11 *     3.93 r
  fpu_add/fpu_add_frac_dp/U1416/CO (FADDX1_RVT)           0.11 *     4.04 r
  fpu_add/fpu_add_frac_dp/U2494/CO (FADDX1_RVT)           0.11 *     4.15 r
  fpu_add/fpu_add_frac_dp/U1430/CO (FADDX1_RVT)           0.11 *     4.25 r
  fpu_add/fpu_add_frac_dp/U2497/CO (FADDX1_RVT)           0.10 *     4.36 r
  fpu_add/fpu_add_frac_dp/U1424/CO (FADDX1_RVT)           0.11 *     4.46 r
  fpu_add/fpu_add_frac_dp/U2500/CO (FADDX1_RVT)           0.11 *     4.57 r
  fpu_add/fpu_add_frac_dp/U1413/CO (FADDX1_RVT)           0.11 *     4.68 r
  fpu_add/fpu_add_frac_dp/U2503/CO (FADDX1_RVT)           0.11 *     4.79 r
  fpu_add/fpu_add_frac_dp/U1384/CO (FADDX1_RVT)           0.11 *     4.90 r
  fpu_add/fpu_add_frac_dp/U2506/CO (FADDX1_RVT)           0.11 *     5.01 r
  fpu_add/fpu_add_frac_dp/U1386/CO (FADDX1_RVT)           0.11 *     5.12 r
  fpu_add/fpu_add_frac_dp/U2509/CO (FADDX1_RVT)           0.11 *     5.22 r
  fpu_add/fpu_add_frac_dp/U1411/CO (FADDX1_RVT)           0.11 *     5.33 r
  fpu_add/fpu_add_frac_dp/U2512/CO (FADDX1_RVT)           0.11 *     5.44 r
  fpu_add/fpu_add_frac_dp/U1422/CO (FADDX1_RVT)           0.11 *     5.54 r
  fpu_add/fpu_add_frac_dp/U2515/CO (FADDX1_RVT)           0.11 *     5.65 r
  fpu_add/fpu_add_frac_dp/U1433/CO (FADDX1_RVT)           0.11 *     5.76 r
  fpu_add/fpu_add_frac_dp/U2518/CO (FADDX1_RVT)           0.11 *     5.87 r
  fpu_add/fpu_add_frac_dp/U1405/CO (FADDX1_RVT)           0.11 *     5.98 r
  fpu_add/fpu_add_frac_dp/U2521/CO (FADDX1_RVT)           0.11 *     6.08 r
  fpu_add/fpu_add_frac_dp/U1402/CO (FADDX1_RVT)           0.11 *     6.19 r
  fpu_add/fpu_add_frac_dp/U2524/CO (FADDX1_RVT)           0.11 *     6.30 r
  fpu_add/fpu_add_frac_dp/U1403/CO (FADDX1_RVT)           0.11 *     6.41 r
  fpu_add/fpu_add_frac_dp/U2527/CO (FADDX1_RVT)           0.11 *     6.51 r
  fpu_add/fpu_add_frac_dp/U1398/CO (FADDX1_RVT)           0.10 *     6.62 r
  fpu_add/fpu_add_frac_dp/U2530/CO (FADDX1_RVT)           0.11 *     6.72 r
  fpu_add/fpu_add_frac_dp/U1420/CO (FADDX1_RVT)           0.11 *     6.83 r
  fpu_add/fpu_add_frac_dp/U2533/CO (FADDX1_RVT)           0.11 *     6.94 r
  fpu_add/fpu_add_frac_dp/U1374/CO (FADDX1_RVT)           0.11 *     7.05 r
  fpu_add/fpu_add_frac_dp/U2536/CO (FADDX1_RVT)           0.11 *     7.16 r
  fpu_add/fpu_add_frac_dp/U1370/CO (FADDX1_RVT)           0.11 *     7.26 r
  fpu_add/fpu_add_frac_dp/U2539/CO (FADDX1_RVT)           0.11 *     7.37 r
  fpu_add/fpu_add_frac_dp/U1361/CO (FADDX1_RVT)           0.11 *     7.48 r
  fpu_add/fpu_add_frac_dp/U1357/CO (FADDX1_RVT)           0.09 *     7.57 r
  fpu_add/fpu_add_frac_dp/U182/Y (INVX0_RVT)              0.03 *     7.61 f
  fpu_add/fpu_add_frac_dp/U973/Y (XNOR2X1_RVT)            0.18 *     7.78 r
  fpu_add/fpu_add_frac_dp/U180/Y (INVX1_RVT)              0.11 *     7.90 f
  fpu_add/fpu_add_frac_dp/U1362/Y (AND4X1_RVT)            0.21 *     8.11 f
  fpu_add/fpu_add_frac_dp/U364/Y (OA222X1_RVT)            0.39 *     8.50 f
  fpu_add/fpu_add_frac_dp/U123/Y (NBUFFX2_RVT)            0.28 *     8.78 f
  fpu_add/fpu_add_frac_dp/U2542/Y (AND2X1_RVT)            0.13 *     8.91 f
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[25]/D (DFFX1_RVT)
                                                          0.00 *     8.91 f
  data arrival time                                                  8.91

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (propagated)                        0.50     123.50
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[25]/CLK (DFFX1_RVT)
                                                          0.00     123.50 r
  library setup time                                     -0.03     123.47
  data required time                                               123.47
  --------------------------------------------------------------------------
  data required time                                               123.47
  data arrival time                                                 -8.91
  --------------------------------------------------------------------------
  slack (MET)                                                      114.56


  Startpoint: fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[32]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (propagated)                        0.52       0.52
  fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.52 r
  fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]/Q (DFFX1_RVT)
                                                          0.23       0.75 r
  fpu_add/fpu_add_frac_dp/U1366/CO (FADDX1_RVT)           0.13 *     0.87 r
  fpu_add/fpu_add_frac_dp/U1382/CO (FADDX1_RVT)           0.11 *     0.99 r
  fpu_add/fpu_add_frac_dp/U1407/CO (FADDX1_RVT)           0.11 *     1.10 r
  fpu_add/fpu_add_frac_dp/U1438/CO (FADDX1_RVT)           0.11 *     1.21 r
  fpu_add/fpu_add_frac_dp/U1414/CO (FADDX1_RVT)           0.11 *     1.32 r
  fpu_add/fpu_add_frac_dp/U1435/CO (FADDX1_RVT)           0.11 *     1.43 r
  fpu_add/fpu_add_frac_dp/U1376/CO (FADDX1_RVT)           0.11 *     1.54 r
  fpu_add/fpu_add_frac_dp/U1409/CO (FADDX1_RVT)           0.11 *     1.64 r
  fpu_add/fpu_add_frac_dp/U1378/CO (FADDX1_RVT)           0.11 *     1.75 r
  fpu_add/fpu_add_frac_dp/U1390/CO (FADDX1_RVT)           0.12 *     1.88 r
  fpu_add/fpu_add_frac_dp/U1388/CO (FADDX1_RVT)           0.12 *     1.99 r
  fpu_add/fpu_add_frac_dp/U1380/CO (FADDX1_RVT)           0.12 *     2.11 r
  fpu_add/fpu_add_frac_dp/U1428/CO (FADDX1_RVT)           0.11 *     2.22 r
  fpu_add/fpu_add_frac_dp/U1364/CO (FADDX1_RVT)           0.11 *     2.33 r
  fpu_add/fpu_add_frac_dp/U1392/CO (FADDX1_RVT)           0.10 *     2.43 r
  fpu_add/fpu_add_frac_dp/U1394/CO (FADDX1_RVT)           0.11 *     2.54 r
  fpu_add/fpu_add_frac_dp/U1418/CO (FADDX1_RVT)           0.11 *     2.65 r
  fpu_add/fpu_add_frac_dp/U1400/CO (FADDX1_RVT)           0.11 *     2.75 r
  fpu_add/fpu_add_frac_dp/U1396/CO (FADDX1_RVT)           0.11 *     2.86 r
  fpu_add/fpu_add_frac_dp/U1360/CO (FADDX1_RVT)           0.11 *     2.96 r
  fpu_add/fpu_add_frac_dp/U1432/CO (FADDX1_RVT)           0.11 *     3.07 r
  fpu_add/fpu_add_frac_dp/U1426/CO (FADDX1_RVT)           0.11 *     3.18 r
  fpu_add/fpu_add_frac_dp/U2482/CO (FADDX1_RVT)           0.11 *     3.28 r
  fpu_add/fpu_add_frac_dp/U1436/CO (FADDX1_RVT)           0.11 *     3.40 r
  fpu_add/fpu_add_frac_dp/U2485/CO (FADDX1_RVT)           0.11 *     3.51 r
  fpu_add/fpu_add_frac_dp/U1368/CO (FADDX1_RVT)           0.11 *     3.61 r
  fpu_add/fpu_add_frac_dp/U2488/CO (FADDX1_RVT)           0.11 *     3.72 r
  fpu_add/fpu_add_frac_dp/U1372/CO (FADDX1_RVT)           0.11 *     3.82 r
  fpu_add/fpu_add_frac_dp/U2491/CO (FADDX1_RVT)           0.11 *     3.93 r
  fpu_add/fpu_add_frac_dp/U1416/CO (FADDX1_RVT)           0.11 *     4.04 r
  fpu_add/fpu_add_frac_dp/U2494/CO (FADDX1_RVT)           0.11 *     4.15 r
  fpu_add/fpu_add_frac_dp/U1430/CO (FADDX1_RVT)           0.11 *     4.25 r
  fpu_add/fpu_add_frac_dp/U2497/CO (FADDX1_RVT)           0.10 *     4.36 r
  fpu_add/fpu_add_frac_dp/U1424/CO (FADDX1_RVT)           0.11 *     4.46 r
  fpu_add/fpu_add_frac_dp/U2500/CO (FADDX1_RVT)           0.11 *     4.57 r
  fpu_add/fpu_add_frac_dp/U1413/CO (FADDX1_RVT)           0.11 *     4.68 r
  fpu_add/fpu_add_frac_dp/U2503/CO (FADDX1_RVT)           0.11 *     4.79 r
  fpu_add/fpu_add_frac_dp/U1384/CO (FADDX1_RVT)           0.11 *     4.90 r
  fpu_add/fpu_add_frac_dp/U2506/CO (FADDX1_RVT)           0.11 *     5.01 r
  fpu_add/fpu_add_frac_dp/U1386/CO (FADDX1_RVT)           0.11 *     5.12 r
  fpu_add/fpu_add_frac_dp/U2509/CO (FADDX1_RVT)           0.11 *     5.22 r
  fpu_add/fpu_add_frac_dp/U1411/CO (FADDX1_RVT)           0.11 *     5.33 r
  fpu_add/fpu_add_frac_dp/U2512/CO (FADDX1_RVT)           0.11 *     5.44 r
  fpu_add/fpu_add_frac_dp/U1422/CO (FADDX1_RVT)           0.11 *     5.54 r
  fpu_add/fpu_add_frac_dp/U2515/CO (FADDX1_RVT)           0.11 *     5.65 r
  fpu_add/fpu_add_frac_dp/U1433/CO (FADDX1_RVT)           0.11 *     5.76 r
  fpu_add/fpu_add_frac_dp/U2518/CO (FADDX1_RVT)           0.11 *     5.87 r
  fpu_add/fpu_add_frac_dp/U1405/CO (FADDX1_RVT)           0.11 *     5.98 r
  fpu_add/fpu_add_frac_dp/U2521/CO (FADDX1_RVT)           0.11 *     6.08 r
  fpu_add/fpu_add_frac_dp/U1402/CO (FADDX1_RVT)           0.11 *     6.19 r
  fpu_add/fpu_add_frac_dp/U2524/CO (FADDX1_RVT)           0.11 *     6.30 r
  fpu_add/fpu_add_frac_dp/U1403/CO (FADDX1_RVT)           0.11 *     6.41 r
  fpu_add/fpu_add_frac_dp/U2527/CO (FADDX1_RVT)           0.11 *     6.51 r
  fpu_add/fpu_add_frac_dp/U1398/CO (FADDX1_RVT)           0.10 *     6.62 r
  fpu_add/fpu_add_frac_dp/U2530/CO (FADDX1_RVT)           0.11 *     6.72 r
  fpu_add/fpu_add_frac_dp/U1420/CO (FADDX1_RVT)           0.11 *     6.83 r
  fpu_add/fpu_add_frac_dp/U2533/CO (FADDX1_RVT)           0.11 *     6.94 r
  fpu_add/fpu_add_frac_dp/U1374/CO (FADDX1_RVT)           0.11 *     7.05 r
  fpu_add/fpu_add_frac_dp/U2536/CO (FADDX1_RVT)           0.11 *     7.16 r
  fpu_add/fpu_add_frac_dp/U1370/CO (FADDX1_RVT)           0.11 *     7.26 r
  fpu_add/fpu_add_frac_dp/U2539/CO (FADDX1_RVT)           0.11 *     7.37 r
  fpu_add/fpu_add_frac_dp/U1361/CO (FADDX1_RVT)           0.11 *     7.48 r
  fpu_add/fpu_add_frac_dp/U1357/CO (FADDX1_RVT)           0.09 *     7.57 r
  fpu_add/fpu_add_frac_dp/U182/Y (INVX0_RVT)              0.03 *     7.61 f
  fpu_add/fpu_add_frac_dp/U973/Y (XNOR2X1_RVT)            0.18 *     7.78 r
  fpu_add/fpu_add_frac_dp/U180/Y (INVX1_RVT)              0.11 *     7.90 f
  fpu_add/fpu_add_frac_dp/U1362/Y (AND4X1_RVT)            0.21 *     8.11 f
  fpu_add/fpu_add_frac_dp/U364/Y (OA222X1_RVT)            0.39 *     8.50 f
  fpu_add/fpu_add_frac_dp/U123/Y (NBUFFX2_RVT)            0.28 *     8.78 f
  fpu_add/fpu_add_frac_dp/U1431/Y (AND2X1_RVT)            0.13 *     8.91 f
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[32]/D (DFFX1_RVT)
                                                          0.00 *     8.91 f
  data arrival time                                                  8.91

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (propagated)                        0.50     123.50
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[32]/CLK (DFFX1_RVT)
                                                          0.00     123.50 r
  library setup time                                     -0.03     123.47
  data required time                                               123.47
  --------------------------------------------------------------------------
  data required time                                               123.47
  data arrival time                                                 -8.91
  --------------------------------------------------------------------------
  slack (MET)                                                      114.56


  Startpoint: fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[27]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (propagated)                        0.52       0.52
  fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.52 r
  fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]/Q (DFFX1_RVT)
                                                          0.23       0.75 r
  fpu_add/fpu_add_frac_dp/U1366/CO (FADDX1_RVT)           0.13 *     0.87 r
  fpu_add/fpu_add_frac_dp/U1382/CO (FADDX1_RVT)           0.11 *     0.99 r
  fpu_add/fpu_add_frac_dp/U1407/CO (FADDX1_RVT)           0.11 *     1.10 r
  fpu_add/fpu_add_frac_dp/U1438/CO (FADDX1_RVT)           0.11 *     1.21 r
  fpu_add/fpu_add_frac_dp/U1414/CO (FADDX1_RVT)           0.11 *     1.32 r
  fpu_add/fpu_add_frac_dp/U1435/CO (FADDX1_RVT)           0.11 *     1.43 r
  fpu_add/fpu_add_frac_dp/U1376/CO (FADDX1_RVT)           0.11 *     1.54 r
  fpu_add/fpu_add_frac_dp/U1409/CO (FADDX1_RVT)           0.11 *     1.64 r
  fpu_add/fpu_add_frac_dp/U1378/CO (FADDX1_RVT)           0.11 *     1.75 r
  fpu_add/fpu_add_frac_dp/U1390/CO (FADDX1_RVT)           0.12 *     1.88 r
  fpu_add/fpu_add_frac_dp/U1388/CO (FADDX1_RVT)           0.12 *     1.99 r
  fpu_add/fpu_add_frac_dp/U1380/CO (FADDX1_RVT)           0.12 *     2.11 r
  fpu_add/fpu_add_frac_dp/U1428/CO (FADDX1_RVT)           0.11 *     2.22 r
  fpu_add/fpu_add_frac_dp/U1364/CO (FADDX1_RVT)           0.11 *     2.33 r
  fpu_add/fpu_add_frac_dp/U1392/CO (FADDX1_RVT)           0.10 *     2.43 r
  fpu_add/fpu_add_frac_dp/U1394/CO (FADDX1_RVT)           0.11 *     2.54 r
  fpu_add/fpu_add_frac_dp/U1418/CO (FADDX1_RVT)           0.11 *     2.65 r
  fpu_add/fpu_add_frac_dp/U1400/CO (FADDX1_RVT)           0.11 *     2.75 r
  fpu_add/fpu_add_frac_dp/U1396/CO (FADDX1_RVT)           0.11 *     2.86 r
  fpu_add/fpu_add_frac_dp/U1360/CO (FADDX1_RVT)           0.11 *     2.96 r
  fpu_add/fpu_add_frac_dp/U1432/CO (FADDX1_RVT)           0.11 *     3.07 r
  fpu_add/fpu_add_frac_dp/U1426/CO (FADDX1_RVT)           0.11 *     3.18 r
  fpu_add/fpu_add_frac_dp/U2482/CO (FADDX1_RVT)           0.11 *     3.28 r
  fpu_add/fpu_add_frac_dp/U1436/CO (FADDX1_RVT)           0.11 *     3.40 r
  fpu_add/fpu_add_frac_dp/U2485/CO (FADDX1_RVT)           0.11 *     3.51 r
  fpu_add/fpu_add_frac_dp/U1368/CO (FADDX1_RVT)           0.11 *     3.61 r
  fpu_add/fpu_add_frac_dp/U2488/CO (FADDX1_RVT)           0.11 *     3.72 r
  fpu_add/fpu_add_frac_dp/U1372/CO (FADDX1_RVT)           0.11 *     3.82 r
  fpu_add/fpu_add_frac_dp/U2491/CO (FADDX1_RVT)           0.11 *     3.93 r
  fpu_add/fpu_add_frac_dp/U1416/CO (FADDX1_RVT)           0.11 *     4.04 r
  fpu_add/fpu_add_frac_dp/U2494/CO (FADDX1_RVT)           0.11 *     4.15 r
  fpu_add/fpu_add_frac_dp/U1430/CO (FADDX1_RVT)           0.11 *     4.25 r
  fpu_add/fpu_add_frac_dp/U2497/CO (FADDX1_RVT)           0.10 *     4.36 r
  fpu_add/fpu_add_frac_dp/U1424/CO (FADDX1_RVT)           0.11 *     4.46 r
  fpu_add/fpu_add_frac_dp/U2500/CO (FADDX1_RVT)           0.11 *     4.57 r
  fpu_add/fpu_add_frac_dp/U1413/CO (FADDX1_RVT)           0.11 *     4.68 r
  fpu_add/fpu_add_frac_dp/U2503/CO (FADDX1_RVT)           0.11 *     4.79 r
  fpu_add/fpu_add_frac_dp/U1384/CO (FADDX1_RVT)           0.11 *     4.90 r
  fpu_add/fpu_add_frac_dp/U2506/CO (FADDX1_RVT)           0.11 *     5.01 r
  fpu_add/fpu_add_frac_dp/U1386/CO (FADDX1_RVT)           0.11 *     5.12 r
  fpu_add/fpu_add_frac_dp/U2509/CO (FADDX1_RVT)           0.11 *     5.22 r
  fpu_add/fpu_add_frac_dp/U1411/CO (FADDX1_RVT)           0.11 *     5.33 r
  fpu_add/fpu_add_frac_dp/U2512/CO (FADDX1_RVT)           0.11 *     5.44 r
  fpu_add/fpu_add_frac_dp/U1422/CO (FADDX1_RVT)           0.11 *     5.54 r
  fpu_add/fpu_add_frac_dp/U2515/CO (FADDX1_RVT)           0.11 *     5.65 r
  fpu_add/fpu_add_frac_dp/U1433/CO (FADDX1_RVT)           0.11 *     5.76 r
  fpu_add/fpu_add_frac_dp/U2518/CO (FADDX1_RVT)           0.11 *     5.87 r
  fpu_add/fpu_add_frac_dp/U1405/CO (FADDX1_RVT)           0.11 *     5.98 r
  fpu_add/fpu_add_frac_dp/U2521/CO (FADDX1_RVT)           0.11 *     6.08 r
  fpu_add/fpu_add_frac_dp/U1402/CO (FADDX1_RVT)           0.11 *     6.19 r
  fpu_add/fpu_add_frac_dp/U2524/CO (FADDX1_RVT)           0.11 *     6.30 r
  fpu_add/fpu_add_frac_dp/U1403/CO (FADDX1_RVT)           0.11 *     6.41 r
  fpu_add/fpu_add_frac_dp/U2527/CO (FADDX1_RVT)           0.11 *     6.51 r
  fpu_add/fpu_add_frac_dp/U1398/CO (FADDX1_RVT)           0.10 *     6.62 r
  fpu_add/fpu_add_frac_dp/U2530/CO (FADDX1_RVT)           0.11 *     6.72 r
  fpu_add/fpu_add_frac_dp/U1420/CO (FADDX1_RVT)           0.11 *     6.83 r
  fpu_add/fpu_add_frac_dp/U2533/CO (FADDX1_RVT)           0.11 *     6.94 r
  fpu_add/fpu_add_frac_dp/U1374/CO (FADDX1_RVT)           0.11 *     7.05 r
  fpu_add/fpu_add_frac_dp/U2536/CO (FADDX1_RVT)           0.11 *     7.16 r
  fpu_add/fpu_add_frac_dp/U1370/CO (FADDX1_RVT)           0.11 *     7.26 r
  fpu_add/fpu_add_frac_dp/U2539/CO (FADDX1_RVT)           0.11 *     7.37 r
  fpu_add/fpu_add_frac_dp/U1361/CO (FADDX1_RVT)           0.11 *     7.48 r
  fpu_add/fpu_add_frac_dp/U1357/CO (FADDX1_RVT)           0.09 *     7.57 r
  fpu_add/fpu_add_frac_dp/U182/Y (INVX0_RVT)              0.03 *     7.61 f
  fpu_add/fpu_add_frac_dp/U973/Y (XNOR2X1_RVT)            0.18 *     7.78 r
  fpu_add/fpu_add_frac_dp/U180/Y (INVX1_RVT)              0.11 *     7.90 f
  fpu_add/fpu_add_frac_dp/U1362/Y (AND4X1_RVT)            0.21 *     8.11 f
  fpu_add/fpu_add_frac_dp/U364/Y (OA222X1_RVT)            0.39 *     8.50 f
  fpu_add/fpu_add_frac_dp/U123/Y (NBUFFX2_RVT)            0.28 *     8.78 f
  fpu_add/fpu_add_frac_dp/U2543/Y (AND2X1_RVT)            0.12 *     8.91 f
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[27]/D (DFFX1_RVT)
                                                          0.00 *     8.91 f
  data arrival time                                                  8.91

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (propagated)                        0.50     123.50
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[27]/CLK (DFFX1_RVT)
                                                          0.00     123.50 r
  library setup time                                     -0.03     123.47
  data required time                                               123.47
  --------------------------------------------------------------------------
  data required time                                               123.47
  data arrival time                                                 -8.91
  --------------------------------------------------------------------------
  slack (MET)                                                      114.56


  Startpoint: fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[31]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (propagated)                        0.52       0.52
  fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.52 r
  fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]/Q (DFFX1_RVT)
                                                          0.23       0.75 r
  fpu_add/fpu_add_frac_dp/U1366/CO (FADDX1_RVT)           0.13 *     0.87 r
  fpu_add/fpu_add_frac_dp/U1382/CO (FADDX1_RVT)           0.11 *     0.99 r
  fpu_add/fpu_add_frac_dp/U1407/CO (FADDX1_RVT)           0.11 *     1.10 r
  fpu_add/fpu_add_frac_dp/U1438/CO (FADDX1_RVT)           0.11 *     1.21 r
  fpu_add/fpu_add_frac_dp/U1414/CO (FADDX1_RVT)           0.11 *     1.32 r
  fpu_add/fpu_add_frac_dp/U1435/CO (FADDX1_RVT)           0.11 *     1.43 r
  fpu_add/fpu_add_frac_dp/U1376/CO (FADDX1_RVT)           0.11 *     1.54 r
  fpu_add/fpu_add_frac_dp/U1409/CO (FADDX1_RVT)           0.11 *     1.64 r
  fpu_add/fpu_add_frac_dp/U1378/CO (FADDX1_RVT)           0.11 *     1.75 r
  fpu_add/fpu_add_frac_dp/U1390/CO (FADDX1_RVT)           0.12 *     1.88 r
  fpu_add/fpu_add_frac_dp/U1388/CO (FADDX1_RVT)           0.12 *     1.99 r
  fpu_add/fpu_add_frac_dp/U1380/CO (FADDX1_RVT)           0.12 *     2.11 r
  fpu_add/fpu_add_frac_dp/U1428/CO (FADDX1_RVT)           0.11 *     2.22 r
  fpu_add/fpu_add_frac_dp/U1364/CO (FADDX1_RVT)           0.11 *     2.33 r
  fpu_add/fpu_add_frac_dp/U1392/CO (FADDX1_RVT)           0.10 *     2.43 r
  fpu_add/fpu_add_frac_dp/U1394/CO (FADDX1_RVT)           0.11 *     2.54 r
  fpu_add/fpu_add_frac_dp/U1418/CO (FADDX1_RVT)           0.11 *     2.65 r
  fpu_add/fpu_add_frac_dp/U1400/CO (FADDX1_RVT)           0.11 *     2.75 r
  fpu_add/fpu_add_frac_dp/U1396/CO (FADDX1_RVT)           0.11 *     2.86 r
  fpu_add/fpu_add_frac_dp/U1360/CO (FADDX1_RVT)           0.11 *     2.96 r
  fpu_add/fpu_add_frac_dp/U1432/CO (FADDX1_RVT)           0.11 *     3.07 r
  fpu_add/fpu_add_frac_dp/U1426/CO (FADDX1_RVT)           0.11 *     3.18 r
  fpu_add/fpu_add_frac_dp/U2482/CO (FADDX1_RVT)           0.11 *     3.28 r
  fpu_add/fpu_add_frac_dp/U1436/CO (FADDX1_RVT)           0.11 *     3.40 r
  fpu_add/fpu_add_frac_dp/U2485/CO (FADDX1_RVT)           0.11 *     3.51 r
  fpu_add/fpu_add_frac_dp/U1368/CO (FADDX1_RVT)           0.11 *     3.61 r
  fpu_add/fpu_add_frac_dp/U2488/CO (FADDX1_RVT)           0.11 *     3.72 r
  fpu_add/fpu_add_frac_dp/U1372/CO (FADDX1_RVT)           0.11 *     3.82 r
  fpu_add/fpu_add_frac_dp/U2491/CO (FADDX1_RVT)           0.11 *     3.93 r
  fpu_add/fpu_add_frac_dp/U1416/CO (FADDX1_RVT)           0.11 *     4.04 r
  fpu_add/fpu_add_frac_dp/U2494/CO (FADDX1_RVT)           0.11 *     4.15 r
  fpu_add/fpu_add_frac_dp/U1430/CO (FADDX1_RVT)           0.11 *     4.25 r
  fpu_add/fpu_add_frac_dp/U2497/CO (FADDX1_RVT)           0.10 *     4.36 r
  fpu_add/fpu_add_frac_dp/U1424/CO (FADDX1_RVT)           0.11 *     4.46 r
  fpu_add/fpu_add_frac_dp/U2500/CO (FADDX1_RVT)           0.11 *     4.57 r
  fpu_add/fpu_add_frac_dp/U1413/CO (FADDX1_RVT)           0.11 *     4.68 r
  fpu_add/fpu_add_frac_dp/U2503/CO (FADDX1_RVT)           0.11 *     4.79 r
  fpu_add/fpu_add_frac_dp/U1384/CO (FADDX1_RVT)           0.11 *     4.90 r
  fpu_add/fpu_add_frac_dp/U2506/CO (FADDX1_RVT)           0.11 *     5.01 r
  fpu_add/fpu_add_frac_dp/U1386/CO (FADDX1_RVT)           0.11 *     5.12 r
  fpu_add/fpu_add_frac_dp/U2509/CO (FADDX1_RVT)           0.11 *     5.22 r
  fpu_add/fpu_add_frac_dp/U1411/CO (FADDX1_RVT)           0.11 *     5.33 r
  fpu_add/fpu_add_frac_dp/U2512/CO (FADDX1_RVT)           0.11 *     5.44 r
  fpu_add/fpu_add_frac_dp/U1422/CO (FADDX1_RVT)           0.11 *     5.54 r
  fpu_add/fpu_add_frac_dp/U2515/CO (FADDX1_RVT)           0.11 *     5.65 r
  fpu_add/fpu_add_frac_dp/U1433/CO (FADDX1_RVT)           0.11 *     5.76 r
  fpu_add/fpu_add_frac_dp/U2518/CO (FADDX1_RVT)           0.11 *     5.87 r
  fpu_add/fpu_add_frac_dp/U1405/CO (FADDX1_RVT)           0.11 *     5.98 r
  fpu_add/fpu_add_frac_dp/U2521/CO (FADDX1_RVT)           0.11 *     6.08 r
  fpu_add/fpu_add_frac_dp/U1402/CO (FADDX1_RVT)           0.11 *     6.19 r
  fpu_add/fpu_add_frac_dp/U2524/CO (FADDX1_RVT)           0.11 *     6.30 r
  fpu_add/fpu_add_frac_dp/U1403/CO (FADDX1_RVT)           0.11 *     6.41 r
  fpu_add/fpu_add_frac_dp/U2527/CO (FADDX1_RVT)           0.11 *     6.51 r
  fpu_add/fpu_add_frac_dp/U1398/CO (FADDX1_RVT)           0.10 *     6.62 r
  fpu_add/fpu_add_frac_dp/U2530/CO (FADDX1_RVT)           0.11 *     6.72 r
  fpu_add/fpu_add_frac_dp/U1420/CO (FADDX1_RVT)           0.11 *     6.83 r
  fpu_add/fpu_add_frac_dp/U2533/CO (FADDX1_RVT)           0.11 *     6.94 r
  fpu_add/fpu_add_frac_dp/U1374/CO (FADDX1_RVT)           0.11 *     7.05 r
  fpu_add/fpu_add_frac_dp/U2536/CO (FADDX1_RVT)           0.11 *     7.16 r
  fpu_add/fpu_add_frac_dp/U1370/CO (FADDX1_RVT)           0.11 *     7.26 r
  fpu_add/fpu_add_frac_dp/U2539/CO (FADDX1_RVT)           0.11 *     7.37 r
  fpu_add/fpu_add_frac_dp/U1361/CO (FADDX1_RVT)           0.11 *     7.48 r
  fpu_add/fpu_add_frac_dp/U1357/CO (FADDX1_RVT)           0.09 *     7.57 r
  fpu_add/fpu_add_frac_dp/U182/Y (INVX0_RVT)              0.03 *     7.61 f
  fpu_add/fpu_add_frac_dp/U973/Y (XNOR2X1_RVT)            0.18 *     7.78 r
  fpu_add/fpu_add_frac_dp/U180/Y (INVX1_RVT)              0.11 *     7.90 f
  fpu_add/fpu_add_frac_dp/U1362/Y (AND4X1_RVT)            0.21 *     8.11 f
  fpu_add/fpu_add_frac_dp/U364/Y (OA222X1_RVT)            0.39 *     8.50 f
  fpu_add/fpu_add_frac_dp/U123/Y (NBUFFX2_RVT)            0.28 *     8.78 f
  fpu_add/fpu_add_frac_dp/U2545/Y (AND2X1_RVT)            0.12 *     8.90 f
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[31]/D (DFFX1_RVT)
                                                          0.00 *     8.90 f
  data arrival time                                                  8.90

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (propagated)                        0.50     123.50
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[31]/CLK (DFFX1_RVT)
                                                          0.00     123.50 r
  library setup time                                     -0.03     123.47
  data required time                                               123.47
  --------------------------------------------------------------------------
  data required time                                               123.47
  data arrival time                                                 -8.90
  --------------------------------------------------------------------------
  slack (MET)                                                      114.57


  Startpoint: fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[28]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (propagated)                        0.52       0.52
  fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.52 r
  fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]/Q (DFFX1_RVT)
                                                          0.23       0.75 r
  fpu_add/fpu_add_frac_dp/U1366/CO (FADDX1_RVT)           0.13 *     0.87 r
  fpu_add/fpu_add_frac_dp/U1382/CO (FADDX1_RVT)           0.11 *     0.99 r
  fpu_add/fpu_add_frac_dp/U1407/CO (FADDX1_RVT)           0.11 *     1.10 r
  fpu_add/fpu_add_frac_dp/U1438/CO (FADDX1_RVT)           0.11 *     1.21 r
  fpu_add/fpu_add_frac_dp/U1414/CO (FADDX1_RVT)           0.11 *     1.32 r
  fpu_add/fpu_add_frac_dp/U1435/CO (FADDX1_RVT)           0.11 *     1.43 r
  fpu_add/fpu_add_frac_dp/U1376/CO (FADDX1_RVT)           0.11 *     1.54 r
  fpu_add/fpu_add_frac_dp/U1409/CO (FADDX1_RVT)           0.11 *     1.64 r
  fpu_add/fpu_add_frac_dp/U1378/CO (FADDX1_RVT)           0.11 *     1.75 r
  fpu_add/fpu_add_frac_dp/U1390/CO (FADDX1_RVT)           0.12 *     1.88 r
  fpu_add/fpu_add_frac_dp/U1388/CO (FADDX1_RVT)           0.12 *     1.99 r
  fpu_add/fpu_add_frac_dp/U1380/CO (FADDX1_RVT)           0.12 *     2.11 r
  fpu_add/fpu_add_frac_dp/U1428/CO (FADDX1_RVT)           0.11 *     2.22 r
  fpu_add/fpu_add_frac_dp/U1364/CO (FADDX1_RVT)           0.11 *     2.33 r
  fpu_add/fpu_add_frac_dp/U1392/CO (FADDX1_RVT)           0.10 *     2.43 r
  fpu_add/fpu_add_frac_dp/U1394/CO (FADDX1_RVT)           0.11 *     2.54 r
  fpu_add/fpu_add_frac_dp/U1418/CO (FADDX1_RVT)           0.11 *     2.65 r
  fpu_add/fpu_add_frac_dp/U1400/CO (FADDX1_RVT)           0.11 *     2.75 r
  fpu_add/fpu_add_frac_dp/U1396/CO (FADDX1_RVT)           0.11 *     2.86 r
  fpu_add/fpu_add_frac_dp/U1360/CO (FADDX1_RVT)           0.11 *     2.96 r
  fpu_add/fpu_add_frac_dp/U1432/CO (FADDX1_RVT)           0.11 *     3.07 r
  fpu_add/fpu_add_frac_dp/U1426/CO (FADDX1_RVT)           0.11 *     3.18 r
  fpu_add/fpu_add_frac_dp/U2482/CO (FADDX1_RVT)           0.11 *     3.28 r
  fpu_add/fpu_add_frac_dp/U1436/CO (FADDX1_RVT)           0.11 *     3.40 r
  fpu_add/fpu_add_frac_dp/U2485/CO (FADDX1_RVT)           0.11 *     3.51 r
  fpu_add/fpu_add_frac_dp/U1368/CO (FADDX1_RVT)           0.11 *     3.61 r
  fpu_add/fpu_add_frac_dp/U2488/CO (FADDX1_RVT)           0.11 *     3.72 r
  fpu_add/fpu_add_frac_dp/U1372/CO (FADDX1_RVT)           0.11 *     3.82 r
  fpu_add/fpu_add_frac_dp/U2491/CO (FADDX1_RVT)           0.11 *     3.93 r
  fpu_add/fpu_add_frac_dp/U1416/CO (FADDX1_RVT)           0.11 *     4.04 r
  fpu_add/fpu_add_frac_dp/U2494/CO (FADDX1_RVT)           0.11 *     4.15 r
  fpu_add/fpu_add_frac_dp/U1430/CO (FADDX1_RVT)           0.11 *     4.25 r
  fpu_add/fpu_add_frac_dp/U2497/CO (FADDX1_RVT)           0.10 *     4.36 r
  fpu_add/fpu_add_frac_dp/U1424/CO (FADDX1_RVT)           0.11 *     4.46 r
  fpu_add/fpu_add_frac_dp/U2500/CO (FADDX1_RVT)           0.11 *     4.57 r
  fpu_add/fpu_add_frac_dp/U1413/CO (FADDX1_RVT)           0.11 *     4.68 r
  fpu_add/fpu_add_frac_dp/U2503/CO (FADDX1_RVT)           0.11 *     4.79 r
  fpu_add/fpu_add_frac_dp/U1384/CO (FADDX1_RVT)           0.11 *     4.90 r
  fpu_add/fpu_add_frac_dp/U2506/CO (FADDX1_RVT)           0.11 *     5.01 r
  fpu_add/fpu_add_frac_dp/U1386/CO (FADDX1_RVT)           0.11 *     5.12 r
  fpu_add/fpu_add_frac_dp/U2509/CO (FADDX1_RVT)           0.11 *     5.22 r
  fpu_add/fpu_add_frac_dp/U1411/CO (FADDX1_RVT)           0.11 *     5.33 r
  fpu_add/fpu_add_frac_dp/U2512/CO (FADDX1_RVT)           0.11 *     5.44 r
  fpu_add/fpu_add_frac_dp/U1422/CO (FADDX1_RVT)           0.11 *     5.54 r
  fpu_add/fpu_add_frac_dp/U2515/CO (FADDX1_RVT)           0.11 *     5.65 r
  fpu_add/fpu_add_frac_dp/U1433/CO (FADDX1_RVT)           0.11 *     5.76 r
  fpu_add/fpu_add_frac_dp/U2518/CO (FADDX1_RVT)           0.11 *     5.87 r
  fpu_add/fpu_add_frac_dp/U1405/CO (FADDX1_RVT)           0.11 *     5.98 r
  fpu_add/fpu_add_frac_dp/U2521/CO (FADDX1_RVT)           0.11 *     6.08 r
  fpu_add/fpu_add_frac_dp/U1402/CO (FADDX1_RVT)           0.11 *     6.19 r
  fpu_add/fpu_add_frac_dp/U2524/CO (FADDX1_RVT)           0.11 *     6.30 r
  fpu_add/fpu_add_frac_dp/U1403/CO (FADDX1_RVT)           0.11 *     6.41 r
  fpu_add/fpu_add_frac_dp/U2527/CO (FADDX1_RVT)           0.11 *     6.51 r
  fpu_add/fpu_add_frac_dp/U1398/CO (FADDX1_RVT)           0.10 *     6.62 r
  fpu_add/fpu_add_frac_dp/U2530/CO (FADDX1_RVT)           0.11 *     6.72 r
  fpu_add/fpu_add_frac_dp/U1420/CO (FADDX1_RVT)           0.11 *     6.83 r
  fpu_add/fpu_add_frac_dp/U2533/CO (FADDX1_RVT)           0.11 *     6.94 r
  fpu_add/fpu_add_frac_dp/U1374/CO (FADDX1_RVT)           0.11 *     7.05 r
  fpu_add/fpu_add_frac_dp/U2536/CO (FADDX1_RVT)           0.11 *     7.16 r
  fpu_add/fpu_add_frac_dp/U1370/CO (FADDX1_RVT)           0.11 *     7.26 r
  fpu_add/fpu_add_frac_dp/U2539/CO (FADDX1_RVT)           0.11 *     7.37 r
  fpu_add/fpu_add_frac_dp/U1361/CO (FADDX1_RVT)           0.11 *     7.48 r
  fpu_add/fpu_add_frac_dp/U1357/CO (FADDX1_RVT)           0.09 *     7.57 r
  fpu_add/fpu_add_frac_dp/U182/Y (INVX0_RVT)              0.03 *     7.61 f
  fpu_add/fpu_add_frac_dp/U973/Y (XNOR2X1_RVT)            0.18 *     7.78 r
  fpu_add/fpu_add_frac_dp/U180/Y (INVX1_RVT)              0.11 *     7.90 f
  fpu_add/fpu_add_frac_dp/U1362/Y (AND4X1_RVT)            0.21 *     8.11 f
  fpu_add/fpu_add_frac_dp/U364/Y (OA222X1_RVT)            0.39 *     8.50 f
  fpu_add/fpu_add_frac_dp/U123/Y (NBUFFX2_RVT)            0.28 *     8.78 f
  fpu_add/fpu_add_frac_dp/U1373/Y (AND2X1_RVT)            0.12 *     8.90 f
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[28]/D (DFFX1_RVT)
                                                          0.00 *     8.90 f
  data arrival time                                                  8.90

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (propagated)                        0.50     123.50
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[28]/CLK (DFFX1_RVT)
                                                          0.00     123.50 r
  library setup time                                     -0.03     123.47
  data required time                                               123.47
  --------------------------------------------------------------------------
  data required time                                               123.47
  data arrival time                                                 -8.90
  --------------------------------------------------------------------------
  slack (MET)                                                      114.57


  Startpoint: fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[6]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (propagated)                        0.52       0.52
  fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.52 r
  fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]/Q (DFFX1_RVT)
                                                          0.23       0.75 r
  fpu_add/fpu_add_frac_dp/U1366/CO (FADDX1_RVT)           0.13 *     0.87 r
  fpu_add/fpu_add_frac_dp/U1382/CO (FADDX1_RVT)           0.11 *     0.99 r
  fpu_add/fpu_add_frac_dp/U1407/CO (FADDX1_RVT)           0.11 *     1.10 r
  fpu_add/fpu_add_frac_dp/U1438/CO (FADDX1_RVT)           0.11 *     1.21 r
  fpu_add/fpu_add_frac_dp/U1414/CO (FADDX1_RVT)           0.11 *     1.32 r
  fpu_add/fpu_add_frac_dp/U1435/CO (FADDX1_RVT)           0.11 *     1.43 r
  fpu_add/fpu_add_frac_dp/U1376/CO (FADDX1_RVT)           0.11 *     1.54 r
  fpu_add/fpu_add_frac_dp/U1409/CO (FADDX1_RVT)           0.11 *     1.64 r
  fpu_add/fpu_add_frac_dp/U1378/CO (FADDX1_RVT)           0.11 *     1.75 r
  fpu_add/fpu_add_frac_dp/U1390/CO (FADDX1_RVT)           0.12 *     1.88 r
  fpu_add/fpu_add_frac_dp/U1388/CO (FADDX1_RVT)           0.12 *     1.99 r
  fpu_add/fpu_add_frac_dp/U1380/CO (FADDX1_RVT)           0.12 *     2.11 r
  fpu_add/fpu_add_frac_dp/U1428/CO (FADDX1_RVT)           0.11 *     2.22 r
  fpu_add/fpu_add_frac_dp/U1364/CO (FADDX1_RVT)           0.11 *     2.33 r
  fpu_add/fpu_add_frac_dp/U1392/CO (FADDX1_RVT)           0.10 *     2.43 r
  fpu_add/fpu_add_frac_dp/U1394/CO (FADDX1_RVT)           0.11 *     2.54 r
  fpu_add/fpu_add_frac_dp/U1418/CO (FADDX1_RVT)           0.11 *     2.65 r
  fpu_add/fpu_add_frac_dp/U1400/CO (FADDX1_RVT)           0.11 *     2.75 r
  fpu_add/fpu_add_frac_dp/U1396/CO (FADDX1_RVT)           0.11 *     2.86 r
  fpu_add/fpu_add_frac_dp/U1360/CO (FADDX1_RVT)           0.11 *     2.96 r
  fpu_add/fpu_add_frac_dp/U1432/CO (FADDX1_RVT)           0.11 *     3.07 r
  fpu_add/fpu_add_frac_dp/U1426/CO (FADDX1_RVT)           0.11 *     3.18 r
  fpu_add/fpu_add_frac_dp/U2482/CO (FADDX1_RVT)           0.11 *     3.28 r
  fpu_add/fpu_add_frac_dp/U1436/CO (FADDX1_RVT)           0.11 *     3.40 r
  fpu_add/fpu_add_frac_dp/U2485/CO (FADDX1_RVT)           0.11 *     3.51 r
  fpu_add/fpu_add_frac_dp/U1368/CO (FADDX1_RVT)           0.11 *     3.61 r
  fpu_add/fpu_add_frac_dp/U2488/CO (FADDX1_RVT)           0.11 *     3.72 r
  fpu_add/fpu_add_frac_dp/U1372/CO (FADDX1_RVT)           0.11 *     3.82 r
  fpu_add/fpu_add_frac_dp/U2491/CO (FADDX1_RVT)           0.11 *     3.93 r
  fpu_add/fpu_add_frac_dp/U1416/CO (FADDX1_RVT)           0.11 *     4.04 r
  fpu_add/fpu_add_frac_dp/U2494/CO (FADDX1_RVT)           0.11 *     4.15 r
  fpu_add/fpu_add_frac_dp/U1430/CO (FADDX1_RVT)           0.11 *     4.25 r
  fpu_add/fpu_add_frac_dp/U2497/CO (FADDX1_RVT)           0.10 *     4.36 r
  fpu_add/fpu_add_frac_dp/U1424/CO (FADDX1_RVT)           0.11 *     4.46 r
  fpu_add/fpu_add_frac_dp/U2500/CO (FADDX1_RVT)           0.11 *     4.57 r
  fpu_add/fpu_add_frac_dp/U1413/CO (FADDX1_RVT)           0.11 *     4.68 r
  fpu_add/fpu_add_frac_dp/U2503/CO (FADDX1_RVT)           0.11 *     4.79 r
  fpu_add/fpu_add_frac_dp/U1384/CO (FADDX1_RVT)           0.11 *     4.90 r
  fpu_add/fpu_add_frac_dp/U2506/CO (FADDX1_RVT)           0.11 *     5.01 r
  fpu_add/fpu_add_frac_dp/U1386/CO (FADDX1_RVT)           0.11 *     5.12 r
  fpu_add/fpu_add_frac_dp/U2509/CO (FADDX1_RVT)           0.11 *     5.22 r
  fpu_add/fpu_add_frac_dp/U1411/CO (FADDX1_RVT)           0.11 *     5.33 r
  fpu_add/fpu_add_frac_dp/U2512/CO (FADDX1_RVT)           0.11 *     5.44 r
  fpu_add/fpu_add_frac_dp/U1422/CO (FADDX1_RVT)           0.11 *     5.54 r
  fpu_add/fpu_add_frac_dp/U2515/CO (FADDX1_RVT)           0.11 *     5.65 r
  fpu_add/fpu_add_frac_dp/U1433/CO (FADDX1_RVT)           0.11 *     5.76 r
  fpu_add/fpu_add_frac_dp/U2518/CO (FADDX1_RVT)           0.11 *     5.87 r
  fpu_add/fpu_add_frac_dp/U1405/CO (FADDX1_RVT)           0.11 *     5.98 r
  fpu_add/fpu_add_frac_dp/U2521/CO (FADDX1_RVT)           0.11 *     6.08 r
  fpu_add/fpu_add_frac_dp/U1402/CO (FADDX1_RVT)           0.11 *     6.19 r
  fpu_add/fpu_add_frac_dp/U2524/CO (FADDX1_RVT)           0.11 *     6.30 r
  fpu_add/fpu_add_frac_dp/U1403/CO (FADDX1_RVT)           0.11 *     6.41 r
  fpu_add/fpu_add_frac_dp/U2527/CO (FADDX1_RVT)           0.11 *     6.51 r
  fpu_add/fpu_add_frac_dp/U1398/CO (FADDX1_RVT)           0.10 *     6.62 r
  fpu_add/fpu_add_frac_dp/U2530/CO (FADDX1_RVT)           0.11 *     6.72 r
  fpu_add/fpu_add_frac_dp/U1420/CO (FADDX1_RVT)           0.11 *     6.83 r
  fpu_add/fpu_add_frac_dp/U2533/CO (FADDX1_RVT)           0.11 *     6.94 r
  fpu_add/fpu_add_frac_dp/U1374/CO (FADDX1_RVT)           0.11 *     7.05 r
  fpu_add/fpu_add_frac_dp/U2536/CO (FADDX1_RVT)           0.11 *     7.16 r
  fpu_add/fpu_add_frac_dp/U1370/CO (FADDX1_RVT)           0.11 *     7.26 r
  fpu_add/fpu_add_frac_dp/U2539/CO (FADDX1_RVT)           0.11 *     7.37 r
  fpu_add/fpu_add_frac_dp/U1361/CO (FADDX1_RVT)           0.11 *     7.48 r
  fpu_add/fpu_add_frac_dp/U1357/CO (FADDX1_RVT)           0.09 *     7.57 r
  fpu_add/fpu_add_frac_dp/U182/Y (INVX0_RVT)              0.03 *     7.61 f
  fpu_add/fpu_add_frac_dp/U973/Y (XNOR2X1_RVT)            0.18 *     7.78 r
  fpu_add/fpu_add_frac_dp/U180/Y (INVX1_RVT)              0.11 *     7.90 f
  fpu_add/fpu_add_frac_dp/U1362/Y (AND4X1_RVT)            0.21 *     8.11 f
  fpu_add/fpu_add_frac_dp/U364/Y (OA222X1_RVT)            0.39 *     8.50 f
  fpu_add/fpu_add_frac_dp/U123/Y (NBUFFX2_RVT)            0.28 *     8.78 f
  fpu_add/fpu_add_frac_dp/U393/Y (AND2X1_RVT)             0.12 *     8.90 f
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[6]/D (DFFX1_RVT)
                                                          0.00 *     8.90 f
  data arrival time                                                  8.90

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (propagated)                        0.50     123.50
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[6]/CLK (DFFX1_RVT)
                                                          0.00     123.50 r
  library setup time                                     -0.03     123.47
  data required time                                               123.47
  --------------------------------------------------------------------------
  data required time                                               123.47
  data arrival time                                                 -8.90
  --------------------------------------------------------------------------
  slack (MET)                                                      114.57


1
