/******************************************************************************
 * Copyright (c) ETSI 2017.
 *
 * This file is subject to copyrights owned by ETSI. Non-exclusive permission
 * is hereby granted, free of charge, to copy, reproduce and amend this file
 * under the following conditions: It is provided "as is", without warranty of any
 * kind, expressed or implied.
 * 
 * ETSI shall never be liable for any claim, damages, or other liability arising
 * from its use or inability of use.This permission does not apply to any documentation
 * associated with this file for which ETSI keeps all rights reserved. The present
 * copyright notice shall be included in all copies of whole or part of this
 * file and shall not imply any sub-license right.
 *
 * Modified by: Adrien Kirjak
 *
 ** @version  0.0.1
 ** @purpose  1:9.1, Verify that only 1:1 connection between component port and TSI are allowed
 ** @verdict  pass reject
 ***************************************************/

/*NOTE: see Figure 7(d): MyCompA has a port (p1).
 * ERROR: TSI have two ports p1 and p2. GeneralComp port S1 can not be connected to both p1 and p2. 
 * */

module NegSem_0901_Communication_ports_006 {
  
    type port P message {
        inout integer
    } with {extension "internal"}

    type component GeneralComp
    {
        port P S1;
    }
    
    type component MyComp
    {
        port P p1, p2;
    }	
    
    testcase TC_NegSem_0901_Communication_ports_006() runs on GeneralComp system MyComp {

	// Creating test component:   
	//	var MyComp MycompA;   
	//	MycompA := MyComp.create;

	// make the connections between ports:	
		map(self:S1,system:p1);
		map(self:S1,system:p2);     //not allowed, since p1 is already connected to S1
		    
		setverdict(pass);
    }
	
    control{
        execute(TC_NegSem_0901_Communication_ports_006());
    }
}

