Classic Timing Analyzer report for START_STOP_NEW
Sat Apr 20 15:46:35 2024
Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. tsu
  6. tco
  7. tpd
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                         ;
+------------------------------+-------+---------------+-------------+------------------+------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From             ; To               ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------------------+------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 3.193 ns    ; HALT             ; inst24~_emulated ; --         ; CP       ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 10.150 ns   ; inst24~_emulated ; CLK              ; START      ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 6.923 ns    ; START            ; CLK              ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -2.684 ns   ; HALT             ; inst24~_emulated ; --         ; START    ; 0            ;
; Total number of failed paths ;       ;               ;             ;                  ;                  ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------------------+------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C8Q208C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; START           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; CLR             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; CP              ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------------------------------------+
; tsu                                                                    ;
+-------+--------------+------------+------+------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To               ; To Clock ;
+-------+--------------+------------+------+------------------+----------+
; N/A   ; None         ; 3.193 ns   ; HALT ; inst24~_emulated ; CP       ;
; N/A   ; None         ; 3.160 ns   ; HALT ; inst24~_emulated ; CLR      ;
; N/A   ; None         ; 2.950 ns   ; HALT ; inst24~_emulated ; START    ;
+-------+--------------+------------+------+------------------+----------+


+-------------------------------------------------------------------------+
; tco                                                                     ;
+-------+--------------+------------+------------------+-----+------------+
; Slack ; Required tco ; Actual tco ; From             ; To  ; From Clock ;
+-------+--------------+------------+------------------+-----+------------+
; N/A   ; None         ; 10.150 ns  ; inst24~_emulated ; CLK ; START      ;
; N/A   ; None         ; 9.940 ns   ; inst24~_emulated ; CLK ; CLR        ;
; N/A   ; None         ; 9.907 ns   ; inst24~_emulated ; CLK ; CP         ;
+-------+--------------+------------+------------------+-----+------------+


+-----------------------------------------------------------+
; tpd                                                       ;
+-------+-------------------+-----------------+-------+-----+
; Slack ; Required P2P Time ; Actual P2P Time ; From  ; To  ;
+-------+-------------------+-----------------+-------+-----+
; N/A   ; None              ; 6.923 ns        ; START ; CLK ;
; N/A   ; None              ; 6.713 ns        ; CLR   ; CLK ;
; N/A   ; None              ; 6.680 ns        ; CP    ; CLK ;
+-------+-------------------+-----------------+-------+-----+


+------------------------------------------------------------------------------+
; th                                                                           ;
+---------------+-------------+-----------+------+------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To               ; To Clock ;
+---------------+-------------+-----------+------+------------------+----------+
; N/A           ; None        ; -2.684 ns ; HALT ; inst24~_emulated ; START    ;
; N/A           ; None        ; -2.894 ns ; HALT ; inst24~_emulated ; CLR      ;
; N/A           ; None        ; -2.927 ns ; HALT ; inst24~_emulated ; CP       ;
+---------------+-------------+-----------+------+------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition
    Info: Processing started: Sat Apr 20 15:46:34 2024
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off START_STOP_NEW -c START_STOP_NEW --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "inst24~latch" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "START" is an undefined clock
    Info: Assuming node "CLR" is an undefined clock
    Info: Assuming node "CP" is an undefined clock
Warning: Found 4 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "inst24~latch" as buffer
    Info: Detected ripple clock "inst24~_emulated" as buffer
    Info: Detected gated clock "inst24~head_lut" as buffer
    Info: Detected gated clock "inst31" as buffer
Info: No valid register-to-register data paths exist for clock "START"
Info: No valid register-to-register data paths exist for clock "CLR"
Info: No valid register-to-register data paths exist for clock "CP"
Info: tsu for register "inst24~_emulated" (data pin = "HALT", clock pin = "CP") is 3.193 ns
    Info: + Longest pin to register delay is 7.119 ns
        Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_6; Fanout = 1; PIN Node = 'HALT'
        Info: 2: + IC(5.636 ns) + CELL(0.370 ns) = 7.011 ns; Loc. = LCCOMB_X1_Y18_N26; Fanout = 1; COMB Node = 'inst24~data_lut'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 7.119 ns; Loc. = LCFF_X1_Y18_N27; Fanout = 1; REG Node = 'inst24~_emulated'
        Info: Total cell delay = 1.483 ns ( 20.83 % )
        Info: Total interconnect delay = 5.636 ns ( 79.17 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "CP" to destination register is 3.886 ns
        Info: 1: + IC(0.000 ns) + CELL(0.975 ns) = 0.975 ns; Loc. = PIN_10; Fanout = 1; CLK Node = 'CP'
        Info: 2: + IC(1.332 ns) + CELL(0.589 ns) = 2.896 ns; Loc. = LCCOMB_X1_Y18_N16; Fanout = 2; COMB Node = 'inst31'
        Info: 3: + IC(0.324 ns) + CELL(0.666 ns) = 3.886 ns; Loc. = LCFF_X1_Y18_N27; Fanout = 1; REG Node = 'inst24~_emulated'
        Info: Total cell delay = 2.230 ns ( 57.39 % )
        Info: Total interconnect delay = 1.656 ns ( 42.61 % )
Info: tco from clock "START" to destination pin "CLK" through register "inst24~_emulated" is 10.150 ns
    Info: + Longest clock path from clock "START" to source register is 4.129 ns
        Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_208; Fanout = 3; CLK Node = 'START'
        Info: 2: + IC(1.373 ns) + CELL(0.206 ns) = 2.573 ns; Loc. = LCCOMB_X1_Y18_N28; Fanout = 1; COMB Node = 'inst24~head_lut'
        Info: 3: + IC(0.360 ns) + CELL(0.206 ns) = 3.139 ns; Loc. = LCCOMB_X1_Y18_N16; Fanout = 2; COMB Node = 'inst31'
        Info: 4: + IC(0.324 ns) + CELL(0.666 ns) = 4.129 ns; Loc. = LCFF_X1_Y18_N27; Fanout = 1; REG Node = 'inst24~_emulated'
        Info: Total cell delay = 2.072 ns ( 50.18 % )
        Info: Total interconnect delay = 2.057 ns ( 49.82 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 5.717 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y18_N27; Fanout = 1; REG Node = 'inst24~_emulated'
        Info: 2: + IC(0.752 ns) + CELL(0.615 ns) = 1.367 ns; Loc. = LCCOMB_X1_Y18_N28; Fanout = 1; COMB Node = 'inst24~head_lut'
        Info: 3: + IC(0.360 ns) + CELL(0.206 ns) = 1.933 ns; Loc. = LCCOMB_X1_Y18_N16; Fanout = 2; COMB Node = 'inst31'
        Info: 4: + IC(0.648 ns) + CELL(3.136 ns) = 5.717 ns; Loc. = PIN_3; Fanout = 0; PIN Node = 'CLK'
        Info: Total cell delay = 3.957 ns ( 69.21 % )
        Info: Total interconnect delay = 1.760 ns ( 30.79 % )
Info: Longest tpd from source pin "START" to destination pin "CLK" is 6.923 ns
    Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_208; Fanout = 3; CLK Node = 'START'
    Info: 2: + IC(1.373 ns) + CELL(0.206 ns) = 2.573 ns; Loc. = LCCOMB_X1_Y18_N28; Fanout = 1; COMB Node = 'inst24~head_lut'
    Info: 3: + IC(0.360 ns) + CELL(0.206 ns) = 3.139 ns; Loc. = LCCOMB_X1_Y18_N16; Fanout = 2; COMB Node = 'inst31'
    Info: 4: + IC(0.648 ns) + CELL(3.136 ns) = 6.923 ns; Loc. = PIN_3; Fanout = 0; PIN Node = 'CLK'
    Info: Total cell delay = 4.542 ns ( 65.61 % )
    Info: Total interconnect delay = 2.381 ns ( 34.39 % )
Info: th for register "inst24~_emulated" (data pin = "HALT", clock pin = "START") is -2.684 ns
    Info: + Longest clock path from clock "START" to destination register is 4.129 ns
        Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_208; Fanout = 3; CLK Node = 'START'
        Info: 2: + IC(1.373 ns) + CELL(0.206 ns) = 2.573 ns; Loc. = LCCOMB_X1_Y18_N28; Fanout = 1; COMB Node = 'inst24~head_lut'
        Info: 3: + IC(0.360 ns) + CELL(0.206 ns) = 3.139 ns; Loc. = LCCOMB_X1_Y18_N16; Fanout = 2; COMB Node = 'inst31'
        Info: 4: + IC(0.324 ns) + CELL(0.666 ns) = 4.129 ns; Loc. = LCFF_X1_Y18_N27; Fanout = 1; REG Node = 'inst24~_emulated'
        Info: Total cell delay = 2.072 ns ( 50.18 % )
        Info: Total interconnect delay = 2.057 ns ( 49.82 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 7.119 ns
        Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_6; Fanout = 1; PIN Node = 'HALT'
        Info: 2: + IC(5.636 ns) + CELL(0.370 ns) = 7.011 ns; Loc. = LCCOMB_X1_Y18_N26; Fanout = 1; COMB Node = 'inst24~data_lut'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 7.119 ns; Loc. = LCFF_X1_Y18_N27; Fanout = 1; REG Node = 'inst24~_emulated'
        Info: Total cell delay = 1.483 ns ( 20.83 % )
        Info: Total interconnect delay = 5.636 ns ( 79.17 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 160 megabytes
    Info: Processing ended: Sat Apr 20 15:46:35 2024
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


