Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Things/Programming/Verilog/LogicCircuitsFP/test_entry_park_isim_beh.exe -prj C:/Things/Programming/Verilog/LogicCircuitsFP/test_entry_park_beh.prj work.test_entry_park work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Things/Programming/Verilog/LogicCircuitsFP/module_1/Encoder_8x3.v" into library work
Analyzing Verilog file "C:/Things/Programming/Verilog/LogicCircuitsFP/module_1/park_space_number.v" into library work
Analyzing Verilog file "C:/Things/Programming/Verilog/LogicCircuitsFP/module_1/entry_checker.v" into library work
Analyzing Verilog file "C:/Things/Programming/Verilog/LogicCircuitsFP/module_1/entry_park.v" into library work
Analyzing Verilog file "C:/Things/Programming/Verilog/LogicCircuitsFP/TestBenchs/test_entry_park.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module entry_checker
Compiling module Encoder_8x3
Compiling module park_space_number
Compiling module entry_park
Compiling module test_entry_park
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 6 Verilog Units
Built simulation executable C:/Things/Programming/Verilog/LogicCircuitsFP/test_entry_park_isim_beh.exe
Fuse Memory Usage: 27180 KB
Fuse CPU Usage: 421 ms
