[submodule "VerilogBoy"]
	path = VerilogBoy
	url = https://github.com/fjpolo/VerilogBoy
	branch = master
