Loading plugins phase: Elapsed time ==> 0s.165ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\dev\git\icebreaker\Icebreaker.cydsn\Icebreaker.cyprj -d CY8C4248BZI-L489 -s C:\dev\git\icebreaker\Icebreaker.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 5s.918ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.214ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Icebreaker.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\dev\git\icebreaker\Icebreaker.cydsn\Icebreaker.cyprj -dcpsoc3 Icebreaker.v -verilog
======================================================================

======================================================================
Compiling:  Icebreaker.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\dev\git\icebreaker\Icebreaker.cydsn\Icebreaker.cyprj -dcpsoc3 Icebreaker.v -verilog
======================================================================

======================================================================
Compiling:  Icebreaker.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\dev\git\icebreaker\Icebreaker.cydsn\Icebreaker.cyprj -dcpsoc3 -verilog Icebreaker.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Tue Aug 13 23:59:12 2019


======================================================================
Compiling:  Icebreaker.v
Program  :   vpp
Options  :    -yv2 -q10 Icebreaker.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Tue Aug 13 23:59:12 2019

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bI2S_v2_70\bI2S_v2_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_tff_v1_0\cy_tff_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Bus_Connect_v2_50\Bus_Connect_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Icebreaker.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bI2S_v2_70\bI2S_v2_70.v (line 387, col 104):  Note: Substituting module 'cmp_vv_vv' for '>'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bI2S_v2_70\bI2S_v2_70.v (line 389, col 118):  Note: Substituting module 'cmp_vv_vv' for '>'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bI2S_v2_70\bI2S_v2_70.v (line 391, col 105):  Note: Substituting module 'cmp_vv_vv' for '>'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bI2S_v2_70\bI2S_v2_70.v (line 412, col 63):  Note: Substituting module 'cmp_vv_vv' for '<='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bI2S_v2_70\bI2S_v2_70.v (line 412, col 90):  Note: Substituting module 'cmp_vv_vv' for '>='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bI2S_v2_70\bI2S_v2_70.v (line 413, col 63):  Note: Substituting module 'cmp_vv_vv' for '<='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bI2S_v2_70\bI2S_v2_70.v (line 413, col 90):  Note: Substituting module 'cmp_vv_vv' for '>='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bI2S_v2_70\bI2S_v2_70.v (line 414, col 39):  Note: Substituting module 'cmp_vv_vv' for '<='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bI2S_v2_70\bI2S_v2_70.v (line 414, col 66):  Note: Substituting module 'cmp_vv_vv' for '>='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bI2S_v2_70\bI2S_v2_70.v (line 415, col 63):  Note: Substituting module 'cmp_vv_vv' for '<='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bI2S_v2_70\bI2S_v2_70.v (line 415, col 90):  Note: Substituting module 'cmp_vv_vv' for '>='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Icebreaker.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\dev\git\icebreaker\Icebreaker.cydsn\Icebreaker.cyprj -dcpsoc3 -verilog Icebreaker.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Tue Aug 13 23:59:13 2019

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\dev\git\icebreaker\Icebreaker.cydsn\codegentemp\Icebreaker.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bI2S_v2_70\bI2S_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\dev\git\icebreaker\Icebreaker.cydsn\codegentemp\Icebreaker.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_tff_v1_0\cy_tff_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Bus_Connect_v2_50\Bus_Connect_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
tovif:  Icebreaker.v:  Warning: (W5120) Attempt to connect scalar net 'Rx_DMA_tr' with a formal 'rx_dma0' of size 5. Some bits of the formal 'rx_dma0' will be left unconnected.
tovif:  Icebreaker.v:  Warning: (W5120) Attempt to connect scalar net 'Tx_DMA_tr' with a formal 'tx_dma0' of size 5. Some bits of the formal 'tx_dma0' will be left unconnected.

tovif:  No errors.  2 warnings.


======================================================================
Compiling:  Icebreaker.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\dev\git\icebreaker\Icebreaker.cydsn\Icebreaker.cyprj -dcpsoc3 -verilog Icebreaker.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Tue Aug 13 23:59:13 2019

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\dev\git\icebreaker\Icebreaker.cydsn\codegentemp\Icebreaker.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bI2S_v2_70\bI2S_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\dev\git\icebreaker\Icebreaker.cydsn\codegentemp\Icebreaker.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_tff_v1_0\cy_tff_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Bus_Connect_v2_50\Bus_Connect_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\I2S:bI2S:dyn_data_width_1\
	\I2S:bI2S:dyn_data_width_0\
	\I2S:bI2S:rx_stereo_data\
	Net_4618
	\I2S:tx_drq1_0\
	Net_4617
	\I2S:rx_drq1_0\
	\I2S:bI2S:MODULE_1:g2:a0:lta_0\
	\I2S:bI2S:MODULE_2:g2:a0:gta_0\
	\I2S:rx_line_4\
	\I2S:rx_line_3\
	\I2S:rx_line_2\
	\I2S:rx_line_1\
	\I2S:sdo_4\
	\I2S:sdo_3\
	\I2S:sdo_2\
	\I2S:sdo_1\
	\I2S:rx_dma0_4\
	\I2S:rx_dma0_3\
	\I2S:rx_dma0_2\
	\I2S:rx_dma0_1\
	\I2S:rx_dma1_4\
	\I2S:rx_dma1_3\
	\I2S:rx_dma1_2\
	\I2S:rx_dma1_1\
	Net_4615_0
	\I2S:tx_dma0_4\
	\I2S:tx_dma0_3\
	\I2S:tx_dma0_2\
	\I2S:tx_dma0_1\
	\I2S:tx_dma1_4\
	\I2S:tx_dma1_3\
	\I2S:tx_dma1_2\
	\I2S:tx_dma1_1\
	Net_4616_0
	\I2S:clip_4\
	\I2S:clip_3\
	\I2S:clip_2\
	\I2S:clip_1\
	Net_4619_0
	\Async_Feedback_Counter:TimerUDB:ctrl_ten\
	\Async_Feedback_Counter:TimerUDB:ctrl_cmode_0\
	\Async_Feedback_Counter:TimerUDB:ctrl_tmode_1\
	\Async_Feedback_Counter:TimerUDB:ctrl_tmode_0\
	\Async_Feedback_Counter:TimerUDB:ctrl_ic_1\
	\Async_Feedback_Counter:TimerUDB:ctrl_ic_0\
	Net_4628
	Net_4627
	\UART:Net_1257\
	\UART:uncfg_rx_irq\
	\UART:Net_1099\
	\UART:Net_1258\
	Net_4654
	Net_4663
	Net_4664
	Net_4665
	Net_4666
	Net_4667
	Net_4668
	Net_4669
	Net_4671
	Net_4674
	\CodecI2CM:Net_1257\
	\CodecI2CM:uncfg_rx_irq\
	\CodecI2CM:Net_1099\
	\CodecI2CM:Net_1258\
	Net_4676
	Net_4685
	Net_4686
	Net_4687
	Net_4688
	Net_4689
	Net_4690
	Net_4691
	Net_4693
	Net_4696
	Net_4698
	Net_4699
	Net_4700
	Net_4701
	Net_4702
	Net_4703
	Net_4704
	\ADC:Net_3125\
	\ADC:Net_3126\


Deleted 85 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \I2S:bI2S:tx_lch_active\ to one
Aliasing \I2S:bI2S:tx_rch_active\ to one
Aliasing \I2S:bI2S:rx_lch_active\ to one
Aliasing \I2S:bI2S:rx_rch_active\ to one
Aliasing \I2S:bI2S:data_width_8\ to one
Aliasing \I2S:bI2S:data_width_16\ to one
Aliasing \I2S:bI2S:data_width_24\ to one
Aliasing \I2S:bI2S:data_width_32\ to zero
Aliasing \I2S:bI2S:Tx:STS[0]:status_2\ to zero
Aliasing \I2S:bI2S:Tx:STS[0]:status_5\ to zero
Aliasing \I2S:bI2S:Tx:STS[0]:status_4\ to zero
Aliasing \I2S:bI2S:Tx:STS[0]:status_3\ to zero
Aliasing \I2S:tx_drq0_0\ to \I2S:bI2S:Tx:STS[0]:status_1\
Aliasing \I2S:bI2S:Rx:STS[0]:status_2\ to zero
Aliasing \I2S:bI2S:Rx:STS[0]:status_5\ to zero
Aliasing \I2S:bI2S:Rx:STS[0]:status_4\ to zero
Aliasing \I2S:bI2S:Rx:STS[0]:status_3\ to zero
Aliasing \I2S:rx_drq0_0\ to \I2S:bI2S:Rx:STS[0]:status_1\
Aliasing \I2S:bI2S:MODULE_1:g2:a0:newa_5\ to zero
Aliasing \I2S:bI2S:MODULE_1:g2:a0:newb_5\ to zero
Aliasing \I2S:bI2S:MODULE_1:g2:a0:newb_4\ to one
Aliasing \I2S:bI2S:MODULE_1:g2:a0:newb_3\ to one
Aliasing \I2S:bI2S:MODULE_1:g2:a0:newb_2\ to one
Aliasing \I2S:bI2S:MODULE_1:g2:a0:newb_1\ to one
Aliasing \I2S:bI2S:MODULE_1:g2:a0:newb_0\ to zero
Aliasing \I2S:bI2S:MODULE_2:g2:a0:newa_5\ to zero
Aliasing \I2S:bI2S:MODIN2_5\ to \I2S:bI2S:MODIN1_5\
Aliasing \I2S:bI2S:MODIN2_4\ to \I2S:bI2S:MODIN1_4\
Aliasing \I2S:bI2S:MODIN2_3\ to \I2S:bI2S:MODIN1_3\
Aliasing \I2S:bI2S:MODIN2_2\ to \I2S:bI2S:MODIN1_2\
Aliasing \I2S:bI2S:MODIN2_1\ to \I2S:bI2S:MODIN1_1\
Aliasing \I2S:bI2S:MODULE_2:g2:a0:newb_5\ to zero
Aliasing \I2S:bI2S:MODULE_2:g2:a0:newb_4\ to zero
Aliasing \I2S:bI2S:MODULE_2:g2:a0:newb_3\ to zero
Aliasing \I2S:bI2S:MODULE_2:g2:a0:newb_2\ to one
Aliasing \I2S:bI2S:MODULE_2:g2:a0:newb_1\ to one
Aliasing \I2S:bI2S:MODULE_2:g2:a0:newb_0\ to one
Aliasing tmpOE__Codec_MCLK_net_0 to one
Aliasing Net_4620 to one
Aliasing Net_4621 to one
Aliasing Net_4622 to zero
Aliasing \Async_Feedback_Counter:TimerUDB:ctrl_cmode_1\ to zero
Aliasing \Async_Feedback_Counter:TimerUDB:trigger_enable\ to one
Aliasing \Async_Feedback_Counter:TimerUDB:status_6\ to zero
Aliasing \Async_Feedback_Counter:TimerUDB:status_5\ to zero
Aliasing \Async_Feedback_Counter:TimerUDB:status_4\ to zero
Aliasing \Async_Feedback_Counter:TimerUDB:status_0\ to \Async_Feedback_Counter:TimerUDB:tc_i\
Aliasing tmpOE__Codec_DACDAT_net_0 to one
Aliasing tmpOE__Codec_BCLK_net_0 to one
Aliasing tmpOE__Codec_LRC_net_0 to one
Aliasing tmpOE__Codec_ADCDAT_net_0 to one
Aliasing \ByteCounter_Tx:Net_75\ to zero
Aliasing \ByteCounter_Tx:Net_66\ to zero
Aliasing \ByteCounter_Tx:Net_82\ to zero
Aliasing \ByteCounter_Tx:Net_72\ to zero
Aliasing \ByteCounter_Rx:Net_81\ to \ByteCounter_Tx:Net_81\
Aliasing \ByteCounter_Rx:Net_75\ to zero
Aliasing \ByteCounter_Rx:Net_66\ to zero
Aliasing \ByteCounter_Rx:Net_82\ to zero
Aliasing \ByteCounter_Rx:Net_72\ to zero
Aliasing \UART:select_s_wire\ to zero
Aliasing \UART:sclk_s_wire\ to zero
Aliasing \UART:mosi_s_wire\ to zero
Aliasing \UART:miso_m_wire\ to zero
Aliasing \UART:tmpOE__tx_net_0\ to one
Aliasing \UART:tmpOE__rx_net_0\ to one
Aliasing \UART:cts_wire\ to zero
Aliasing \CodecI2CM:select_s_wire\ to zero
Aliasing \CodecI2CM:rx_wire\ to zero
Aliasing \CodecI2CM:sclk_s_wire\ to zero
Aliasing \CodecI2CM:mosi_s_wire\ to zero
Aliasing \CodecI2CM:miso_m_wire\ to zero
Aliasing \CodecI2CM:tmpOE__sda_net_0\ to one
Aliasing \CodecI2CM:tmpOE__scl_net_0\ to one
Aliasing \CodecI2CM:cts_wire\ to zero
Aliasing \AudioClkSel:clk\ to zero
Aliasing \AudioClkSel:rst\ to zero
Aliasing tmpOE__LED_BLUE_net_0 to one
Aliasing \ADC:Net_3107\ to zero
Aliasing \ADC:Net_3106\ to zero
Aliasing \ADC:Net_3105\ to zero
Aliasing \ADC:Net_3104\ to zero
Aliasing \ADC:Net_3103\ to zero
Aliasing \ADC:Net_3207_1\ to zero
Aliasing \ADC:Net_3207_0\ to zero
Aliasing \ADC:Net_3235\ to zero
Aliasing tmpOE__POTR_net_0 to one
Aliasing tmpOE__POTL_net_0 to one
Aliasing tmpOE__SPI_CLK_net_0 to one
Aliasing tmpOE__SPI_MOSI_net_0 to one
Aliasing tmpOE__SPI_CS_net_0 to one
Aliasing tmpOE__PD_net_0 to one
Aliasing \USBUART:Net_287\ to zero
Aliasing \USBUART:tmpOE__Dp_net_0\ to one
Aliasing \USBUART:tmpOE__Dm_net_0\ to one
Aliasing \USBUART:Net_155\ to zero
Aliasing \USBUART:Net_162\ to zero
Aliasing \USBUART:Net_165\ to zero
Aliasing \USBUART:Net_167\ to zero
Aliasing \USBUART:Net_170\ to zero
Aliasing \USBUART:Net_173\ to zero
Aliasing \USBUART:Net_189\ to zero
Aliasing \USBUART:Net_186\ to zero
Aliasing tmpOE__BTN_net_0 to one
Aliasing \LED_RED_PWM:Net_75\ to zero
Aliasing \LED_RED_PWM:Net_69\ to one
Aliasing \LED_RED_PWM:Net_66\ to zero
Aliasing \LED_RED_PWM:Net_82\ to zero
Aliasing \LED_RED_PWM:Net_72\ to zero
Aliasing tmpOE__LED_RED_net_0 to one
Aliasing \LED_BLUE_PWM:Net_81\ to \LED_RED_PWM:Net_81\
Aliasing \LED_BLUE_PWM:Net_75\ to zero
Aliasing \LED_BLUE_PWM:Net_69\ to one
Aliasing \LED_BLUE_PWM:Net_66\ to zero
Aliasing \LED_BLUE_PWM:Net_82\ to zero
Aliasing \LED_BLUE_PWM:Net_72\ to zero
Aliasing \Async_Feedback_Counter:TimerUDB:capture_last\\D\ to zero
Aliasing \Async_Feedback_Counter:TimerUDB:hwEnable_reg\\D\ to \Async_Feedback_Counter:TimerUDB:run_mode\
Aliasing \Async_Feedback_Counter:TimerUDB:capture_out_reg_i\\D\ to \Async_Feedback_Counter:TimerUDB:capt_fifo_load_int\
Removing Rhs of wire Clk_I2S[4] = cy_tff_2[325]
Removing Lhs of wire \I2S:bI2S:enable\[20] = \I2S:bI2S:ctrl_2\[17]
Removing Rhs of wire Net_4032[31] = \I2S:bI2S:count_0\[29]
Removing Rhs of wire I2S_LRCLK[32] = \I2S:bI2S:channel\[30]
Removing Lhs of wire \I2S:bI2S:tx_lch_active\[33] = one[5]
Removing Lhs of wire \I2S:bI2S:tx_rch_active\[34] = one[5]
Removing Lhs of wire \I2S:bI2S:tx_stereo_data\[35] = one[5]
Removing Lhs of wire \I2S:bI2S:rx_lch_active\[36] = one[5]
Removing Lhs of wire \I2S:bI2S:rx_rch_active\[37] = one[5]
Removing Lhs of wire \I2S:bI2S:data_width_8\[39] = one[5]
Removing Lhs of wire \I2S:bI2S:data_width_16\[40] = one[5]
Removing Lhs of wire \I2S:bI2S:data_width_24\[41] = one[5]
Removing Lhs of wire \I2S:bI2S:data_width_32\[42] = zero[1]
Removing Lhs of wire \I2S:bI2S:tx_lch_load_2\[44] = one[5]
Removing Lhs of wire \I2S:bI2S:tx_lch_load_1\[45] = one[5]
Removing Lhs of wire \I2S:bI2S:tx_lch_load_0\[46] = one[5]
Removing Lhs of wire \I2S:bI2S:tx_rch_load_2\[48] = one[5]
Removing Lhs of wire \I2S:bI2S:tx_rch_load_1\[49] = one[5]
Removing Lhs of wire \I2S:bI2S:tx_rch_load_0\[50] = one[5]
Removing Lhs of wire \I2S:bI2S:rx_lch_load_2\[52] = one[5]
Removing Lhs of wire \I2S:bI2S:rx_lch_load_1\[53] = one[5]
Removing Lhs of wire \I2S:bI2S:rx_lch_load_0\[54] = one[5]
Removing Lhs of wire \I2S:bI2S:rx_rch_load_2\[56] = one[5]
Removing Lhs of wire \I2S:bI2S:rx_rch_load_1\[57] = one[5]
Removing Lhs of wire \I2S:bI2S:rx_rch_load_0\[58] = one[5]
Removing Lhs of wire \I2S:bI2S:tx_swap_done\[72] = \I2S:bI2S:tx_swap_done_reg\[67]
Removing Lhs of wire \I2S:bI2S:Tx:STS[0]:status_0\[73] = \I2S:bI2S:tx_underflow_0\[65]
Removing Lhs of wire \I2S:bI2S:Tx:STS[0]:status_1\[74] = \I2S:bI2S:tx_f0_n_full_0\[75]
Removing Lhs of wire \I2S:bI2S:Tx:STS[0]:status_2\[76] = zero[1]
Removing Lhs of wire \I2S:bI2S:Tx:STS[0]:status_5\[77] = zero[1]
Removing Lhs of wire \I2S:bI2S:Tx:STS[0]:status_4\[78] = zero[1]
Removing Lhs of wire \I2S:bI2S:Tx:STS[0]:status_3\[79] = zero[1]
Removing Rhs of wire \I2S:tx_drq0_0\[85] = \I2S:bI2S:tx_f0_n_full_0\[75]
Removing Lhs of wire \I2S:bI2S:Rx:STS[0]:status_0\[129] = \I2S:bI2S:rx_overflow_0\[127]
Removing Lhs of wire \I2S:bI2S:Rx:STS[0]:status_1\[130] = \I2S:bI2S:rx_f0_n_empty_0\[131]
Removing Lhs of wire \I2S:bI2S:Rx:STS[0]:status_2\[132] = zero[1]
Removing Lhs of wire \I2S:bI2S:Rx:STS[0]:status_5\[133] = zero[1]
Removing Lhs of wire \I2S:bI2S:Rx:STS[0]:status_4\[134] = zero[1]
Removing Lhs of wire \I2S:bI2S:Rx:STS[0]:status_3\[135] = zero[1]
Removing Rhs of wire \I2S:rx_drq0_0\[141] = \I2S:bI2S:rx_f0_n_empty_0\[131]
Removing Lhs of wire \I2S:rx_line_0\[145] = Net_4030[262]
Removing Lhs of wire \I2S:bI2S:MODULE_1:g2:a0:newa_5\[176] = zero[1]
Removing Lhs of wire \I2S:bI2S:MODULE_1:g2:a0:newa_4\[177] = \I2S:bI2S:MODIN1_5\[178]
Removing Lhs of wire \I2S:bI2S:MODIN1_5\[178] = \I2S:bI2S:count_5\[24]
Removing Lhs of wire \I2S:bI2S:MODULE_1:g2:a0:newa_3\[179] = \I2S:bI2S:MODIN1_4\[180]
Removing Lhs of wire \I2S:bI2S:MODIN1_4\[180] = \I2S:bI2S:count_4\[25]
Removing Lhs of wire \I2S:bI2S:MODULE_1:g2:a0:newa_2\[181] = \I2S:bI2S:MODIN1_3\[182]
Removing Lhs of wire \I2S:bI2S:MODIN1_3\[182] = \I2S:bI2S:count_3\[26]
Removing Lhs of wire \I2S:bI2S:MODULE_1:g2:a0:newa_1\[183] = \I2S:bI2S:MODIN1_2\[184]
Removing Lhs of wire \I2S:bI2S:MODIN1_2\[184] = \I2S:bI2S:count_2\[27]
Removing Lhs of wire \I2S:bI2S:MODULE_1:g2:a0:newa_0\[185] = \I2S:bI2S:MODIN1_1\[186]
Removing Lhs of wire \I2S:bI2S:MODIN1_1\[186] = \I2S:bI2S:count_1\[28]
Removing Lhs of wire \I2S:bI2S:MODULE_1:g2:a0:newb_5\[187] = zero[1]
Removing Lhs of wire \I2S:bI2S:MODULE_1:g2:a0:newb_4\[188] = one[5]
Removing Lhs of wire \I2S:bI2S:MODULE_1:g2:a0:newb_3\[189] = one[5]
Removing Lhs of wire \I2S:bI2S:MODULE_1:g2:a0:newb_2\[190] = one[5]
Removing Lhs of wire \I2S:bI2S:MODULE_1:g2:a0:newb_1\[191] = one[5]
Removing Lhs of wire \I2S:bI2S:MODULE_1:g2:a0:newb_0\[192] = zero[1]
Removing Lhs of wire \I2S:bI2S:MODULE_1:g2:a0:dataa_5\[193] = zero[1]
Removing Lhs of wire \I2S:bI2S:MODULE_1:g2:a0:dataa_4\[194] = \I2S:bI2S:count_5\[24]
Removing Lhs of wire \I2S:bI2S:MODULE_1:g2:a0:dataa_3\[195] = \I2S:bI2S:count_4\[25]
Removing Lhs of wire \I2S:bI2S:MODULE_1:g2:a0:dataa_2\[196] = \I2S:bI2S:count_3\[26]
Removing Lhs of wire \I2S:bI2S:MODULE_1:g2:a0:dataa_1\[197] = \I2S:bI2S:count_2\[27]
Removing Lhs of wire \I2S:bI2S:MODULE_1:g2:a0:dataa_0\[198] = \I2S:bI2S:count_1\[28]
Removing Lhs of wire \I2S:bI2S:MODULE_1:g2:a0:datab_5\[199] = zero[1]
Removing Lhs of wire \I2S:bI2S:MODULE_1:g2:a0:datab_4\[200] = one[5]
Removing Lhs of wire \I2S:bI2S:MODULE_1:g2:a0:datab_3\[201] = one[5]
Removing Lhs of wire \I2S:bI2S:MODULE_1:g2:a0:datab_2\[202] = one[5]
Removing Lhs of wire \I2S:bI2S:MODULE_1:g2:a0:datab_1\[203] = one[5]
Removing Lhs of wire \I2S:bI2S:MODULE_1:g2:a0:datab_0\[204] = zero[1]
Removing Lhs of wire \I2S:bI2S:MODULE_2:g2:a0:newa_5\[217] = zero[1]
Removing Lhs of wire \I2S:bI2S:MODULE_2:g2:a0:newa_4\[218] = \I2S:bI2S:count_5\[24]
Removing Lhs of wire \I2S:bI2S:MODIN2_5\[219] = \I2S:bI2S:count_5\[24]
Removing Lhs of wire \I2S:bI2S:MODULE_2:g2:a0:newa_3\[220] = \I2S:bI2S:count_4\[25]
Removing Lhs of wire \I2S:bI2S:MODIN2_4\[221] = \I2S:bI2S:count_4\[25]
Removing Lhs of wire \I2S:bI2S:MODULE_2:g2:a0:newa_2\[222] = \I2S:bI2S:count_3\[26]
Removing Lhs of wire \I2S:bI2S:MODIN2_3\[223] = \I2S:bI2S:count_3\[26]
Removing Lhs of wire \I2S:bI2S:MODULE_2:g2:a0:newa_1\[224] = \I2S:bI2S:count_2\[27]
Removing Lhs of wire \I2S:bI2S:MODIN2_2\[225] = \I2S:bI2S:count_2\[27]
Removing Lhs of wire \I2S:bI2S:MODULE_2:g2:a0:newa_0\[226] = \I2S:bI2S:count_1\[28]
Removing Lhs of wire \I2S:bI2S:MODIN2_1\[227] = \I2S:bI2S:count_1\[28]
Removing Lhs of wire \I2S:bI2S:MODULE_2:g2:a0:newb_5\[228] = zero[1]
Removing Lhs of wire \I2S:bI2S:MODULE_2:g2:a0:newb_4\[229] = zero[1]
Removing Lhs of wire \I2S:bI2S:MODULE_2:g2:a0:newb_3\[230] = zero[1]
Removing Lhs of wire \I2S:bI2S:MODULE_2:g2:a0:newb_2\[231] = one[5]
Removing Lhs of wire \I2S:bI2S:MODULE_2:g2:a0:newb_1\[232] = one[5]
Removing Lhs of wire \I2S:bI2S:MODULE_2:g2:a0:newb_0\[233] = one[5]
Removing Lhs of wire \I2S:bI2S:MODULE_2:g2:a0:dataa_5\[234] = zero[1]
Removing Lhs of wire \I2S:bI2S:MODULE_2:g2:a0:dataa_4\[235] = \I2S:bI2S:count_5\[24]
Removing Lhs of wire \I2S:bI2S:MODULE_2:g2:a0:dataa_3\[236] = \I2S:bI2S:count_4\[25]
Removing Lhs of wire \I2S:bI2S:MODULE_2:g2:a0:dataa_2\[237] = \I2S:bI2S:count_3\[26]
Removing Lhs of wire \I2S:bI2S:MODULE_2:g2:a0:dataa_1\[238] = \I2S:bI2S:count_2\[27]
Removing Lhs of wire \I2S:bI2S:MODULE_2:g2:a0:dataa_0\[239] = \I2S:bI2S:count_1\[28]
Removing Lhs of wire \I2S:bI2S:MODULE_2:g2:a0:datab_5\[240] = zero[1]
Removing Lhs of wire \I2S:bI2S:MODULE_2:g2:a0:datab_4\[241] = zero[1]
Removing Lhs of wire \I2S:bI2S:MODULE_2:g2:a0:datab_3\[242] = zero[1]
Removing Lhs of wire \I2S:bI2S:MODULE_2:g2:a0:datab_2\[243] = one[5]
Removing Lhs of wire \I2S:bI2S:MODULE_2:g2:a0:datab_1\[244] = one[5]
Removing Lhs of wire \I2S:bI2S:MODULE_2:g2:a0:datab_0\[245] = one[5]
Removing Rhs of wire Net_4031_0[271] = \I2S:tx_line_0\[88]
Removing Rhs of wire Rx_DMA_tr[280] = \I2S:rx_drq0_0\[141]
Removing Rhs of wire Tx_DMA_tr[298] = \I2S:tx_drq0_0\[85]
Removing Lhs of wire tmpOE__Codec_MCLK_net_0[319] = one[5]
Removing Rhs of wire Net_3641[320] = cy_tff_1[328]
Removing Lhs of wire Net_4620[326] = one[5]
Removing Rhs of wire Net_3651[327] = \AudioClkMux:tmp__AudioClkMux_reg\[578]
Removing Lhs of wire Net_4621[329] = one[5]
Removing Lhs of wire Net_4622[330] = zero[1]
Removing Lhs of wire \Async_Feedback_Counter:TimerUDB:ctrl_enable\[344] = \Async_Feedback_Counter:TimerUDB:control_7\[336]
Removing Lhs of wire \Async_Feedback_Counter:TimerUDB:ctrl_cmode_1\[346] = zero[1]
Removing Rhs of wire \Async_Feedback_Counter:TimerUDB:timer_enable\[355] = \Async_Feedback_Counter:TimerUDB:runmode_enable\[368]
Removing Rhs of wire \Async_Feedback_Counter:TimerUDB:run_mode\[356] = \Async_Feedback_Counter:TimerUDB:hwEnable\[357]
Removing Lhs of wire \Async_Feedback_Counter:TimerUDB:run_mode\[356] = \Async_Feedback_Counter:TimerUDB:control_7\[336]
Removing Lhs of wire \Async_Feedback_Counter:TimerUDB:trigger_enable\[359] = one[5]
Removing Lhs of wire \Async_Feedback_Counter:TimerUDB:tc_i\[361] = \Async_Feedback_Counter:TimerUDB:status_tc\[358]
Removing Lhs of wire \Async_Feedback_Counter:TimerUDB:capt_fifo_load_int\[367] = \Async_Feedback_Counter:TimerUDB:capt_fifo_load\[354]
Removing Lhs of wire \Async_Feedback_Counter:TimerUDB:status_6\[370] = zero[1]
Removing Lhs of wire \Async_Feedback_Counter:TimerUDB:status_5\[371] = zero[1]
Removing Lhs of wire \Async_Feedback_Counter:TimerUDB:status_4\[372] = zero[1]
Removing Lhs of wire \Async_Feedback_Counter:TimerUDB:status_0\[373] = \Async_Feedback_Counter:TimerUDB:status_tc\[358]
Removing Lhs of wire \Async_Feedback_Counter:TimerUDB:status_1\[374] = \Async_Feedback_Counter:TimerUDB:capt_fifo_load\[354]
Removing Rhs of wire \Async_Feedback_Counter:TimerUDB:status_2\[375] = \Async_Feedback_Counter:TimerUDB:fifo_full\[376]
Removing Rhs of wire \Async_Feedback_Counter:TimerUDB:status_3\[377] = \Async_Feedback_Counter:TimerUDB:fifo_nempty\[378]
Removing Lhs of wire \Async_Feedback_Counter:TimerUDB:cs_addr_2\[381] = zero[1]
Removing Lhs of wire \Async_Feedback_Counter:TimerUDB:cs_addr_1\[382] = \Async_Feedback_Counter:TimerUDB:trig_reg\[369]
Removing Lhs of wire \Async_Feedback_Counter:TimerUDB:cs_addr_0\[383] = \Async_Feedback_Counter:TimerUDB:per_zero\[360]
Removing Lhs of wire tmpOE__Codec_DACDAT_net_0[417] = one[5]
Removing Lhs of wire tmpOE__Codec_BCLK_net_0[423] = one[5]
Removing Lhs of wire tmpOE__Codec_LRC_net_0[429] = one[5]
Removing Lhs of wire tmpOE__Codec_ADCDAT_net_0[435] = one[5]
Removing Lhs of wire \ByteCounter_Tx:Net_81\[440] = Net_3865[453]
Removing Lhs of wire \ByteCounter_Tx:Net_75\[441] = zero[1]
Removing Lhs of wire \ByteCounter_Tx:Net_69\[442] = TxCount[452]
Removing Lhs of wire \ByteCounter_Tx:Net_66\[443] = zero[1]
Removing Lhs of wire \ByteCounter_Tx:Net_82\[444] = zero[1]
Removing Lhs of wire \ByteCounter_Tx:Net_72\[445] = zero[1]
Removing Lhs of wire \ByteCounter_Rx:Net_81\[457] = Net_3865[453]
Removing Lhs of wire \ByteCounter_Rx:Net_75\[458] = zero[1]
Removing Lhs of wire \ByteCounter_Rx:Net_69\[459] = RxCount[469]
Removing Lhs of wire \ByteCounter_Rx:Net_66\[460] = zero[1]
Removing Lhs of wire \ByteCounter_Rx:Net_82\[461] = zero[1]
Removing Lhs of wire \ByteCounter_Rx:Net_72\[462] = zero[1]
Removing Lhs of wire \UART:select_s_wire\[477] = zero[1]
Removing Rhs of wire \UART:rx_wire\[478] = \UART:Net_1268\[479]
Removing Lhs of wire \UART:Net_1170\[482] = \UART:Net_847\[476]
Removing Lhs of wire \UART:sclk_s_wire\[483] = zero[1]
Removing Lhs of wire \UART:mosi_s_wire\[484] = zero[1]
Removing Lhs of wire \UART:miso_m_wire\[485] = zero[1]
Removing Lhs of wire \UART:tmpOE__tx_net_0\[487] = one[5]
Removing Lhs of wire \UART:tmpOE__rx_net_0\[496] = one[5]
Removing Lhs of wire \UART:cts_wire\[500] = zero[1]
Removing Lhs of wire \CodecI2CM:select_s_wire\[528] = zero[1]
Removing Lhs of wire \CodecI2CM:rx_wire\[529] = zero[1]
Removing Lhs of wire \CodecI2CM:Net_1170\[532] = \CodecI2CM:Net_847\[527]
Removing Lhs of wire \CodecI2CM:sclk_s_wire\[533] = zero[1]
Removing Lhs of wire \CodecI2CM:mosi_s_wire\[534] = zero[1]
Removing Lhs of wire \CodecI2CM:miso_m_wire\[535] = zero[1]
Removing Lhs of wire \CodecI2CM:tmpOE__sda_net_0\[537] = one[5]
Removing Lhs of wire \CodecI2CM:tmpOE__scl_net_0\[543] = one[5]
Removing Lhs of wire \CodecI2CM:cts_wire\[552] = zero[1]
Removing Rhs of wire Net_3792[579] = \AudioClkSel:control_out_0\[582]
Removing Rhs of wire Net_3792[579] = \AudioClkSel:control_0\[605]
Removing Lhs of wire \AudioClkSel:clk\[580] = zero[1]
Removing Lhs of wire \AudioClkSel:rst\[581] = zero[1]
Removing Lhs of wire tmpOE__LED_BLUE_net_0[607] = one[5]
Removing Lhs of wire \ADC:Net_3107\[693] = zero[1]
Removing Lhs of wire \ADC:Net_3106\[694] = zero[1]
Removing Lhs of wire \ADC:Net_3105\[695] = zero[1]
Removing Lhs of wire \ADC:Net_3104\[696] = zero[1]
Removing Lhs of wire \ADC:Net_3103\[697] = zero[1]
Removing Lhs of wire \ADC:Net_17\[742] = \ADC:Net_1845\[621]
Removing Lhs of wire \ADC:Net_3207_1\[764] = zero[1]
Removing Lhs of wire \ADC:Net_3207_0\[765] = zero[1]
Removing Lhs of wire \ADC:Net_3235\[766] = zero[1]
Removing Lhs of wire tmpOE__POTR_net_0[835] = one[5]
Removing Lhs of wire tmpOE__POTL_net_0[843] = one[5]
Removing Lhs of wire tmpOE__SPI_CLK_net_0[856] = one[5]
Removing Lhs of wire tmpOE__SPI_MOSI_net_0[863] = one[5]
Removing Lhs of wire tmpOE__SPI_CS_net_0[873] = one[5]
Removing Lhs of wire tmpOE__PD_net_0[882] = one[5]
Removing Lhs of wire \USBUART:Net_203\[888] = zero[1]
Removing Lhs of wire \USBUART:Net_287\[889] = zero[1]
Removing Lhs of wire \USBUART:tmpOE__Dp_net_0\[891] = one[5]
Removing Lhs of wire \USBUART:dma_nrq_7\[907] = zero[1]
Removing Lhs of wire \USBUART:dma_nrq_6\[908] = zero[1]
Removing Lhs of wire \USBUART:dma_nrq_5\[909] = zero[1]
Removing Lhs of wire \USBUART:dma_nrq_4\[910] = zero[1]
Removing Lhs of wire \USBUART:dma_nrq_3\[911] = zero[1]
Removing Lhs of wire \USBUART:dma_nrq_2\[912] = zero[1]
Removing Lhs of wire \USBUART:dma_nrq_1\[913] = zero[1]
Removing Lhs of wire \USBUART:dma_nrq_0\[914] = zero[1]
Removing Lhs of wire \USBUART:tmpOE__Dm_net_0\[924] = one[5]
Removing Lhs of wire \USBUART:Net_155\[929] = zero[1]
Removing Lhs of wire \USBUART:Net_162\[930] = zero[1]
Removing Lhs of wire \USBUART:Net_165\[931] = zero[1]
Removing Lhs of wire \USBUART:Net_167\[932] = zero[1]
Removing Lhs of wire \USBUART:Net_170\[933] = zero[1]
Removing Lhs of wire \USBUART:Net_173\[934] = zero[1]
Removing Lhs of wire \USBUART:Net_189\[935] = zero[1]
Removing Lhs of wire \USBUART:Net_186\[936] = zero[1]
Removing Lhs of wire tmpOE__BTN_net_0[941] = one[5]
Removing Lhs of wire \LED_RED_PWM:Net_81\[949] = Net_185[961]
Removing Lhs of wire \LED_RED_PWM:Net_75\[950] = zero[1]
Removing Lhs of wire \LED_RED_PWM:Net_69\[951] = one[5]
Removing Lhs of wire \LED_RED_PWM:Net_66\[952] = zero[1]
Removing Lhs of wire \LED_RED_PWM:Net_82\[953] = zero[1]
Removing Lhs of wire \LED_RED_PWM:Net_72\[954] = zero[1]
Removing Lhs of wire tmpOE__LED_RED_net_0[971] = one[5]
Removing Lhs of wire \LED_BLUE_PWM:Net_81\[977] = Net_185[961]
Removing Lhs of wire \LED_BLUE_PWM:Net_75\[978] = zero[1]
Removing Lhs of wire \LED_BLUE_PWM:Net_69\[979] = one[5]
Removing Lhs of wire \LED_BLUE_PWM:Net_66\[980] = zero[1]
Removing Lhs of wire \LED_BLUE_PWM:Net_82\[981] = zero[1]
Removing Lhs of wire \LED_BLUE_PWM:Net_72\[982] = zero[1]
Removing Lhs of wire \I2S:bI2S:tx_int_reg\\D\[998] = \I2S:bI2S:tx_int_out_0\[81]
Removing Lhs of wire \I2S:bI2S:rx_int_reg\\D\[1007] = \I2S:bI2S:rx_int_out_0\[137]
Removing Lhs of wire \Async_Feedback_Counter:TimerUDB:capture_last\\D\[1011] = zero[1]
Removing Lhs of wire \Async_Feedback_Counter:TimerUDB:tc_reg_i\\D\[1012] = \Async_Feedback_Counter:TimerUDB:status_tc\[358]
Removing Lhs of wire \Async_Feedback_Counter:TimerUDB:hwEnable_reg\\D\[1013] = \Async_Feedback_Counter:TimerUDB:control_7\[336]
Removing Lhs of wire \Async_Feedback_Counter:TimerUDB:capture_out_reg_i\\D\[1014] = \Async_Feedback_Counter:TimerUDB:capt_fifo_load\[354]

------------------------------------------------------
Aliased 0 equations, 220 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for '\I2S:bI2S:tx_lch_load_3\' (cost = 0):
\I2S:bI2S:tx_lch_load_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\I2S:bI2S:tx_rch_load_3\' (cost = 0):
\I2S:bI2S:tx_rch_load_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\I2S:bI2S:rx_lch_load_3\' (cost = 0):
\I2S:bI2S:rx_lch_load_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\I2S:bI2S:rx_rch_load_3\' (cost = 0):
\I2S:bI2S:rx_rch_load_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\I2S:bI2S:tx_underflow_0\' (cost = 1):
\I2S:bI2S:tx_underflow_0\ <= ((not \I2S:bI2S:tx_state_2\ and not \I2S:bI2S:tx_state_1\ and \I2S:bI2S:tx_state_0\ and \I2S:bI2S:tx_f0_empty_0\));

Note:  Expanding virtual equation for '\I2S:bI2S:rx_overflow_0\' (cost = 1):
\I2S:bI2S:rx_overflow_0\ <= ((\I2S:bI2S:rx_f0_load\ and \I2S:bI2S:rx_f0_full_0\));

Note:  Expanding virtual equation for '\I2S:bI2S:MODULE_1:g2:a0:lta_5\' (cost = 0):
\I2S:bI2S:MODULE_1:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\I2S:bI2S:MODULE_1:g2:a0:gta_5\' (cost = 0):
\I2S:bI2S:MODULE_1:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\I2S:bI2S:MODULE_1:g2:a0:lta_4\' (cost = 0):
\I2S:bI2S:MODULE_1:g2:a0:lta_4\ <= (not \I2S:bI2S:count_5\);

Note:  Expanding virtual equation for '\I2S:bI2S:MODULE_1:g2:a0:gta_4\' (cost = 0):
\I2S:bI2S:MODULE_1:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\I2S:bI2S:MODULE_1:g2:a0:lta_3\' (cost = 2):
\I2S:bI2S:MODULE_1:g2:a0:lta_3\ <= (not \I2S:bI2S:count_4\
	OR not \I2S:bI2S:count_5\);

Note:  Expanding virtual equation for '\I2S:bI2S:MODULE_1:g2:a0:gta_3\' (cost = 0):
\I2S:bI2S:MODULE_1:g2:a0:gta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\I2S:bI2S:MODULE_1:g2:a0:lta_2\' (cost = 3):
\I2S:bI2S:MODULE_1:g2:a0:lta_2\ <= (not \I2S:bI2S:count_3\
	OR not \I2S:bI2S:count_4\
	OR not \I2S:bI2S:count_5\);

Note:  Expanding virtual equation for '\I2S:bI2S:MODULE_1:g2:a0:gta_2\' (cost = 0):
\I2S:bI2S:MODULE_1:g2:a0:gta_2\ <=  ('0') ;

Note:  Expanding virtual equation for '\I2S:bI2S:MODULE_1:g2:a0:lta_1\' (cost = 1):
\I2S:bI2S:MODULE_1:g2:a0:lta_1\ <= (not \I2S:bI2S:count_2\
	OR not \I2S:bI2S:count_3\
	OR not \I2S:bI2S:count_4\
	OR not \I2S:bI2S:count_5\);

Note:  Expanding virtual equation for '\I2S:bI2S:MODULE_1:g2:a0:gta_1\' (cost = 0):
\I2S:bI2S:MODULE_1:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\I2S:bI2S:MODULE_2:g2:a0:lta_5\' (cost = 0):
\I2S:bI2S:MODULE_2:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\I2S:bI2S:MODULE_2:g2:a0:gta_5\' (cost = 0):
\I2S:bI2S:MODULE_2:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\I2S:bI2S:MODULE_2:g2:a0:lta_4\' (cost = 0):
\I2S:bI2S:MODULE_2:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\I2S:bI2S:MODULE_2:g2:a0:gta_4\' (cost = 0):
\I2S:bI2S:MODULE_2:g2:a0:gta_4\ <= (\I2S:bI2S:count_5\);

Note:  Expanding virtual equation for '\I2S:bI2S:MODULE_2:g2:a0:lta_3\' (cost = 0):
\I2S:bI2S:MODULE_2:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\I2S:bI2S:MODULE_2:g2:a0:gta_3\' (cost = 3):
\I2S:bI2S:MODULE_2:g2:a0:gta_3\ <= (\I2S:bI2S:count_4\
	OR \I2S:bI2S:count_5\);

Note:  Expanding virtual equation for '\I2S:bI2S:MODULE_2:g2:a0:lta_2\' (cost = 1):
\I2S:bI2S:MODULE_2:g2:a0:lta_2\ <= ((not \I2S:bI2S:count_5\ and not \I2S:bI2S:count_4\ and not \I2S:bI2S:count_3\));

Note:  Expanding virtual equation for '\I2S:bI2S:MODULE_2:g2:a0:gta_2\' (cost = 3):
\I2S:bI2S:MODULE_2:g2:a0:gta_2\ <= (\I2S:bI2S:count_4\
	OR \I2S:bI2S:count_5\);

Note:  Expanding virtual equation for '\I2S:bI2S:MODULE_2:g2:a0:lta_1\' (cost = 2):
\I2S:bI2S:MODULE_2:g2:a0:lta_1\ <= ((not \I2S:bI2S:count_5\ and not \I2S:bI2S:count_4\ and not \I2S:bI2S:count_2\)
	OR (not \I2S:bI2S:count_5\ and not \I2S:bI2S:count_4\ and not \I2S:bI2S:count_3\));

Note:  Expanding virtual equation for '\I2S:bI2S:MODULE_2:g2:a0:gta_1\' (cost = 1):
\I2S:bI2S:MODULE_2:g2:a0:gta_1\ <= (\I2S:bI2S:count_4\
	OR \I2S:bI2S:count_5\);

Note:  Expanding virtual equation for '\Async_Feedback_Counter:TimerUDB:fifo_load_polarized\' (cost = 0):
\Async_Feedback_Counter:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\Async_Feedback_Counter:TimerUDB:timer_enable\' (cost = 0):
\Async_Feedback_Counter:TimerUDB:timer_enable\ <= (\Async_Feedback_Counter:TimerUDB:control_7\);


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\I2S:bI2S:MODULE_1:g2:a0:gta_0\' (cost = 5):
\I2S:bI2S:MODULE_1:g2:a0:gta_0\ <= ((\I2S:bI2S:count_5\ and \I2S:bI2S:count_4\ and \I2S:bI2S:count_3\ and \I2S:bI2S:count_2\ and \I2S:bI2S:count_1\));

Note:  Expanding virtual equation for '\I2S:bI2S:MODULE_2:g2:a0:lta_0\' (cost = 3):
\I2S:bI2S:MODULE_2:g2:a0:lta_0\ <= ((not \I2S:bI2S:count_5\ and not \I2S:bI2S:count_4\ and not \I2S:bI2S:count_1\)
	OR (not \I2S:bI2S:count_5\ and not \I2S:bI2S:count_4\ and not \I2S:bI2S:count_2\)
	OR (not \I2S:bI2S:count_5\ and not \I2S:bI2S:count_4\ and not \I2S:bI2S:count_3\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\I2S:bI2S:cmp_vv_vv_MODGEN_1\' (cost = 5):
\I2S:bI2S:cmp_vv_vv_MODGEN_1\ <= (not \I2S:bI2S:count_5\
	OR not \I2S:bI2S:count_4\
	OR not \I2S:bI2S:count_3\
	OR not \I2S:bI2S:count_2\
	OR not \I2S:bI2S:count_1\);

Note:  Expanding virtual equation for '\I2S:bI2S:cmp_vv_vv_MODGEN_2\' (cost = 15):
\I2S:bI2S:cmp_vv_vv_MODGEN_2\ <= ((\I2S:bI2S:count_3\ and \I2S:bI2S:count_2\ and \I2S:bI2S:count_1\)
	OR \I2S:bI2S:count_4\
	OR \I2S:bI2S:count_5\);


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\I2S:bI2S:data_trunc\' (cost = 40):
\I2S:bI2S:data_trunc\ <= ((not \I2S:bI2S:count_5\ and \I2S:bI2S:count_3\ and \I2S:bI2S:count_2\ and \I2S:bI2S:count_1\)
	OR (not \I2S:bI2S:count_5\ and \I2S:bI2S:count_4\)
	OR (not \I2S:bI2S:count_4\ and \I2S:bI2S:count_3\ and \I2S:bI2S:count_2\ and \I2S:bI2S:count_1\)
	OR (not \I2S:bI2S:count_4\ and \I2S:bI2S:count_5\)
	OR (not \I2S:bI2S:count_3\ and \I2S:bI2S:count_4\)
	OR (not \I2S:bI2S:count_3\ and \I2S:bI2S:count_5\)
	OR (not \I2S:bI2S:count_2\ and \I2S:bI2S:count_4\)
	OR (not \I2S:bI2S:count_2\ and \I2S:bI2S:count_5\)
	OR (not \I2S:bI2S:count_1\ and \I2S:bI2S:count_4\)
	OR (not \I2S:bI2S:count_1\ and \I2S:bI2S:count_5\));


Substituting virtuals - pass 5:


----------------------------------------------------------
Circuit simplification results:

	Expanded 35 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \Async_Feedback_Counter:TimerUDB:capt_fifo_load\ to zero
Removing Lhs of wire \Async_Feedback_Counter:TimerUDB:capt_fifo_load\[354] = zero[1]
Removing Lhs of wire \Async_Feedback_Counter:TimerUDB:trig_reg\[369] = \Async_Feedback_Counter:TimerUDB:control_7\[336]

------------------------------------------------------
Aliased 0 equations, 2 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\dev\git\icebreaker\Icebreaker.cydsn\Icebreaker.cyprj -dcpsoc3 Icebreaker.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.701ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.2.0.641, Family: PSoC3, Started at: Tuesday, 13 August 2019 23:59:14
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\dev\git\icebreaker\Icebreaker.cydsn\Icebreaker.cyprj -d CY8C4248BZI-L489 Icebreaker.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.033ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \Async_Feedback_Counter:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \Async_Feedback_Counter:TimerUDB:capture_out_reg_i\ from registered to combinatorial
Assigning clock AudioClkGen_Ref to clock Routed2 because it is a pass-through
Assigning clock AudioClkGen_Ref_1 to clock Routed3 because it is a pass-through

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Fixed Function Clock 11: Automatic-assigning  clock 'Clk_Counter'. Signal=Net_3865_ff11
    Fixed Function Clock 12: Automatic-assigning  clock 'Clk_Counter'. Signal=Net_3865_ff12
    Fixed Function Clock 13: Automatic-assigning  clock 'Clock_1'. Signal=Net_185_ff13
    Fixed Function Clock 14: Automatic-assigning  clock 'Clock_1'. Signal=Net_185_ff14
    Fixed Function Clock 2: Automatic-assigning  clock 'CodecI2CM_SCBCLK'. Signal=\CodecI2CM:Net_847_ff2\
    Fixed Function Clock 10: Automatic-assigning  clock 'ADC_intClock'. Signal=\ADC:Net_1845_ff10\
    Fixed Function Clock 3: Automatic-assigning  clock 'UART_SCBCLK'. Signal=\UART:Net_847_ff3\
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \I2S:bI2S:ClkSync\: with output requested to be asynchronous
        ClockIn: Clk_I2S:macrocell.q was determined to be a routed clock that is asynchronous
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clk_I2S:macrocell.q, EnableOut: Constant 1
    UDB Clk/Enable \Async_Feedback_Counter:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: I2S_LRCLK:macrocell.q was determined to be a routed clock that is asynchronous
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: HFCLK, EnableOut: I2S_LRCLK__SYNC:synccell.out
    UDB Clk/Enable \Async_Feedback_Counter:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: I2S_LRCLK:macrocell.q was determined to be a routed clock that is asynchronous
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: HFCLK, EnableOut: I2S_LRCLK__SYNC_1:synccell.out
</CYPRESSTAG>
<CYPRESSTAG name="UDB Routed Clock Assignment">
    Routed Clock: Net_3641:macrocell.q
        Effective Clock: Net_3641:macrocell.q
        Enable Signal: True
    Routed Clock: Net_3651:macrocell.q
        Effective Clock: Net_3651:macrocell.q
        Enable Signal: True
</CYPRESSTAG>
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
ADD: pft.M0040: information: The following 3 pin(s) will be assigned a location by the fitter: \USBUART:Dm(0)\, \USBUART:Dp(0)\, BTN(0)


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Codec_MCLK(0)
        Attributes:
            Alias: PSOC_I2S_MCLK
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Codec_MCLK(0)__PA ,
            pin_input => Net_3641 ,
            pad => Codec_MCLK(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Codec_DACDAT(0)
        Attributes:
            Alias: PSOC_I2S_SDTO
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Codec_DACDAT(0)__PA ,
            pin_input => Net_4031_0 ,
            pad => Codec_DACDAT(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Codec_BCLK(0)
        Attributes:
            Alias: PSOC_I2S_BCLK
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Codec_BCLK(0)__PA ,
            pin_input => Net_4032 ,
            pad => Codec_BCLK(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Codec_LRC(0)
        Attributes:
            Alias: PSOC_I2S_LRCLK
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Codec_LRC(0)__PA ,
            pin_input => I2S_LRCLK ,
            pad => Codec_LRC(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Codec_ADCDAT(0)
        Attributes:
            Alias: PSOC_I2S_SDTI
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Codec_ADCDAT(0)__PA ,
            fb => Net_4030 ,
            pad => Codec_ADCDAT(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \UART:tx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \UART:tx(0)\__PA ,
            pin_input => \UART:tx_wire\ ,
            pad => \UART:tx(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \UART:rx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \UART:rx(0)\__PA ,
            fb => \UART:rx_wire\ ,
            pad => \UART:rx(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \CodecI2CM:sda(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \CodecI2CM:sda(0)\__PA ,
            fb => Net_4695 ,
            pad => \CodecI2CM:sda(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \CodecI2CM:scl(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \CodecI2CM:scl(0)\__PA ,
            fb => Net_4694 ,
            pad => \CodecI2CM:scl(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = LED_BLUE(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_BLUE(0)__PA ,
            pin_input => Net_4920 ,
            annotation => Net_4927 ,
            pad => LED_BLUE(0)_PAD );
        Properties:
        {
        }

    Pin : Name = POTR(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => POTR(0)__PA ,
            analog_term => Net_4777 ,
            pad => POTR(0)_PAD );
        Properties:
        {
        }

    Pin : Name = POTL(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => POTL(0)__PA ,
            analog_term => Net_4788 ,
            pad => POTL(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SPI_CLK(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SPI_CLK(0)__PA ,
            annotation => Net_4844 ,
            pad => SPI_CLK(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SPI_MOSI(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SPI_MOSI(0)__PA ,
            annotation => Net_4847 ,
            pad => SPI_MOSI(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SPI_CS(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SPI_CS(0)__PA ,
            annotation => Net_4849 ,
            pad => SPI_CS(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PD(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PD(0)__PA ,
            annotation => Net_4851 ,
            pad => PD(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \USBUART:Dp(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: USB_D_PLUS
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBUART:Dp(0)\__PA ,
            pin_input => \USBUART:Net_254\ ,
            pad => \USBUART:Dp(0)_PAD\ );

    Pin : Name = \USBUART:Dm(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: USB_D_MINUS
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBUART:Dm(0)\__PA ,
            pin_input => \USBUART:Net_235\ ,
            pad => \USBUART:Dm(0)_PAD\ );

    Pin : Name = BTN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: ON_CHANGE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE, PORT_INTERRUPT
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => BTN(0)__PA ,
            annotation => Net_4867 ,
            pad => BTN(0)_PAD );

    Pin : Name = LED_RED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_RED(0)__PA ,
            pin_input => Net_4926 ,
            annotation => Net_4925 ,
            pad => LED_RED(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\I2S:bI2S:tx_underflow_0\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2S:bI2S:tx_state_2\ * !\I2S:bI2S:tx_state_1\ * 
              \I2S:bI2S:tx_state_0\ * \I2S:bI2S:tx_f0_empty_0\
        );
        Output = \I2S:bI2S:tx_underflow_0\ (fanout=1)

    MacroCell: Name=\I2S:bI2S:rx_overflow_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2S:bI2S:rx_f0_load\ * \I2S:bI2S:rx_f0_full_0\
        );
        Output = \I2S:bI2S:rx_overflow_0\ (fanout=1)

    MacroCell: Name=\Async_Feedback_Counter:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Async_Feedback_Counter:TimerUDB:control_7\ * 
              \Async_Feedback_Counter:TimerUDB:per_zero\
        );
        Output = \Async_Feedback_Counter:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=Net_3651, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_3792 * ClockBlock_Routed3
            + Net_3792 * ClockBlock_Routed2
        );
        Output = Net_3651 (fanout=1)

    MacroCell: Name=\I2S:bI2S:CtlReg__0__SYNC\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Clk_I2S)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2S:bI2S:ctrl_reg_out_0\
        );
        Output = \I2S:bI2S:CtlReg__0__SYNC_OUT\ (fanout=1)

    MacroCell: Name=\I2S:bI2S:CtlReg__2__SYNC\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Clk_I2S)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2S:bI2S:ctrl_reg_out_2\
        );
        Output = \I2S:bI2S:CtlReg__2__SYNC_OUT\ (fanout=1)

    MacroCell: Name=\I2S:bI2S:CtlReg__1__SYNC\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Clk_I2S)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2S:bI2S:ctrl_reg_out_1\
        );
        Output = \I2S:bI2S:CtlReg__1__SYNC_OUT\ (fanout=1)

    MacroCell: Name=\I2S:bI2S:reset\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Clk_I2S)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2S:bI2S:ctrl_2\
        );
        Output = \I2S:bI2S:reset\ (fanout=1)

    MacroCell: Name=I2S_LRCLK, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Clk_I2S)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2S:bI2S:reset\ * !\I2S:bI2S:count_6\
        );
        Output = I2S_LRCLK (fanout=3)

    MacroCell: Name=\I2S:bI2S:tx_underflow_sticky\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Clk_I2S)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \I2S:bI2S:ctrl_0\ * \I2S:bI2S:tx_underflow_sticky\
            + \I2S:bI2S:ctrl_0\ * !\I2S:bI2S:tx_state_2\ * 
              !\I2S:bI2S:tx_state_1\ * \I2S:bI2S:tx_state_0\ * 
              \I2S:bI2S:tx_f0_empty_0\
        );
        Output = \I2S:bI2S:tx_underflow_sticky\ (fanout=2)

    MacroCell: Name=\I2S:bI2S:txenable\, Mode=(D-Register)
        Total # of inputs        : 11
        Total # of product terms : 8
        List of special equations: 
            Clock  = (Clk_I2S)
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \I2S:bI2S:ctrl_2\ * \I2S:bI2S:count_6\ * 
              !\I2S:bI2S:tx_underflow_sticky\ * \I2S:bI2S:txenable\
            + \I2S:bI2S:ctrl_2\ * \I2S:bI2S:count_5\ * 
              !\I2S:bI2S:tx_underflow_sticky\ * \I2S:bI2S:txenable\
            + \I2S:bI2S:ctrl_2\ * \I2S:bI2S:count_4\ * 
              !\I2S:bI2S:tx_underflow_sticky\ * \I2S:bI2S:txenable\
            + \I2S:bI2S:ctrl_2\ * \I2S:bI2S:count_3\ * 
              !\I2S:bI2S:tx_underflow_sticky\ * \I2S:bI2S:txenable\
            + \I2S:bI2S:ctrl_2\ * \I2S:bI2S:count_2\ * 
              !\I2S:bI2S:tx_underflow_sticky\ * \I2S:bI2S:txenable\
            + \I2S:bI2S:ctrl_2\ * \I2S:bI2S:count_1\ * 
              !\I2S:bI2S:tx_underflow_sticky\ * \I2S:bI2S:txenable\
            + \I2S:bI2S:ctrl_2\ * Net_4032 * !\I2S:bI2S:tx_underflow_sticky\ * 
              \I2S:bI2S:txenable\
            + !\I2S:bI2S:count_6\ * !\I2S:bI2S:count_5\ * !\I2S:bI2S:count_4\ * 
              !\I2S:bI2S:count_3\ * !\I2S:bI2S:count_2\ * !\I2S:bI2S:count_1\ * 
              !Net_4032 * \I2S:bI2S:ctrl_0\ * !\I2S:bI2S:tx_underflow_sticky\
        );
        Output = \I2S:bI2S:txenable\ (fanout=5)

    MacroCell: Name=\I2S:bI2S:tx_swap_done_reg\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Clk_I2S)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\I2S:bI2S:count_6\ * \I2S:bI2S:txenable\ * 
              \I2S:bI2S:tx_state_2\ * \I2S:bI2S:tx_state_1\ * 
              !\I2S:bI2S:tx_state_0\
            + \I2S:bI2S:txenable\ * \I2S:bI2S:tx_swap_done_reg\
        );
        Output = \I2S:bI2S:tx_swap_done_reg\ (fanout=4)

    MacroCell: Name=\I2S:bI2S:tx_state_2\, Mode=(D-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Clk_I2S)
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\I2S:bI2S:count_6\ * !\I2S:bI2S:count_5\ * !\I2S:bI2S:count_4\ * 
              !\I2S:bI2S:count_3\ * !\I2S:bI2S:count_2\ * !\I2S:bI2S:count_1\ * 
              !\I2S:bI2S:tx_state_2\ * !\I2S:bI2S:tx_state_1\ * 
              !\I2S:bI2S:tx_state_0\
            + !\I2S:bI2S:count_5\ * !\I2S:bI2S:count_4\ * !\I2S:bI2S:count_3\ * 
              !\I2S:bI2S:count_2\ * !\I2S:bI2S:count_1\ * 
              \I2S:bI2S:tx_swap_done_reg\ * !\I2S:bI2S:tx_state_2\ * 
              !\I2S:bI2S:tx_state_1\ * !\I2S:bI2S:tx_state_0\
            + !\I2S:bI2S:count_5\ * \I2S:bI2S:count_4\ * \I2S:bI2S:count_3\ * 
              \I2S:bI2S:count_2\ * \I2S:bI2S:count_1\ * 
              \I2S:bI2S:tx_swap_done_reg\ * !\I2S:bI2S:tx_state_2\ * 
              !\I2S:bI2S:tx_state_1\ * !\I2S:bI2S:tx_state_0\
            + !\I2S:bI2S:txenable\
        );
        Output = \I2S:bI2S:tx_state_2\ (fanout=8)

    MacroCell: Name=\I2S:bI2S:tx_state_1\, Mode=(D-Register)
        Total # of inputs        : 11
        Total # of product terms : 7
        List of special equations: 
            Clock  = (Clk_I2S)
            Clock Enable: True
        Main Equation            : 7 pterms
        !(
              !\I2S:bI2S:count_6\ * !\I2S:bI2S:count_5\ * !\I2S:bI2S:count_4\ * 
              !\I2S:bI2S:count_3\ * !\I2S:bI2S:count_2\ * \I2S:bI2S:count_1\ * 
              \I2S:bI2S:txenable\ * !\I2S:bI2S:tx_state_2\
            + !\I2S:bI2S:count_5\ * !\I2S:bI2S:count_4\ * !\I2S:bI2S:count_3\ * 
              !\I2S:bI2S:count_2\ * \I2S:bI2S:count_1\ * \I2S:bI2S:txenable\ * 
              \I2S:bI2S:tx_swap_done_reg\ * !\I2S:bI2S:tx_state_2\
            + \I2S:bI2S:count_4\ * \I2S:bI2S:count_3\ * \I2S:bI2S:count_2\ * 
              \I2S:bI2S:count_1\ * \I2S:bI2S:txenable\ * 
              \I2S:bI2S:tx_swap_done_reg\ * !\I2S:bI2S:tx_state_2\
            + \I2S:bI2S:txenable\ * !\I2S:bI2S:tx_state_2\ * 
              \I2S:bI2S:tx_state_1\
            + \I2S:bI2S:txenable\ * !\I2S:bI2S:tx_state_2\ * 
              \I2S:bI2S:tx_state_0\
            + \I2S:bI2S:txenable\ * \I2S:bI2S:tx_state_2\ * 
              !\I2S:bI2S:tx_state_1\
            + \I2S:bI2S:txenable\ * \I2S:bI2S:tx_state_2\ * 
              !\I2S:bI2S:tx_state_0\
        );
        Output = \I2S:bI2S:tx_state_1\ (fanout=8)

    MacroCell: Name=\I2S:bI2S:tx_state_0\, Mode=(D-Register)
        Total # of inputs        : 11
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Clk_I2S)
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\I2S:bI2S:count_6\ * !\I2S:bI2S:count_5\ * !\I2S:bI2S:count_4\ * 
              !\I2S:bI2S:count_3\ * !\I2S:bI2S:count_2\ * \I2S:bI2S:count_1\ * 
              !\I2S:bI2S:tx_state_2\ * !\I2S:bI2S:tx_state_1\ * 
              !\I2S:bI2S:tx_state_0\
            + !\I2S:bI2S:count_5\ * !\I2S:bI2S:count_4\ * !\I2S:bI2S:count_3\ * 
              !\I2S:bI2S:count_2\ * \I2S:bI2S:count_1\ * 
              \I2S:bI2S:tx_swap_done_reg\ * !\I2S:bI2S:tx_state_2\ * 
              !\I2S:bI2S:tx_state_1\ * !\I2S:bI2S:tx_state_0\
            + \I2S:bI2S:count_5\ * \I2S:bI2S:count_3\ * \I2S:bI2S:count_2\ * 
              \I2S:bI2S:count_1\ * \I2S:bI2S:tx_swap_done_reg\ * 
              !\I2S:bI2S:tx_state_2\ * !\I2S:bI2S:tx_state_1\ * 
              !\I2S:bI2S:tx_state_0\
            + \I2S:bI2S:count_4\ * \I2S:bI2S:count_3\ * \I2S:bI2S:count_2\ * 
              \I2S:bI2S:count_1\ * \I2S:bI2S:tx_swap_done_reg\ * 
              !\I2S:bI2S:tx_state_2\ * !\I2S:bI2S:tx_state_1\ * 
              !\I2S:bI2S:tx_state_0\
            + !\I2S:bI2S:txenable\
        );
        Output = \I2S:bI2S:tx_state_0\ (fanout=8)

    MacroCell: Name=\I2S:bI2S:d0_load\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Clk_I2S)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2S:bI2S:tx_state_2\ * \I2S:bI2S:tx_state_1\ * 
              !\I2S:bI2S:tx_state_0\
        );
        Output = \I2S:bI2S:d0_load\ (fanout=1)

    MacroCell: Name=Net_4031_0, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 6
        List of special equations: 
            Clock  = (Clk_I2S)
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !\I2S:bI2S:count_5\ * \I2S:bI2S:count_3\ * \I2S:bI2S:count_2\ * 
              \I2S:bI2S:count_1\ * Net_4032 * \I2S:bI2S:tx_data_out_0\
            + \I2S:bI2S:count_5\ * !\I2S:bI2S:count_4\ * Net_4032 * 
              \I2S:bI2S:tx_data_out_0\
            + \I2S:bI2S:count_4\ * !\I2S:bI2S:count_3\ * Net_4032 * 
              \I2S:bI2S:tx_data_out_0\
            + \I2S:bI2S:count_4\ * !\I2S:bI2S:count_2\ * Net_4032 * 
              \I2S:bI2S:tx_data_out_0\
            + \I2S:bI2S:count_4\ * !\I2S:bI2S:count_1\ * Net_4032 * 
              \I2S:bI2S:tx_data_out_0\
            + !Net_4032 * Net_4031_0
        );
        Output = Net_4031_0 (fanout=2)

    MacroCell: Name=\I2S:bI2S:rx_f0_load\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Clk_I2S)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \I2S:bI2S:rx_state_2\ * !\I2S:bI2S:rx_state_1\ * 
              \I2S:bI2S:rx_state_0\
            + \I2S:bI2S:rx_state_1\ * !\I2S:bI2S:rx_state_0\
        );
        Output = \I2S:bI2S:rx_f0_load\ (fanout=3)

    MacroCell: Name=\I2S:bI2S:rx_state_2\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Clk_I2S)
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\I2S:bI2S:count_5\ * !\I2S:bI2S:count_4\ * \I2S:bI2S:count_3\ * 
              !\I2S:bI2S:count_2\ * \I2S:bI2S:count_1\ * 
              !\I2S:bI2S:rx_state_2\ * !\I2S:bI2S:rx_state_1\ * 
              !\I2S:bI2S:rx_state_0\ * \I2S:bI2S:rxenable\
            + \I2S:bI2S:count_5\ * !\I2S:bI2S:count_4\ * \I2S:bI2S:count_3\ * 
              \I2S:bI2S:count_2\ * !\I2S:bI2S:count_1\ * 
              !\I2S:bI2S:rx_state_2\ * !\I2S:bI2S:rx_state_1\ * 
              !\I2S:bI2S:rx_state_0\ * \I2S:bI2S:rxenable\
            + \I2S:bI2S:rx_state_2\ * !\I2S:bI2S:rx_state_1\ * 
              \I2S:bI2S:rx_state_0\ * \I2S:bI2S:rxenable\
        );
        Output = \I2S:bI2S:rx_state_2\ (fanout=6)

    MacroCell: Name=\I2S:bI2S:rx_state_1\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Clk_I2S)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\I2S:bI2S:count_5\ * \I2S:bI2S:count_3\ * \I2S:bI2S:count_2\ * 
              !\I2S:bI2S:count_1\ * !\I2S:bI2S:rx_state_2\ * 
              !\I2S:bI2S:rx_state_1\ * !\I2S:bI2S:rx_state_0\ * 
              \I2S:bI2S:rxenable\
            + \I2S:bI2S:rx_state_2\ * !\I2S:bI2S:rx_state_1\ * 
              \I2S:bI2S:rx_state_0\ * \I2S:bI2S:rxenable\
        );
        Output = \I2S:bI2S:rx_state_1\ (fanout=6)

    MacroCell: Name=\I2S:bI2S:rx_state_0\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Clk_I2S)
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\I2S:bI2S:count_4\ * \I2S:bI2S:count_3\ * \I2S:bI2S:count_2\ * 
              !\I2S:bI2S:count_1\ * !\I2S:bI2S:rx_state_2\ * 
              \I2S:bI2S:rxenable\
            + !\I2S:bI2S:rx_state_2\ * \I2S:bI2S:rx_state_1\ * 
              \I2S:bI2S:rxenable\
            + \I2S:bI2S:rx_state_2\ * !\I2S:bI2S:rx_state_1\ * 
              \I2S:bI2S:rxenable\
            + \I2S:bI2S:rx_state_0\ * \I2S:bI2S:rxenable\
        );
        Output = \I2S:bI2S:rx_state_0\ (fanout=6)

    MacroCell: Name=\I2S:bI2S:rx_f1_load\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Clk_I2S)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2S:bI2S:rx_state_2\ * !\I2S:bI2S:rx_state_1\ * 
              !\I2S:bI2S:rx_state_0\
        );
        Output = \I2S:bI2S:rx_f1_load\ (fanout=1)

    MacroCell: Name=\I2S:bI2S:rx_overflow_sticky\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Clk_I2S)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \I2S:bI2S:ctrl_1\ * \I2S:bI2S:rx_f0_load\ * 
              \I2S:bI2S:rx_f0_full_0\
            + \I2S:bI2S:ctrl_1\ * \I2S:bI2S:rx_overflow_sticky\
        );
        Output = \I2S:bI2S:rx_overflow_sticky\ (fanout=2)

    MacroCell: Name=\I2S:bI2S:rxenable\, Mode=(D-Register)
        Total # of inputs        : 11
        Total # of product terms : 8
        List of special equations: 
            Clock  = (Clk_I2S)
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \I2S:bI2S:ctrl_2\ * !\I2S:bI2S:count_6\ * 
              !\I2S:bI2S:rx_overflow_sticky\ * \I2S:bI2S:rxenable\
            + \I2S:bI2S:ctrl_2\ * !\I2S:bI2S:count_5\ * 
              !\I2S:bI2S:rx_overflow_sticky\ * \I2S:bI2S:rxenable\
            + \I2S:bI2S:ctrl_2\ * !\I2S:bI2S:count_4\ * 
              !\I2S:bI2S:rx_overflow_sticky\ * \I2S:bI2S:rxenable\
            + \I2S:bI2S:ctrl_2\ * !\I2S:bI2S:count_3\ * 
              !\I2S:bI2S:rx_overflow_sticky\ * \I2S:bI2S:rxenable\
            + \I2S:bI2S:ctrl_2\ * !\I2S:bI2S:count_2\ * 
              !\I2S:bI2S:rx_overflow_sticky\ * \I2S:bI2S:rxenable\
            + \I2S:bI2S:ctrl_2\ * \I2S:bI2S:count_1\ * 
              !\I2S:bI2S:rx_overflow_sticky\ * \I2S:bI2S:rxenable\
            + \I2S:bI2S:count_6\ * \I2S:bI2S:count_5\ * \I2S:bI2S:count_4\ * 
              \I2S:bI2S:count_3\ * \I2S:bI2S:count_2\ * !\I2S:bI2S:count_1\ * 
              !Net_4032 * !\I2S:bI2S:rx_overflow_sticky\ * 
              \I2S:bI2S:rxenable\
            + \I2S:bI2S:count_6\ * \I2S:bI2S:count_5\ * \I2S:bI2S:count_4\ * 
              \I2S:bI2S:count_3\ * \I2S:bI2S:count_2\ * !\I2S:bI2S:count_1\ * 
              Net_4032 * \I2S:bI2S:ctrl_1\ * !\I2S:bI2S:rx_overflow_sticky\
        );
        Output = \I2S:bI2S:rxenable\ (fanout=4)

    MacroCell: Name=\I2S:bI2S:rx_data_in_0\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 6
        List of special equations: 
            Clock  = (Clk_I2S)
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !\I2S:bI2S:count_5\ * \I2S:bI2S:count_3\ * \I2S:bI2S:count_2\ * 
              \I2S:bI2S:count_1\ * !Net_4032 * Net_4030
            + \I2S:bI2S:count_5\ * !\I2S:bI2S:count_4\ * !Net_4032 * Net_4030
            + \I2S:bI2S:count_4\ * !\I2S:bI2S:count_3\ * !Net_4032 * Net_4030
            + \I2S:bI2S:count_4\ * !\I2S:bI2S:count_2\ * !Net_4032 * Net_4030
            + \I2S:bI2S:count_4\ * !\I2S:bI2S:count_1\ * !Net_4032 * Net_4030
            + Net_4032 * \I2S:bI2S:rx_data_in_0\
        );
        Output = \I2S:bI2S:rx_data_in_0\ (fanout=2)

    MacroCell: Name=Clk_I2S, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_3641)
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = Clk_I2S (fanout=30)

    MacroCell: Name=Net_3641, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_3651)
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = Net_3641 (fanout=2)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\I2S:bI2S:Tx:CH[0]:dpTx:u0\
        PORT MAP (
            clock => Clk_I2S ,
            cs_addr_2 => \I2S:bI2S:tx_state_2\ ,
            cs_addr_1 => \I2S:bI2S:tx_state_1\ ,
            cs_addr_0 => \I2S:bI2S:tx_state_0\ ,
            d0_load => \I2S:bI2S:d0_load\ ,
            so_comb => \I2S:bI2S:tx_data_out_0\ ,
            f0_bus_stat_comb => Tx_DMA_tr ,
            f0_blk_stat_comb => \I2S:bI2S:tx_f0_empty_0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000001100000000000001010000000000000010000000000000000011000000010000010000000000000000010000101010000100000011111111000000001111111111111111000000000000000000000000000000000001000000000100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\I2S:bI2S:Rx:CH[0]:dpRx:u0\
        PORT MAP (
            clock => Clk_I2S ,
            cs_addr_2 => \I2S:bI2S:rx_state_2\ ,
            cs_addr_1 => \I2S:bI2S:rx_state_1\ ,
            cs_addr_0 => \I2S:bI2S:rx_state_0\ ,
            route_si => \I2S:bI2S:rx_data_in_0\ ,
            f0_load => \I2S:bI2S:rx_f0_load\ ,
            f1_load => \I2S:bI2S:rx_f1_load\ ,
            f0_bus_stat_comb => Rx_DMA_tr ,
            f0_blk_stat_comb => \I2S:bI2S:rx_f0_full_0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000010100000000000001010000000000000101010000000000010100000000010000011100000001000001000000000000000000000011111111000000001111111111111111001000000000001000000101000000000001001000000100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\
        PORT MAP (
            clock => ClockBlock_HFCLK ,
            cs_addr_1 => \Async_Feedback_Counter:TimerUDB:control_7\ ,
            cs_addr_0 => \Async_Feedback_Counter:TimerUDB:per_zero\ ,
            z0_comb => \Async_Feedback_Counter:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Async_Feedback_Counter:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Async_Feedback_Counter:TimerUDB:status_2\ ,
            clk_en => I2S_LRCLK__SYNC_OUT );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(I2S_LRCLK__SYNC_OUT)
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\I2S:bI2S:Tx:STS[0]:Sts\
        PORT MAP (
            clock => Clk_I2S ,
            status_1 => Tx_DMA_tr ,
            status_0 => \I2S:bI2S:tx_underflow_0\ ,
            interrupt => \I2S:bI2S:tx_int_out_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\I2S:bI2S:Rx:STS[0]:Sts\
        PORT MAP (
            clock => Clk_I2S ,
            status_1 => Rx_DMA_tr ,
            status_0 => \I2S:bI2S:rx_overflow_0\ ,
            interrupt => \I2S:bI2S:rx_int_out_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Async_Feedback_Counter:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => ClockBlock_HFCLK ,
            status_3 => \Async_Feedback_Counter:TimerUDB:status_3\ ,
            status_2 => \Async_Feedback_Counter:TimerUDB:status_2\ ,
            status_0 => \Async_Feedback_Counter:TimerUDB:status_tc\ ,
            clk_en => I2S_LRCLK__SYNC_OUT );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(I2S_LRCLK__SYNC_OUT)
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =\I2S:bI2S:EN_ASYNC:CtlEnSync\
        PORT MAP (
            clock => Clk_I2S ,
            in => \I2S:bI2S:CtlReg__2__SYNC_OUT\ ,
            out => \I2S:bI2S:ctrl_2\ );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =\I2S:bI2S:Tx:TX_EN_ASYNC:CtlTxEnSync\
        PORT MAP (
            clock => Clk_I2S ,
            in => \I2S:bI2S:CtlReg__0__SYNC_OUT\ ,
            out => \I2S:bI2S:ctrl_0\ );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =\I2S:bI2S:Rx:RX_EN_ASYNC:CtlRxEnSync\
        PORT MAP (
            clock => Clk_I2S ,
            in => \I2S:bI2S:CtlReg__1__SYNC_OUT\ ,
            out => \I2S:bI2S:ctrl_1\ );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =I2S_LRCLK__SYNC
        PORT MAP (
            in => I2S_LRCLK ,
            out => I2S_LRCLK__SYNC_OUT ,
            clock => ClockBlock_HFCLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =I2S_LRCLK__SYNC_1
        PORT MAP (
            in => I2S_LRCLK ,
            out => I2S_LRCLK__SYNC_OUT_1 ,
            clock => ClockBlock_HFCLK );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\I2S:bI2S:CtlReg\
        PORT MAP (
            clock => Clk_I2S ,
            control_7 => \I2S:bI2S:ctrl_reg_out_7\ ,
            control_6 => \I2S:bI2S:ctrl_reg_out_6\ ,
            control_5 => \I2S:bI2S:ctrl_reg_out_5\ ,
            control_4 => \I2S:bI2S:ctrl_reg_out_4\ ,
            control_3 => \I2S:bI2S:ctrl_reg_out_3\ ,
            control_2 => \I2S:bI2S:ctrl_reg_out_2\ ,
            control_1 => \I2S:bI2S:ctrl_reg_out_1\ ,
            control_0 => \I2S:bI2S:ctrl_reg_out_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00011111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Async_Feedback_Counter:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => ClockBlock_HFCLK ,
            control_7 => \Async_Feedback_Counter:TimerUDB:control_7\ ,
            control_6 => \Async_Feedback_Counter:TimerUDB:control_6\ ,
            control_5 => \Async_Feedback_Counter:TimerUDB:control_5\ ,
            control_4 => \Async_Feedback_Counter:TimerUDB:control_4\ ,
            control_3 => \Async_Feedback_Counter:TimerUDB:control_3\ ,
            control_2 => \Async_Feedback_Counter:TimerUDB:control_2\ ,
            control_1 => \Async_Feedback_Counter:TimerUDB:control_1\ ,
            control_0 => \Async_Feedback_Counter:TimerUDB:control_0\ ,
            clk_en => I2S_LRCLK__SYNC_OUT_1 );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(I2S_LRCLK__SYNC_OUT_1)

    controlcell: Name =\AudioClkSel:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \AudioClkSel:control_7\ ,
            control_6 => \AudioClkSel:control_6\ ,
            control_5 => \AudioClkSel:control_5\ ,
            control_4 => \AudioClkSel:control_4\ ,
            control_3 => \AudioClkSel:control_3\ ,
            control_2 => \AudioClkSel:control_2\ ,
            control_1 => \AudioClkSel:control_1\ ,
            control_0 => Net_3792 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\I2S:bI2S:BitCounter\
        PORT MAP (
            clock => Clk_I2S ,
            enable => \I2S:bI2S:ctrl_2\ ,
            count_6 => \I2S:bI2S:count_6\ ,
            count_5 => \I2S:bI2S:count_5\ ,
            count_4 => \I2S:bI2S:count_4\ ,
            count_3 => \I2S:bI2S:count_3\ ,
            count_2 => \I2S:bI2S:count_2\ ,
            count_1 => \I2S:bI2S:count_1\ ,
            count_0 => Net_4032 );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1111111"
            cy_route_en = 1
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">

    ------------------------------------------------------------
    DRQ listing
    ------------------------------------------------------------

    drqcell: Name =USBOutDMA
        PORT MAP (
            termout => Net_4612 );
        Properties:
        {
            priority = "11"
        }

    drqcell: Name =TxDMA
        PORT MAP (
            dmareq => Tx_DMA_tr ,
            termout => TxCount );
        Properties:
        {
            priority = "00"
        }

    drqcell: Name =RxDMA
        PORT MAP (
            dmareq => Rx_DMA_tr ,
            termout => RxCount );
        Properties:
        {
            priority = "00"
        }

    drqcell: Name =USBInDMA
        PORT MAP (
            termout => Net_4652 );
        Properties:
        {
            priority = "11"
        }

    drqcell: Name =DMA
        PORT MAP (
            dmareq => Net_105 ,
            termout => Net_4779 );
        Properties:
        {
            priority = "11"
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =isr_TxDMADone
        PORT MAP (
            interrupt => Net_4635 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =isr_RxDMADone
        PORT MAP (
            interrupt => Net_4645 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =\CodecI2CM:SCB_IRQ\
        PORT MAP (
            interrupt => Net_4677 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\ADC:IRQ\
        PORT MAP (
            interrupt => \ADC:Net_3112\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:high_int\
        PORT MAP (
            interrupt => \USBUART:Net_237\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:med_int\
        PORT MAP (
            interrupt => \USBUART:Net_259\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:lo_int\
        PORT MAP (
            interrupt => \USBUART:Net_258\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:dp_int\
        PORT MAP (
            interrupt => \USBUART:Net_100\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_Button
        PORT MAP (
            interrupt => Net_4874 );
        Properties:
        {
            int_type = "01"
            is_nmi = 0
        }

    interrupt: Name =LED_RED_PWM_ISR
        PORT MAP (
            interrupt => Net_155 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =LED_BLUE_PWM_ISR
        PORT MAP (
            interrupt => Net_4907 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    0 :    4 :    4 :  0.00 %
Interrupts                    :   11 :   21 :   32 : 34.38 %
IO                            :   26 :   72 :   98 : 26.53 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CapSense                      :    0 :    2 :    2 :  0.00 %
Die Temp                      :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    2 :    2 :  0.00 %
Serial Communication (SCB)    :    2 :    2 :    4 : 50.00 %
USB                           :    1 :    0 :    1 : 100.00 %
DMA Channels                  :    5 :   27 :   32 : 15.63 %
Timer/Counter/PWM             :    4 :    4 :    8 : 50.00 %
Smart IO Ports                :    0 :    1 :    1 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   27 :   37 :   64 : 42.19 %
  Unique P-terms              :   71 :   57 :  128 : 55.47 %
  Total P-terms               :   73 :      :      :        
  Datapath Cells              :    3 :    5 :    8 : 37.50 %
  Status Cells                :    6 :    2 :    8 : 75.00 %
    StatusI Registers         :    3 :      :      :        
    Sync Cells (x5)           :    2 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
  Control Cells               :    4 :    4 :    8 : 50.00 %
    Control Registers         :    3 :      :      :        
    Count7 Cells              :    1 :      :      :        
Comparator/Opamp              :    0 :    4 :    4 :  0.00 %
LP Comparator                 :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    1 :    0 :    1 : 100.00 %
DAC                           :      :      :      :        
  7-bit IDAC                  :    0 :    2 :    2 :  0.00 %
  8-bit IDAC                  :    0 :    2 :    2 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.165ms
Tech Mapping phase: Elapsed time ==> 0s.217ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
<CYPRESSTAG name="FFB & IO Pre Placement">
<CYPRESSTAG name="Placement" icon="FILE_RPT_PLACEMENT">

Cell                                : Block                              
=========================================================================
Codec_MCLK(0)                       : [IOP=(2)][IoId=(7)]                
Codec_DACDAT(0)                     : [IOP=(3)][IoId=(6)]                
Codec_BCLK(0)                       : [IOP=(3)][IoId=(4)]                
Codec_LRC(0)                        : [IOP=(3)][IoId=(5)]                
Codec_ADCDAT(0)                     : [IOP=(3)][IoId=(7)]                
\UART:tx(0)\                        : [IOP=(1)][IoId=(1)]                
\UART:rx(0)\                        : [IOP=(1)][IoId=(0)]                
\CodecI2CM:sda(0)\                  : [IOP=(3)][IoId=(1)]                
\CodecI2CM:scl(0)\                  : [IOP=(3)][IoId=(0)]                
LED_BLUE(0)                         : [IOP=(11)][IoId=(4)]               
POTR(0)                             : [IOP=(0)][IoId=(1)]                
POTL(0)                             : [IOP=(0)][IoId=(2)]                
SPI_CLK(0)                          : [IOP=(2)][IoId=(2)]                
SPI_MOSI(0)                         : [IOP=(2)][IoId=(0)]                
SPI_CS(0)                           : [IOP=(2)][IoId=(3)]                
PD(0)                               : [IOP=(0)][IoId=(0)]                
LED_RED(0)                          : [IOP=(11)][IoId=(6)]               
ClockGenBlock                       : CLK_GEN_[FFB(CLK_GEN,0)]           
\USBUART:Dp(0)\                     : [IOP=(13)][IoId=(0)]               
\USBUART:Dm(0)\                     : [IOP=(13)][IoId=(1)]               
\UART:SCB\                          : SCB_[FFB(SCB,0)]                   
\CodecI2CM:SCB\                     : SCB_[FFB(SCB,1)]                   
\ADC:cy_psoc4_sar\                  : SARADC_[FFB(SARADC,0)]             
\USBUART:cy_m0s8_usb\               : USB_[FFB(USB,0)]                   
\LED_RED_PWM:cy_m0s8_tcpwm_1\       : TCPWM_[FFB(TCPWM,7)]               
\LED_BLUE_PWM:cy_m0s8_tcpwm_1\      : TCPWM_[FFB(TCPWM,6)]               
\ByteCounter_Tx:cy_m0s8_tcpwm_1\    : TCPWM_[FFB(TCPWM,0)]               
\ByteCounter_Rx:cy_m0s8_tcpwm_1\    : TCPWM_[FFB(TCPWM,1)]               
BTN(0)                              : [IOP=(0)][IoId=(3)]                

</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Real Analog Placement">
Elapsed time ==> 0.9649961s
</CYPRESSTAG>
Analog Placement phase: Elapsed time ==> 1s.645ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
<CYPRESSTAG name="Analog Routing">
Route success=True, Iterations=1 Elapsed=0.0416145 secs
</CYPRESSTAG>
Analog Routing phase: Elapsed time ==> 0s.042ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_4777 {
    p0_1
  }
  Net: Net_4788 {
    p0_2
  }
  Net: \ADC:Net_1851\ {
  }
  Net: \ADC:Net_3113\ {
  }
  Net: \ADC:Net_3227\ {
  }
  Net: \ADC:mux_bus_minus_0\ {
  }
  Net: \ADC:mux_bus_minus_1\ {
  }
  Net: \ADC:mux_bus_minus_2\ {
  }
  Net: \ADC:mux_bus_plus_2\ {
  }
  Net: \ADC:muxout_plus\ {
    PASS0_sarmux_vplus
  }
  Net: AMuxNet::\ADC:cy_psoc4_sarmux_8\_CYAMUXSIDE_A {
    PASS0_SARMUX0_sw19
    amuxbusb_sar
    AMUX_DIG_SAR_SWITCH_B_SR
    amuxbridge_csd_sar_b
    AMUX_DIG_SAR_SWITCH_B_SL
    amuxbusb_dig
    AMUX_DIG_CSD_SWITCH_B_SR
    amuxbridge_dig_csd_b
    AMUX_DIG_CSD_SWITCH_B_SL
    amuxbusb_csd
    P0_P51
    PASS0_SARMUX0_sw18
    amuxbusa_sar
    AMUX_DIG_SAR_SWITCH_A_SR
    amuxbridge_csd_sar_a
    AMUX_DIG_SAR_SWITCH_A_SL
    amuxbusa_dig
    AMUX_DIG_CSD_SWITCH_A_SR
    amuxbridge_dig_csd_a
    AMUX_DIG_CSD_SWITCH_A_SL
    amuxbusa_csd
    P0_P42
  }
  Net: \ADC:muxout_minus\ {
    PASS0_sarmux_vminus
  }
  Net: AMuxNet::\ADC:cy_psoc4_sarmux_8\_CYAMUXSIDE_B {
  }
}
Map of item to net {
  p0_1                                             -> Net_4777
  p0_2                                             -> Net_4788
  PASS0_sarmux_vplus                               -> \ADC:muxout_plus\
  PASS0_SARMUX0_sw19                               -> AMuxNet::\ADC:cy_psoc4_sarmux_8\_CYAMUXSIDE_A
  amuxbusb_sar                                     -> AMuxNet::\ADC:cy_psoc4_sarmux_8\_CYAMUXSIDE_A
  AMUX_DIG_SAR_SWITCH_B_SR                         -> AMuxNet::\ADC:cy_psoc4_sarmux_8\_CYAMUXSIDE_A
  amuxbridge_csd_sar_b                             -> AMuxNet::\ADC:cy_psoc4_sarmux_8\_CYAMUXSIDE_A
  AMUX_DIG_SAR_SWITCH_B_SL                         -> AMuxNet::\ADC:cy_psoc4_sarmux_8\_CYAMUXSIDE_A
  amuxbusb_dig                                     -> AMuxNet::\ADC:cy_psoc4_sarmux_8\_CYAMUXSIDE_A
  AMUX_DIG_CSD_SWITCH_B_SR                         -> AMuxNet::\ADC:cy_psoc4_sarmux_8\_CYAMUXSIDE_A
  amuxbridge_dig_csd_b                             -> AMuxNet::\ADC:cy_psoc4_sarmux_8\_CYAMUXSIDE_A
  AMUX_DIG_CSD_SWITCH_B_SL                         -> AMuxNet::\ADC:cy_psoc4_sarmux_8\_CYAMUXSIDE_A
  amuxbusb_csd                                     -> AMuxNet::\ADC:cy_psoc4_sarmux_8\_CYAMUXSIDE_A
  P0_P51                                           -> AMuxNet::\ADC:cy_psoc4_sarmux_8\_CYAMUXSIDE_A
  PASS0_SARMUX0_sw18                               -> AMuxNet::\ADC:cy_psoc4_sarmux_8\_CYAMUXSIDE_A
  amuxbusa_sar                                     -> AMuxNet::\ADC:cy_psoc4_sarmux_8\_CYAMUXSIDE_A
  AMUX_DIG_SAR_SWITCH_A_SR                         -> AMuxNet::\ADC:cy_psoc4_sarmux_8\_CYAMUXSIDE_A
  amuxbridge_csd_sar_a                             -> AMuxNet::\ADC:cy_psoc4_sarmux_8\_CYAMUXSIDE_A
  AMUX_DIG_SAR_SWITCH_A_SL                         -> AMuxNet::\ADC:cy_psoc4_sarmux_8\_CYAMUXSIDE_A
  amuxbusa_dig                                     -> AMuxNet::\ADC:cy_psoc4_sarmux_8\_CYAMUXSIDE_A
  AMUX_DIG_CSD_SWITCH_A_SR                         -> AMuxNet::\ADC:cy_psoc4_sarmux_8\_CYAMUXSIDE_A
  amuxbridge_dig_csd_a                             -> AMuxNet::\ADC:cy_psoc4_sarmux_8\_CYAMUXSIDE_A
  AMUX_DIG_CSD_SWITCH_A_SL                         -> AMuxNet::\ADC:cy_psoc4_sarmux_8\_CYAMUXSIDE_A
  amuxbusa_csd                                     -> AMuxNet::\ADC:cy_psoc4_sarmux_8\_CYAMUXSIDE_A
  P0_P42                                           -> AMuxNet::\ADC:cy_psoc4_sarmux_8\_CYAMUXSIDE_A
  PASS0_sarmux_vminus                              -> \ADC:muxout_minus\
}
Mux Info {
  Mux: \ADC:cy_psoc4_sarmux_8\_CYAMUXSIDE_A {
     Mouth: \ADC:muxout_plus\
     Guts:  AMuxNet::\ADC:cy_psoc4_sarmux_8\_CYAMUXSIDE_A
     IsSingleSwitching: False
     IsStaticSwitching: False
     IsAtMostOneSwitch: True
    Arm: 0 {
      Net:   Net_4777
      Outer: PASS0_SARMUX0_sw19
      Inner: __open__
      Path {
        PASS0_SARMUX0_sw19
        amuxbusb_sar
        AMUX_DIG_SAR_SWITCH_B_SR
        amuxbridge_csd_sar_b
        AMUX_DIG_SAR_SWITCH_B_SL
        amuxbusb_dig
        AMUX_DIG_CSD_SWITCH_B_SR
        amuxbridge_dig_csd_b
        AMUX_DIG_CSD_SWITCH_B_SL
        amuxbusb_csd
        P0_P51
        p0_1
      }
    }
    Arm: 1 {
      Net:   Net_4788
      Outer: PASS0_SARMUX0_sw18
      Inner: __open__
      Path {
        PASS0_SARMUX0_sw18
        amuxbusa_sar
        AMUX_DIG_SAR_SWITCH_A_SR
        amuxbridge_csd_sar_a
        AMUX_DIG_SAR_SWITCH_A_SL
        amuxbusa_dig
        AMUX_DIG_CSD_SWITCH_A_SR
        amuxbridge_dig_csd_a
        AMUX_DIG_CSD_SWITCH_A_SL
        amuxbusa_csd
        P0_P42
        p0_2
      }
    }
  }
  Mux: \ADC:cy_psoc4_sarmux_8\_CYAMUXSIDE_B {
     Mouth: \ADC:muxout_minus\
     Guts:  AMuxNet::\ADC:cy_psoc4_sarmux_8\_CYAMUXSIDE_B
     IsSingleSwitching: False
     IsStaticSwitching: False
     IsAtMostOneSwitch: True
    Arm: 0 {
      Net:   \ADC:Net_1851\
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 1 {
      Net:   \ADC:Net_1851\
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
  }
}
Analog Code Generation phase: Elapsed time ==> 0s.044ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.7 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   14 :    2 :   16 :  87.50%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            7.29
                   Pterms :            5.14
               Macrocells :            2.00
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.058ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          8 :       9.75 :       3.50
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=2, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2S:bI2S:tx_state_1\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 7
        List of special equations: 
            Clock  = (Clk_I2S)
            Clock Enable: True
        Main Equation            : 7 pterms
        !(
              !\I2S:bI2S:count_6\ * !\I2S:bI2S:count_5\ * !\I2S:bI2S:count_4\ * 
              !\I2S:bI2S:count_3\ * !\I2S:bI2S:count_2\ * \I2S:bI2S:count_1\ * 
              \I2S:bI2S:txenable\ * !\I2S:bI2S:tx_state_2\
            + !\I2S:bI2S:count_5\ * !\I2S:bI2S:count_4\ * !\I2S:bI2S:count_3\ * 
              !\I2S:bI2S:count_2\ * \I2S:bI2S:count_1\ * \I2S:bI2S:txenable\ * 
              \I2S:bI2S:tx_swap_done_reg\ * !\I2S:bI2S:tx_state_2\
            + \I2S:bI2S:count_4\ * \I2S:bI2S:count_3\ * \I2S:bI2S:count_2\ * 
              \I2S:bI2S:count_1\ * \I2S:bI2S:txenable\ * 
              \I2S:bI2S:tx_swap_done_reg\ * !\I2S:bI2S:tx_state_2\
            + \I2S:bI2S:txenable\ * !\I2S:bI2S:tx_state_2\ * 
              \I2S:bI2S:tx_state_1\
            + \I2S:bI2S:txenable\ * !\I2S:bI2S:tx_state_2\ * 
              \I2S:bI2S:tx_state_0\
            + \I2S:bI2S:txenable\ * \I2S:bI2S:tx_state_2\ * 
              !\I2S:bI2S:tx_state_1\
            + \I2S:bI2S:txenable\ * \I2S:bI2S:tx_state_2\ * 
              !\I2S:bI2S:tx_state_0\
        );
        Output = \I2S:bI2S:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2S:bI2S:tx_underflow_0\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2S:bI2S:tx_state_2\ * !\I2S:bI2S:tx_state_1\ * 
              \I2S:bI2S:tx_state_0\ * \I2S:bI2S:tx_f0_empty_0\
        );
        Output = \I2S:bI2S:tx_underflow_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,0)][LB=1] #macrocells=3, #inputs=9, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\I2S:bI2S:tx_underflow_sticky\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Clk_I2S)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \I2S:bI2S:ctrl_0\ * \I2S:bI2S:tx_underflow_sticky\
            + \I2S:bI2S:ctrl_0\ * !\I2S:bI2S:tx_state_2\ * 
              !\I2S:bI2S:tx_state_1\ * \I2S:bI2S:tx_state_0\ * 
              \I2S:bI2S:tx_f0_empty_0\
        );
        Output = \I2S:bI2S:tx_underflow_sticky\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\I2S:bI2S:tx_swap_done_reg\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Clk_I2S)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\I2S:bI2S:count_6\ * \I2S:bI2S:txenable\ * 
              \I2S:bI2S:tx_state_2\ * \I2S:bI2S:tx_state_1\ * 
              !\I2S:bI2S:tx_state_0\
            + \I2S:bI2S:txenable\ * \I2S:bI2S:tx_swap_done_reg\
        );
        Output = \I2S:bI2S:tx_swap_done_reg\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\I2S:bI2S:d0_load\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Clk_I2S)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2S:bI2S:tx_state_2\ * \I2S:bI2S:tx_state_1\ * 
              !\I2S:bI2S:tx_state_0\
        );
        Output = \I2S:bI2S:d0_load\ (fanout=1)
        Properties               : 
        {
        }
}

statusicell: Name =\I2S:bI2S:Tx:STS[0]:Sts\
    PORT MAP (
        clock => Clk_I2S ,
        status_1 => Tx_DMA_tr ,
        status_0 => \I2S:bI2S:tx_underflow_0\ ,
        interrupt => \I2S:bI2S:tx_int_out_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=2, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2S:bI2S:tx_state_0\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Clk_I2S)
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\I2S:bI2S:count_6\ * !\I2S:bI2S:count_5\ * !\I2S:bI2S:count_4\ * 
              !\I2S:bI2S:count_3\ * !\I2S:bI2S:count_2\ * \I2S:bI2S:count_1\ * 
              !\I2S:bI2S:tx_state_2\ * !\I2S:bI2S:tx_state_1\ * 
              !\I2S:bI2S:tx_state_0\
            + !\I2S:bI2S:count_5\ * !\I2S:bI2S:count_4\ * !\I2S:bI2S:count_3\ * 
              !\I2S:bI2S:count_2\ * \I2S:bI2S:count_1\ * 
              \I2S:bI2S:tx_swap_done_reg\ * !\I2S:bI2S:tx_state_2\ * 
              !\I2S:bI2S:tx_state_1\ * !\I2S:bI2S:tx_state_0\
            + \I2S:bI2S:count_5\ * \I2S:bI2S:count_3\ * \I2S:bI2S:count_2\ * 
              \I2S:bI2S:count_1\ * \I2S:bI2S:tx_swap_done_reg\ * 
              !\I2S:bI2S:tx_state_2\ * !\I2S:bI2S:tx_state_1\ * 
              !\I2S:bI2S:tx_state_0\
            + \I2S:bI2S:count_4\ * \I2S:bI2S:count_3\ * \I2S:bI2S:count_2\ * 
              \I2S:bI2S:count_1\ * \I2S:bI2S:tx_swap_done_reg\ * 
              !\I2S:bI2S:tx_state_2\ * !\I2S:bI2S:tx_state_1\ * 
              !\I2S:bI2S:tx_state_0\
            + !\I2S:bI2S:txenable\
        );
        Output = \I2S:bI2S:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2S:bI2S:tx_state_2\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Clk_I2S)
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\I2S:bI2S:count_6\ * !\I2S:bI2S:count_5\ * !\I2S:bI2S:count_4\ * 
              !\I2S:bI2S:count_3\ * !\I2S:bI2S:count_2\ * !\I2S:bI2S:count_1\ * 
              !\I2S:bI2S:tx_state_2\ * !\I2S:bI2S:tx_state_1\ * 
              !\I2S:bI2S:tx_state_0\
            + !\I2S:bI2S:count_5\ * !\I2S:bI2S:count_4\ * !\I2S:bI2S:count_3\ * 
              !\I2S:bI2S:count_2\ * !\I2S:bI2S:count_1\ * 
              \I2S:bI2S:tx_swap_done_reg\ * !\I2S:bI2S:tx_state_2\ * 
              !\I2S:bI2S:tx_state_1\ * !\I2S:bI2S:tx_state_0\
            + !\I2S:bI2S:count_5\ * \I2S:bI2S:count_4\ * \I2S:bI2S:count_3\ * 
              \I2S:bI2S:count_2\ * \I2S:bI2S:count_1\ * 
              \I2S:bI2S:tx_swap_done_reg\ * !\I2S:bI2S:tx_state_2\ * 
              !\I2S:bI2S:tx_state_1\ * !\I2S:bI2S:tx_state_0\
            + !\I2S:bI2S:txenable\
        );
        Output = \I2S:bI2S:tx_state_2\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,1)][LB=1] #macrocells=2, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=I2S_LRCLK, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Clk_I2S)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2S:bI2S:reset\ * !\I2S:bI2S:count_6\
        );
        Output = I2S_LRCLK (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_4031_0, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 6
        List of special equations: 
            Clock  = (Clk_I2S)
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !\I2S:bI2S:count_5\ * \I2S:bI2S:count_3\ * \I2S:bI2S:count_2\ * 
              \I2S:bI2S:count_1\ * Net_4032 * \I2S:bI2S:tx_data_out_0\
            + \I2S:bI2S:count_5\ * !\I2S:bI2S:count_4\ * Net_4032 * 
              \I2S:bI2S:tx_data_out_0\
            + \I2S:bI2S:count_4\ * !\I2S:bI2S:count_3\ * Net_4032 * 
              \I2S:bI2S:tx_data_out_0\
            + \I2S:bI2S:count_4\ * !\I2S:bI2S:count_2\ * Net_4032 * 
              \I2S:bI2S:tx_data_out_0\
            + \I2S:bI2S:count_4\ * !\I2S:bI2S:count_1\ * Net_4032 * 
              \I2S:bI2S:tx_data_out_0\
            + !Net_4032 * Net_4031_0
        );
        Output = Net_4031_0 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\I2S:bI2S:Tx:CH[0]:dpTx:u0\
    PORT MAP (
        clock => Clk_I2S ,
        cs_addr_2 => \I2S:bI2S:tx_state_2\ ,
        cs_addr_1 => \I2S:bI2S:tx_state_1\ ,
        cs_addr_0 => \I2S:bI2S:tx_state_0\ ,
        d0_load => \I2S:bI2S:d0_load\ ,
        so_comb => \I2S:bI2S:tx_data_out_0\ ,
        f0_bus_stat_comb => Tx_DMA_tr ,
        f0_blk_stat_comb => \I2S:bI2S:tx_f0_empty_0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000001100000000000001010000000000000010000000000000000011000000010000010000000000000000010000101010000100000011111111000000001111111111111111000000000000000000000000000000000001000000000100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\I2S:bI2S:BitCounter\
    PORT MAP (
        clock => Clk_I2S ,
        enable => \I2S:bI2S:ctrl_2\ ,
        count_6 => \I2S:bI2S:count_6\ ,
        count_5 => \I2S:bI2S:count_5\ ,
        count_4 => \I2S:bI2S:count_4\ ,
        count_3 => \I2S:bI2S:count_3\ ,
        count_2 => \I2S:bI2S:count_2\ ,
        count_1 => \I2S:bI2S:count_1\ ,
        count_0 => Net_4032 );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1111111"
        cy_route_en = 1
        cy_route_ld = 0
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\I2S:bI2S:reset\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Clk_I2S)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2S:bI2S:ctrl_2\
        );
        Output = \I2S:bI2S:reset\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\I2S:bI2S:CtlReg__2__SYNC\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Clk_I2S)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2S:bI2S:ctrl_reg_out_2\
        );
        Output = \I2S:bI2S:CtlReg__2__SYNC_OUT\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,2)][LB=1] #macrocells=3, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2S:bI2S:rx_state_2\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Clk_I2S)
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\I2S:bI2S:count_5\ * !\I2S:bI2S:count_4\ * \I2S:bI2S:count_3\ * 
              !\I2S:bI2S:count_2\ * \I2S:bI2S:count_1\ * 
              !\I2S:bI2S:rx_state_2\ * !\I2S:bI2S:rx_state_1\ * 
              !\I2S:bI2S:rx_state_0\ * \I2S:bI2S:rxenable\
            + \I2S:bI2S:count_5\ * !\I2S:bI2S:count_4\ * \I2S:bI2S:count_3\ * 
              \I2S:bI2S:count_2\ * !\I2S:bI2S:count_1\ * 
              !\I2S:bI2S:rx_state_2\ * !\I2S:bI2S:rx_state_1\ * 
              !\I2S:bI2S:rx_state_0\ * \I2S:bI2S:rxenable\
            + \I2S:bI2S:rx_state_2\ * !\I2S:bI2S:rx_state_1\ * 
              \I2S:bI2S:rx_state_0\ * \I2S:bI2S:rxenable\
        );
        Output = \I2S:bI2S:rx_state_2\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2S:bI2S:rx_state_0\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Clk_I2S)
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\I2S:bI2S:count_4\ * \I2S:bI2S:count_3\ * \I2S:bI2S:count_2\ * 
              !\I2S:bI2S:count_1\ * !\I2S:bI2S:rx_state_2\ * 
              \I2S:bI2S:rxenable\
            + !\I2S:bI2S:rx_state_2\ * \I2S:bI2S:rx_state_1\ * 
              \I2S:bI2S:rxenable\
            + \I2S:bI2S:rx_state_2\ * !\I2S:bI2S:rx_state_1\ * 
              \I2S:bI2S:rxenable\
            + \I2S:bI2S:rx_state_0\ * \I2S:bI2S:rxenable\
        );
        Output = \I2S:bI2S:rx_state_0\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\I2S:bI2S:rx_state_1\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Clk_I2S)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\I2S:bI2S:count_5\ * \I2S:bI2S:count_3\ * \I2S:bI2S:count_2\ * 
              !\I2S:bI2S:count_1\ * !\I2S:bI2S:rx_state_2\ * 
              !\I2S:bI2S:rx_state_1\ * !\I2S:bI2S:rx_state_0\ * 
              \I2S:bI2S:rxenable\
            + \I2S:bI2S:rx_state_2\ * !\I2S:bI2S:rx_state_1\ * 
              \I2S:bI2S:rx_state_0\ * \I2S:bI2S:rxenable\
        );
        Output = \I2S:bI2S:rx_state_1\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

synccell: Name =\I2S:bI2S:EN_ASYNC:CtlEnSync\
    PORT MAP (
        clock => Clk_I2S ,
        in => \I2S:bI2S:CtlReg__2__SYNC_OUT\ ,
        out => \I2S:bI2S:ctrl_2\ );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =\I2S:bI2S:Rx:RX_EN_ASYNC:CtlRxEnSync\
    PORT MAP (
        clock => Clk_I2S ,
        in => \I2S:bI2S:CtlReg__1__SYNC_OUT\ ,
        out => \I2S:bI2S:ctrl_1\ );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =\I2S:bI2S:Tx:TX_EN_ASYNC:CtlTxEnSync\
    PORT MAP (
        clock => Clk_I2S ,
        in => \I2S:bI2S:CtlReg__0__SYNC_OUT\ ,
        out => \I2S:bI2S:ctrl_0\ );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=3, #inputs=6, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\I2S:bI2S:CtlReg__1__SYNC\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Clk_I2S)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2S:bI2S:ctrl_reg_out_1\
        );
        Output = \I2S:bI2S:CtlReg__1__SYNC_OUT\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\I2S:bI2S:rx_f1_load\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Clk_I2S)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2S:bI2S:rx_state_2\ * !\I2S:bI2S:rx_state_1\ * 
              !\I2S:bI2S:rx_state_0\
        );
        Output = \I2S:bI2S:rx_f1_load\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\I2S:bI2S:rx_overflow_0\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2S:bI2S:rx_f0_load\ * \I2S:bI2S:rx_f0_full_0\
        );
        Output = \I2S:bI2S:rx_overflow_0\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,3)][LB=1] #macrocells=3, #inputs=8, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\I2S:bI2S:rx_overflow_sticky\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Clk_I2S)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \I2S:bI2S:ctrl_1\ * \I2S:bI2S:rx_f0_load\ * 
              \I2S:bI2S:rx_f0_full_0\
            + \I2S:bI2S:ctrl_1\ * \I2S:bI2S:rx_overflow_sticky\
        );
        Output = \I2S:bI2S:rx_overflow_sticky\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2S:bI2S:rx_f0_load\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Clk_I2S)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \I2S:bI2S:rx_state_2\ * !\I2S:bI2S:rx_state_1\ * 
              \I2S:bI2S:rx_state_0\
            + \I2S:bI2S:rx_state_1\ * !\I2S:bI2S:rx_state_0\
        );
        Output = \I2S:bI2S:rx_f0_load\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\I2S:bI2S:CtlReg__0__SYNC\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Clk_I2S)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2S:bI2S:ctrl_reg_out_0\
        );
        Output = \I2S:bI2S:CtlReg__0__SYNC_OUT\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\I2S:bI2S:Rx:CH[0]:dpRx:u0\
    PORT MAP (
        clock => Clk_I2S ,
        cs_addr_2 => \I2S:bI2S:rx_state_2\ ,
        cs_addr_1 => \I2S:bI2S:rx_state_1\ ,
        cs_addr_0 => \I2S:bI2S:rx_state_0\ ,
        route_si => \I2S:bI2S:rx_data_in_0\ ,
        f0_load => \I2S:bI2S:rx_f0_load\ ,
        f1_load => \I2S:bI2S:rx_f1_load\ ,
        f0_bus_stat_comb => Rx_DMA_tr ,
        f0_blk_stat_comb => \I2S:bI2S:rx_f0_full_0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000010100000000000001010000000000000101010000000000010100000000010000011100000001000001000000000000000000000011111111000000001111111111111111001000000000001000000101000000000001001000000100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\I2S:bI2S:Rx:STS[0]:Sts\
    PORT MAP (
        clock => Clk_I2S ,
        status_1 => Rx_DMA_tr ,
        status_0 => \I2S:bI2S:rx_overflow_0\ ,
        interrupt => \I2S:bI2S:rx_int_out_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\I2S:bI2S:CtlReg\
    PORT MAP (
        clock => Clk_I2S ,
        control_7 => \I2S:bI2S:ctrl_reg_out_7\ ,
        control_6 => \I2S:bI2S:ctrl_reg_out_6\ ,
        control_5 => \I2S:bI2S:ctrl_reg_out_5\ ,
        control_4 => \I2S:bI2S:ctrl_reg_out_4\ ,
        control_3 => \I2S:bI2S:ctrl_reg_out_3\ ,
        control_2 => \I2S:bI2S:ctrl_reg_out_2\ ,
        control_1 => \I2S:bI2S:ctrl_reg_out_1\ ,
        control_0 => \I2S:bI2S:ctrl_reg_out_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00011111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=1, #inputs=11, #pterms=8
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\I2S:bI2S:txenable\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 11
        Total # of product terms : 8
        List of special equations: 
            Clock  = (Clk_I2S)
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \I2S:bI2S:ctrl_2\ * \I2S:bI2S:count_6\ * 
              !\I2S:bI2S:tx_underflow_sticky\ * \I2S:bI2S:txenable\
            + \I2S:bI2S:ctrl_2\ * \I2S:bI2S:count_5\ * 
              !\I2S:bI2S:tx_underflow_sticky\ * \I2S:bI2S:txenable\
            + \I2S:bI2S:ctrl_2\ * \I2S:bI2S:count_4\ * 
              !\I2S:bI2S:tx_underflow_sticky\ * \I2S:bI2S:txenable\
            + \I2S:bI2S:ctrl_2\ * \I2S:bI2S:count_3\ * 
              !\I2S:bI2S:tx_underflow_sticky\ * \I2S:bI2S:txenable\
            + \I2S:bI2S:ctrl_2\ * \I2S:bI2S:count_2\ * 
              !\I2S:bI2S:tx_underflow_sticky\ * \I2S:bI2S:txenable\
            + \I2S:bI2S:ctrl_2\ * \I2S:bI2S:count_1\ * 
              !\I2S:bI2S:tx_underflow_sticky\ * \I2S:bI2S:txenable\
            + \I2S:bI2S:ctrl_2\ * Net_4032 * !\I2S:bI2S:tx_underflow_sticky\ * 
              \I2S:bI2S:txenable\
            + !\I2S:bI2S:count_6\ * !\I2S:bI2S:count_5\ * !\I2S:bI2S:count_4\ * 
              !\I2S:bI2S:count_3\ * !\I2S:bI2S:count_2\ * !\I2S:bI2S:count_1\ * 
              !Net_4032 * \I2S:bI2S:ctrl_0\ * !\I2S:bI2S:tx_underflow_sticky\
        );
        Output = \I2S:bI2S:txenable\ (fanout=5)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,0)][LB=1] #macrocells=1, #inputs=8, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\I2S:bI2S:rx_data_in_0\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 6
        List of special equations: 
            Clock  = (Clk_I2S)
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !\I2S:bI2S:count_5\ * \I2S:bI2S:count_3\ * \I2S:bI2S:count_2\ * 
              \I2S:bI2S:count_1\ * !Net_4032 * Net_4030
            + \I2S:bI2S:count_5\ * !\I2S:bI2S:count_4\ * !Net_4032 * Net_4030
            + \I2S:bI2S:count_4\ * !\I2S:bI2S:count_3\ * !Net_4032 * Net_4030
            + \I2S:bI2S:count_4\ * !\I2S:bI2S:count_2\ * !Net_4032 * Net_4030
            + \I2S:bI2S:count_4\ * !\I2S:bI2S:count_1\ * !Net_4032 * Net_4030
            + Net_4032 * \I2S:bI2S:rx_data_in_0\
        );
        Output = \I2S:bI2S:rx_data_in_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]:     MacroCell: Name=Clk_I2S, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_3641)
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = Clk_I2S (fanout=30)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

synccell: Name =I2S_LRCLK__SYNC
    PORT MAP (
        in => I2S_LRCLK ,
        out => I2S_LRCLK__SYNC_OUT ,
        clock => ClockBlock_HFCLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =I2S_LRCLK__SYNC_1
    PORT MAP (
        in => I2S_LRCLK ,
        out => I2S_LRCLK__SYNC_OUT_1 ,
        clock => ClockBlock_HFCLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=1, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2S:bI2S:rxenable\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 8
        List of special equations: 
            Clock  = (Clk_I2S)
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \I2S:bI2S:ctrl_2\ * !\I2S:bI2S:count_6\ * 
              !\I2S:bI2S:rx_overflow_sticky\ * \I2S:bI2S:rxenable\
            + \I2S:bI2S:ctrl_2\ * !\I2S:bI2S:count_5\ * 
              !\I2S:bI2S:rx_overflow_sticky\ * \I2S:bI2S:rxenable\
            + \I2S:bI2S:ctrl_2\ * !\I2S:bI2S:count_4\ * 
              !\I2S:bI2S:rx_overflow_sticky\ * \I2S:bI2S:rxenable\
            + \I2S:bI2S:ctrl_2\ * !\I2S:bI2S:count_3\ * 
              !\I2S:bI2S:rx_overflow_sticky\ * \I2S:bI2S:rxenable\
            + \I2S:bI2S:ctrl_2\ * !\I2S:bI2S:count_2\ * 
              !\I2S:bI2S:rx_overflow_sticky\ * \I2S:bI2S:rxenable\
            + \I2S:bI2S:ctrl_2\ * \I2S:bI2S:count_1\ * 
              !\I2S:bI2S:rx_overflow_sticky\ * \I2S:bI2S:rxenable\
            + \I2S:bI2S:count_6\ * \I2S:bI2S:count_5\ * \I2S:bI2S:count_4\ * 
              \I2S:bI2S:count_3\ * \I2S:bI2S:count_2\ * !\I2S:bI2S:count_1\ * 
              !Net_4032 * !\I2S:bI2S:rx_overflow_sticky\ * 
              \I2S:bI2S:rxenable\
            + \I2S:bI2S:count_6\ * \I2S:bI2S:count_5\ * \I2S:bI2S:count_4\ * 
              \I2S:bI2S:count_3\ * \I2S:bI2S:count_2\ * !\I2S:bI2S:count_1\ * 
              Net_4032 * \I2S:bI2S:ctrl_1\ * !\I2S:bI2S:rx_overflow_sticky\
        );
        Output = \I2S:bI2S:rxenable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,2)][LB=1] #macrocells=2, #inputs=3, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_3651, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_3792 * ClockBlock_Routed3
            + Net_3792 * ClockBlock_Routed2
        );
        Output = Net_3651 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
            1
        );
        Output = __ONE__ (fanout=2)
        Properties               : 
        {
        }
}

statusicell: Name =\Async_Feedback_Counter:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => ClockBlock_HFCLK ,
        status_3 => \Async_Feedback_Counter:TimerUDB:status_3\ ,
        status_2 => \Async_Feedback_Counter:TimerUDB:status_2\ ,
        status_0 => \Async_Feedback_Counter:TimerUDB:status_tc\ ,
        clk_en => I2S_LRCLK__SYNC_OUT );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(I2S_LRCLK__SYNC_OUT)

controlcell: Name =\AudioClkSel:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \AudioClkSel:control_7\ ,
        control_6 => \AudioClkSel:control_6\ ,
        control_5 => \AudioClkSel:control_5\ ,
        control_4 => \AudioClkSel:control_4\ ,
        control_3 => \AudioClkSel:control_3\ ,
        control_2 => \AudioClkSel:control_2\ ,
        control_1 => \AudioClkSel:control_1\ ,
        control_0 => Net_3792 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=2, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\Async_Feedback_Counter:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Async_Feedback_Counter:TimerUDB:control_7\ * 
              \Async_Feedback_Counter:TimerUDB:per_zero\
        );
        Output = \Async_Feedback_Counter:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_3641, Mode=(T-Register) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_3651)
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = Net_3641 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\
    PORT MAP (
        clock => ClockBlock_HFCLK ,
        cs_addr_1 => \Async_Feedback_Counter:TimerUDB:control_7\ ,
        cs_addr_0 => \Async_Feedback_Counter:TimerUDB:per_zero\ ,
        z0_comb => \Async_Feedback_Counter:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \Async_Feedback_Counter:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \Async_Feedback_Counter:TimerUDB:status_2\ ,
        clk_en => I2S_LRCLK__SYNC_OUT );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(I2S_LRCLK__SYNC_OUT)

controlcell: Name =\Async_Feedback_Counter:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => ClockBlock_HFCLK ,
        control_7 => \Async_Feedback_Counter:TimerUDB:control_7\ ,
        control_6 => \Async_Feedback_Counter:TimerUDB:control_6\ ,
        control_5 => \Async_Feedback_Counter:TimerUDB:control_5\ ,
        control_4 => \Async_Feedback_Counter:TimerUDB:control_4\ ,
        control_3 => \Async_Feedback_Counter:TimerUDB:control_3\ ,
        control_2 => \Async_Feedback_Counter:TimerUDB:control_2\ ,
        control_1 => \Async_Feedback_Counter:TimerUDB:control_1\ ,
        control_0 => \Async_Feedback_Counter:TimerUDB:control_0\ ,
        clk_en => I2S_LRCLK__SYNC_OUT_1 );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(I2S_LRCLK__SYNC_OUT_1)

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =isr_Button
        PORT MAP (
            interrupt => Net_4874 );
        Properties:
        {
            int_type = "01"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =\USBUART:med_int\
        PORT MAP (
            interrupt => \USBUART:Net_259\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =isr_RxDMADone
        PORT MAP (
            interrupt => Net_4645 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =isr_TxDMADone
        PORT MAP (
            interrupt => Net_4635 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(5)] 
    interrupt: Name =\USBUART:dp_int\
        PORT MAP (
            interrupt => \USBUART:Net_100\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(10)] 
    interrupt: Name =\CodecI2CM:SCB_IRQ\
        PORT MAP (
            interrupt => Net_4677 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(17)] 
    interrupt: Name =\ADC:IRQ\
        PORT MAP (
            interrupt => \ADC:Net_3112\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(26)] 
    interrupt: Name =LED_BLUE_PWM_ISR
        PORT MAP (
            interrupt => Net_4907 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(27)] 
    interrupt: Name =LED_RED_PWM_ISR
        PORT MAP (
            interrupt => Net_155 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(30)] 
    interrupt: Name =\USBUART:high_int\
        PORT MAP (
            interrupt => \USBUART:Net_237\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(31)] 
    interrupt: Name =\USBUART:lo_int\
        PORT MAP (
            interrupt => \USBUART:Net_258\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: 
  Dma@ [DrqContainer=(0)][DrqId=(0)] 
    drqcell: Name =TxDMA
        PORT MAP (
            dmareq => Tx_DMA_tr ,
            termout => TxCount );
        Properties:
        {
            priority = "00"
        }
  Dma@ [DrqContainer=(0)][DrqId=(1)] 
    drqcell: Name =RxDMA
        PORT MAP (
            dmareq => Rx_DMA_tr ,
            termout => RxCount );
        Properties:
        {
            priority = "00"
        }
  Dma@ [DrqContainer=(0)][DrqId=(2)] 
    drqcell: Name =DMA
        PORT MAP (
            dmareq => Net_105 ,
            termout => Net_4779 );
        Properties:
        {
            priority = "11"
        }
  Dma@ [DrqContainer=(0)][DrqId=(3)] 
    drqcell: Name =USBOutDMA
        PORT MAP (
            termout => Net_4612 );
        Properties:
        {
            priority = "11"
        }
  Dma@ [DrqContainer=(0)][DrqId=(8)] 
    drqcell: Name =USBInDMA
        PORT MAP (
            termout => Net_4652 );
        Properties:
        {
            priority = "11"
        }
Port 0 generates interrupt for logical port:
    logicalport: Name =BTN
        PORT MAP (
            in_clock_en => one ,
            in_reset => zero ,
            out_clock_en => one ,
            out_reset => zero ,
            interrupt => Net_4874 ,
            in_clock => ClockBlock_HFCLK );
        Properties:
        {
            drive_mode = "010"
            ibuf_enabled = "1"
            id = "756624b3-69e0-4605-ba58-25d680fb65fe"
            init_dr_st = "0"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "1"
            input_sync_mode = "0"
            intr_mode = "11"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "1"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=0]: 
Pin : Name = PD(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PD(0)__PA ,
        annotation => Net_4851 ,
        pad => PD(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = POTR(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => POTR(0)__PA ,
        analog_term => Net_4777 ,
        pad => POTR(0)_PAD ,
        pin_input => __ONE__ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = POTL(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => POTL(0)__PA ,
        analog_term => Net_4788 ,
        pad => POTL(0)_PAD ,
        pin_input => __ONE__ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = BTN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: ON_CHANGE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE, PORT_INTERRUPT
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => BTN(0)__PA ,
        annotation => Net_4867 ,
        pad => BTN(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=0]: 
Pin : Name = \UART:rx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \UART:rx(0)\__PA ,
        fb => \UART:rx_wire\ ,
        pad => \UART:rx(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \UART:tx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \UART:tx(0)\__PA ,
        pin_input => \UART:tx_wire\ ,
        pad => \UART:tx(0)_PAD\ );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = SPI_MOSI(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SPI_MOSI(0)__PA ,
        annotation => Net_4847 ,
        pad => SPI_MOSI(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = SPI_CLK(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SPI_CLK(0)__PA ,
        annotation => Net_4844 ,
        pad => SPI_CLK(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = SPI_CS(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SPI_CS(0)__PA ,
        annotation => Net_4849 ,
        pad => SPI_CS(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Codec_MCLK(0)
    Attributes:
        Alias: PSOC_I2S_MCLK
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Codec_MCLK(0)__PA ,
        pin_input => Net_3641 ,
        pad => Codec_MCLK(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = \CodecI2CM:scl(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \CodecI2CM:scl(0)\__PA ,
        fb => Net_4694 ,
        pad => \CodecI2CM:scl(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \CodecI2CM:sda(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \CodecI2CM:sda(0)\__PA ,
        fb => Net_4695 ,
        pad => \CodecI2CM:sda(0)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Codec_BCLK(0)
    Attributes:
        Alias: PSOC_I2S_BCLK
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Codec_BCLK(0)__PA ,
        pin_input => Net_4032 ,
        pad => Codec_BCLK(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Codec_LRC(0)
    Attributes:
        Alias: PSOC_I2S_LRCLK
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Codec_LRC(0)__PA ,
        pin_input => I2S_LRCLK ,
        pad => Codec_LRC(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Codec_DACDAT(0)
    Attributes:
        Alias: PSOC_I2S_SDTO
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Codec_DACDAT(0)__PA ,
        pin_input => Net_4031_0 ,
        pad => Codec_DACDAT(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Codec_ADCDAT(0)
    Attributes:
        Alias: PSOC_I2S_SDTI
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Codec_ADCDAT(0)__PA ,
        fb => Net_4030 ,
        pad => Codec_ADCDAT(0)_PAD );
    Properties:
    {
    }

Port 4 contains the following IO cells:
Port 5 contains the following IO cells:
Port 6 contains the following IO cells:
Port 7 contains the following IO cells:
Port 8 contains the following IO cells:
Port 9 contains the following IO cells:
Port 10 contains the following IO cells:
Port 11 contains the following IO cells:
[IoId=4]: 
Pin : Name = LED_BLUE(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_BLUE(0)__PA ,
        pin_input => Net_4920 ,
        annotation => Net_4927 ,
        pad => LED_BLUE(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = LED_RED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_RED(0)__PA ,
        pin_input => Net_4926 ,
        annotation => Net_4925 ,
        pad => LED_RED(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
Port 13 generates interrupt for logical port:
    logicalport: Name =\USBUART:Dp\
        PORT MAP (
            in_clock_en => one ,
            in_reset => zero ,
            out_clock_en => one ,
            out_reset => zero ,
            interrupt => \USBUART:Net_100\ );
        Properties:
        {
            drive_mode = "110"
            ibuf_enabled = "0"
            id = "c39ef993-d787-4c0c-8ad6-c0c81f866442/618a72fc-5ddd-4df5-958f-a3d55102db42"
            init_dr_st = "1"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "0"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "1"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "B"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=0]: 
Pin : Name = \USBUART:Dp(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: USB_D_PLUS
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBUART:Dp(0)\__PA ,
        pin_input => \USBUART:Net_254\ ,
        pad => \USBUART:Dp(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \USBUART:Dm(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: USB_D_MINUS
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBUART:Dm(0)\__PA ,
        pin_input => \USBUART:Net_235\ ,
        pad => \USBUART:Dm(0)_PAD\ );
    Properties:
    {
    }

ARM group 0: empty
CAN group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    m0s8clockblockcell: Name =ClockBlock
        PORT MAP (
            hfclk => ClockBlock_HFCLK ,
            imo => ClockBlock_IMO ,
            ext => ClockBlock_EXTCLK ,
            sysclk => ClockBlock_SYSCLK ,
            eco => ClockBlock_ECO ,
            pll => ClockBlock_PLL0 ,
            dbl => ClockBlock_PLL1 ,
            ilo => ClockBlock_ILO ,
            lfclk => ClockBlock_LFCLK ,
            wco => ClockBlock_WCO ,
            dsi_in_0 => ClockBlock_Routed1 ,
            dsi_in_2 => ClockBlock_Routed3 ,
            dsi_in_1 => ClockBlock_Routed2 ,
            ff_div_11 => Net_3865_ff11 ,
            ff_div_12 => Net_3865_ff12 ,
            ff_div_13 => Net_185_ff13 ,
            ff_div_14 => Net_185_ff14 ,
            ff_div_2 => \CodecI2CM:Net_847_ff2\ ,
            ff_div_10 => \ADC:Net_1845_ff10\ ,
            ff_div_3 => \UART:Net_847_ff3\ );
        Properties:
        {
        }
LCD group 0: empty
PICU group 0: empty
USB group 0: 
    USB Block @ F(USB,0): 
    p4usbcell: Name =\USBUART:cy_m0s8_usb\
        PORT MAP (
            dp => \USBUART:Net_254\ ,
            dm => \USBUART:Net_235\ ,
            interrupt_lo => \USBUART:Net_258\ ,
            interrupt_med => \USBUART:Net_259\ ,
            interrupt_hi => \USBUART:Net_237\ ,
            dsi_usb_sof => Net_4856 ,
            dma_req_7 => \USBUART:dma_req_7\ ,
            dma_req_6 => \USBUART:dma_req_6\ ,
            dma_req_5 => \USBUART:dma_req_5\ ,
            dma_req_4 => \USBUART:dma_req_4\ ,
            dma_req_3 => \USBUART:dma_req_3\ ,
            dma_req_2 => \USBUART:dma_req_2\ ,
            dma_req_1 => \USBUART:dma_req_1\ ,
            dma_req_0 => \USBUART:dma_req_0\ );
        Properties:
        {
            cy_registers = ""
        }
LPCOMP group 0: empty
SCB group 0: 
    SCB Block @ F(SCB,0): 
    m0s8scbcell: Name =\UART:SCB\
        PORT MAP (
            clock => \UART:Net_847_ff3\ ,
            interrupt => Net_4655 ,
            uart_rx => \UART:rx_wire\ ,
            uart_tx => \UART:tx_wire\ ,
            uart_rts => \UART:rts_wire\ ,
            mosi_m => \UART:mosi_m_wire\ ,
            select_m_3 => \UART:select_m_wire_3\ ,
            select_m_2 => \UART:select_m_wire_2\ ,
            select_m_1 => \UART:select_m_wire_1\ ,
            select_m_0 => \UART:select_m_wire_0\ ,
            sclk_m => \UART:sclk_m_wire\ ,
            miso_s => \UART:miso_s_wire\ ,
            tr_tx_req => Net_4658 ,
            tr_rx_req => Net_4657 );
        Properties:
        {
            cy_registers = ""
            scb_mode = 2
        }
    SCB Block @ F(SCB,1): 
    m0s8scbcell: Name =\CodecI2CM:SCB\
        PORT MAP (
            clock => \CodecI2CM:Net_847_ff2\ ,
            interrupt => Net_4677 ,
            uart_tx => \CodecI2CM:tx_wire\ ,
            uart_rts => \CodecI2CM:rts_wire\ ,
            mosi_m => \CodecI2CM:mosi_m_wire\ ,
            select_m_3 => \CodecI2CM:select_m_wire_3\ ,
            select_m_2 => \CodecI2CM:select_m_wire_2\ ,
            select_m_1 => \CodecI2CM:select_m_wire_1\ ,
            select_m_0 => \CodecI2CM:select_m_wire_0\ ,
            sclk_m => \CodecI2CM:sclk_m_wire\ ,
            miso_s => \CodecI2CM:miso_s_wire\ ,
            i2c_scl => Net_4694 ,
            i2c_sda => Net_4695 ,
            tr_tx_req => Net_4680 ,
            tr_rx_req => Net_4679 );
        Properties:
        {
            cy_registers = ""
            scb_mode = 0
        }
CSD group 0: empty
CSIDAC8 group 0: empty
CSIDAC7 group 0: empty
TCPWM group 0: 
    Tcpwm Block @ F(TCPWM,0): 
    m0s8tcpwmcell: Name =\ByteCounter_Tx:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_3865_ff12 ,
            capture => zero ,
            count => TxCount ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_4636 ,
            tr_overflow => Net_4635 ,
            tr_compare_match => Net_4637 ,
            line => Net_4638 ,
            line_compl => Net_4639 ,
            interrupt => Net_4634 );
        Properties:
        {
            cy_registers = ""
        }
    Tcpwm Block @ F(TCPWM,1): 
    m0s8tcpwmcell: Name =\ByteCounter_Rx:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_3865_ff11 ,
            capture => zero ,
            count => RxCount ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_4646 ,
            tr_overflow => Net_4645 ,
            tr_compare_match => Net_4647 ,
            line => Net_4648 ,
            line_compl => Net_4649 ,
            interrupt => Net_4644 );
        Properties:
        {
            cy_registers = ""
        }
    Tcpwm Block @ F(TCPWM,6): 
    m0s8tcpwmcell: Name =\LED_BLUE_PWM:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_185_ff13 ,
            capture => zero ,
            count => one ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_4897 ,
            tr_overflow => Net_4896 ,
            tr_compare_match => Net_4916 ,
            line => Net_4920 ,
            line_compl => Net_4900 ,
            interrupt => Net_4907 );
        Properties:
        {
            cy_registers = ""
        }
    Tcpwm Block @ F(TCPWM,7): 
    m0s8tcpwmcell: Name =\LED_RED_PWM:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_185_ff14 ,
            capture => zero ,
            count => one ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_4881 ,
            tr_overflow => Net_4880 ,
            tr_compare_match => Net_4882 ,
            line => Net_4926 ,
            line_compl => Net_4884 ,
            interrupt => Net_155 );
        Properties:
        {
            cy_registers = ""
        }
OA group 0: empty
TEMP group 0: empty
SARADC group 0: 
    SAR ADC @ F(SARADC,0): 
    p4sarcell: Name =\ADC:cy_psoc4_sar\
        PORT MAP (
            vplus => \ADC:muxout_plus\ ,
            vminus => \ADC:muxout_minus\ ,
            vref => \ADC:Net_3113\ ,
            ext_vref => \ADC:Net_3227\ ,
            clock => \ADC:Net_1845_ff10\ ,
            sample_done => Net_4781 ,
            chan_id_valid => \ADC:Net_3108\ ,
            chan_id_3 => \ADC:Net_3109_3\ ,
            chan_id_2 => \ADC:Net_3109_2\ ,
            chan_id_1 => \ADC:Net_3109_1\ ,
            chan_id_0 => \ADC:Net_3109_0\ ,
            data_valid => \ADC:Net_3110\ ,
            data_11 => \ADC:Net_3111_11\ ,
            data_10 => \ADC:Net_3111_10\ ,
            data_9 => \ADC:Net_3111_9\ ,
            data_8 => \ADC:Net_3111_8\ ,
            data_7 => \ADC:Net_3111_7\ ,
            data_6 => \ADC:Net_3111_6\ ,
            data_5 => \ADC:Net_3111_5\ ,
            data_4 => \ADC:Net_3111_4\ ,
            data_3 => \ADC:Net_3111_3\ ,
            data_2 => \ADC:Net_3111_2\ ,
            data_1 => \ADC:Net_3111_1\ ,
            data_0 => \ADC:Net_3111_0\ ,
            tr_sar_out => Net_105 ,
            irq => \ADC:Net_3112\ );
        Properties:
        {
            cy_registers = ""
        }
CLK_GEN group 0: 
    M0S8 Clock Gen Block @ F(CLK_GEN,0): 
    m0s8clockgenblockcell: Name =ClockGenBlock
        PORT MAP (
             );
        Properties:
        {
        }
LPCOMPBLOCK group 0: empty
PASSBLOCK group 0: empty
WCO group 0: empty
SmartIO group 0: empty
SRSS group 0: empty
CPUSS group 0: empty
IOSS group 0: empty
EXCO group 0: empty

Blocks not positioned by the digital component placer:
    SAR Muxes @ <No Location>: 
    p4sarmuxcell: Name =\ADC:cy_psoc4_sarmux_8\
        PORT MAP (
            muxin_plus_1 => Net_4788 ,
            muxin_plus_0 => Net_4777 ,
            muxin_minus_1 => \ADC:mux_bus_minus_1\ ,
            muxin_minus_0 => \ADC:mux_bus_minus_0\ ,
            cmn_neg_0 => \ADC:Net_1851\ ,
            vout_plus => \ADC:muxout_plus\ ,
            vout_minus => \ADC:muxout_minus\ );
        Properties:
        {
            cmn_neg_width = 1
            cy_registers = ""
            input_mode = "00"
            muxin_width = 2
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                    | 
Port | Pin | Fixed |      Type |       Drive Mode |               Name | Connections
-----+-----+-------+-----------+------------------+--------------------+------------------------------
   0 |   0 |     * |      NONE |         CMOS_OUT |              PD(0) | 
     |   1 |     * |      NONE |      HI_Z_ANALOG |            POTR(0) | In(__ONE__), Analog(Net_4777)
     |   2 |     * |      NONE |      HI_Z_ANALOG |            POTL(0) | In(__ONE__), Analog(Net_4788)
     |   3 |       | ON_CHANGE |      RES_PULL_UP |             BTN(0) | 
-----+-----+-------+-----------+------------------+--------------------+------------------------------
   1 |   0 |     * |      NONE |     HI_Z_DIGITAL |       \UART:rx(0)\ | FB(\UART:rx_wire\)
     |   1 |     * |      NONE |         CMOS_OUT |       \UART:tx(0)\ | In(\UART:tx_wire\)
-----+-----+-------+-----------+------------------+--------------------+------------------------------
   2 |   0 |     * |      NONE |         CMOS_OUT |        SPI_MOSI(0) | 
     |   2 |     * |      NONE |         CMOS_OUT |         SPI_CLK(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |          SPI_CS(0) | 
     |   7 |     * |      NONE |         CMOS_OUT |      Codec_MCLK(0) | In(Net_3641)
-----+-----+-------+-----------+------------------+--------------------+------------------------------
   3 |   0 |     * |      NONE |    OPEN_DRAIN_LO | \CodecI2CM:scl(0)\ | FB(Net_4694)
     |   1 |     * |      NONE |    OPEN_DRAIN_LO | \CodecI2CM:sda(0)\ | FB(Net_4695)
     |   4 |     * |      NONE |         CMOS_OUT |      Codec_BCLK(0) | In(Net_4032)
     |   5 |     * |      NONE |         CMOS_OUT |       Codec_LRC(0) | In(I2S_LRCLK)
     |   6 |     * |      NONE |         CMOS_OUT |    Codec_DACDAT(0) | In(Net_4031_0)
     |   7 |     * |      NONE |     HI_Z_DIGITAL |    Codec_ADCDAT(0) | FB(Net_4030)
-----+-----+-------+-----------+------------------+--------------------+------------------------------
  11 |   4 |     * |      NONE |         CMOS_OUT |        LED_BLUE(0) | In(Net_4920)
     |   6 |     * |      NONE |         CMOS_OUT |         LED_RED(0) | In(Net_4926)
-----+-----+-------+-----------+------------------+--------------------+------------------------------
  13 |   0 |       |   FALLING |         CMOS_OUT |    \USBUART:Dp(0)\ | In(\USBUART:Net_254\)
     |   1 |       |      NONE |         CMOS_OUT |    \USBUART:Dm(0)\ | In(\USBUART:Net_235\)
------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.051ms
Digital Placement phase: Elapsed time ==> 2s.101ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\dev\psoc4/2/route_arch-rrg.cydata" --vh2-path "Icebreaker_r.vh2" --pcf-path "Icebreaker.pco" --des-name "Icebreaker" --dsf-path "Icebreaker.dsf" --sdc-path "Icebreaker.sdc" --lib-path "Icebreaker_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.683ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.348ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.043ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Icebreaker_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.528ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.267ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 7s.015ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 7s.016ms
API generation phase: Elapsed time ==> 5s.124ms
Dependency generation phase: Elapsed time ==> 0s.035ms
Cleanup phase: Elapsed time ==> 0s.001ms
