Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri Oct 23 22:27:11 2020
| Host         : DESKTOP-8B6JDH5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file fpga_top_timing_summary_routed.rpt -pb fpga_top_timing_summary_routed.pb -rpx fpga_top_timing_summary_routed.rpx -warn_on_violation
| Design       : fpga_top
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (19)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (38)
5. checking no_input_delay (8)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (19)
-------------------------
 There are 11 register/latch pins with no clock driven by root clock pin: PM_CLKDIV_1K/clk_int_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: PM_CLKDIV_1M/clk_int_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (38)
-------------------------------------------------
 There are 38 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.028        0.000                      0                 5444        0.030        0.000                      0                 5444        3.000        0.000                       0                  1777  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk_pad               {0.000 5.000}      10.000          100.000         
  clk_100_clk_wiz_0   {0.000 5.000}      10.000          100.000         
  clk_36_clk_wiz_0    {0.000 13.889}     27.778          36.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pad                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_100_clk_wiz_0         1.028        0.000                      0                 5358        0.030        0.000                      0                 5358        3.750        0.000                       0                  1721  
  clk_36_clk_wiz_0         21.460        0.000                      0                   86        0.200        0.000                      0                   86       13.389        0.000                       0                    52  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pad
  To Clock:  clk_pad

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pad
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_pad }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  PM_PLL/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  PM_PLL/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  PM_PLL/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  PM_PLL/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  PM_PLL/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  PM_PLL/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100_clk_wiz_0
  To Clock:  clk_100_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.028ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.028ns  (required time - arrival time)
  Source:                 PM_DATA_PROCESS/PM_DATAINPUT/filter_in_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/Q24_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.869ns  (logic 5.044ns (56.873%)  route 3.825ns (43.127%))
  Logic Levels:           13  (CARRY4=8 LUT1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 8.485 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1719, routed)        1.571    -0.896    PM_DATA_PROCESS/PM_DATAINPUT/clk_100
    SLICE_X57Y39         FDCE                                         r  PM_DATA_PROCESS/PM_DATAINPUT/filter_in_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y39         FDCE (Prop_fdce_C_Q)         0.456    -0.440 f  PM_DATA_PROCESS/PM_DATAINPUT/filter_in_data_reg[1]/Q
                         net (fo=100, routed)         1.439     1.000    PM_DATA_PROCESS/PM_DATAINPUT/Q[1]
    SLICE_X56Y57         LUT1 (Prop_lut1_I0_O)        0.124     1.124 r  PM_DATA_PROCESS/PM_DATAINPUT/M7_carry_i_3/O
                         net (fo=1, routed)           0.000     1.124    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/Q24_reg[3]_0[0]
    SLICE_X56Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.657 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7_carry/CO[3]
                         net (fo=1, routed)           0.000     1.657    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7_carry_n_0
    SLICE_X56Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.972 f  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7_carry__0/O[3]
                         net (fo=2, routed)           0.448     2.420    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7_carry__0_n_4
    SLICE_X57Y59         LUT1 (Prop_lut1_I0_O)        0.307     2.727 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7__64_carry_i_1/O
                         net (fo=1, routed)           0.000     2.727    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7__64_carry_i_1_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.277 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7__64_carry/CO[3]
                         net (fo=1, routed)           0.000     3.277    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7__64_carry_n_0
    SLICE_X57Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.611 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7__64_carry__0/O[1]
                         net (fo=2, routed)           0.802     4.412    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7__64_carry__0_n_6
    SLICE_X61Y58         LUT3 (Prop_lut3_I0_O)        0.303     4.715 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7__88_carry__1_i_4/O
                         net (fo=2, routed)           0.436     5.152    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7__88_carry__1_i_4_n_0
    SLICE_X60Y58         LUT4 (Prop_lut4_I3_O)        0.124     5.276 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7__88_carry__1_i_8/O
                         net (fo=1, routed)           0.000     5.276    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7__88_carry__1_i_8_n_0
    SLICE_X60Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.789 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7__88_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.789    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7__88_carry__1_n_0
    SLICE_X60Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.112 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7__88_carry__2/O[1]
                         net (fo=1, routed)           0.699     6.811    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7[17]
    SLICE_X54Y59         LUT2 (Prop_lut2_I1_O)        0.306     7.117 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/add23_carry__3_i_4/O
                         net (fo=1, routed)           0.000     7.117    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/add23_carry__3_i_4_n_0
    SLICE_X54Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.650 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/add23_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.650    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/add23_carry__3_n_0
    SLICE_X54Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.973 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/add23_carry__4/O[1]
                         net (fo=1, routed)           0.000     7.973    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/add23[21]
    SLICE_X54Y60         FDRE                                         r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/Q24_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_pad (IN)
                         net (fo=0)                   0.000    10.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1719, routed)        1.437     8.485    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/clk_100
    SLICE_X54Y60         FDRE                                         r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/Q24_reg[21]/C
                         clock pessimism              0.485     8.970    
                         clock uncertainty           -0.077     8.892    
    SLICE_X54Y60         FDRE (Setup_fdre_C_D)        0.109     9.001    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/Q24_reg[21]
  -------------------------------------------------------------------
                         required time                          9.001    
                         arrival time                          -7.973    
  -------------------------------------------------------------------
                         slack                                  1.028    

Slack (MET) :             1.112ns  (required time - arrival time)
  Source:                 PM_DATA_PROCESS/PM_DATAINPUT/filter_in_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/Q24_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.785ns  (logic 4.960ns (56.461%)  route 3.825ns (43.539%))
  Logic Levels:           13  (CARRY4=8 LUT1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 8.485 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1719, routed)        1.571    -0.896    PM_DATA_PROCESS/PM_DATAINPUT/clk_100
    SLICE_X57Y39         FDCE                                         r  PM_DATA_PROCESS/PM_DATAINPUT/filter_in_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y39         FDCE (Prop_fdce_C_Q)         0.456    -0.440 f  PM_DATA_PROCESS/PM_DATAINPUT/filter_in_data_reg[1]/Q
                         net (fo=100, routed)         1.439     1.000    PM_DATA_PROCESS/PM_DATAINPUT/Q[1]
    SLICE_X56Y57         LUT1 (Prop_lut1_I0_O)        0.124     1.124 r  PM_DATA_PROCESS/PM_DATAINPUT/M7_carry_i_3/O
                         net (fo=1, routed)           0.000     1.124    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/Q24_reg[3]_0[0]
    SLICE_X56Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.657 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7_carry/CO[3]
                         net (fo=1, routed)           0.000     1.657    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7_carry_n_0
    SLICE_X56Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.972 f  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7_carry__0/O[3]
                         net (fo=2, routed)           0.448     2.420    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7_carry__0_n_4
    SLICE_X57Y59         LUT1 (Prop_lut1_I0_O)        0.307     2.727 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7__64_carry_i_1/O
                         net (fo=1, routed)           0.000     2.727    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7__64_carry_i_1_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.277 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7__64_carry/CO[3]
                         net (fo=1, routed)           0.000     3.277    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7__64_carry_n_0
    SLICE_X57Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.611 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7__64_carry__0/O[1]
                         net (fo=2, routed)           0.802     4.412    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7__64_carry__0_n_6
    SLICE_X61Y58         LUT3 (Prop_lut3_I0_O)        0.303     4.715 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7__88_carry__1_i_4/O
                         net (fo=2, routed)           0.436     5.152    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7__88_carry__1_i_4_n_0
    SLICE_X60Y58         LUT4 (Prop_lut4_I3_O)        0.124     5.276 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7__88_carry__1_i_8/O
                         net (fo=1, routed)           0.000     5.276    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7__88_carry__1_i_8_n_0
    SLICE_X60Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.789 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7__88_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.789    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7__88_carry__1_n_0
    SLICE_X60Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.112 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7__88_carry__2/O[1]
                         net (fo=1, routed)           0.699     6.811    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7[17]
    SLICE_X54Y59         LUT2 (Prop_lut2_I1_O)        0.306     7.117 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/add23_carry__3_i_4/O
                         net (fo=1, routed)           0.000     7.117    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/add23_carry__3_i_4_n_0
    SLICE_X54Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.650 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/add23_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.650    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/add23_carry__3_n_0
    SLICE_X54Y60         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.889 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/add23_carry__4/O[2]
                         net (fo=1, routed)           0.000     7.889    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/add23[22]
    SLICE_X54Y60         FDRE                                         r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/Q24_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_pad (IN)
                         net (fo=0)                   0.000    10.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1719, routed)        1.437     8.485    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/clk_100
    SLICE_X54Y60         FDRE                                         r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/Q24_reg[22]/C
                         clock pessimism              0.485     8.970    
                         clock uncertainty           -0.077     8.892    
    SLICE_X54Y60         FDRE (Setup_fdre_C_D)        0.109     9.001    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/Q24_reg[22]
  -------------------------------------------------------------------
                         required time                          9.001    
                         arrival time                          -7.889    
  -------------------------------------------------------------------
                         slack                                  1.112    

Slack (MET) :             1.132ns  (required time - arrival time)
  Source:                 PM_DATA_PROCESS/PM_DATAINPUT/filter_in_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/Q24_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.765ns  (logic 4.940ns (56.361%)  route 3.825ns (43.639%))
  Logic Levels:           13  (CARRY4=8 LUT1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 8.485 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1719, routed)        1.571    -0.896    PM_DATA_PROCESS/PM_DATAINPUT/clk_100
    SLICE_X57Y39         FDCE                                         r  PM_DATA_PROCESS/PM_DATAINPUT/filter_in_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y39         FDCE (Prop_fdce_C_Q)         0.456    -0.440 f  PM_DATA_PROCESS/PM_DATAINPUT/filter_in_data_reg[1]/Q
                         net (fo=100, routed)         1.439     1.000    PM_DATA_PROCESS/PM_DATAINPUT/Q[1]
    SLICE_X56Y57         LUT1 (Prop_lut1_I0_O)        0.124     1.124 r  PM_DATA_PROCESS/PM_DATAINPUT/M7_carry_i_3/O
                         net (fo=1, routed)           0.000     1.124    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/Q24_reg[3]_0[0]
    SLICE_X56Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.657 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7_carry/CO[3]
                         net (fo=1, routed)           0.000     1.657    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7_carry_n_0
    SLICE_X56Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.972 f  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7_carry__0/O[3]
                         net (fo=2, routed)           0.448     2.420    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7_carry__0_n_4
    SLICE_X57Y59         LUT1 (Prop_lut1_I0_O)        0.307     2.727 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7__64_carry_i_1/O
                         net (fo=1, routed)           0.000     2.727    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7__64_carry_i_1_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.277 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7__64_carry/CO[3]
                         net (fo=1, routed)           0.000     3.277    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7__64_carry_n_0
    SLICE_X57Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.611 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7__64_carry__0/O[1]
                         net (fo=2, routed)           0.802     4.412    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7__64_carry__0_n_6
    SLICE_X61Y58         LUT3 (Prop_lut3_I0_O)        0.303     4.715 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7__88_carry__1_i_4/O
                         net (fo=2, routed)           0.436     5.152    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7__88_carry__1_i_4_n_0
    SLICE_X60Y58         LUT4 (Prop_lut4_I3_O)        0.124     5.276 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7__88_carry__1_i_8/O
                         net (fo=1, routed)           0.000     5.276    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7__88_carry__1_i_8_n_0
    SLICE_X60Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.789 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7__88_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.789    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7__88_carry__1_n_0
    SLICE_X60Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.112 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7__88_carry__2/O[1]
                         net (fo=1, routed)           0.699     6.811    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7[17]
    SLICE_X54Y59         LUT2 (Prop_lut2_I1_O)        0.306     7.117 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/add23_carry__3_i_4/O
                         net (fo=1, routed)           0.000     7.117    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/add23_carry__3_i_4_n_0
    SLICE_X54Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.650 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/add23_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.650    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/add23_carry__3_n_0
    SLICE_X54Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.869 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/add23_carry__4/O[0]
                         net (fo=1, routed)           0.000     7.869    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/add23[20]
    SLICE_X54Y60         FDRE                                         r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/Q24_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_pad (IN)
                         net (fo=0)                   0.000    10.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1719, routed)        1.437     8.485    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/clk_100
    SLICE_X54Y60         FDRE                                         r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/Q24_reg[20]/C
                         clock pessimism              0.485     8.970    
                         clock uncertainty           -0.077     8.892    
    SLICE_X54Y60         FDRE (Setup_fdre_C_D)        0.109     9.001    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/Q24_reg[20]
  -------------------------------------------------------------------
                         required time                          9.001    
                         arrival time                          -7.869    
  -------------------------------------------------------------------
                         slack                                  1.132    

Slack (MET) :             1.241ns  (required time - arrival time)
  Source:                 PM_DATA_PROCESS/PM_DATAINPUT/filter_in_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/Q24_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.656ns  (logic 4.831ns (55.812%)  route 3.825ns (44.188%))
  Logic Levels:           12  (CARRY4=7 LUT1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 8.485 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1719, routed)        1.571    -0.896    PM_DATA_PROCESS/PM_DATAINPUT/clk_100
    SLICE_X57Y39         FDCE                                         r  PM_DATA_PROCESS/PM_DATAINPUT/filter_in_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y39         FDCE (Prop_fdce_C_Q)         0.456    -0.440 f  PM_DATA_PROCESS/PM_DATAINPUT/filter_in_data_reg[1]/Q
                         net (fo=100, routed)         1.439     1.000    PM_DATA_PROCESS/PM_DATAINPUT/Q[1]
    SLICE_X56Y57         LUT1 (Prop_lut1_I0_O)        0.124     1.124 r  PM_DATA_PROCESS/PM_DATAINPUT/M7_carry_i_3/O
                         net (fo=1, routed)           0.000     1.124    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/Q24_reg[3]_0[0]
    SLICE_X56Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.657 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7_carry/CO[3]
                         net (fo=1, routed)           0.000     1.657    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7_carry_n_0
    SLICE_X56Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.972 f  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7_carry__0/O[3]
                         net (fo=2, routed)           0.448     2.420    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7_carry__0_n_4
    SLICE_X57Y59         LUT1 (Prop_lut1_I0_O)        0.307     2.727 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7__64_carry_i_1/O
                         net (fo=1, routed)           0.000     2.727    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7__64_carry_i_1_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.277 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7__64_carry/CO[3]
                         net (fo=1, routed)           0.000     3.277    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7__64_carry_n_0
    SLICE_X57Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.611 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7__64_carry__0/O[1]
                         net (fo=2, routed)           0.802     4.412    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7__64_carry__0_n_6
    SLICE_X61Y58         LUT3 (Prop_lut3_I0_O)        0.303     4.715 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7__88_carry__1_i_4/O
                         net (fo=2, routed)           0.436     5.152    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7__88_carry__1_i_4_n_0
    SLICE_X60Y58         LUT4 (Prop_lut4_I3_O)        0.124     5.276 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7__88_carry__1_i_8/O
                         net (fo=1, routed)           0.000     5.276    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7__88_carry__1_i_8_n_0
    SLICE_X60Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.789 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7__88_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.789    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7__88_carry__1_n_0
    SLICE_X60Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.112 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7__88_carry__2/O[1]
                         net (fo=1, routed)           0.699     6.811    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7[17]
    SLICE_X54Y59         LUT2 (Prop_lut2_I1_O)        0.306     7.117 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/add23_carry__3_i_4/O
                         net (fo=1, routed)           0.000     7.117    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/add23_carry__3_i_4_n_0
    SLICE_X54Y59         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.760 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/add23_carry__3/O[3]
                         net (fo=1, routed)           0.000     7.760    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/add23[19]
    SLICE_X54Y59         FDRE                                         r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/Q24_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_pad (IN)
                         net (fo=0)                   0.000    10.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1719, routed)        1.437     8.485    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/clk_100
    SLICE_X54Y59         FDRE                                         r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/Q24_reg[19]/C
                         clock pessimism              0.485     8.970    
                         clock uncertainty           -0.077     8.892    
    SLICE_X54Y59         FDRE (Setup_fdre_C_D)        0.109     9.001    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/Q24_reg[19]
  -------------------------------------------------------------------
                         required time                          9.001    
                         arrival time                          -7.760    
  -------------------------------------------------------------------
                         slack                                  1.241    

Slack (MET) :             1.306ns  (required time - arrival time)
  Source:                 PM_DATA_PROCESS/PM_DATAINPUT/filter_in_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/Q24_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.591ns  (logic 4.766ns (55.478%)  route 3.825ns (44.522%))
  Logic Levels:           12  (CARRY4=7 LUT1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 8.485 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1719, routed)        1.571    -0.896    PM_DATA_PROCESS/PM_DATAINPUT/clk_100
    SLICE_X57Y39         FDCE                                         r  PM_DATA_PROCESS/PM_DATAINPUT/filter_in_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y39         FDCE (Prop_fdce_C_Q)         0.456    -0.440 f  PM_DATA_PROCESS/PM_DATAINPUT/filter_in_data_reg[1]/Q
                         net (fo=100, routed)         1.439     1.000    PM_DATA_PROCESS/PM_DATAINPUT/Q[1]
    SLICE_X56Y57         LUT1 (Prop_lut1_I0_O)        0.124     1.124 r  PM_DATA_PROCESS/PM_DATAINPUT/M7_carry_i_3/O
                         net (fo=1, routed)           0.000     1.124    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/Q24_reg[3]_0[0]
    SLICE_X56Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.657 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7_carry/CO[3]
                         net (fo=1, routed)           0.000     1.657    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7_carry_n_0
    SLICE_X56Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.972 f  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7_carry__0/O[3]
                         net (fo=2, routed)           0.448     2.420    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7_carry__0_n_4
    SLICE_X57Y59         LUT1 (Prop_lut1_I0_O)        0.307     2.727 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7__64_carry_i_1/O
                         net (fo=1, routed)           0.000     2.727    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7__64_carry_i_1_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.277 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7__64_carry/CO[3]
                         net (fo=1, routed)           0.000     3.277    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7__64_carry_n_0
    SLICE_X57Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.611 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7__64_carry__0/O[1]
                         net (fo=2, routed)           0.802     4.412    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7__64_carry__0_n_6
    SLICE_X61Y58         LUT3 (Prop_lut3_I0_O)        0.303     4.715 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7__88_carry__1_i_4/O
                         net (fo=2, routed)           0.436     5.152    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7__88_carry__1_i_4_n_0
    SLICE_X60Y58         LUT4 (Prop_lut4_I3_O)        0.124     5.276 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7__88_carry__1_i_8/O
                         net (fo=1, routed)           0.000     5.276    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7__88_carry__1_i_8_n_0
    SLICE_X60Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.789 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7__88_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.789    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7__88_carry__1_n_0
    SLICE_X60Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.112 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7__88_carry__2/O[1]
                         net (fo=1, routed)           0.699     6.811    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7[17]
    SLICE_X54Y59         LUT2 (Prop_lut2_I1_O)        0.306     7.117 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/add23_carry__3_i_4/O
                         net (fo=1, routed)           0.000     7.117    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/add23_carry__3_i_4_n_0
    SLICE_X54Y59         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.695 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/add23_carry__3/O[2]
                         net (fo=1, routed)           0.000     7.695    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/add23[18]
    SLICE_X54Y59         FDRE                                         r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/Q24_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_pad (IN)
                         net (fo=0)                   0.000    10.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1719, routed)        1.437     8.485    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/clk_100
    SLICE_X54Y59         FDRE                                         r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/Q24_reg[18]/C
                         clock pessimism              0.485     8.970    
                         clock uncertainty           -0.077     8.892    
    SLICE_X54Y59         FDRE (Setup_fdre_C_D)        0.109     9.001    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/Q24_reg[18]
  -------------------------------------------------------------------
                         required time                          9.001    
                         arrival time                          -7.695    
  -------------------------------------------------------------------
                         slack                                  1.306    

Slack (MET) :             1.326ns  (required time - arrival time)
  Source:                 PM_DATA_PROCESS/PM_DATAINPUT/filter_in_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/Q24_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.571ns  (logic 4.791ns (55.897%)  route 3.780ns (44.103%))
  Logic Levels:           13  (CARRY4=8 LUT1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 8.485 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1719, routed)        1.571    -0.896    PM_DATA_PROCESS/PM_DATAINPUT/clk_100
    SLICE_X57Y39         FDCE                                         r  PM_DATA_PROCESS/PM_DATAINPUT/filter_in_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y39         FDCE (Prop_fdce_C_Q)         0.456    -0.440 f  PM_DATA_PROCESS/PM_DATAINPUT/filter_in_data_reg[1]/Q
                         net (fo=100, routed)         1.439     1.000    PM_DATA_PROCESS/PM_DATAINPUT/Q[1]
    SLICE_X56Y57         LUT1 (Prop_lut1_I0_O)        0.124     1.124 r  PM_DATA_PROCESS/PM_DATAINPUT/M7_carry_i_3/O
                         net (fo=1, routed)           0.000     1.124    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/Q24_reg[3]_0[0]
    SLICE_X56Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.657 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7_carry/CO[3]
                         net (fo=1, routed)           0.000     1.657    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7_carry_n_0
    SLICE_X56Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.972 f  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7_carry__0/O[3]
                         net (fo=2, routed)           0.448     2.420    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7_carry__0_n_4
    SLICE_X57Y59         LUT1 (Prop_lut1_I0_O)        0.307     2.727 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7__64_carry_i_1/O
                         net (fo=1, routed)           0.000     2.727    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7__64_carry_i_1_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.277 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7__64_carry/CO[3]
                         net (fo=1, routed)           0.000     3.277    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7__64_carry_n_0
    SLICE_X57Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.499 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7__64_carry__0/O[0]
                         net (fo=2, routed)           0.718     4.216    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7__64_carry__0_n_7
    SLICE_X63Y57         LUT3 (Prop_lut3_I0_O)        0.299     4.515 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7__88_carry__0_i_1/O
                         net (fo=2, routed)           0.460     4.975    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7__88_carry__0_i_1_n_0
    SLICE_X60Y57         LUT4 (Prop_lut4_I3_O)        0.124     5.099 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7__88_carry__0_i_5/O
                         net (fo=1, routed)           0.000     5.099    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7__88_carry__0_i_5_n_0
    SLICE_X60Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.475 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7__88_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.475    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7__88_carry__0_n_0
    SLICE_X60Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.798 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7__88_carry__1/O[1]
                         net (fo=2, routed)           0.716     6.513    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7[13]
    SLICE_X54Y58         LUT2 (Prop_lut2_I0_O)        0.306     6.819 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/add23_carry__2_i_3/O
                         net (fo=1, routed)           0.000     6.819    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/add23_carry__2_i_3_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.352 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/add23_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.352    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/add23_carry__2_n_0
    SLICE_X54Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.675 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/add23_carry__3/O[1]
                         net (fo=1, routed)           0.000     7.675    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/add23[17]
    SLICE_X54Y59         FDRE                                         r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/Q24_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_pad (IN)
                         net (fo=0)                   0.000    10.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1719, routed)        1.437     8.485    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/clk_100
    SLICE_X54Y59         FDRE                                         r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/Q24_reg[17]/C
                         clock pessimism              0.485     8.970    
                         clock uncertainty           -0.077     8.892    
    SLICE_X54Y59         FDRE (Setup_fdre_C_D)        0.109     9.001    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/Q24_reg[17]
  -------------------------------------------------------------------
                         required time                          9.001    
                         arrival time                          -7.675    
  -------------------------------------------------------------------
                         slack                                  1.326    

Slack (MET) :             1.417ns  (required time - arrival time)
  Source:                 PM_DATA_PROCESS/PM_DATAINPUT/filter_in_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/Q22_reg/B[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.926ns  (logic 0.456ns (9.258%)  route 4.470ns (90.742%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 8.576 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1719, routed)        1.571    -0.896    PM_DATA_PROCESS/PM_DATAINPUT/clk_100
    SLICE_X57Y39         FDCE                                         r  PM_DATA_PROCESS/PM_DATAINPUT/filter_in_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y39         FDCE (Prop_fdce_C_Q)         0.456    -0.440 r  PM_DATA_PROCESS/PM_DATAINPUT/filter_in_data_reg[3]/Q
                         net (fo=90, routed)          4.470     4.030    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/A[3]
    DSP48_X1Y36          DSP48E1                                      r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/Q22_reg/B[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_pad (IN)
                         net (fo=0)                   0.000    10.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1719, routed)        1.527     8.576    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/clk_100
    DSP48_X1Y36          DSP48E1                                      r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/Q22_reg/CLK
                         clock pessimism              0.485     9.060    
                         clock uncertainty           -0.077     8.983    
    DSP48_X1Y36          DSP48E1 (Setup_dsp48e1_CLK_B[3])
                                                     -3.536     5.447    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/Q22_reg
  -------------------------------------------------------------------
                         required time                          5.447    
                         arrival time                          -4.030    
  -------------------------------------------------------------------
                         slack                                  1.417    

Slack (MET) :             1.418ns  (required time - arrival time)
  Source:                 PM_DATA_PROCESS/PM_DATAINPUT/filter_in_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/Q23_reg/B[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.926ns  (logic 0.456ns (9.258%)  route 4.470ns (90.742%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 8.577 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1719, routed)        1.571    -0.896    PM_DATA_PROCESS/PM_DATAINPUT/clk_100
    SLICE_X57Y39         FDCE                                         r  PM_DATA_PROCESS/PM_DATAINPUT/filter_in_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y39         FDCE (Prop_fdce_C_Q)         0.456    -0.440 r  PM_DATA_PROCESS/PM_DATAINPUT/filter_in_data_reg[3]/Q
                         net (fo=90, routed)          4.470     4.030    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/A[3]
    DSP48_X1Y37          DSP48E1                                      r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/Q23_reg/B[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_pad (IN)
                         net (fo=0)                   0.000    10.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1719, routed)        1.528     8.577    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/clk_100
    DSP48_X1Y37          DSP48E1                                      r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/Q23_reg/CLK
                         clock pessimism              0.485     9.061    
                         clock uncertainty           -0.077     8.984    
    DSP48_X1Y37          DSP48E1 (Setup_dsp48e1_CLK_B[3])
                                                     -3.536     5.448    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/Q23_reg
  -------------------------------------------------------------------
                         required time                          5.448    
                         arrival time                          -4.030    
  -------------------------------------------------------------------
                         slack                                  1.418    

Slack (MET) :             1.430ns  (required time - arrival time)
  Source:                 PM_DATA_PROCESS/PM_DATAINPUT/filter_in_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/Q24_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.467ns  (logic 4.687ns (55.356%)  route 3.780ns (44.644%))
  Logic Levels:           13  (CARRY4=8 LUT1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 8.485 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1719, routed)        1.571    -0.896    PM_DATA_PROCESS/PM_DATAINPUT/clk_100
    SLICE_X57Y39         FDCE                                         r  PM_DATA_PROCESS/PM_DATAINPUT/filter_in_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y39         FDCE (Prop_fdce_C_Q)         0.456    -0.440 f  PM_DATA_PROCESS/PM_DATAINPUT/filter_in_data_reg[1]/Q
                         net (fo=100, routed)         1.439     1.000    PM_DATA_PROCESS/PM_DATAINPUT/Q[1]
    SLICE_X56Y57         LUT1 (Prop_lut1_I0_O)        0.124     1.124 r  PM_DATA_PROCESS/PM_DATAINPUT/M7_carry_i_3/O
                         net (fo=1, routed)           0.000     1.124    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/Q24_reg[3]_0[0]
    SLICE_X56Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.657 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7_carry/CO[3]
                         net (fo=1, routed)           0.000     1.657    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7_carry_n_0
    SLICE_X56Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.972 f  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7_carry__0/O[3]
                         net (fo=2, routed)           0.448     2.420    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7_carry__0_n_4
    SLICE_X57Y59         LUT1 (Prop_lut1_I0_O)        0.307     2.727 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7__64_carry_i_1/O
                         net (fo=1, routed)           0.000     2.727    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7__64_carry_i_1_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.277 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7__64_carry/CO[3]
                         net (fo=1, routed)           0.000     3.277    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7__64_carry_n_0
    SLICE_X57Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.499 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7__64_carry__0/O[0]
                         net (fo=2, routed)           0.718     4.216    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7__64_carry__0_n_7
    SLICE_X63Y57         LUT3 (Prop_lut3_I0_O)        0.299     4.515 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7__88_carry__0_i_1/O
                         net (fo=2, routed)           0.460     4.975    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7__88_carry__0_i_1_n_0
    SLICE_X60Y57         LUT4 (Prop_lut4_I3_O)        0.124     5.099 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7__88_carry__0_i_5/O
                         net (fo=1, routed)           0.000     5.099    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7__88_carry__0_i_5_n_0
    SLICE_X60Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.475 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7__88_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.475    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7__88_carry__0_n_0
    SLICE_X60Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.798 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7__88_carry__1/O[1]
                         net (fo=2, routed)           0.716     6.513    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7[13]
    SLICE_X54Y58         LUT2 (Prop_lut2_I0_O)        0.306     6.819 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/add23_carry__2_i_3/O
                         net (fo=1, routed)           0.000     6.819    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/add23_carry__2_i_3_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.352 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/add23_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.352    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/add23_carry__2_n_0
    SLICE_X54Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.571 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/add23_carry__3/O[0]
                         net (fo=1, routed)           0.000     7.571    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/add23[16]
    SLICE_X54Y59         FDRE                                         r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/Q24_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_pad (IN)
                         net (fo=0)                   0.000    10.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1719, routed)        1.437     8.485    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/clk_100
    SLICE_X54Y59         FDRE                                         r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/Q24_reg[16]/C
                         clock pessimism              0.485     8.970    
                         clock uncertainty           -0.077     8.892    
    SLICE_X54Y59         FDRE (Setup_fdre_C_D)        0.109     9.001    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/Q24_reg[16]
  -------------------------------------------------------------------
                         required time                          9.001    
                         arrival time                          -7.571    
  -------------------------------------------------------------------
                         slack                                  1.430    

Slack (MET) :             1.540ns  (required time - arrival time)
  Source:                 PM_DATA_PROCESS/PM_DATAINPUT/filter_in_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/Q24_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.358ns  (logic 4.578ns (54.774%)  route 3.780ns (45.226%))
  Logic Levels:           12  (CARRY4=7 LUT1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 8.486 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1719, routed)        1.571    -0.896    PM_DATA_PROCESS/PM_DATAINPUT/clk_100
    SLICE_X57Y39         FDCE                                         r  PM_DATA_PROCESS/PM_DATAINPUT/filter_in_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y39         FDCE (Prop_fdce_C_Q)         0.456    -0.440 f  PM_DATA_PROCESS/PM_DATAINPUT/filter_in_data_reg[1]/Q
                         net (fo=100, routed)         1.439     1.000    PM_DATA_PROCESS/PM_DATAINPUT/Q[1]
    SLICE_X56Y57         LUT1 (Prop_lut1_I0_O)        0.124     1.124 r  PM_DATA_PROCESS/PM_DATAINPUT/M7_carry_i_3/O
                         net (fo=1, routed)           0.000     1.124    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/Q24_reg[3]_0[0]
    SLICE_X56Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.657 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7_carry/CO[3]
                         net (fo=1, routed)           0.000     1.657    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7_carry_n_0
    SLICE_X56Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.972 f  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7_carry__0/O[3]
                         net (fo=2, routed)           0.448     2.420    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7_carry__0_n_4
    SLICE_X57Y59         LUT1 (Prop_lut1_I0_O)        0.307     2.727 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7__64_carry_i_1/O
                         net (fo=1, routed)           0.000     2.727    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7__64_carry_i_1_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.277 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7__64_carry/CO[3]
                         net (fo=1, routed)           0.000     3.277    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7__64_carry_n_0
    SLICE_X57Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.499 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7__64_carry__0/O[0]
                         net (fo=2, routed)           0.718     4.216    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7__64_carry__0_n_7
    SLICE_X63Y57         LUT3 (Prop_lut3_I0_O)        0.299     4.515 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7__88_carry__0_i_1/O
                         net (fo=2, routed)           0.460     4.975    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7__88_carry__0_i_1_n_0
    SLICE_X60Y57         LUT4 (Prop_lut4_I3_O)        0.124     5.099 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7__88_carry__0_i_5/O
                         net (fo=1, routed)           0.000     5.099    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7__88_carry__0_i_5_n_0
    SLICE_X60Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.475 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7__88_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.475    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7__88_carry__0_n_0
    SLICE_X60Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.798 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7__88_carry__1/O[1]
                         net (fo=2, routed)           0.716     6.513    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7[13]
    SLICE_X54Y58         LUT2 (Prop_lut2_I0_O)        0.306     6.819 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/add23_carry__2_i_3/O
                         net (fo=1, routed)           0.000     6.819    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/add23_carry__2_i_3_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.462 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/add23_carry__2/O[3]
                         net (fo=1, routed)           0.000     7.462    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/add23[15]
    SLICE_X54Y58         FDRE                                         r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/Q24_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_pad (IN)
                         net (fo=0)                   0.000    10.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1719, routed)        1.438     8.486    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/clk_100
    SLICE_X54Y58         FDRE                                         r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/Q24_reg[15]/C
                         clock pessimism              0.485     8.971    
                         clock uncertainty           -0.077     8.893    
    SLICE_X54Y58         FDRE (Setup_fdre_C_D)        0.109     9.002    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/Q24_reg[15]
  -------------------------------------------------------------------
                         required time                          9.002    
                         arrival time                          -7.462    
  -------------------------------------------------------------------
                         slack                                  1.540    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 PM_OLED/PM_UserDisp/user_screen_reg[3,7][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM_OLED/PM_UserDisp/current_screen_reg[3,7][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.794%)  route 0.232ns (62.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1719, routed)        0.559    -0.588    PM_OLED/PM_UserDisp/clk_100
    SLICE_X31Y96         FDCE                                         r  PM_OLED/PM_UserDisp/user_screen_reg[3,7][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  PM_OLED/PM_UserDisp/user_screen_reg[3,7][1]/Q
                         net (fo=1, routed)           0.232    -0.215    PM_OLED/PM_UserDisp/user_screen_reg[3,7][1]
    SLICE_X40Y96         FDRE                                         r  PM_OLED/PM_UserDisp/current_screen_reg[3,7][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1719, routed)        0.829    -0.826    PM_OLED/PM_UserDisp/clk_100
    SLICE_X40Y96         FDRE                                         r  PM_OLED/PM_UserDisp/current_screen_reg[3,7][1]/C
                         clock pessimism              0.503    -0.323    
    SLICE_X40Y96         FDRE (Hold_fdre_C_D)         0.078    -0.245    PM_OLED/PM_UserDisp/current_screen_reg[3,7][1]
  -------------------------------------------------------------------
                         required time                          0.245    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 oled_req_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM_OLED/PM_UserDisp/user_screen_reg[1,12][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.315%)  route 0.227ns (61.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1719, routed)        0.552    -0.595    clk_100M
    SLICE_X35Y82         FDCE                                         r  oled_req_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y82         FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  oled_req_data_reg[3]/Q
                         net (fo=64, routed)          0.227    -0.227    PM_OLED/PM_UserDisp/user_screen_reg[1,15][6]_0[3]
    SLICE_X37Y84         FDCE                                         r  PM_OLED/PM_UserDisp/user_screen_reg[1,12][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1719, routed)        0.822    -0.833    PM_OLED/PM_UserDisp/clk_100
    SLICE_X37Y84         FDCE                                         r  PM_OLED/PM_UserDisp/user_screen_reg[1,12][3]/C
                         clock pessimism              0.503    -0.330    
    SLICE_X37Y84         FDCE (Hold_fdce_C_D)         0.070    -0.260    PM_OLED/PM_UserDisp/user_screen_reg[1,12][3]
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 PM_OLED/PM_UserDisp/user_screen_reg[2,13][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM_OLED/PM_UserDisp/current_screen_reg[2,13][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.272%)  route 0.218ns (60.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1719, routed)        0.555    -0.592    PM_OLED/PM_UserDisp/clk_100
    SLICE_X35Y87         FDCE                                         r  PM_OLED/PM_UserDisp/user_screen_reg[2,13][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y87         FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  PM_OLED/PM_UserDisp/user_screen_reg[2,13][3]/Q
                         net (fo=1, routed)           0.218    -0.233    PM_OLED/PM_UserDisp/user_screen_reg[2,13][3]
    SLICE_X38Y87         FDRE                                         r  PM_OLED/PM_UserDisp/current_screen_reg[2,13][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1719, routed)        0.823    -0.831    PM_OLED/PM_UserDisp/clk_100
    SLICE_X38Y87         FDRE                                         r  PM_OLED/PM_UserDisp/current_screen_reg[2,13][3]/C
                         clock pessimism              0.503    -0.328    
    SLICE_X38Y87         FDRE (Hold_fdre_C_D)         0.060    -0.268    PM_OLED/PM_UserDisp/current_screen_reg[2,13][3]
  -------------------------------------------------------------------
                         required time                          0.268    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 PM_DATA_PROCESS/PM_DATAINPUT/PM_FIFO/wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM_DATA_PROCESS/PM_DATAINPUT/PM_FIFO/fifo_reg_0_15_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1719, routed)        0.569    -0.578    PM_DATA_PROCESS/PM_DATAINPUT/PM_FIFO/clk_100
    SLICE_X57Y40         FDRE                                         r  PM_DATA_PROCESS/PM_DATAINPUT/PM_FIFO/wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  PM_DATA_PROCESS/PM_DATAINPUT/PM_FIFO/wr_ptr_reg[0]/Q
                         net (fo=23, routed)          0.217    -0.220    PM_DATA_PROCESS/PM_DATAINPUT/PM_FIFO/fifo_reg_0_15_6_7/ADDRD0
    SLICE_X56Y40         RAMD32                                       r  PM_DATA_PROCESS/PM_DATAINPUT/PM_FIFO/fifo_reg_0_15_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1719, routed)        0.838    -0.817    PM_DATA_PROCESS/PM_DATAINPUT/PM_FIFO/fifo_reg_0_15_6_7/WCLK
    SLICE_X56Y40         RAMD32                                       r  PM_DATA_PROCESS/PM_DATAINPUT/PM_FIFO/fifo_reg_0_15_6_7/RAMA/CLK
                         clock pessimism              0.252    -0.565    
    SLICE_X56Y40         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.255    PM_DATA_PROCESS/PM_DATAINPUT/PM_FIFO/fifo_reg_0_15_6_7/RAMA
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 PM_DATA_PROCESS/PM_DATAINPUT/PM_FIFO/wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM_DATA_PROCESS/PM_DATAINPUT/PM_FIFO/fifo_reg_0_15_6_7/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1719, routed)        0.569    -0.578    PM_DATA_PROCESS/PM_DATAINPUT/PM_FIFO/clk_100
    SLICE_X57Y40         FDRE                                         r  PM_DATA_PROCESS/PM_DATAINPUT/PM_FIFO/wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  PM_DATA_PROCESS/PM_DATAINPUT/PM_FIFO/wr_ptr_reg[0]/Q
                         net (fo=23, routed)          0.217    -0.220    PM_DATA_PROCESS/PM_DATAINPUT/PM_FIFO/fifo_reg_0_15_6_7/ADDRD0
    SLICE_X56Y40         RAMD32                                       r  PM_DATA_PROCESS/PM_DATAINPUT/PM_FIFO/fifo_reg_0_15_6_7/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1719, routed)        0.838    -0.817    PM_DATA_PROCESS/PM_DATAINPUT/PM_FIFO/fifo_reg_0_15_6_7/WCLK
    SLICE_X56Y40         RAMD32                                       r  PM_DATA_PROCESS/PM_DATAINPUT/PM_FIFO/fifo_reg_0_15_6_7/RAMA_D1/CLK
                         clock pessimism              0.252    -0.565    
    SLICE_X56Y40         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.255    PM_DATA_PROCESS/PM_DATAINPUT/PM_FIFO/fifo_reg_0_15_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 PM_DATA_PROCESS/PM_DATAINPUT/PM_FIFO/wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM_DATA_PROCESS/PM_DATAINPUT/PM_FIFO/fifo_reg_0_15_6_7/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1719, routed)        0.569    -0.578    PM_DATA_PROCESS/PM_DATAINPUT/PM_FIFO/clk_100
    SLICE_X57Y40         FDRE                                         r  PM_DATA_PROCESS/PM_DATAINPUT/PM_FIFO/wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  PM_DATA_PROCESS/PM_DATAINPUT/PM_FIFO/wr_ptr_reg[0]/Q
                         net (fo=23, routed)          0.217    -0.220    PM_DATA_PROCESS/PM_DATAINPUT/PM_FIFO/fifo_reg_0_15_6_7/ADDRD0
    SLICE_X56Y40         RAMD32                                       r  PM_DATA_PROCESS/PM_DATAINPUT/PM_FIFO/fifo_reg_0_15_6_7/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1719, routed)        0.838    -0.817    PM_DATA_PROCESS/PM_DATAINPUT/PM_FIFO/fifo_reg_0_15_6_7/WCLK
    SLICE_X56Y40         RAMD32                                       r  PM_DATA_PROCESS/PM_DATAINPUT/PM_FIFO/fifo_reg_0_15_6_7/RAMB/CLK
                         clock pessimism              0.252    -0.565    
    SLICE_X56Y40         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.255    PM_DATA_PROCESS/PM_DATAINPUT/PM_FIFO/fifo_reg_0_15_6_7/RAMB
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 PM_DATA_PROCESS/PM_DATAINPUT/PM_FIFO/wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM_DATA_PROCESS/PM_DATAINPUT/PM_FIFO/fifo_reg_0_15_6_7/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1719, routed)        0.569    -0.578    PM_DATA_PROCESS/PM_DATAINPUT/PM_FIFO/clk_100
    SLICE_X57Y40         FDRE                                         r  PM_DATA_PROCESS/PM_DATAINPUT/PM_FIFO/wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  PM_DATA_PROCESS/PM_DATAINPUT/PM_FIFO/wr_ptr_reg[0]/Q
                         net (fo=23, routed)          0.217    -0.220    PM_DATA_PROCESS/PM_DATAINPUT/PM_FIFO/fifo_reg_0_15_6_7/ADDRD0
    SLICE_X56Y40         RAMD32                                       r  PM_DATA_PROCESS/PM_DATAINPUT/PM_FIFO/fifo_reg_0_15_6_7/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1719, routed)        0.838    -0.817    PM_DATA_PROCESS/PM_DATAINPUT/PM_FIFO/fifo_reg_0_15_6_7/WCLK
    SLICE_X56Y40         RAMD32                                       r  PM_DATA_PROCESS/PM_DATAINPUT/PM_FIFO/fifo_reg_0_15_6_7/RAMB_D1/CLK
                         clock pessimism              0.252    -0.565    
    SLICE_X56Y40         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.255    PM_DATA_PROCESS/PM_DATAINPUT/PM_FIFO/fifo_reg_0_15_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 PM_DATA_PROCESS/PM_DATAINPUT/PM_FIFO/wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM_DATA_PROCESS/PM_DATAINPUT/PM_FIFO/fifo_reg_0_15_6_7/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1719, routed)        0.569    -0.578    PM_DATA_PROCESS/PM_DATAINPUT/PM_FIFO/clk_100
    SLICE_X57Y40         FDRE                                         r  PM_DATA_PROCESS/PM_DATAINPUT/PM_FIFO/wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  PM_DATA_PROCESS/PM_DATAINPUT/PM_FIFO/wr_ptr_reg[0]/Q
                         net (fo=23, routed)          0.217    -0.220    PM_DATA_PROCESS/PM_DATAINPUT/PM_FIFO/fifo_reg_0_15_6_7/ADDRD0
    SLICE_X56Y40         RAMD32                                       r  PM_DATA_PROCESS/PM_DATAINPUT/PM_FIFO/fifo_reg_0_15_6_7/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1719, routed)        0.838    -0.817    PM_DATA_PROCESS/PM_DATAINPUT/PM_FIFO/fifo_reg_0_15_6_7/WCLK
    SLICE_X56Y40         RAMD32                                       r  PM_DATA_PROCESS/PM_DATAINPUT/PM_FIFO/fifo_reg_0_15_6_7/RAMC/CLK
                         clock pessimism              0.252    -0.565    
    SLICE_X56Y40         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.255    PM_DATA_PROCESS/PM_DATAINPUT/PM_FIFO/fifo_reg_0_15_6_7/RAMC
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 PM_DATA_PROCESS/PM_DATAINPUT/PM_FIFO/wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM_DATA_PROCESS/PM_DATAINPUT/PM_FIFO/fifo_reg_0_15_6_7/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1719, routed)        0.569    -0.578    PM_DATA_PROCESS/PM_DATAINPUT/PM_FIFO/clk_100
    SLICE_X57Y40         FDRE                                         r  PM_DATA_PROCESS/PM_DATAINPUT/PM_FIFO/wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  PM_DATA_PROCESS/PM_DATAINPUT/PM_FIFO/wr_ptr_reg[0]/Q
                         net (fo=23, routed)          0.217    -0.220    PM_DATA_PROCESS/PM_DATAINPUT/PM_FIFO/fifo_reg_0_15_6_7/ADDRD0
    SLICE_X56Y40         RAMD32                                       r  PM_DATA_PROCESS/PM_DATAINPUT/PM_FIFO/fifo_reg_0_15_6_7/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1719, routed)        0.838    -0.817    PM_DATA_PROCESS/PM_DATAINPUT/PM_FIFO/fifo_reg_0_15_6_7/WCLK
    SLICE_X56Y40         RAMD32                                       r  PM_DATA_PROCESS/PM_DATAINPUT/PM_FIFO/fifo_reg_0_15_6_7/RAMC_D1/CLK
                         clock pessimism              0.252    -0.565    
    SLICE_X56Y40         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.255    PM_DATA_PROCESS/PM_DATAINPUT/PM_FIFO/fifo_reg_0_15_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 PM_DATA_PROCESS/PM_DATAINPUT/PM_FIFO/wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM_DATA_PROCESS/PM_DATAINPUT/PM_FIFO/fifo_reg_0_15_6_7/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1719, routed)        0.569    -0.578    PM_DATA_PROCESS/PM_DATAINPUT/PM_FIFO/clk_100
    SLICE_X57Y40         FDRE                                         r  PM_DATA_PROCESS/PM_DATAINPUT/PM_FIFO/wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  PM_DATA_PROCESS/PM_DATAINPUT/PM_FIFO/wr_ptr_reg[0]/Q
                         net (fo=23, routed)          0.217    -0.220    PM_DATA_PROCESS/PM_DATAINPUT/PM_FIFO/fifo_reg_0_15_6_7/ADDRD0
    SLICE_X56Y40         RAMS32                                       r  PM_DATA_PROCESS/PM_DATAINPUT/PM_FIFO/fifo_reg_0_15_6_7/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1719, routed)        0.838    -0.817    PM_DATA_PROCESS/PM_DATAINPUT/PM_FIFO/fifo_reg_0_15_6_7/WCLK
    SLICE_X56Y40         RAMS32                                       r  PM_DATA_PROCESS/PM_DATAINPUT/PM_FIFO/fifo_reg_0_15_6_7/RAMD/CLK
                         clock pessimism              0.252    -0.565    
    SLICE_X56Y40         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.255    PM_DATA_PROCESS/PM_DATAINPUT/PM_FIFO/fifo_reg_0_15_6_7/RAMD
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.035    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PM_PLL/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0        PM_XADC/inst/DCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y34     PM_OLED/PM_UserDisp/PM_CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y34     PM_OLED/PM_UserDisp/PM_CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   PM_PLL/inst/clkout1_buf/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X1Y25      PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/Q11_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X1Y27      PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/Q13_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X1Y29      PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/Q15_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X1Y31      PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/Q17_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X1Y33      PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/Q19_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X1Y35      PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/Q21_reg/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y39     PM_UART/fifo_rx_inst/fifo_reg_0_15_6_7/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y39     PM_UART/fifo_rx_inst/fifo_reg_0_15_6_7/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y39     PM_UART/fifo_rx_inst/fifo_reg_0_15_6_7/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y39     PM_UART/fifo_rx_inst/fifo_reg_0_15_6_7/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y39     PM_UART/fifo_rx_inst/fifo_reg_0_15_6_7/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y39     PM_UART/fifo_rx_inst/fifo_reg_0_15_6_7/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y39     PM_UART/fifo_rx_inst/fifo_reg_0_15_6_7/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y39     PM_UART/fifo_rx_inst/fifo_reg_0_15_6_7/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y39     PM_DATA_PROCESS/PM_DATAINPUT/PM_FIFO/fifo_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y39     PM_DATA_PROCESS/PM_DATAINPUT/PM_FIFO/fifo_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y40     PM_UART/fifo_rx_inst/fifo_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y40     PM_UART/fifo_rx_inst/fifo_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y40     PM_UART/fifo_rx_inst/fifo_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y40     PM_UART/fifo_rx_inst/fifo_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y40     PM_UART/fifo_rx_inst/fifo_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y40     PM_UART/fifo_rx_inst/fifo_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y40     PM_UART/fifo_rx_inst/fifo_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y40     PM_UART/fifo_rx_inst/fifo_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y44     PM_UART/fifo_tx_inst/fifo_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y44     PM_UART/fifo_tx_inst/fifo_reg_0_15_0_5/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_36_clk_wiz_0
  To Clock:  clk_36_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       21.460ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.200ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.389ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.460ns  (required time - arrival time)
  Source:                 PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Destination:            PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[26]/CE
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Path Group:             clk_36_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.778ns  (clk_36_clk_wiz_0 rise@27.778ns - clk_36_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.999ns  (logic 1.076ns (17.935%)  route 4.923ns (82.065%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns = ( 26.322 - 27.778 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          1.610    -0.857    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X3Y78          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDCE (Prop_fdce_C_Q)         0.456    -0.401 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[14]/Q
                         net (fo=3, routed)           1.009     0.608    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg_n_0_[14]
    SLICE_X3Y78          LUT4 (Prop_lut4_I1_O)        0.124     0.732 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_14/O
                         net (fo=1, routed)           0.465     1.197    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_14_n_0
    SLICE_X3Y77          LUT5 (Prop_lut5_I4_O)        0.124     1.321 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_12/O
                         net (fo=1, routed)           0.641     1.962    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_12_n_0
    SLICE_X3Y76          LUT6 (Prop_lut6_I5_O)        0.124     2.086 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_7/O
                         net (fo=1, routed)           0.431     2.517    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_7_n_0
    SLICE_X3Y79          LUT6 (Prop_lut6_I0_O)        0.124     2.641 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_6/O
                         net (fo=34, routed)          1.419     4.060    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_6_n_0
    SLICE_X3Y76          LUT6 (Prop_lut6_I5_O)        0.124     4.184 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_1/O
                         net (fo=32, routed)          0.959     5.142    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_1_n_0
    SLICE_X3Y81          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_36_clk_wiz_0 rise edge)
                                                     27.778    27.778 r  
    E3                                                0.000    27.778 r  clk_pad (IN)
                         net (fo=0)                   0.000    27.778    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    29.196 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    30.358    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    23.154 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    24.735    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.826 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          1.496    26.322    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X3Y81          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[26]/C
                         clock pessimism              0.578    26.900    
                         clock uncertainty           -0.092    26.807    
    SLICE_X3Y81          FDCE (Setup_fdce_C_CE)      -0.205    26.602    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[26]
  -------------------------------------------------------------------
                         required time                         26.602    
                         arrival time                          -5.142    
  -------------------------------------------------------------------
                         slack                                 21.460    

Slack (MET) :             21.460ns  (required time - arrival time)
  Source:                 PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Destination:            PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[27]/CE
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Path Group:             clk_36_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.778ns  (clk_36_clk_wiz_0 rise@27.778ns - clk_36_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.999ns  (logic 1.076ns (17.935%)  route 4.923ns (82.065%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns = ( 26.322 - 27.778 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          1.610    -0.857    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X3Y78          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDCE (Prop_fdce_C_Q)         0.456    -0.401 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[14]/Q
                         net (fo=3, routed)           1.009     0.608    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg_n_0_[14]
    SLICE_X3Y78          LUT4 (Prop_lut4_I1_O)        0.124     0.732 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_14/O
                         net (fo=1, routed)           0.465     1.197    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_14_n_0
    SLICE_X3Y77          LUT5 (Prop_lut5_I4_O)        0.124     1.321 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_12/O
                         net (fo=1, routed)           0.641     1.962    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_12_n_0
    SLICE_X3Y76          LUT6 (Prop_lut6_I5_O)        0.124     2.086 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_7/O
                         net (fo=1, routed)           0.431     2.517    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_7_n_0
    SLICE_X3Y79          LUT6 (Prop_lut6_I0_O)        0.124     2.641 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_6/O
                         net (fo=34, routed)          1.419     4.060    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_6_n_0
    SLICE_X3Y76          LUT6 (Prop_lut6_I5_O)        0.124     4.184 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_1/O
                         net (fo=32, routed)          0.959     5.142    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_1_n_0
    SLICE_X3Y81          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_36_clk_wiz_0 rise edge)
                                                     27.778    27.778 r  
    E3                                                0.000    27.778 r  clk_pad (IN)
                         net (fo=0)                   0.000    27.778    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    29.196 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    30.358    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    23.154 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    24.735    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.826 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          1.496    26.322    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X3Y81          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[27]/C
                         clock pessimism              0.578    26.900    
                         clock uncertainty           -0.092    26.807    
    SLICE_X3Y81          FDCE (Setup_fdce_C_CE)      -0.205    26.602    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[27]
  -------------------------------------------------------------------
                         required time                         26.602    
                         arrival time                          -5.142    
  -------------------------------------------------------------------
                         slack                                 21.460    

Slack (MET) :             21.460ns  (required time - arrival time)
  Source:                 PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Destination:            PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[28]/CE
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Path Group:             clk_36_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.778ns  (clk_36_clk_wiz_0 rise@27.778ns - clk_36_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.999ns  (logic 1.076ns (17.935%)  route 4.923ns (82.065%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns = ( 26.322 - 27.778 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          1.610    -0.857    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X3Y78          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDCE (Prop_fdce_C_Q)         0.456    -0.401 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[14]/Q
                         net (fo=3, routed)           1.009     0.608    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg_n_0_[14]
    SLICE_X3Y78          LUT4 (Prop_lut4_I1_O)        0.124     0.732 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_14/O
                         net (fo=1, routed)           0.465     1.197    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_14_n_0
    SLICE_X3Y77          LUT5 (Prop_lut5_I4_O)        0.124     1.321 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_12/O
                         net (fo=1, routed)           0.641     1.962    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_12_n_0
    SLICE_X3Y76          LUT6 (Prop_lut6_I5_O)        0.124     2.086 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_7/O
                         net (fo=1, routed)           0.431     2.517    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_7_n_0
    SLICE_X3Y79          LUT6 (Prop_lut6_I0_O)        0.124     2.641 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_6/O
                         net (fo=34, routed)          1.419     4.060    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_6_n_0
    SLICE_X3Y76          LUT6 (Prop_lut6_I5_O)        0.124     4.184 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_1/O
                         net (fo=32, routed)          0.959     5.142    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_1_n_0
    SLICE_X3Y81          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_36_clk_wiz_0 rise edge)
                                                     27.778    27.778 r  
    E3                                                0.000    27.778 r  clk_pad (IN)
                         net (fo=0)                   0.000    27.778    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    29.196 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    30.358    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    23.154 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    24.735    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.826 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          1.496    26.322    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X3Y81          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[28]/C
                         clock pessimism              0.578    26.900    
                         clock uncertainty           -0.092    26.807    
    SLICE_X3Y81          FDCE (Setup_fdce_C_CE)      -0.205    26.602    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[28]
  -------------------------------------------------------------------
                         required time                         26.602    
                         arrival time                          -5.142    
  -------------------------------------------------------------------
                         slack                                 21.460    

Slack (MET) :             21.460ns  (required time - arrival time)
  Source:                 PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Destination:            PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[29]/CE
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Path Group:             clk_36_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.778ns  (clk_36_clk_wiz_0 rise@27.778ns - clk_36_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.999ns  (logic 1.076ns (17.935%)  route 4.923ns (82.065%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns = ( 26.322 - 27.778 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          1.610    -0.857    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X3Y78          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDCE (Prop_fdce_C_Q)         0.456    -0.401 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[14]/Q
                         net (fo=3, routed)           1.009     0.608    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg_n_0_[14]
    SLICE_X3Y78          LUT4 (Prop_lut4_I1_O)        0.124     0.732 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_14/O
                         net (fo=1, routed)           0.465     1.197    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_14_n_0
    SLICE_X3Y77          LUT5 (Prop_lut5_I4_O)        0.124     1.321 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_12/O
                         net (fo=1, routed)           0.641     1.962    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_12_n_0
    SLICE_X3Y76          LUT6 (Prop_lut6_I5_O)        0.124     2.086 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_7/O
                         net (fo=1, routed)           0.431     2.517    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_7_n_0
    SLICE_X3Y79          LUT6 (Prop_lut6_I0_O)        0.124     2.641 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_6/O
                         net (fo=34, routed)          1.419     4.060    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_6_n_0
    SLICE_X3Y76          LUT6 (Prop_lut6_I5_O)        0.124     4.184 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_1/O
                         net (fo=32, routed)          0.959     5.142    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_1_n_0
    SLICE_X3Y81          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_36_clk_wiz_0 rise edge)
                                                     27.778    27.778 r  
    E3                                                0.000    27.778 r  clk_pad (IN)
                         net (fo=0)                   0.000    27.778    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    29.196 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    30.358    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    23.154 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    24.735    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.826 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          1.496    26.322    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X3Y81          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[29]/C
                         clock pessimism              0.578    26.900    
                         clock uncertainty           -0.092    26.807    
    SLICE_X3Y81          FDCE (Setup_fdce_C_CE)      -0.205    26.602    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[29]
  -------------------------------------------------------------------
                         required time                         26.602    
                         arrival time                          -5.142    
  -------------------------------------------------------------------
                         slack                                 21.460    

Slack (MET) :             21.460ns  (required time - arrival time)
  Source:                 PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Destination:            PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[30]/CE
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Path Group:             clk_36_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.778ns  (clk_36_clk_wiz_0 rise@27.778ns - clk_36_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.999ns  (logic 1.076ns (17.935%)  route 4.923ns (82.065%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns = ( 26.322 - 27.778 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          1.610    -0.857    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X3Y78          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDCE (Prop_fdce_C_Q)         0.456    -0.401 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[14]/Q
                         net (fo=3, routed)           1.009     0.608    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg_n_0_[14]
    SLICE_X3Y78          LUT4 (Prop_lut4_I1_O)        0.124     0.732 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_14/O
                         net (fo=1, routed)           0.465     1.197    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_14_n_0
    SLICE_X3Y77          LUT5 (Prop_lut5_I4_O)        0.124     1.321 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_12/O
                         net (fo=1, routed)           0.641     1.962    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_12_n_0
    SLICE_X3Y76          LUT6 (Prop_lut6_I5_O)        0.124     2.086 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_7/O
                         net (fo=1, routed)           0.431     2.517    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_7_n_0
    SLICE_X3Y79          LUT6 (Prop_lut6_I0_O)        0.124     2.641 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_6/O
                         net (fo=34, routed)          1.419     4.060    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_6_n_0
    SLICE_X3Y76          LUT6 (Prop_lut6_I5_O)        0.124     4.184 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_1/O
                         net (fo=32, routed)          0.959     5.142    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_1_n_0
    SLICE_X3Y81          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_36_clk_wiz_0 rise edge)
                                                     27.778    27.778 r  
    E3                                                0.000    27.778 r  clk_pad (IN)
                         net (fo=0)                   0.000    27.778    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    29.196 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    30.358    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    23.154 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    24.735    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.826 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          1.496    26.322    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X3Y81          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[30]/C
                         clock pessimism              0.578    26.900    
                         clock uncertainty           -0.092    26.807    
    SLICE_X3Y81          FDCE (Setup_fdce_C_CE)      -0.205    26.602    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[30]
  -------------------------------------------------------------------
                         required time                         26.602    
                         arrival time                          -5.142    
  -------------------------------------------------------------------
                         slack                                 21.460    

Slack (MET) :             21.460ns  (required time - arrival time)
  Source:                 PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Destination:            PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[31]/CE
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Path Group:             clk_36_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.778ns  (clk_36_clk_wiz_0 rise@27.778ns - clk_36_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.999ns  (logic 1.076ns (17.935%)  route 4.923ns (82.065%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns = ( 26.322 - 27.778 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          1.610    -0.857    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X3Y78          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDCE (Prop_fdce_C_Q)         0.456    -0.401 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[14]/Q
                         net (fo=3, routed)           1.009     0.608    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg_n_0_[14]
    SLICE_X3Y78          LUT4 (Prop_lut4_I1_O)        0.124     0.732 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_14/O
                         net (fo=1, routed)           0.465     1.197    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_14_n_0
    SLICE_X3Y77          LUT5 (Prop_lut5_I4_O)        0.124     1.321 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_12/O
                         net (fo=1, routed)           0.641     1.962    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_12_n_0
    SLICE_X3Y76          LUT6 (Prop_lut6_I5_O)        0.124     2.086 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_7/O
                         net (fo=1, routed)           0.431     2.517    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_7_n_0
    SLICE_X3Y79          LUT6 (Prop_lut6_I0_O)        0.124     2.641 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_6/O
                         net (fo=34, routed)          1.419     4.060    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_6_n_0
    SLICE_X3Y76          LUT6 (Prop_lut6_I5_O)        0.124     4.184 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_1/O
                         net (fo=32, routed)          0.959     5.142    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_1_n_0
    SLICE_X3Y81          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_36_clk_wiz_0 rise edge)
                                                     27.778    27.778 r  
    E3                                                0.000    27.778 r  clk_pad (IN)
                         net (fo=0)                   0.000    27.778    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    29.196 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    30.358    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    23.154 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    24.735    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.826 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          1.496    26.322    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X3Y81          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[31]/C
                         clock pessimism              0.578    26.900    
                         clock uncertainty           -0.092    26.807    
    SLICE_X3Y81          FDCE (Setup_fdce_C_CE)      -0.205    26.602    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[31]
  -------------------------------------------------------------------
                         required time                         26.602    
                         arrival time                          -5.142    
  -------------------------------------------------------------------
                         slack                                 21.460    

Slack (MET) :             21.600ns  (required time - arrival time)
  Source:                 PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Destination:            PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[22]/CE
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Path Group:             clk_36_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.778ns  (clk_36_clk_wiz_0 rise@27.778ns - clk_36_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.858ns  (logic 1.076ns (18.367%)  route 4.782ns (81.633%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 26.321 - 27.778 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          1.610    -0.857    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X3Y78          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDCE (Prop_fdce_C_Q)         0.456    -0.401 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[14]/Q
                         net (fo=3, routed)           1.009     0.608    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg_n_0_[14]
    SLICE_X3Y78          LUT4 (Prop_lut4_I1_O)        0.124     0.732 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_14/O
                         net (fo=1, routed)           0.465     1.197    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_14_n_0
    SLICE_X3Y77          LUT5 (Prop_lut5_I4_O)        0.124     1.321 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_12/O
                         net (fo=1, routed)           0.641     1.962    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_12_n_0
    SLICE_X3Y76          LUT6 (Prop_lut6_I5_O)        0.124     2.086 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_7/O
                         net (fo=1, routed)           0.431     2.517    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_7_n_0
    SLICE_X3Y79          LUT6 (Prop_lut6_I0_O)        0.124     2.641 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_6/O
                         net (fo=34, routed)          1.419     4.060    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_6_n_0
    SLICE_X3Y76          LUT6 (Prop_lut6_I5_O)        0.124     4.184 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_1/O
                         net (fo=32, routed)          0.818     5.002    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_1_n_0
    SLICE_X3Y80          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_36_clk_wiz_0 rise edge)
                                                     27.778    27.778 r  
    E3                                                0.000    27.778 r  clk_pad (IN)
                         net (fo=0)                   0.000    27.778    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    29.196 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    30.358    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    23.154 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    24.735    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.826 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          1.495    26.321    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X3Y80          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[22]/C
                         clock pessimism              0.578    26.899    
                         clock uncertainty           -0.092    26.806    
    SLICE_X3Y80          FDCE (Setup_fdce_C_CE)      -0.205    26.601    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         26.601    
                         arrival time                          -5.002    
  -------------------------------------------------------------------
                         slack                                 21.600    

Slack (MET) :             21.600ns  (required time - arrival time)
  Source:                 PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Destination:            PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[23]/CE
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Path Group:             clk_36_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.778ns  (clk_36_clk_wiz_0 rise@27.778ns - clk_36_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.858ns  (logic 1.076ns (18.367%)  route 4.782ns (81.633%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 26.321 - 27.778 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          1.610    -0.857    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X3Y78          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDCE (Prop_fdce_C_Q)         0.456    -0.401 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[14]/Q
                         net (fo=3, routed)           1.009     0.608    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg_n_0_[14]
    SLICE_X3Y78          LUT4 (Prop_lut4_I1_O)        0.124     0.732 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_14/O
                         net (fo=1, routed)           0.465     1.197    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_14_n_0
    SLICE_X3Y77          LUT5 (Prop_lut5_I4_O)        0.124     1.321 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_12/O
                         net (fo=1, routed)           0.641     1.962    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_12_n_0
    SLICE_X3Y76          LUT6 (Prop_lut6_I5_O)        0.124     2.086 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_7/O
                         net (fo=1, routed)           0.431     2.517    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_7_n_0
    SLICE_X3Y79          LUT6 (Prop_lut6_I0_O)        0.124     2.641 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_6/O
                         net (fo=34, routed)          1.419     4.060    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_6_n_0
    SLICE_X3Y76          LUT6 (Prop_lut6_I5_O)        0.124     4.184 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_1/O
                         net (fo=32, routed)          0.818     5.002    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_1_n_0
    SLICE_X3Y80          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_36_clk_wiz_0 rise edge)
                                                     27.778    27.778 r  
    E3                                                0.000    27.778 r  clk_pad (IN)
                         net (fo=0)                   0.000    27.778    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    29.196 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    30.358    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    23.154 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    24.735    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.826 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          1.495    26.321    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X3Y80          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[23]/C
                         clock pessimism              0.578    26.899    
                         clock uncertainty           -0.092    26.806    
    SLICE_X3Y80          FDCE (Setup_fdce_C_CE)      -0.205    26.601    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         26.601    
                         arrival time                          -5.002    
  -------------------------------------------------------------------
                         slack                                 21.600    

Slack (MET) :             21.600ns  (required time - arrival time)
  Source:                 PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Destination:            PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Path Group:             clk_36_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.778ns  (clk_36_clk_wiz_0 rise@27.778ns - clk_36_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.858ns  (logic 1.076ns (18.367%)  route 4.782ns (81.633%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 26.321 - 27.778 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          1.610    -0.857    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X3Y78          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDCE (Prop_fdce_C_Q)         0.456    -0.401 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[14]/Q
                         net (fo=3, routed)           1.009     0.608    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg_n_0_[14]
    SLICE_X3Y78          LUT4 (Prop_lut4_I1_O)        0.124     0.732 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_14/O
                         net (fo=1, routed)           0.465     1.197    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_14_n_0
    SLICE_X3Y77          LUT5 (Prop_lut5_I4_O)        0.124     1.321 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_12/O
                         net (fo=1, routed)           0.641     1.962    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_12_n_0
    SLICE_X3Y76          LUT6 (Prop_lut6_I5_O)        0.124     2.086 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_7/O
                         net (fo=1, routed)           0.431     2.517    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_7_n_0
    SLICE_X3Y79          LUT6 (Prop_lut6_I0_O)        0.124     2.641 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_6/O
                         net (fo=34, routed)          1.419     4.060    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_6_n_0
    SLICE_X3Y76          LUT6 (Prop_lut6_I5_O)        0.124     4.184 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_1/O
                         net (fo=32, routed)          0.818     5.002    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_1_n_0
    SLICE_X3Y80          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_36_clk_wiz_0 rise edge)
                                                     27.778    27.778 r  
    E3                                                0.000    27.778 r  clk_pad (IN)
                         net (fo=0)                   0.000    27.778    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    29.196 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    30.358    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    23.154 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    24.735    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.826 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          1.495    26.321    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X3Y80          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[24]/C
                         clock pessimism              0.578    26.899    
                         clock uncertainty           -0.092    26.806    
    SLICE_X3Y80          FDCE (Setup_fdce_C_CE)      -0.205    26.601    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         26.601    
                         arrival time                          -5.002    
  -------------------------------------------------------------------
                         slack                                 21.600    

Slack (MET) :             21.600ns  (required time - arrival time)
  Source:                 PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Destination:            PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[25]/CE
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Path Group:             clk_36_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.778ns  (clk_36_clk_wiz_0 rise@27.778ns - clk_36_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.858ns  (logic 1.076ns (18.367%)  route 4.782ns (81.633%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 26.321 - 27.778 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          1.610    -0.857    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X3Y78          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDCE (Prop_fdce_C_Q)         0.456    -0.401 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[14]/Q
                         net (fo=3, routed)           1.009     0.608    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg_n_0_[14]
    SLICE_X3Y78          LUT4 (Prop_lut4_I1_O)        0.124     0.732 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_14/O
                         net (fo=1, routed)           0.465     1.197    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_14_n_0
    SLICE_X3Y77          LUT5 (Prop_lut5_I4_O)        0.124     1.321 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_12/O
                         net (fo=1, routed)           0.641     1.962    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_12_n_0
    SLICE_X3Y76          LUT6 (Prop_lut6_I5_O)        0.124     2.086 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_7/O
                         net (fo=1, routed)           0.431     2.517    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_7_n_0
    SLICE_X3Y79          LUT6 (Prop_lut6_I0_O)        0.124     2.641 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_6/O
                         net (fo=34, routed)          1.419     4.060    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_6_n_0
    SLICE_X3Y76          LUT6 (Prop_lut6_I5_O)        0.124     4.184 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_1/O
                         net (fo=32, routed)          0.818     5.002    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_1_n_0
    SLICE_X3Y80          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_36_clk_wiz_0 rise edge)
                                                     27.778    27.778 r  
    E3                                                0.000    27.778 r  clk_pad (IN)
                         net (fo=0)                   0.000    27.778    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    29.196 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    30.358    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    23.154 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    24.735    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.826 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          1.495    26.321    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X3Y80          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[25]/C
                         clock pessimism              0.578    26.899    
                         clock uncertainty           -0.092    26.806    
    SLICE_X3Y80          FDCE (Setup_fdce_C_CE)      -0.205    26.601    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         26.601    
                         arrival time                          -5.002    
  -------------------------------------------------------------------
                         slack                                 21.600    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 PM_SPI_CONTROLLER/PM_SPI_MASTER/spi_wr_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Destination:            PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_wr_local_byte_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Path Group:             clk_36_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_36_clk_wiz_0 rise@0.000ns - clk_36_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.667%)  route 0.161ns (53.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          0.578    -0.569    PM_SPI_CONTROLLER/PM_SPI_MASTER/clk_36
    SLICE_X3Y74          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/spi_wr_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y74          FDCE (Prop_fdce_C_Q)         0.141    -0.428 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/spi_wr_data_reg[5]/Q
                         net (fo=1, routed)           0.161    -0.267    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/Q[2]
    SLICE_X4Y74          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_wr_local_byte_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_36_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          0.844    -0.811    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X4Y74          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_wr_local_byte_reg[5]/C
                         clock pessimism              0.274    -0.537    
    SLICE_X4Y74          FDCE (Hold_fdce_C_D)         0.070    -0.467    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_wr_local_byte_reg[5]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/wr_taken_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Destination:            PM_SPI_CONTROLLER/PM_SPI_MASTER/spi_wr_valid_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Path Group:             clk_36_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_36_clk_wiz_0 rise@0.000ns - clk_36_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.246ns (76.655%)  route 0.075ns (23.345%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          0.579    -0.568    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X2Y73          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/wr_taken_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y73          FDCE (Prop_fdce_C_Q)         0.148    -0.420 f  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/wr_taken_reg/Q
                         net (fo=2, routed)           0.075    -0.345    PM_SPI_CONTROLLER/PM_SPI_MASTER/spi_wr_taken
    SLICE_X2Y73          LUT4 (Prop_lut4_I2_O)        0.098    -0.247 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/spi_wr_valid_i_1/O
                         net (fo=1, routed)           0.000    -0.247    PM_SPI_CONTROLLER/PM_SPI_MASTER/spi_wr_valid_i_1_n_0
    SLICE_X2Y73          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/spi_wr_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_36_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          0.846    -0.808    PM_SPI_CONTROLLER/PM_SPI_MASTER/clk_36
    SLICE_X2Y73          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/spi_wr_valid_reg/C
                         clock pessimism              0.240    -0.568    
    SLICE_X2Y73          FDCE (Hold_fdce_C_D)         0.120    -0.448    PM_SPI_CONTROLLER/PM_SPI_MASTER/spi_wr_valid_reg
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 PM_SPI_CONTROLLER/PM_SPI_MASTER/spi_wr_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Destination:            PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_wr_local_byte_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Path Group:             clk_36_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_36_clk_wiz_0 rise@0.000ns - clk_36_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.780%)  route 0.167ns (54.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          0.578    -0.569    PM_SPI_CONTROLLER/PM_SPI_MASTER/clk_36
    SLICE_X3Y74          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/spi_wr_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y74          FDCE (Prop_fdce_C_Q)         0.141    -0.428 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/spi_wr_data_reg[0]/Q
                         net (fo=1, routed)           0.167    -0.261    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/Q[0]
    SLICE_X4Y74          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_wr_local_byte_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_36_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          0.844    -0.811    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X4Y74          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_wr_local_byte_reg[0]/C
                         clock pessimism              0.274    -0.537    
    SLICE_X4Y74          FDCE (Hold_fdce_C_D)         0.070    -0.467    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_wr_local_byte_reg[0]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 PM_SPI_CONTROLLER/PM_SPI_MASTER/spi_wr_valid_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Destination:            PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Path Group:             clk_36_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_36_clk_wiz_0 rise@0.000ns - clk_36_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.212ns (56.360%)  route 0.164ns (43.640%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          0.579    -0.568    PM_SPI_CONTROLLER/PM_SPI_MASTER/clk_36
    SLICE_X2Y73          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/spi_wr_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y73          FDCE (Prop_fdce_C_Q)         0.164    -0.404 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/spi_wr_valid_reg/Q
                         net (fo=6, routed)           0.164    -0.240    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_wr_valid
    SLICE_X2Y74          LUT5 (Prop_lut5_I2_O)        0.048    -0.192 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.192    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state[1]_i_1_n_0
    SLICE_X2Y74          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_36_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          0.845    -0.809    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X2Y74          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.253    -0.556    
    SLICE_X2Y74          FDCE (Hold_fdce_C_D)         0.131    -0.425    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 PM_SPI_CONTROLLER/PM_SPI_MASTER/spi_wr_valid_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Destination:            PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Path Group:             clk_36_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_36_clk_wiz_0 rise@0.000ns - clk_36_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.209ns (56.009%)  route 0.164ns (43.991%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          0.579    -0.568    PM_SPI_CONTROLLER/PM_SPI_MASTER/clk_36
    SLICE_X2Y73          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/spi_wr_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y73          FDCE (Prop_fdce_C_Q)         0.164    -0.404 f  PM_SPI_CONTROLLER/PM_SPI_MASTER/spi_wr_valid_reg/Q
                         net (fo=6, routed)           0.164    -0.240    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_wr_valid
    SLICE_X2Y74          LUT5 (Prop_lut5_I2_O)        0.045    -0.195 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.195    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state[0]_i_1_n_0
    SLICE_X2Y74          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_36_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          0.845    -0.809    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X2Y74          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.253    -0.556    
    SLICE_X2Y74          FDCE (Hold_fdce_C_D)         0.120    -0.436    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Destination:            PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Path Group:             clk_36_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_36_clk_wiz_0 rise@0.000ns - clk_36_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.212ns (53.488%)  route 0.184ns (46.512%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          0.578    -0.569    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X2Y74          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y74          FDCE (Prop_fdce_C_Q)         0.164    -0.405 f  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state_reg[0]/Q
                         net (fo=39, routed)          0.184    -0.221    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/state__0[0]
    SLICE_X3Y76          LUT4 (Prop_lut4_I0_O)        0.048    -0.173 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.173    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[8]_i_1_n_0
    SLICE_X3Y76          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_36_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          0.846    -0.808    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X3Y76          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[8]/C
                         clock pessimism              0.274    -0.534    
    SLICE_X3Y76          FDCE (Hold_fdce_C_D)         0.107    -0.427    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Destination:            PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Path Group:             clk_36_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_36_clk_wiz_0 rise@0.000ns - clk_36_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.209ns (53.134%)  route 0.184ns (46.866%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          0.578    -0.569    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X2Y74          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y74          FDCE (Prop_fdce_C_Q)         0.164    -0.405 f  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state_reg[0]/Q
                         net (fo=39, routed)          0.184    -0.221    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/state__0[0]
    SLICE_X3Y76          LUT4 (Prop_lut4_I0_O)        0.045    -0.176 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.176    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[7]_i_1_n_0
    SLICE_X3Y76          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_36_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          0.846    -0.808    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X3Y76          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[7]/C
                         clock pessimism              0.274    -0.534    
    SLICE_X3Y76          FDCE (Hold_fdce_C_D)         0.091    -0.443    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 PM_SPI_CONTROLLER/PM_SPI_MASTER/spi_wr_eot_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Destination:            PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_wr_local_eot_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Path Group:             clk_36_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_36_clk_wiz_0 rise@0.000ns - clk_36_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.899%)  route 0.231ns (62.101%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          0.578    -0.569    PM_SPI_CONTROLLER/PM_SPI_MASTER/clk_36
    SLICE_X3Y74          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/spi_wr_eot_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y74          FDCE (Prop_fdce_C_Q)         0.141    -0.428 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/spi_wr_eot_reg/Q
                         net (fo=1, routed)           0.231    -0.197    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_wr_eot
    SLICE_X4Y74          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_wr_local_eot_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_36_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          0.844    -0.811    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X4Y74          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_wr_local_eot_reg/C
                         clock pessimism              0.274    -0.537    
    SLICE_X4Y74          FDCE (Hold_fdce_C_D)         0.072    -0.465    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_wr_local_eot_reg
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_wr_local_byte_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Destination:            PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_mosi_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Path Group:             clk_36_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_36_clk_wiz_0 rise@0.000ns - clk_36_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.186ns (47.282%)  route 0.207ns (52.718%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          0.576    -0.571    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X4Y74          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_wr_local_byte_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y74          FDCE (Prop_fdce_C_Q)         0.141    -0.430 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_wr_local_byte_reg[4]/Q
                         net (fo=1, routed)           0.207    -0.223    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_wr_local_byte_reg_n_0_[4]
    SLICE_X4Y75          LUT6 (Prop_lut6_I0_O)        0.045    -0.178 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_mosi_i_2/O
                         net (fo=1, routed)           0.000    -0.178    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_mosi_i_2_n_0
    SLICE_X4Y75          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_mosi_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_36_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          0.844    -0.811    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X4Y75          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_mosi_reg/C
                         clock pessimism              0.274    -0.537    
    SLICE_X4Y75          FDCE (Hold_fdce_C_D)         0.091    -0.446    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_mosi_reg
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 PM_SPI_CONTROLLER/PM_SPI_MASTER/spi_wr_data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Destination:            PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_wr_local_byte_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Path Group:             clk_36_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_36_clk_wiz_0 rise@0.000ns - clk_36_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.305%)  route 0.227ns (61.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          0.578    -0.569    PM_SPI_CONTROLLER/PM_SPI_MASTER/clk_36
    SLICE_X3Y74          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/spi_wr_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y74          FDCE (Prop_fdce_C_Q)         0.141    -0.428 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/spi_wr_data_reg[4]/Q
                         net (fo=1, routed)           0.227    -0.201    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/Q[1]
    SLICE_X4Y74          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_wr_local_byte_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_36_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          0.844    -0.811    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X4Y74          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_wr_local_byte_reg[4]/C
                         clock pessimism              0.274    -0.537    
    SLICE_X4Y74          FDCE (Hold_fdce_C_D)         0.066    -0.471    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_wr_local_byte_reg[4]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.270    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_36_clk_wiz_0
Waveform(ns):       { 0.000 13.889 }
Period(ns):         27.778
Sources:            { PM_PLL/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         27.778      25.623     BUFGCTRL_X0Y17   PM_PLL/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         27.778      26.529     MMCME2_ADV_X1Y1  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         27.778      26.778     SLICE_X2Y74      PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         27.778      26.778     SLICE_X2Y74      PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         27.778      26.778     SLICE_X1Y75      PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDPE/C              n/a            1.000         27.778      26.778     SLICE_X2Y76      PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         27.778      26.778     SLICE_X3Y77      PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         27.778      26.778     SLICE_X3Y77      PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         27.778      26.778     SLICE_X3Y77      PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         27.778      26.778     SLICE_X3Y77      PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[13]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       27.778      185.582    MMCME2_ADV_X1Y1  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDPE/C              n/a            0.500         13.889      13.389     SLICE_X4Y76      PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_clk_i_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         13.889      13.389     SLICE_X4Y75      PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_mosi_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         13.889      13.389     SLICE_X4Y74      PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_wr_local_byte_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         13.889      13.389     SLICE_X4Y74      PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_wr_local_byte_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         13.889      13.389     SLICE_X4Y74      PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_wr_local_byte_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         13.889      13.389     SLICE_X4Y74      PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_wr_local_eot_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         13.889      13.389     SLICE_X2Y74      PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         13.889      13.389     SLICE_X2Y74      PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         13.889      13.389     SLICE_X1Y75      PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state_reg[2]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         13.889      13.389     SLICE_X2Y76      PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         13.889      13.389     SLICE_X2Y74      PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         13.889      13.389     SLICE_X2Y74      PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         13.889      13.389     SLICE_X1Y75      PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state_reg[2]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         13.889      13.389     SLICE_X2Y76      PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         13.889      13.389     SLICE_X3Y77      PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         13.889      13.389     SLICE_X3Y77      PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         13.889      13.389     SLICE_X3Y77      PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         13.889      13.389     SLICE_X3Y77      PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[13]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         13.889      13.389     SLICE_X3Y75      PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[1]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         13.889      13.389     SLICE_X3Y75      PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PM_PLL/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   PM_PLL/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  PM_PLL/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  PM_PLL/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  PM_PLL/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  PM_PLL/inst/mmcm_adv_inst/CLKFBOUT



