// Seed: 1413197946
module module_0 (
    input  wire id_0,
    input  wand id_1,
    input  tri1 id_2,
    input  tri0 id_3,
    input  wire id_4,
    input  tri  id_5,
    output tri0 id_6,
    output tri  id_7
    , id_9
);
  tri [-1 : -1  ^  -1  ~^  -1] id_10 = -1;
  assign module_1.id_2 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd29
) (
    input  tri1 _id_0,
    input  wire id_1,
    output wire id_2
);
  logic [7:0][1  +  -1 : 1  ==  1] id_4;
  always repeat (1) id_4[id_0 : id_0] = id_0;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_2,
      id_2
  );
endmodule
