{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1682182125924 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682182125929 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 22 11:48:45 2023 " "Processing started: Sat Apr 22 11:48:45 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682182125929 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682182125929 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BB_SYSTEM -c BB_SYSTEM " "Command: quartus_map --read_settings_files=on --write_settings_files=off BB_SYSTEM -c BB_SYSTEM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682182125929 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1682182126165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/shift_reg_start_done.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/shift_reg_start_done.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_reg_start_done " "Found entity 1: shift_reg_start_done" {  } { { "rtl/shift_reg_start_done.v" "" { Text "D:/Documentos/personal/frogger-digitales/rtl/shift_reg_start_done.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682182131199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682182131199 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "max7219_ctrl.v(154) " "Verilog HDL information at max7219_ctrl.v(154): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/max7219_ctrl.v" "" { Text "D:/Documentos/personal/frogger-digitales/rtl/max7219_ctrl.v" 154 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1682182131201 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "intensity INTENSITY max7219_ctrl.v(21) " "Verilog HDL Declaration information at max7219_ctrl.v(21): object \"intensity\" differs only in case from object \"INTENSITY\" in the same scope" {  } { { "rtl/max7219_ctrl.v" "" { Text "D:/Documentos/personal/frogger-digitales/rtl/max7219_ctrl.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682182131201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/max7219_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/max7219_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 matrix_ctrl " "Found entity 1: matrix_ctrl" {  } { { "rtl/max7219_ctrl.v" "" { Text "D:/Documentos/personal/frogger-digitales/rtl/max7219_ctrl.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682182131201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682182131201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_debounce1.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_debounce1.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_DEBOUNCE1 " "Found entity 1: SC_DEBOUNCE1" {  } { { "rtl/SC_DEBOUNCE1.v" "" { Text "D:/Documentos/personal/frogger-digitales/rtl/SC_DEBOUNCE1.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682182131202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682182131202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bb_system.v 1 1 " "Found 1 design units, including 1 entities, in source file bb_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 BB_SYSTEM " "Found entity 1: BB_SYSTEM" {  } { { "BB_SYSTEM.v" "" { Text "D:/Documentos/personal/frogger-digitales/BB_SYSTEM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682182131205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682182131205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_main_statemachine.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_main_statemachine.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_MAIN_STATEMACHINE " "Found entity 1: SC_MAIN_STATEMACHINE" {  } { { "rtl/SC_MAIN_STATEMACHINE.v" "" { Text "D:/Documentos/personal/frogger-digitales/rtl/SC_MAIN_STATEMACHINE.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682182131206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682182131206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_levelcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_levelcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_LEVELCOUNTER " "Found entity 1: SC_LEVELCOUNTER" {  } { { "rtl/SC_LEVELCOUNTER.v" "" { Text "D:/Documentos/personal/frogger-digitales/rtl/SC_LEVELCOUNTER.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682182131208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682182131208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_level_statemachine.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_level_statemachine.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_LEVEL_STATEMACHINE " "Found entity 1: SC_LEVEL_STATEMACHINE" {  } { { "rtl/SC_LEVEL_STATEMACHINE.v" "" { Text "D:/Documentos/personal/frogger-digitales/rtl/SC_LEVEL_STATEMACHINE.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682182131209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682182131209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_levelprogresscounter.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_levelprogresscounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_LEVELPROGRESSCOUNTER " "Found entity 1: SC_LEVELPROGRESSCOUNTER" {  } { { "rtl/SC_LEVELPROGRESSCOUNTER.v" "" { Text "D:/Documentos/personal/frogger-digitales/rtl/SC_LEVELPROGRESSCOUNTER.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682182131210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682182131210 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SC_upSPEEDCOUNTER.v(54) " "Verilog HDL information at SC_upSPEEDCOUNTER.v(54): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/SC_upSPEEDCOUNTER.v" "" { Text "D:/Documentos/personal/frogger-digitales/rtl/SC_upSPEEDCOUNTER.v" 54 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1682182131211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_upspeedcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_upspeedcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_upSPEEDCOUNTER " "Found entity 1: SC_upSPEEDCOUNTER" {  } { { "rtl/SC_upSPEEDCOUNTER.v" "" { Text "D:/Documentos/personal/frogger-digitales/rtl/SC_upSPEEDCOUNTER.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682182131212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682182131212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cc_speedcomparator.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cc_speedcomparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC_SPEEDCOMPARATOR " "Found entity 1: CC_SPEEDCOMPARATOR" {  } { { "rtl/CC_SPEEDCOMPARATOR.v" "" { Text "D:/Documentos/personal/frogger-digitales/rtl/CC_SPEEDCOMPARATOR.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682182131213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682182131213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cc_level_datahandler.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cc_level_datahandler.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC_LEVEL_DATAHANDLER " "Found entity 1: CC_LEVEL_DATAHANDLER" {  } { { "rtl/CC_LEVEL_DATAHANDLER.v" "" { Text "D:/Documentos/personal/frogger-digitales/rtl/CC_LEVEL_DATAHANDLER.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682182131215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682182131215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_reggeneral_car.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_reggeneral_car.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_RegGENERAL " "Found entity 1: SC_RegGENERAL" {  } { { "rtl/SC_RegGENERAL_CAR.v" "" { Text "D:/Documentos/personal/frogger-digitales/rtl/SC_RegGENERAL_CAR.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682182131216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682182131216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cc_datadelay.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cc_datadelay.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC_DATADELAY " "Found entity 1: CC_DATADELAY" {  } { { "rtl/CC_DATADELAY.v" "" { Text "D:/Documentos/personal/frogger-digitales/rtl/CC_DATADELAY.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682182131217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682182131217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cc_mux3_1.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cc_mux3_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC_MUX3_1 " "Found entity 1: CC_MUX3_1" {  } { { "rtl/CC_MUX3_1.v" "" { Text "D:/Documentos/personal/frogger-digitales/rtl/CC_MUX3_1.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682182131218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682182131218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_player_statemachine.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_player_statemachine.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_PLAYER_STATEMACHINE " "Found entity 1: SC_PLAYER_STATEMACHINE" {  } { { "rtl/SC_PLAYER_STATEMACHINE.v" "" { Text "D:/Documentos/personal/frogger-digitales/rtl/SC_PLAYER_STATEMACHINE.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682182131220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682182131220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cc_player_car_comparator.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cc_player_car_comparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC_PLAYER_CAR_COMPARATOR " "Found entity 1: CC_PLAYER_CAR_COMPARATOR" {  } { { "rtl/CC_PLAYER_CAR_COMPARATOR.v" "" { Text "D:/Documentos/personal/frogger-digitales/rtl/CC_PLAYER_CAR_COMPARATOR.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682182131221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682182131221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_regshifter_player_1.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_regshifter_player_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_RegSHIFTER_PLAYER_1 " "Found entity 1: SC_RegSHIFTER_PLAYER_1" {  } { { "rtl/SC_RegSHIFTER_PLAYER_1.v" "" { Text "D:/Documentos/personal/frogger-digitales/rtl/SC_RegSHIFTER_PLAYER_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682182131222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682182131222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_regshifter_player_2.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_regshifter_player_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_RegSHIFTER_PLAYER_2 " "Found entity 1: SC_RegSHIFTER_PLAYER_2" {  } { { "rtl/SC_RegSHIFTER_PLAYER_2.v" "" { Text "D:/Documentos/personal/frogger-digitales/rtl/SC_RegSHIFTER_PLAYER_2.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682182131224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682182131224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cc_level_datahandler_player_2.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cc_level_datahandler_player_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC_LEVEL_DATAHANDLER_PLAYER_2 " "Found entity 1: CC_LEVEL_DATAHANDLER_PLAYER_2" {  } { { "rtl/CC_LEVEL_DATAHANDLER_PLAYER_2.v" "" { Text "D:/Documentos/personal/frogger-digitales/rtl/CC_LEVEL_DATAHANDLER_PLAYER_2.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682182131225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682182131225 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BB_SYSTEM " "Elaborating entity \"BB_SYSTEM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1682182131253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_DEBOUNCE1 SC_DEBOUNCE1:SC_DEBOUNCE1_u0 " "Elaborating entity \"SC_DEBOUNCE1\" for hierarchy \"SC_DEBOUNCE1:SC_DEBOUNCE1_u0\"" {  } { { "BB_SYSTEM.v" "SC_DEBOUNCE1_u0" { Text "D:/Documentos/personal/frogger-digitales/BB_SYSTEM.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682182131270 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 SC_DEBOUNCE1.v(70) " "Verilog HDL assignment warning at SC_DEBOUNCE1.v(70): truncated value with size 32 to match size of target (11)" {  } { { "rtl/SC_DEBOUNCE1.v" "" { Text "D:/Documentos/personal/frogger-digitales/rtl/SC_DEBOUNCE1.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682182131270 "|BB_SYSTEM|SC_DEBOUNCE1:SC_DEBOUNCE1_u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_MAIN_STATEMACHINE SC_MAIN_STATEMACHINE:SC_MAIN_STATEMACHINE_u0 " "Elaborating entity \"SC_MAIN_STATEMACHINE\" for hierarchy \"SC_MAIN_STATEMACHINE:SC_MAIN_STATEMACHINE_u0\"" {  } { { "BB_SYSTEM.v" "SC_MAIN_STATEMACHINE_u0" { Text "D:/Documentos/personal/frogger-digitales/BB_SYSTEM.v" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682182131271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_LEVEL_STATEMACHINE SC_LEVEL_STATEMACHINE:SC_LEVEL_STATEMACHINE_u0 " "Elaborating entity \"SC_LEVEL_STATEMACHINE\" for hierarchy \"SC_LEVEL_STATEMACHINE:SC_LEVEL_STATEMACHINE_u0\"" {  } { { "BB_SYSTEM.v" "SC_LEVEL_STATEMACHINE_u0" { Text "D:/Documentos/personal/frogger-digitales/BB_SYSTEM.v" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682182131272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_PLAYER_STATEMACHINE SC_PLAYER_STATEMACHINE:SC_PLAYER_STATEMACHINE_u0 " "Elaborating entity \"SC_PLAYER_STATEMACHINE\" for hierarchy \"SC_PLAYER_STATEMACHINE:SC_PLAYER_STATEMACHINE_u0\"" {  } { { "BB_SYSTEM.v" "SC_PLAYER_STATEMACHINE_u0" { Text "D:/Documentos/personal/frogger-digitales/BB_SYSTEM.v" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682182131273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_LEVELCOUNTER SC_LEVELCOUNTER:SC_LEVELCOUNTER_u0 " "Elaborating entity \"SC_LEVELCOUNTER\" for hierarchy \"SC_LEVELCOUNTER:SC_LEVELCOUNTER_u0\"" {  } { { "BB_SYSTEM.v" "SC_LEVELCOUNTER_u0" { Text "D:/Documentos/personal/frogger-digitales/BB_SYSTEM.v" 339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682182131275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_LEVELPROGRESSCOUNTER SC_LEVELPROGRESSCOUNTER:SC_LEVELPROGRESSCOUNTER_u0 " "Elaborating entity \"SC_LEVELPROGRESSCOUNTER\" for hierarchy \"SC_LEVELPROGRESSCOUNTER:SC_LEVELPROGRESSCOUNTER_u0\"" {  } { { "BB_SYSTEM.v" "SC_LEVELPROGRESSCOUNTER_u0" { Text "D:/Documentos/personal/frogger-digitales/BB_SYSTEM.v" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682182131276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_upSPEEDCOUNTER SC_upSPEEDCOUNTER:SC_upSPEEDCOUNTER_u0 " "Elaborating entity \"SC_upSPEEDCOUNTER\" for hierarchy \"SC_upSPEEDCOUNTER:SC_upSPEEDCOUNTER_u0\"" {  } { { "BB_SYSTEM.v" "SC_upSPEEDCOUNTER_u0" { Text "D:/Documentos/personal/frogger-digitales/BB_SYSTEM.v" 364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682182131277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CC_SPEEDCOMPARATOR CC_SPEEDCOMPARATOR:CC_SPEEDCOMPARATOR_u0 " "Elaborating entity \"CC_SPEEDCOMPARATOR\" for hierarchy \"CC_SPEEDCOMPARATOR:CC_SPEEDCOMPARATOR_u0\"" {  } { { "BB_SYSTEM.v" "CC_SPEEDCOMPARATOR_u0" { Text "D:/Documentos/personal/frogger-digitales/BB_SYSTEM.v" 370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682182131278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CC_LEVEL_DATAHANDLER CC_LEVEL_DATAHANDLER:CC_LEVEL_DATAHANDLER_u0 " "Elaborating entity \"CC_LEVEL_DATAHANDLER\" for hierarchy \"CC_LEVEL_DATAHANDLER:CC_LEVEL_DATAHANDLER_u0\"" {  } { { "BB_SYSTEM.v" "CC_LEVEL_DATAHANDLER_u0" { Text "D:/Documentos/personal/frogger-digitales/BB_SYSTEM.v" 381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682182131279 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "CC_LEVEL_DATAHANDLER.v(106) " "Verilog HDL Case Statement information at CC_LEVEL_DATAHANDLER.v(106): all case item expressions in this case statement are onehot" {  } { { "rtl/CC_LEVEL_DATAHANDLER.v" "" { Text "D:/Documentos/personal/frogger-digitales/rtl/CC_LEVEL_DATAHANDLER.v" 106 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1682182131279 "|BB_SYSTEM|CC_LEVEL_DATAHANDLER:CC_LEVEL_DATAHANDLER_u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_RegGENERAL SC_RegGENERAL:SC_RegGENERAL_car_u0 " "Elaborating entity \"SC_RegGENERAL\" for hierarchy \"SC_RegGENERAL:SC_RegGENERAL_car_u0\"" {  } { { "BB_SYSTEM.v" "SC_RegGENERAL_car_u0" { Text "D:/Documentos/personal/frogger-digitales/BB_SYSTEM.v" 394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682182131280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CC_DATADELAY CC_DATADELAY:CC_DATADELAY_u0 " "Elaborating entity \"CC_DATADELAY\" for hierarchy \"CC_DATADELAY:CC_DATADELAY_u0\"" {  } { { "BB_SYSTEM.v" "CC_DATADELAY_u0" { Text "D:/Documentos/personal/frogger-digitales/BB_SYSTEM.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682182131282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CC_MUX3_1 CC_MUX3_1:CC_MUX3_1_u0 " "Elaborating entity \"CC_MUX3_1\" for hierarchy \"CC_MUX3_1:CC_MUX3_1_u0\"" {  } { { "BB_SYSTEM.v" "CC_MUX3_1_u0" { Text "D:/Documentos/personal/frogger-digitales/BB_SYSTEM.v" 509 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682182131284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_RegSHIFTER_PLAYER_1 SC_RegSHIFTER_PLAYER_1:SC_RegSHIFTER_PLAYER_1_U0 " "Elaborating entity \"SC_RegSHIFTER_PLAYER_1\" for hierarchy \"SC_RegSHIFTER_PLAYER_1:SC_RegSHIFTER_PLAYER_1_U0\"" {  } { { "BB_SYSTEM.v" "SC_RegSHIFTER_PLAYER_1_U0" { Text "D:/Documentos/personal/frogger-digitales/BB_SYSTEM.v" 571 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682182131286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CC_PLAYER_CAR_COMPARATOR CC_PLAYER_CAR_COMPARATOR:CC_PLAYER_CAR_COMPARATOR_u0 " "Elaborating entity \"CC_PLAYER_CAR_COMPARATOR\" for hierarchy \"CC_PLAYER_CAR_COMPARATOR:CC_PLAYER_CAR_COMPARATOR_u0\"" {  } { { "BB_SYSTEM.v" "CC_PLAYER_CAR_COMPARATOR_u0" { Text "D:/Documentos/personal/frogger-digitales/BB_SYSTEM.v" 582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682182131287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CC_LEVEL_DATAHANDLER_PLAYER_2 CC_LEVEL_DATAHANDLER_PLAYER_2:CC_LEVEL_DATAHANDLER_PLAYER_2_u0 " "Elaborating entity \"CC_LEVEL_DATAHANDLER_PLAYER_2\" for hierarchy \"CC_LEVEL_DATAHANDLER_PLAYER_2:CC_LEVEL_DATAHANDLER_PLAYER_2_u0\"" {  } { { "BB_SYSTEM.v" "CC_LEVEL_DATAHANDLER_PLAYER_2_u0" { Text "D:/Documentos/personal/frogger-digitales/BB_SYSTEM.v" 597 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682182131288 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "CC_LEVEL_DATAHANDLER_PLAYER_2.v(106) " "Verilog HDL Case Statement information at CC_LEVEL_DATAHANDLER_PLAYER_2.v(106): all case item expressions in this case statement are onehot" {  } { { "rtl/CC_LEVEL_DATAHANDLER_PLAYER_2.v" "" { Text "D:/Documentos/personal/frogger-digitales/rtl/CC_LEVEL_DATAHANDLER_PLAYER_2.v" 106 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1682182131288 "|BB_SYSTEM|CC_LEVEL_DATAHANDLER_PLAYER_2:CC_LEVEL_DATAHANDLER_PLAYER_2_u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_RegSHIFTER_PLAYER_2 SC_RegSHIFTER_PLAYER_2:SC_RegSHIFTER_PLAYER_2_U0 " "Elaborating entity \"SC_RegSHIFTER_PLAYER_2\" for hierarchy \"SC_RegSHIFTER_PLAYER_2:SC_RegSHIFTER_PLAYER_2_U0\"" {  } { { "BB_SYSTEM.v" "SC_RegSHIFTER_PLAYER_2_U0" { Text "D:/Documentos/personal/frogger-digitales/BB_SYSTEM.v" 724 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682182131291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrix_ctrl matrix_ctrl:matrix_ctrl_unit_0 " "Elaborating entity \"matrix_ctrl\" for hierarchy \"matrix_ctrl:matrix_ctrl_unit_0\"" {  } { { "BB_SYSTEM.v" "matrix_ctrl_unit_0" { Text "D:/Documentos/personal/frogger-digitales/BB_SYSTEM.v" 783 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682182131292 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Trig_SignalNEG max7219_ctrl.v(58) " "Verilog HDL or VHDL warning at max7219_ctrl.v(58): object \"Trig_SignalNEG\" assigned a value but never read" {  } { { "rtl/max7219_ctrl.v" "" { Text "D:/Documentos/personal/frogger-digitales/rtl/max7219_ctrl.v" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682182131293 "|BB_SYSTEM|matrix_ctrl:matrix_ctrl_unit_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 max7219_ctrl.v(50) " "Verilog HDL assignment warning at max7219_ctrl.v(50): truncated value with size 32 to match size of target (4)" {  } { { "rtl/max7219_ctrl.v" "" { Text "D:/Documentos/personal/frogger-digitales/rtl/max7219_ctrl.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682182131293 "|BB_SYSTEM|matrix_ctrl:matrix_ctrl_unit_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 max7219_ctrl.v(51) " "Verilog HDL assignment warning at max7219_ctrl.v(51): truncated value with size 32 to match size of target (4)" {  } { { "rtl/max7219_ctrl.v" "" { Text "D:/Documentos/personal/frogger-digitales/rtl/max7219_ctrl.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682182131293 "|BB_SYSTEM|matrix_ctrl:matrix_ctrl_unit_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 max7219_ctrl.v(260) " "Verilog HDL assignment warning at max7219_ctrl.v(260): truncated value with size 32 to match size of target (4)" {  } { { "rtl/max7219_ctrl.v" "" { Text "D:/Documentos/personal/frogger-digitales/rtl/max7219_ctrl.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682182131293 "|BB_SYSTEM|matrix_ctrl:matrix_ctrl_unit_0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ctrl_sr max7219_ctrl.v(154) " "Verilog HDL Always Construct warning at max7219_ctrl.v(154): inferring latch(es) for variable \"ctrl_sr\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/max7219_ctrl.v" "" { Text "D:/Documentos/personal/frogger-digitales/rtl/max7219_ctrl.v" 154 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1682182131293 "|BB_SYSTEM|matrix_ctrl:matrix_ctrl_unit_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 max7219_ctrl.v(278) " "Verilog HDL assignment warning at max7219_ctrl.v(278): truncated value with size 32 to match size of target (3)" {  } { { "rtl/max7219_ctrl.v" "" { Text "D:/Documentos/personal/frogger-digitales/rtl/max7219_ctrl.v" 278 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682182131293 "|BB_SYSTEM|matrix_ctrl:matrix_ctrl_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrl_sr\[0\] max7219_ctrl.v(154) " "Inferred latch for \"ctrl_sr\[0\]\" at max7219_ctrl.v(154)" {  } { { "rtl/max7219_ctrl.v" "" { Text "D:/Documentos/personal/frogger-digitales/rtl/max7219_ctrl.v" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682182131293 "|BB_SYSTEM|matrix_ctrl:matrix_ctrl_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrl_sr\[1\] max7219_ctrl.v(154) " "Inferred latch for \"ctrl_sr\[1\]\" at max7219_ctrl.v(154)" {  } { { "rtl/max7219_ctrl.v" "" { Text "D:/Documentos/personal/frogger-digitales/rtl/max7219_ctrl.v" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682182131293 "|BB_SYSTEM|matrix_ctrl:matrix_ctrl_unit_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_reg_start_done matrix_ctrl:matrix_ctrl_unit_0\|shift_reg_start_done:shift_reg_start_done_unit_0 " "Elaborating entity \"shift_reg_start_done\" for hierarchy \"matrix_ctrl:matrix_ctrl_unit_0\|shift_reg_start_done:shift_reg_start_done_unit_0\"" {  } { { "rtl/max7219_ctrl.v" "shift_reg_start_done_unit_0" { Text "D:/Documentos/personal/frogger-digitales/rtl/max7219_ctrl.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682182131294 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 shift_reg_start_done.v(69) " "Verilog HDL assignment warning at shift_reg_start_done.v(69): truncated value with size 32 to match size of target (16)" {  } { { "rtl/shift_reg_start_done.v" "" { Text "D:/Documentos/personal/frogger-digitales/rtl/shift_reg_start_done.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682182131294 "|BB_SYSTEM|matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1682182131880 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "16 " "16 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1682182132181 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Documentos/personal/frogger-digitales/BB_SYSTEM.map.smsg " "Generated suppressed messages file D:/Documentos/personal/frogger-digitales/BB_SYSTEM.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682182132210 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1682182132284 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682182132284 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "365 " "Implemented 365 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1682182132322 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1682182132322 ""} { "Info" "ICUT_CUT_TM_LCELLS" "354 " "Implemented 354 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1682182132322 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1682182132322 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4763 " "Peak virtual memory: 4763 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682182132335 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 22 11:48:52 2023 " "Processing ended: Sat Apr 22 11:48:52 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682182132335 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682182132335 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682182132335 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1682182132335 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1682182135262 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682182135267 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 22 11:48:53 2023 " "Processing started: Sat Apr 22 11:48:53 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682182135267 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1682182135267 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off BB_SYSTEM -c BB_SYSTEM " "Command: quartus_fit --read_settings_files=off --write_settings_files=off BB_SYSTEM -c BB_SYSTEM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1682182135267 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1682182135390 ""}
{ "Info" "0" "" "Project  = BB_SYSTEM" {  } {  } 0 0 "Project  = BB_SYSTEM" 0 0 "Fitter" 0 0 1682182135391 ""}
{ "Info" "0" "" "Revision = BB_SYSTEM" {  } {  } 0 0 "Revision = BB_SYSTEM" 0 0 "Fitter" 0 0 1682182135391 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1682182135491 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "BB_SYSTEM EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"BB_SYSTEM\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1682182135604 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1682182135744 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1682182135744 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1682182136463 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1682182136605 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1682182137532 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1682182137532 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1682182137532 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1682182137532 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/Documentos/personal/frogger-digitales/" { { 0 { 0 ""} 0 880 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1682182137623 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/Documentos/personal/frogger-digitales/" { { 0 { 0 ""} 0 882 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1682182137623 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/Documentos/personal/frogger-digitales/" { { 0 { 0 ""} 0 884 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1682182137623 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/Documentos/personal/frogger-digitales/" { { 0 { 0 ""} 0 886 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1682182137623 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/Documentos/personal/frogger-digitales/" { { 0 { 0 ""} 0 888 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1682182137623 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1682182137623 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1682182137699 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "The Timing Analyzer is analyzing 2 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1682182139082 ""}
{ "Info" "ISTA_SDC_FOUND" "BB_SYSTEM.sdc " "Reading SDC File: 'BB_SYSTEM.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1682182139084 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1682182139086 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "matrix_ctrl:matrix_ctrl_unit_0\|state_reg.MAIN_LOOP " "Node: matrix_ctrl:matrix_ctrl_unit_0\|state_reg.MAIN_LOOP was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch matrix_ctrl:matrix_ctrl_unit_0\|ctrl_sr\[0\] matrix_ctrl:matrix_ctrl_unit_0\|state_reg.MAIN_LOOP " "Latch matrix_ctrl:matrix_ctrl_unit_0\|ctrl_sr\[0\] is being clocked by matrix_ctrl:matrix_ctrl_unit_0\|state_reg.MAIN_LOOP" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1682182139088 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1682182139088 "|BB_SYSTEM|matrix_ctrl:matrix_ctrl_unit_0|state_reg.MAIN_LOOP"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1682182139090 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1682182139105 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1682182139109 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1682182139109 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 BB_SYSTEM_CLOCK_50 " "  20.000 BB_SYSTEM_CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1682182139109 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1682182139109 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "BB_SYSTEM_CLOCK_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node BB_SYSTEM_CLOCK_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1682182139223 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "matrix_ctrl:matrix_ctrl_unit_0\|state_reg.MAIN_LOOP " "Destination node matrix_ctrl:matrix_ctrl_unit_0\|state_reg.MAIN_LOOP" {  } { { "rtl/max7219_ctrl.v" "" { Text "D:/Documentos/personal/frogger-digitales/rtl/max7219_ctrl.v" 135 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documentos/personal/frogger-digitales/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1682182139223 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1682182139223 ""}  } { { "BB_SYSTEM.v" "" { Text "D:/Documentos/personal/frogger-digitales/BB_SYSTEM.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documentos/personal/frogger-digitales/" { { 0 { 0 ""} 0 871 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1682182139223 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "matrix_ctrl:matrix_ctrl_unit_0\|state_reg.MAIN_LOOP  " "Automatically promoted node matrix_ctrl:matrix_ctrl_unit_0\|state_reg.MAIN_LOOP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1682182139223 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "matrix_ctrl:matrix_ctrl_unit_0\|Selector2~0 " "Destination node matrix_ctrl:matrix_ctrl_unit_0\|Selector2~0" {  } { { "rtl/max7219_ctrl.v" "" { Text "D:/Documentos/personal/frogger-digitales/rtl/max7219_ctrl.v" 158 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documentos/personal/frogger-digitales/" { { 0 { 0 ""} 0 491 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1682182139223 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "matrix_ctrl:matrix_ctrl_unit_0\|Selector26~0 " "Destination node matrix_ctrl:matrix_ctrl_unit_0\|Selector26~0" {  } { { "rtl/max7219_ctrl.v" "" { Text "D:/Documentos/personal/frogger-digitales/rtl/max7219_ctrl.v" 158 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documentos/personal/frogger-digitales/" { { 0 { 0 ""} 0 494 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1682182139223 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "matrix_ctrl:matrix_ctrl_unit_0\|Selector28~0 " "Destination node matrix_ctrl:matrix_ctrl_unit_0\|Selector28~0" {  } { { "rtl/max7219_ctrl.v" "" { Text "D:/Documentos/personal/frogger-digitales/rtl/max7219_ctrl.v" 158 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documentos/personal/frogger-digitales/" { { 0 { 0 ""} 0 495 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1682182139223 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1682182139223 ""}  } { { "rtl/max7219_ctrl.v" "" { Text "D:/Documentos/personal/frogger-digitales/rtl/max7219_ctrl.v" 135 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documentos/personal/frogger-digitales/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1682182139223 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1682182139661 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1682182139662 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1682182139662 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1682182139663 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1682182139664 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1682182139665 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1682182139665 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1682182139665 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1682182139701 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1682182139701 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1682182139701 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BB_SYSTEM_TEST0 " "Node \"BB_SYSTEM_TEST0\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BB_SYSTEM_TEST0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682182139761 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BB_SYSTEM_TEST1 " "Node \"BB_SYSTEM_TEST1\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BB_SYSTEM_TEST1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682182139761 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BB_SYSTEM_TEST2 " "Node \"BB_SYSTEM_TEST2\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BB_SYSTEM_TEST2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682182139761 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BB_SYSTEM_display_OutBUS\[0\] " "Node \"BB_SYSTEM_display_OutBUS\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BB_SYSTEM_display_OutBUS\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682182139761 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BB_SYSTEM_display_OutBUS\[10\] " "Node \"BB_SYSTEM_display_OutBUS\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BB_SYSTEM_display_OutBUS\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682182139761 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BB_SYSTEM_display_OutBUS\[11\] " "Node \"BB_SYSTEM_display_OutBUS\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BB_SYSTEM_display_OutBUS\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682182139761 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BB_SYSTEM_display_OutBUS\[1\] " "Node \"BB_SYSTEM_display_OutBUS\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BB_SYSTEM_display_OutBUS\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682182139761 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BB_SYSTEM_display_OutBUS\[2\] " "Node \"BB_SYSTEM_display_OutBUS\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BB_SYSTEM_display_OutBUS\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682182139761 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BB_SYSTEM_display_OutBUS\[3\] " "Node \"BB_SYSTEM_display_OutBUS\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BB_SYSTEM_display_OutBUS\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682182139761 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BB_SYSTEM_display_OutBUS\[4\] " "Node \"BB_SYSTEM_display_OutBUS\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BB_SYSTEM_display_OutBUS\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682182139761 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BB_SYSTEM_display_OutBUS\[5\] " "Node \"BB_SYSTEM_display_OutBUS\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BB_SYSTEM_display_OutBUS\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682182139761 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BB_SYSTEM_display_OutBUS\[6\] " "Node \"BB_SYSTEM_display_OutBUS\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BB_SYSTEM_display_OutBUS\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682182139761 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BB_SYSTEM_display_OutBUS\[8\] " "Node \"BB_SYSTEM_display_OutBUS\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BB_SYSTEM_display_OutBUS\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682182139761 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BB_SYSTEM_display_OutBUS\[9\] " "Node \"BB_SYSTEM_display_OutBUS\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BB_SYSTEM_display_OutBUS\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682182139761 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BB_SYSTEM_downButton_InLow " "Node \"BB_SYSTEM_downButton_InLow\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BB_SYSTEM_downButton_InLow" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682182139761 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BB_SYSTEM_downButton_Out " "Node \"BB_SYSTEM_downButton_Out\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BB_SYSTEM_downButton_Out" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682182139761 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BB_SYSTEM_upButton_InLow " "Node \"BB_SYSTEM_upButton_InLow\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BB_SYSTEM_upButton_InLow" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682182139761 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BB_SYSTEM_upButton_Out " "Node \"BB_SYSTEM_upButton_Out\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BB_SYSTEM_upButton_Out" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682182139761 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1682182139761 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1682182139762 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1682182140040 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1682182140782 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1682182141014 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1682182141092 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1682182141284 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1682182141284 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1682182141543 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X43_Y11 X53_Y22 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X43_Y11 to location X53_Y22" {  } { { "loc" "" { Generic "D:/Documentos/personal/frogger-digitales/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X43_Y11 to location X53_Y22"} { { 12 { 0 ""} 43 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1682182142209 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1682182142209 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1682182142260 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1682182142260 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1682182142260 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1682182142262 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.09 " "Total time spent on timing analysis during the Fitter is 0.09 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1682182142691 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1682182142728 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1682182143203 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1682182143203 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1682182143504 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1682182143841 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1682182144013 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "5 Cyclone IV E " "5 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BB_SYSTEM_CLOCK_50 3.3-V LVTTL R8 " "Pin BB_SYSTEM_CLOCK_50 uses I/O standard 3.3-V LVTTL at R8" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { BB_SYSTEM_CLOCK_50 } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BB_SYSTEM_CLOCK_50" } } } } { "BB_SYSTEM.v" "" { Text "D:/Documentos/personal/frogger-digitales/BB_SYSTEM.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documentos/personal/frogger-digitales/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682182144070 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BB_SYSTEM_RESET_InHigh 3.3-V LVTTL N15 " "Pin BB_SYSTEM_RESET_InHigh uses I/O standard 3.3-V LVTTL at N15" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { BB_SYSTEM_RESET_InHigh } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BB_SYSTEM_RESET_InHigh" } } } } { "BB_SYSTEM.v" "" { Text "D:/Documentos/personal/frogger-digitales/BB_SYSTEM.v" 70 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documentos/personal/frogger-digitales/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682182144070 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BB_SYSTEM_startButton_InLow 3.3-V LVTTL N16 " "Pin BB_SYSTEM_startButton_InLow uses I/O standard 3.3-V LVTTL at N16" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { BB_SYSTEM_startButton_InLow } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BB_SYSTEM_startButton_InLow" } } } } { "BB_SYSTEM.v" "" { Text "D:/Documentos/personal/frogger-digitales/BB_SYSTEM.v" 71 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documentos/personal/frogger-digitales/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682182144070 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BB_SYSTEM_leftButton_InLow 3.3-V LVTTL F9 " "Pin BB_SYSTEM_leftButton_InLow uses I/O standard 3.3-V LVTTL at F9" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { BB_SYSTEM_leftButton_InLow } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BB_SYSTEM_leftButton_InLow" } } } } { "BB_SYSTEM.v" "" { Text "D:/Documentos/personal/frogger-digitales/BB_SYSTEM.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documentos/personal/frogger-digitales/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682182144070 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BB_SYSTEM_rightButton_InLow 3.3-V LVTTL E8 " "Pin BB_SYSTEM_rightButton_InLow uses I/O standard 3.3-V LVTTL at E8" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { BB_SYSTEM_rightButton_InLow } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BB_SYSTEM_rightButton_InLow" } } } } { "BB_SYSTEM.v" "" { Text "D:/Documentos/personal/frogger-digitales/BB_SYSTEM.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documentos/personal/frogger-digitales/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682182144070 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1682182144070 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Documentos/personal/frogger-digitales/BB_SYSTEM.fit.smsg " "Generated suppressed messages file D:/Documentos/personal/frogger-digitales/BB_SYSTEM.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1682182144251 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 25 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5532 " "Peak virtual memory: 5532 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682182144641 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 22 11:49:04 2023 " "Processing ended: Sat Apr 22 11:49:04 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682182144641 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682182144641 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682182144641 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1682182144641 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1682182148007 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682182148011 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 22 11:49:07 2023 " "Processing started: Sat Apr 22 11:49:07 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682182148011 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1682182148011 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off BB_SYSTEM -c BB_SYSTEM " "Command: quartus_asm --read_settings_files=off --write_settings_files=off BB_SYSTEM -c BB_SYSTEM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1682182148011 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1682182149301 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1682182149343 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4683 " "Peak virtual memory: 4683 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682182149872 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 22 11:49:09 2023 " "Processing ended: Sat Apr 22 11:49:09 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682182149872 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682182149872 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682182149872 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1682182149872 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1682182150772 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1682182151425 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682182151429 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 22 11:49:10 2023 " "Processing started: Sat Apr 22 11:49:10 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682182151429 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1682182151429 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta BB_SYSTEM -c BB_SYSTEM " "Command: quartus_sta BB_SYSTEM -c BB_SYSTEM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1682182151429 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1682182151529 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Timing Analyzer" 0 -1 1682182151623 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682182151652 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682182151652 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "The Timing Analyzer is analyzing 2 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1682182151782 ""}
{ "Info" "ISTA_SDC_FOUND" "BB_SYSTEM.sdc " "Reading SDC File: 'BB_SYSTEM.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1682182151844 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1682182151846 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "matrix_ctrl:matrix_ctrl_unit_0\|state_reg.MAIN_LOOP " "Node: matrix_ctrl:matrix_ctrl_unit_0\|state_reg.MAIN_LOOP was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch matrix_ctrl:matrix_ctrl_unit_0\|ctrl_sr\[0\] matrix_ctrl:matrix_ctrl_unit_0\|state_reg.MAIN_LOOP " "Latch matrix_ctrl:matrix_ctrl_unit_0\|ctrl_sr\[0\] is being clocked by matrix_ctrl:matrix_ctrl_unit_0\|state_reg.MAIN_LOOP" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1682182151848 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1682182151848 "|BB_SYSTEM|matrix_ctrl:matrix_ctrl_unit_0|state_reg.MAIN_LOOP"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1682182151849 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1682182151850 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1682182151855 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.237 " "Worst-case setup slack is 13.237" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682182151870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682182151870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.237               0.000 BB_SYSTEM_CLOCK_50  " "   13.237               0.000 BB_SYSTEM_CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682182151870 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682182151870 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.357 " "Worst-case hold slack is 0.357" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682182151872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682182151872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.357               0.000 BB_SYSTEM_CLOCK_50  " "    0.357               0.000 BB_SYSTEM_CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682182151872 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682182151872 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1682182151876 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1682182151878 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.592 " "Worst-case minimum pulse width slack is 9.592" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682182151881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682182151881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.592               0.000 BB_SYSTEM_CLOCK_50  " "    9.592               0.000 BB_SYSTEM_CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682182151881 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682182151881 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1682182152003 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1682182152043 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1682182152492 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "matrix_ctrl:matrix_ctrl_unit_0\|state_reg.MAIN_LOOP " "Node: matrix_ctrl:matrix_ctrl_unit_0\|state_reg.MAIN_LOOP was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch matrix_ctrl:matrix_ctrl_unit_0\|ctrl_sr\[0\] matrix_ctrl:matrix_ctrl_unit_0\|state_reg.MAIN_LOOP " "Latch matrix_ctrl:matrix_ctrl_unit_0\|ctrl_sr\[0\] is being clocked by matrix_ctrl:matrix_ctrl_unit_0\|state_reg.MAIN_LOOP" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1682182152520 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1682182152520 "|BB_SYSTEM|matrix_ctrl:matrix_ctrl_unit_0|state_reg.MAIN_LOOP"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1682182152521 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.970 " "Worst-case setup slack is 13.970" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682182152530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682182152530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.970               0.000 BB_SYSTEM_CLOCK_50  " "   13.970               0.000 BB_SYSTEM_CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682182152530 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682182152530 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.311 " "Worst-case hold slack is 0.311" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682182152532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682182152532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 BB_SYSTEM_CLOCK_50  " "    0.311               0.000 BB_SYSTEM_CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682182152532 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682182152532 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1682182152546 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1682182152548 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.584 " "Worst-case minimum pulse width slack is 9.584" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682182152552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682182152552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.584               0.000 BB_SYSTEM_CLOCK_50  " "    9.584               0.000 BB_SYSTEM_CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682182152552 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682182152552 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1682182152569 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "matrix_ctrl:matrix_ctrl_unit_0\|state_reg.MAIN_LOOP " "Node: matrix_ctrl:matrix_ctrl_unit_0\|state_reg.MAIN_LOOP was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch matrix_ctrl:matrix_ctrl_unit_0\|ctrl_sr\[0\] matrix_ctrl:matrix_ctrl_unit_0\|state_reg.MAIN_LOOP " "Latch matrix_ctrl:matrix_ctrl_unit_0\|ctrl_sr\[0\] is being clocked by matrix_ctrl:matrix_ctrl_unit_0\|state_reg.MAIN_LOOP" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1682182152622 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1682182152622 "|BB_SYSTEM|matrix_ctrl:matrix_ctrl_unit_0|state_reg.MAIN_LOOP"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1682182152622 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 16.030 " "Worst-case setup slack is 16.030" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682182152648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682182152648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.030               0.000 BB_SYSTEM_CLOCK_50  " "   16.030               0.000 BB_SYSTEM_CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682182152648 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682182152648 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.186 " "Worst-case hold slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682182152652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682182152652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 BB_SYSTEM_CLOCK_50  " "    0.186               0.000 BB_SYSTEM_CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682182152652 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682182152652 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1682182152656 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1682182152658 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.270 " "Worst-case minimum pulse width slack is 9.270" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682182152662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682182152662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.270               0.000 BB_SYSTEM_CLOCK_50  " "    9.270               0.000 BB_SYSTEM_CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682182152662 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682182152662 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1682182152973 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1682182153006 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 4 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4788 " "Peak virtual memory: 4788 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682182153045 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 22 11:49:13 2023 " "Processing ended: Sat Apr 22 11:49:13 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682182153045 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682182153045 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682182153045 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1682182153045 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1682182154305 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682182154309 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 22 11:49:14 2023 " "Processing started: Sat Apr 22 11:49:14 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682182154309 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1682182154309 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off BB_SYSTEM -c BB_SYSTEM " "Command: quartus_eda --read_settings_files=off --write_settings_files=off BB_SYSTEM -c BB_SYSTEM" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1682182154309 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "BB_SYSTEM_6_1200mv_85c_slow.vo D:/Documentos/personal/frogger-digitales/simulation/modelsim/ simulation " "Generated file BB_SYSTEM_6_1200mv_85c_slow.vo in folder \"D:/Documentos/personal/frogger-digitales/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1682182155170 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "BB_SYSTEM_6_1200mv_0c_slow.vo D:/Documentos/personal/frogger-digitales/simulation/modelsim/ simulation " "Generated file BB_SYSTEM_6_1200mv_0c_slow.vo in folder \"D:/Documentos/personal/frogger-digitales/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1682182155209 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "BB_SYSTEM_min_1200mv_0c_fast.vo D:/Documentos/personal/frogger-digitales/simulation/modelsim/ simulation " "Generated file BB_SYSTEM_min_1200mv_0c_fast.vo in folder \"D:/Documentos/personal/frogger-digitales/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1682182155249 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "BB_SYSTEM.vo D:/Documentos/personal/frogger-digitales/simulation/modelsim/ simulation " "Generated file BB_SYSTEM.vo in folder \"D:/Documentos/personal/frogger-digitales/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1682182155287 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "BB_SYSTEM_6_1200mv_85c_v_slow.sdo D:/Documentos/personal/frogger-digitales/simulation/modelsim/ simulation " "Generated file BB_SYSTEM_6_1200mv_85c_v_slow.sdo in folder \"D:/Documentos/personal/frogger-digitales/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1682182155399 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "BB_SYSTEM_6_1200mv_0c_v_slow.sdo D:/Documentos/personal/frogger-digitales/simulation/modelsim/ simulation " "Generated file BB_SYSTEM_6_1200mv_0c_v_slow.sdo in folder \"D:/Documentos/personal/frogger-digitales/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1682182155435 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "BB_SYSTEM_min_1200mv_0c_v_fast.sdo D:/Documentos/personal/frogger-digitales/simulation/modelsim/ simulation " "Generated file BB_SYSTEM_min_1200mv_0c_v_fast.sdo in folder \"D:/Documentos/personal/frogger-digitales/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1682182155472 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "BB_SYSTEM_v.sdo D:/Documentos/personal/frogger-digitales/simulation/modelsim/ simulation " "Generated file BB_SYSTEM_v.sdo in folder \"D:/Documentos/personal/frogger-digitales/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1682182155509 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4653 " "Peak virtual memory: 4653 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682182155576 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 22 11:49:15 2023 " "Processing ended: Sat Apr 22 11:49:15 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682182155576 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682182155576 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682182155576 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1682182155576 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 37 s " "Quartus Prime Full Compilation was successful. 0 errors, 37 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1682182156186 ""}
