{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1709031484974 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1709031484974 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 27 10:58:04 2024 " "Processing started: Tue Feb 27 10:58:04 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1709031484974 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709031484974 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off moving_message_display -c moving_message_display " "Command: quartus_map --read_settings_files=on --write_settings_files=off moving_message_display -c moving_message_display" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709031484974 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1709031485328 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1709031485328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/movingtext.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/movingtext.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 movingText-rtl " "Found design unit 1: movingText-rtl" {  } { { "src/movingText.vhd" "" { Text "C:/Users/desig/OneDrive - Coventry University/FPGA Design 7067CEM/FPGA_Projects/Quartus_Projects/moving_text/src/movingText.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709031493741 ""} { "Info" "ISGN_ENTITY_NAME" "1 movingText " "Found entity 1: movingText" {  } { { "src/movingText.vhd" "" { Text "C:/Users/desig/OneDrive - Coventry University/FPGA Design 7067CEM/FPGA_Projects/Quartus_Projects/moving_text/src/movingText.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709031493741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709031493741 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "movingText " "Elaborating entity \"movingText\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1709031493766 ""}
{ "Error" "EVRFX_VHDL_ILLEGAL_RIGHT_BOUND_OF_SLICE" "0 38 downto 7 movingText.vhd(321) " "VHDL error at movingText.vhd(321): right bound (0) of slice must belong to range (38 downto 7) of corresponding object" {  } { { "src/movingText.vhd" "" { Text "C:/Users/desig/OneDrive - Coventry University/FPGA Design 7067CEM/FPGA_Projects/Quartus_Projects/moving_text/src/movingText.vhd" 321 0 0 } }  } 0 10453 "VHDL error at %3!s!: right bound (%1!s!) of slice must belong to range (%2!s!) of corresponding object" 0 0 "Analysis & Synthesis" 0 -1 1709031493781 ""}
{ "Error" "EVRFX_VHDL_OPERATOR_CALL_FAILED" "\"&\" movingText.vhd(321) " "VHDL Operator error at movingText.vhd(321): failed to evaluate call to operator \"\"&\"\"" {  } { { "src/movingText.vhd" "" { Text "C:/Users/desig/OneDrive - Coventry University/FPGA Design 7067CEM/FPGA_Projects/Quartus_Projects/moving_text/src/movingText.vhd" 321 0 0 } }  } 0 10658 "VHDL Operator error at %2!s!: failed to evaluate call to operator \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709031493782 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1709031493785 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4785 " "Peak virtual memory: 4785 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1709031493889 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Feb 27 10:58:13 2024 " "Processing ended: Tue Feb 27 10:58:13 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1709031493889 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1709031493889 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1709031493889 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1709031493889 ""}
