Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Feb  8 15:15:01 2018
| Host         : PHSX-79FJZ32 running 64-bit Service Pack 1  (build 7601)
| Command      : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -rpx design_1_wrapper_methodology_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xc7vx485tffg1761-2
| Speed File   : -2
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 8
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-9  | Warning  | Unknown CDC Logic             | 1          |
| TIMING-18 | Warning  | Missing input or output delay | 7          |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage. Please consider using XPM_CDC to avoid Critical severities
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on in_n relative to clock(s) VIRTUAL_clk90_design_1_clk_wiz_1_0 VIRTUAL_clk_design_1_clk_wiz_1_0 VIRTUAL_notclk90_design_1_clk_wiz_1_0 VIRTUAL_notclk_design_1_clk_wiz_1_0 
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on in_p relative to clock(s) VIRTUAL_clk90_design_1_clk_wiz_1_0 VIRTUAL_clk_design_1_clk_wiz_1_0 VIRTUAL_notclk90_design_1_clk_wiz_1_0 VIRTUAL_notclk_design_1_clk_wiz_1_0 
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on reset relative to clock(s) VIRTUAL_clk_design_1_clk_wiz_1_0 
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on rs232_uart_rxd relative to clock(s) VIRTUAL_clk_design_1_clk_wiz_1_0 
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on out_n[0] relative to clock(s) VIRTUAL_clk_design_1_clk_wiz_1_0 
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on out_p[0] relative to clock(s) VIRTUAL_clk_design_1_clk_wiz_1_0 
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on rs232_uart_txd relative to clock(s) VIRTUAL_clk_design_1_clk_wiz_1_0 
Related violations: <none>


