{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1686573659124 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Create Verilog File Quartus Prime " "Running Quartus Prime Create Verilog File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1686573659124 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 12 15:40:59 2023 " "Processing started: Mon Jun 12 15:40:59 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1686573659124 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1686573659124 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Pipelined -c Pipelined --convert_bdf_to_verilog=D:/Workspaces/ODTU/EE446/ee446_project/Datapath.bdf " "Command: quartus_map --read_settings_files=on --write_settings_files=off Pipelined -c Pipelined --convert_bdf_to_verilog=D:/Workspaces/ODTU/EE446/ee446_project/Datapath.bdf" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1686573659124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.bdf 1 1 " "Found 1 design units, including 1 entities, in source file datapath.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "datapath.bdf" "" { Schematic "D:/Workspaces/ODTU/EE446/ee446_project/datapath.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686573659349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1686573659349 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" " " "Elaborating entity \"\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1686573659368 ""}
{ "Error" "EGDFX_INCORRECT_PIN_CONNECTOR_STYLE" "ImmSrc\[1..0\] " "Bus name allowed only on bus line -- pin \"ImmSrc\[1..0\]\"" {  } { { "datapath.bdf" "" { Schematic "D:/Workspaces/ODTU/EE446/ee446_project/datapath.bdf" { { 592 1512 1680 608 "ImmSrc\[1..0\]" "" } } } }  } 0 275028 "Bus name allowed only on bus line -- pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1686573659375 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Design Software" 0 -1 1686573659375 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Create Verilog File 2 s 0 s Quartus Prime " "Quartus Prime Create Verilog File was unsuccessful. 2 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4671 " "Peak virtual memory: 4671 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1686573659383 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jun 12 15:40:59 2023 " "Processing ended: Mon Jun 12 15:40:59 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1686573659383 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1686573659383 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1686573659383 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1686573659383 ""}
