/**
 * Copyright (C) 2022 Jan Nowotsch
 * Author Jan Nowotsch	<jan.nowotsch@gmail.com>
 *
 * Released under the terms of the GNU GPL v2.0
 */



#include <config/config.h>
#include <avr.dts>


arch = {
	addr-width = 16;
	reg-width = 8;

	ncores = 1;

	// interrupts
	//  35 hardwares
	//   1 syscall
	//   1 instruction overflow
	num-ints = 37;

	timer-int = 8;
	syscall-int = 35;

	timer-cycle-time-us = 31250; 

	plt = {
		compatible = "avr,platform";

		avr_platform_cfg_t(
			11059200,	// system clock [Hz]
			0,			// system clock prescale (1)
			0x1			// watchdog prescaler (4096 -> 31.250ms)
		)
	};
};

memory = {
	flash = {
		baseaddr = 0x0;
		size = 131072;

		kernel-flash = {
			baseaddr = 0x0;
			size = 61440;
		};

		app-flash = {
			baseaddr = 0x0000f000;
			size = 69632;
		};
	};

	ram = {
		baseaddr = 0x00800000;
		size = 16640;

		registers = {
			baseaddr = 0x00800000;
			size = 256;
		};

		kernel-data = {
			baseaddr = 0x00800100;
			size = 5376;
		};

		app-data = {
			baseaddr = 0x00801600;
			size = 5120;
		};

		heap = {
			baseaddr = 0x00802a00;
			size = 5888;
		};
	};
};

devices = {
#include "avr/uart0.dts"
};
