verilog xil_defaultlib  \
"../../../../test.gen/sources_1/ip/rgb2ycbcr_0_4/src/delay_line.v" \
"../../../../test.gen/sources_1/ip/rgb2ycbcr_0_4/src/register.v" \
"../../../../test.gen/sources_1/ip/rgb2ycbcr_0_4/src/rgb2ycbcr.v" \
"../../../../test.gen/sources_1/ip/rgb2ycbcr_0_4/sim/rgb2ycbcr_0.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
