#-----------------------------------------------------------
# Vivado v2019.1.1 (64-bit)
# SW Build 2580384 on Sat Jun 29 08:12:21 MDT 2019
# IP Build 2579722 on Sat Jun 29 11:35:40 MDT 2019
# Start of session at: Tue Jun 22 13:25:18 2021
# Process ID: 19176
# Current directory: C:/Users/dylma/Documents/fpgaCNN
# Command line: vivado.exe -mode batch -source vivado_download.tcl
# Log file: C:/Users/dylma/Documents/fpgaCNN/vivado.log
# Journal file: C:/Users/dylma/Documents/fpgaCNN\vivado.jou
#-----------------------------------------------------------
source vivado_download.tcl
# set CHAINPOSITION 1
# open_hw
# connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1.1
  **** Build date : Jun 29 2019 at 08:55:25
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


# current_hw_target [get_hw_targets *]
# open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210251A454D2
# current_hw_device [lindex [get_hw_devices] $CHAINPOSITION]
# refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] $CHAINPOSITION]
INFO: [Labtools 27-1434] Device xc7z045 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
# set_property PROGRAM.FILE {C:\ProgramData\MATLAB\SupportPackages\R2021a\toolbox\dnnfpga\supportpackages\xilinx\bitstreams\zc706_single.bit} [lindex [get_hw_devices] $CHAINPOSITION]
# program_hw_devices [lindex [get_hw_devices] $CHAINPOSITION]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1536.012 ; gain = 0.504
# refresh_hw_device [lindex [get_hw_devices] $CHAINPOSITION]
INFO: [Labtools 27-1434] Device xc7z045 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
# close_hw_target [get_hw_targets *]
INFO: [Labtoolstcl 44-464] Closing hw_target localhost:3121/xilinx_tcf/Digilent/210251A454D2
# close_hw
****** Webtalk v2019.1.1 (64-bit)
  **** SW Build 2580384 on Sat Jun 29 08:12:21 MDT 2019
  **** IP Build 2579722 on Sat Jun 29 11:35:40 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/dylma/Documents/fpgaCNN/.Xil/Vivado-19176-DESKTOP-VFUSE8P/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 22 13:25:38 2021...
# exit
INFO: [Common 17-206] Exiting Vivado at Tue Jun 22 13:25:38 2021...
