
can-sniffer-v1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005c58  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000003c  08005d18  08005d18  00006d18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005d54  08005d54  00007024  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08005d54  08005d54  00007024  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08005d54  08005d54  00007024  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005d54  08005d54  00006d54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005d58  08005d58  00006d58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000024  20000000  08005d5c  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000f68  20000028  08005d80  00007028  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000f90  08005d80  00007f90  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00007024  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001437f  00000000  00000000  0000704c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000033da  00000000  00000000  0001b3cb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000010c8  00000000  00000000  0001e7a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000ceb  00000000  00000000  0001f870  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001c07f  00000000  00000000  0002055b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00017865  00000000  00000000  0003c5da  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009a412  00000000  00000000  00053e3f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000ee251  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003b48  00000000  00000000  000ee294  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006a  00000000  00000000  000f1ddc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000028 	.word	0x20000028
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08005d00 	.word	0x08005d00

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	2000002c 	.word	0x2000002c
 8000104:	08005d00 	.word	0x08005d00

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	@ 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			@ (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			@ (mov r8, r8)

08000220 <CANbus_Init>:

//	static void CAN_Receive(void);
static void CAN_Config(void);


void CANbus_Init(void){
 8000220:	b580      	push	{r7, lr}
 8000222:	af00      	add	r7, sp, #0
	CANqueue_write_index = CANqueue_read_index=0;
 8000224:	4b07      	ldr	r3, [pc, #28]	@ (8000244 <CANbus_Init+0x24>)
 8000226:	2200      	movs	r2, #0
 8000228:	601a      	str	r2, [r3, #0]
 800022a:	4b06      	ldr	r3, [pc, #24]	@ (8000244 <CANbus_Init+0x24>)
 800022c:	681a      	ldr	r2, [r3, #0]
 800022e:	4b06      	ldr	r3, [pc, #24]	@ (8000248 <CANbus_Init+0x28>)
 8000230:	601a      	str	r2, [r3, #0]
	collection_active=0;
 8000232:	4b06      	ldr	r3, [pc, #24]	@ (800024c <CANbus_Init+0x2c>)
 8000234:	2200      	movs	r2, #0
 8000236:	601a      	str	r2, [r3, #0]
	CAN_Config();
 8000238:	f000 f80a 	bl	8000250 <CAN_Config>
//		CAN_Receive();
}
 800023c:	46c0      	nop			@ (mov r8, r8)
 800023e:	46bd      	mov	sp, r7
 8000240:	bd80      	pop	{r7, pc}
 8000242:	46c0      	nop			@ (mov r8, r8)
 8000244:	20000870 	.word	0x20000870
 8000248:	2000086c 	.word	0x2000086c
 800024c:	20000874 	.word	0x20000874

08000250 <CAN_Config>:

void CAN_EnableCollection(void){
	collection_active = 1;
}

static void CAN_Config(void){
 8000250:	b580      	push	{r7, lr}
 8000252:	b08a      	sub	sp, #40	@ 0x28
 8000254:	af00      	add	r7, sp, #0
	CAN_FilterTypeDef sFilterConfig;
//		static CanRxMsgTypeDef RxMessage;

	hcan.Instance = CAN;
 8000256:	4b33      	ldr	r3, [pc, #204]	@ (8000324 <CAN_Config+0xd4>)
 8000258:	4a33      	ldr	r2, [pc, #204]	@ (8000328 <CAN_Config+0xd8>)
 800025a:	601a      	str	r2, [r3, #0]
	hcan.Init.Prescaler = 6;
 800025c:	4b31      	ldr	r3, [pc, #196]	@ (8000324 <CAN_Config+0xd4>)
 800025e:	2206      	movs	r2, #6
 8000260:	605a      	str	r2, [r3, #4]
	hcan.Init.Mode = CAN_MODE_NORMAL;
 8000262:	4b30      	ldr	r3, [pc, #192]	@ (8000324 <CAN_Config+0xd4>)
 8000264:	2200      	movs	r2, #0
 8000266:	609a      	str	r2, [r3, #8]
	hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000268:	4b2e      	ldr	r3, [pc, #184]	@ (8000324 <CAN_Config+0xd4>)
 800026a:	2200      	movs	r2, #0
 800026c:	60da      	str	r2, [r3, #12]
	hcan.Init.TimeSeg1 = CAN_BS1_12TQ;
 800026e:	4b2d      	ldr	r3, [pc, #180]	@ (8000324 <CAN_Config+0xd4>)
 8000270:	22b0      	movs	r2, #176	@ 0xb0
 8000272:	0312      	lsls	r2, r2, #12
 8000274:	611a      	str	r2, [r3, #16]
	hcan.Init.TimeSeg2 = CAN_BS2_3TQ;
 8000276:	4b2b      	ldr	r3, [pc, #172]	@ (8000324 <CAN_Config+0xd4>)
 8000278:	2280      	movs	r2, #128	@ 0x80
 800027a:	0392      	lsls	r2, r2, #14
 800027c:	615a      	str	r2, [r3, #20]
	hcan.Init.TimeTriggeredMode = DISABLE;
 800027e:	4b29      	ldr	r3, [pc, #164]	@ (8000324 <CAN_Config+0xd4>)
 8000280:	2200      	movs	r2, #0
 8000282:	761a      	strb	r2, [r3, #24]
	hcan.Init.AutoBusOff = DISABLE;
 8000284:	4b27      	ldr	r3, [pc, #156]	@ (8000324 <CAN_Config+0xd4>)
 8000286:	2200      	movs	r2, #0
 8000288:	765a      	strb	r2, [r3, #25]
	hcan.Init.AutoWakeUp = DISABLE;
 800028a:	4b26      	ldr	r3, [pc, #152]	@ (8000324 <CAN_Config+0xd4>)
 800028c:	2200      	movs	r2, #0
 800028e:	769a      	strb	r2, [r3, #26]
	hcan.Init.AutoRetransmission = DISABLE;
 8000290:	4b24      	ldr	r3, [pc, #144]	@ (8000324 <CAN_Config+0xd4>)
 8000292:	2200      	movs	r2, #0
 8000294:	76da      	strb	r2, [r3, #27]
	hcan.Init.ReceiveFifoLocked = DISABLE;
 8000296:	4b23      	ldr	r3, [pc, #140]	@ (8000324 <CAN_Config+0xd4>)
 8000298:	2200      	movs	r2, #0
 800029a:	771a      	strb	r2, [r3, #28]
	hcan.Init.TransmitFifoPriority = DISABLE;
 800029c:	4b21      	ldr	r3, [pc, #132]	@ (8000324 <CAN_Config+0xd4>)
 800029e:	2200      	movs	r2, #0
 80002a0:	775a      	strb	r2, [r3, #29]

	if (HAL_CAN_Init(&hcan) != HAL_OK)
 80002a2:	4b20      	ldr	r3, [pc, #128]	@ (8000324 <CAN_Config+0xd4>)
 80002a4:	0018      	movs	r0, r3
 80002a6:	f000 fdd7 	bl	8000e58 <HAL_CAN_Init>
 80002aa:	1e03      	subs	r3, r0, #0
 80002ac:	d000      	beq.n	80002b0 <CAN_Config+0x60>
	{
		ERROR_CONDITION();
 80002ae:	be00      	bkpt	0x0000
	}

	sFilterConfig.FilterBank = 0;
 80002b0:	003b      	movs	r3, r7
 80002b2:	2200      	movs	r2, #0
 80002b4:	615a      	str	r2, [r3, #20]
	sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 80002b6:	003b      	movs	r3, r7
 80002b8:	2200      	movs	r2, #0
 80002ba:	619a      	str	r2, [r3, #24]
	sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 80002bc:	003b      	movs	r3, r7
 80002be:	2201      	movs	r2, #1
 80002c0:	61da      	str	r2, [r3, #28]
	sFilterConfig.FilterIdHigh = 0x0000;
 80002c2:	003b      	movs	r3, r7
 80002c4:	2200      	movs	r2, #0
 80002c6:	601a      	str	r2, [r3, #0]
	sFilterConfig.FilterIdLow = 0x0000;
 80002c8:	003b      	movs	r3, r7
 80002ca:	2200      	movs	r2, #0
 80002cc:	605a      	str	r2, [r3, #4]
	sFilterConfig.FilterMaskIdHigh = 0x0000;
 80002ce:	003b      	movs	r3, r7
 80002d0:	2200      	movs	r2, #0
 80002d2:	609a      	str	r2, [r3, #8]
	sFilterConfig.FilterMaskIdLow = 0x0000;
 80002d4:	003b      	movs	r3, r7
 80002d6:	2200      	movs	r2, #0
 80002d8:	60da      	str	r2, [r3, #12]
	sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 80002da:	003b      	movs	r3, r7
 80002dc:	2200      	movs	r2, #0
 80002de:	611a      	str	r2, [r3, #16]
	sFilterConfig.FilterActivation = ENABLE;
 80002e0:	003b      	movs	r3, r7
 80002e2:	2201      	movs	r2, #1
 80002e4:	621a      	str	r2, [r3, #32]
	sFilterConfig.SlaveStartFilterBank = 14;
 80002e6:	003b      	movs	r3, r7
 80002e8:	220e      	movs	r2, #14
 80002ea:	625a      	str	r2, [r3, #36]	@ 0x24
	if (HAL_CAN_ConfigFilter(&hcan, &sFilterConfig) != HAL_OK){
 80002ec:	003a      	movs	r2, r7
 80002ee:	4b0d      	ldr	r3, [pc, #52]	@ (8000324 <CAN_Config+0xd4>)
 80002f0:	0011      	movs	r1, r2
 80002f2:	0018      	movs	r0, r3
 80002f4:	f000 feae 	bl	8001054 <HAL_CAN_ConfigFilter>
 80002f8:	1e03      	subs	r3, r0, #0
 80002fa:	d000      	beq.n	80002fe <CAN_Config+0xae>
	//filter configuration error
		ERROR_CONDITION();
 80002fc:	be00      	bkpt	0x0000
	}
	//Starting CAN peripheral
	if (HAL_CAN_Start(&hcan) != HAL_OK){
 80002fe:	4b09      	ldr	r3, [pc, #36]	@ (8000324 <CAN_Config+0xd4>)
 8000300:	0018      	movs	r0, r3
 8000302:	f000 ff99 	bl	8001238 <HAL_CAN_Start>
 8000306:	1e03      	subs	r3, r0, #0
 8000308:	d000      	beq.n	800030c <CAN_Config+0xbc>
	  //start error
		ERROR_CONDITION();
 800030a:	be00      	bkpt	0x0000
	}
	//Activate CAN RX notification on FIFO0
	if (HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING)){
 800030c:	4b05      	ldr	r3, [pc, #20]	@ (8000324 <CAN_Config+0xd4>)
 800030e:	2102      	movs	r1, #2
 8000310:	0018      	movs	r0, r3
 8000312:	f001 fa0c 	bl	800172e <HAL_CAN_ActivateNotification>
 8000316:	1e03      	subs	r3, r0, #0
 8000318:	d000      	beq.n	800031c <CAN_Config+0xcc>
	//notification error
		ERROR_CONDITION();
 800031a:	be00      	bkpt	0x0000
	}
}
 800031c:	46c0      	nop			@ (mov r8, r8)
 800031e:	46bd      	mov	sp, r7
 8000320:	b00a      	add	sp, #40	@ 0x28
 8000322:	bd80      	pop	{r7, pc}
 8000324:	20000044 	.word	0x20000044
 8000328:	40006400 	.word	0x40006400

0800032c <HAL_CAN_RxFifo0MsgPendingCallback>:
//ISR: copy, enqueue, exit; main loop: dequeue, parse.
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 800032c:	b580      	push	{r7, lr}
 800032e:	b084      	sub	sp, #16
 8000330:	af00      	add	r7, sp, #0
 8000332:	6078      	str	r0, [r7, #4]

  uint32_t next_write_index, index;
  //next_write_index: where the ring buffer would move if we accept this message
  //loop counter for copying payload bytes

  can_rx_irq_count++;
 8000334:	4b31      	ldr	r3, [pc, #196]	@ (80003fc <HAL_CAN_RxFifo0MsgPendingCallback+0xd0>)
 8000336:	681b      	ldr	r3, [r3, #0]
 8000338:	1c5a      	adds	r2, r3, #1
 800033a:	4b30      	ldr	r3, [pc, #192]	@ (80003fc <HAL_CAN_RxFifo0MsgPendingCallback+0xd0>)
 800033c:	601a      	str	r2, [r3, #0]

  if (collection_active)
 800033e:	4b30      	ldr	r3, [pc, #192]	@ (8000400 <HAL_CAN_RxFifo0MsgPendingCallback+0xd4>)
 8000340:	681b      	ldr	r3, [r3, #0]
 8000342:	2b00      	cmp	r3, #0
 8000344:	d057      	beq.n	80003f6 <HAL_CAN_RxFifo0MsgPendingCallback+0xca>
  //0->ignore all received frames, 1->accept/queue frames
  {

	  if(HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &RxHeader, RxData) != HAL_OK){
 8000346:	4b2f      	ldr	r3, [pc, #188]	@ (8000404 <HAL_CAN_RxFifo0MsgPendingCallback+0xd8>)
 8000348:	4a2f      	ldr	r2, [pc, #188]	@ (8000408 <HAL_CAN_RxFifo0MsgPendingCallback+0xdc>)
 800034a:	6878      	ldr	r0, [r7, #4]
 800034c:	2100      	movs	r1, #0
 800034e:	f001 f8c3 	bl	80014d8 <HAL_CAN_GetRxMessage>
 8000352:	1e03      	subs	r3, r0, #0
 8000354:	d001      	beq.n	800035a <HAL_CAN_RxFifo0MsgPendingCallback+0x2e>
		  ERROR_CONDITION();
 8000356:	be00      	bkpt	0x0000
		  return;
 8000358:	e04d      	b.n	80003f6 <HAL_CAN_RxFifo0MsgPendingCallback+0xca>
	  }
	//compute ring-buffer position, wraps around at end
	next_write_index = CANqueue_write_index + 1;
 800035a:	4b2c      	ldr	r3, [pc, #176]	@ (800040c <HAL_CAN_RxFifo0MsgPendingCallback+0xe0>)
 800035c:	681b      	ldr	r3, [r3, #0]
 800035e:	3301      	adds	r3, #1
 8000360:	60fb      	str	r3, [r7, #12]
	if (CANQUEUE_SIZE == next_write_index)
 8000362:	68fb      	ldr	r3, [r7, #12]
 8000364:	2b80      	cmp	r3, #128	@ 0x80
 8000366:	d101      	bne.n	800036c <HAL_CAN_RxFifo0MsgPendingCallback+0x40>
	  next_write_index = 0;
 8000368:	2300      	movs	r3, #0
 800036a:	60fb      	str	r3, [r7, #12]

	//overflow protection: if write pointer overlaps read pointer, then buffer full
	if (next_write_index != CANqueue_read_index) /* only write if space left in queue */
 800036c:	4b28      	ldr	r3, [pc, #160]	@ (8000410 <HAL_CAN_RxFifo0MsgPendingCallback+0xe4>)
 800036e:	681b      	ldr	r3, [r3, #0]
 8000370:	68fa      	ldr	r2, [r7, #12]
 8000372:	429a      	cmp	r2, r3
 8000374:	d03f      	beq.n	80003f6 <HAL_CAN_RxFifo0MsgPendingCallback+0xca>
	{
	  CANqueue[CANqueue_write_index].Id = RxHeader.StdId;
 8000376:	4b25      	ldr	r3, [pc, #148]	@ (800040c <HAL_CAN_RxFifo0MsgPendingCallback+0xe0>)
 8000378:	681a      	ldr	r2, [r3, #0]
 800037a:	4b23      	ldr	r3, [pc, #140]	@ (8000408 <HAL_CAN_RxFifo0MsgPendingCallback+0xdc>)
 800037c:	6819      	ldr	r1, [r3, #0]
 800037e:	4b25      	ldr	r3, [pc, #148]	@ (8000414 <HAL_CAN_RxFifo0MsgPendingCallback+0xe8>)
 8000380:	0112      	lsls	r2, r2, #4
 8000382:	50d1      	str	r1, [r2, r3]
	  CANqueue[CANqueue_write_index].flags = (RxHeader.IDE == CAN_ID_STD) ? 0x01: 0x00;
 8000384:	4b20      	ldr	r3, [pc, #128]	@ (8000408 <HAL_CAN_RxFifo0MsgPendingCallback+0xdc>)
 8000386:	689b      	ldr	r3, [r3, #8]
 8000388:	425a      	negs	r2, r3
 800038a:	4153      	adcs	r3, r2
 800038c:	b2da      	uxtb	r2, r3
 800038e:	4b1f      	ldr	r3, [pc, #124]	@ (800040c <HAL_CAN_RxFifo0MsgPendingCallback+0xe0>)
 8000390:	681b      	ldr	r3, [r3, #0]
 8000392:	0011      	movs	r1, r2
 8000394:	4a1f      	ldr	r2, [pc, #124]	@ (8000414 <HAL_CAN_RxFifo0MsgPendingCallback+0xe8>)
 8000396:	011b      	lsls	r3, r3, #4
 8000398:	18d3      	adds	r3, r2, r3
 800039a:	3304      	adds	r3, #4
 800039c:	1c0a      	adds	r2, r1, #0
 800039e:	701a      	strb	r2, [r3, #0]
	  CANqueue[CANqueue_write_index].DLC = RxHeader.DLC;
 80003a0:	4b19      	ldr	r3, [pc, #100]	@ (8000408 <HAL_CAN_RxFifo0MsgPendingCallback+0xdc>)
 80003a2:	691a      	ldr	r2, [r3, #16]
 80003a4:	4b19      	ldr	r3, [pc, #100]	@ (800040c <HAL_CAN_RxFifo0MsgPendingCallback+0xe0>)
 80003a6:	681b      	ldr	r3, [r3, #0]
 80003a8:	b2d1      	uxtb	r1, r2
 80003aa:	4a1a      	ldr	r2, [pc, #104]	@ (8000414 <HAL_CAN_RxFifo0MsgPendingCallback+0xe8>)
 80003ac:	011b      	lsls	r3, r3, #4
 80003ae:	18d3      	adds	r3, r2, r3
 80003b0:	3305      	adds	r3, #5
 80003b2:	1c0a      	adds	r2, r1, #0
 80003b4:	701a      	strb	r2, [r3, #0]

	  //DLC tells how many bytes are in data bytes
	  for (index = 0; index < RxHeader.DLC; index++)
 80003b6:	2300      	movs	r3, #0
 80003b8:	60bb      	str	r3, [r7, #8]
 80003ba:	e010      	b.n	80003de <HAL_CAN_RxFifo0MsgPendingCallback+0xb2>
		CANqueue[CANqueue_write_index].Data[index] = RxData[index]; /* ST's CAN driver stores byte data in uint32_t for some unexplained reason */
 80003bc:	4b13      	ldr	r3, [pc, #76]	@ (800040c <HAL_CAN_RxFifo0MsgPendingCallback+0xe0>)
 80003be:	681b      	ldr	r3, [r3, #0]
 80003c0:	4910      	ldr	r1, [pc, #64]	@ (8000404 <HAL_CAN_RxFifo0MsgPendingCallback+0xd8>)
 80003c2:	68ba      	ldr	r2, [r7, #8]
 80003c4:	188a      	adds	r2, r1, r2
 80003c6:	7811      	ldrb	r1, [r2, #0]
 80003c8:	4a12      	ldr	r2, [pc, #72]	@ (8000414 <HAL_CAN_RxFifo0MsgPendingCallback+0xe8>)
 80003ca:	011b      	lsls	r3, r3, #4
 80003cc:	18d2      	adds	r2, r2, r3
 80003ce:	68bb      	ldr	r3, [r7, #8]
 80003d0:	18d3      	adds	r3, r2, r3
 80003d2:	3306      	adds	r3, #6
 80003d4:	1c0a      	adds	r2, r1, #0
 80003d6:	701a      	strb	r2, [r3, #0]
	  for (index = 0; index < RxHeader.DLC; index++)
 80003d8:	68bb      	ldr	r3, [r7, #8]
 80003da:	3301      	adds	r3, #1
 80003dc:	60bb      	str	r3, [r7, #8]
 80003de:	4b0a      	ldr	r3, [pc, #40]	@ (8000408 <HAL_CAN_RxFifo0MsgPendingCallback+0xdc>)
 80003e0:	691b      	ldr	r3, [r3, #16]
 80003e2:	68ba      	ldr	r2, [r7, #8]
 80003e4:	429a      	cmp	r2, r3
 80003e6:	d3e9      	bcc.n	80003bc <HAL_CAN_RxFifo0MsgPendingCallback+0x90>

	  last_queue_index = CANqueue_write_index;
 80003e8:	4b08      	ldr	r3, [pc, #32]	@ (800040c <HAL_CAN_RxFifo0MsgPendingCallback+0xe0>)
 80003ea:	681a      	ldr	r2, [r3, #0]
 80003ec:	4b0a      	ldr	r3, [pc, #40]	@ (8000418 <HAL_CAN_RxFifo0MsgPendingCallback+0xec>)
 80003ee:	601a      	str	r2, [r3, #0]
	  CANqueue_write_index = next_write_index;
 80003f0:	4b06      	ldr	r3, [pc, #24]	@ (800040c <HAL_CAN_RxFifo0MsgPendingCallback+0xe0>)
 80003f2:	68fa      	ldr	r2, [r7, #12]
 80003f4:	601a      	str	r2, [r3, #0]
	}
  }
//			  CAN_Receive();
}
 80003f6:	46bd      	mov	sp, r7
 80003f8:	b004      	add	sp, #16
 80003fa:	bd80      	pop	{r7, pc}
 80003fc:	200008c0 	.word	0x200008c0
 8000400:	20000874 	.word	0x20000874
 8000404:	20000894 	.word	0x20000894
 8000408:	20000878 	.word	0x20000878
 800040c:	2000086c 	.word	0x2000086c
 8000410:	20000870 	.word	0x20000870
 8000414:	2000006c 	.word	0x2000006c
 8000418:	200008c4 	.word	0x200008c4

0800041c <HAL_CAN_ErrorCallback>:

	//Clears the error-interrupt pending flag
void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 800041c:	b580      	push	{r7, lr}
 800041e:	b082      	sub	sp, #8
 8000420:	af00      	add	r7, sp, #0
 8000422:	6078      	str	r0, [r7, #4]
  /* acknowledge the peripheral's error */
  hcan->Instance->MSR = CAN_MSR_ERRI;
 8000424:	687b      	ldr	r3, [r7, #4]
 8000426:	681b      	ldr	r3, [r3, #0]
 8000428:	2204      	movs	r2, #4
 800042a:	605a      	str	r2, [r3, #4]
}
 800042c:	46c0      	nop			@ (mov r8, r8)
 800042e:	46bd      	mov	sp, r7
 8000430:	b002      	add	sp, #8
 8000432:	bd80      	pop	{r7, pc}

08000434 <CAN_Transmit>:
		CANqueue_read_index = 0;

	return 1;
}

void CAN_Transmit(){
 8000434:	b580      	push	{r7, lr}
 8000436:	b082      	sub	sp, #8
 8000438:	af00      	add	r7, sp, #0

	TxHeader.StdId = 0x123;         // Change this to any hex value you want!
 800043a:	4b1b      	ldr	r3, [pc, #108]	@ (80004a8 <CAN_Transmit+0x74>)
 800043c:	2224      	movs	r2, #36	@ 0x24
 800043e:	32ff      	adds	r2, #255	@ 0xff
 8000440:	601a      	str	r2, [r3, #0]
	TxHeader.IDE = CAN_ID_STD;      // Ensure it's set to Standard 11-bit mode
 8000442:	4b19      	ldr	r3, [pc, #100]	@ (80004a8 <CAN_Transmit+0x74>)
 8000444:	2200      	movs	r2, #0
 8000446:	609a      	str	r2, [r3, #8]
	TxHeader.DLC = 8;
 8000448:	4b17      	ldr	r3, [pc, #92]	@ (80004a8 <CAN_Transmit+0x74>)
 800044a:	2208      	movs	r2, #8
 800044c:	611a      	str	r2, [r3, #16]
	for(int i=0; i<8; i++){
 800044e:	2300      	movs	r3, #0
 8000450:	607b      	str	r3, [r7, #4]
 8000452:	e011      	b.n	8000478 <CAN_Transmit+0x44>
	  TxData[i] = (TxData[i] + (1+i)) & 0xFF;				//wraps around when reached 255
 8000454:	4a15      	ldr	r2, [pc, #84]	@ (80004ac <CAN_Transmit+0x78>)
 8000456:	687b      	ldr	r3, [r7, #4]
 8000458:	18d3      	adds	r3, r2, r3
 800045a:	781a      	ldrb	r2, [r3, #0]
 800045c:	687b      	ldr	r3, [r7, #4]
 800045e:	b2db      	uxtb	r3, r3
 8000460:	18d3      	adds	r3, r2, r3
 8000462:	b2db      	uxtb	r3, r3
 8000464:	3301      	adds	r3, #1
 8000466:	b2d9      	uxtb	r1, r3
 8000468:	4a10      	ldr	r2, [pc, #64]	@ (80004ac <CAN_Transmit+0x78>)
 800046a:	687b      	ldr	r3, [r7, #4]
 800046c:	18d3      	adds	r3, r2, r3
 800046e:	1c0a      	adds	r2, r1, #0
 8000470:	701a      	strb	r2, [r3, #0]
	for(int i=0; i<8; i++){
 8000472:	687b      	ldr	r3, [r7, #4]
 8000474:	3301      	adds	r3, #1
 8000476:	607b      	str	r3, [r7, #4]
 8000478:	687b      	ldr	r3, [r7, #4]
 800047a:	2b07      	cmp	r3, #7
 800047c:	ddea      	ble.n	8000454 <CAN_Transmit+0x20>
	}
//	TxData[0] ++; 				//increment the first byte
//	TxData[7] --;					//increment the last byte

	//mandatory to look for a free Tx mailbox
	while(HAL_CAN_GetTxMailboxesFreeLevel(&hcan) == 0);
 800047e:	46c0      	nop			@ (mov r8, r8)
 8000480:	4b0b      	ldr	r3, [pc, #44]	@ (80004b0 <CAN_Transmit+0x7c>)
 8000482:	0018      	movs	r0, r3
 8000484:	f000 fff0 	bl	8001468 <HAL_CAN_GetTxMailboxesFreeLevel>
 8000488:	1e03      	subs	r3, r0, #0
 800048a:	d0f9      	beq.n	8000480 <CAN_Transmit+0x4c>
	if(HAL_CAN_AddTxMessage(&hcan, &TxHeader, TxData, &TxMailbox) != HAL_OK){
 800048c:	4b09      	ldr	r3, [pc, #36]	@ (80004b4 <CAN_Transmit+0x80>)
 800048e:	4a07      	ldr	r2, [pc, #28]	@ (80004ac <CAN_Transmit+0x78>)
 8000490:	4905      	ldr	r1, [pc, #20]	@ (80004a8 <CAN_Transmit+0x74>)
 8000492:	4807      	ldr	r0, [pc, #28]	@ (80004b0 <CAN_Transmit+0x7c>)
 8000494:	f000 ff16 	bl	80012c4 <HAL_CAN_AddTxMessage>
 8000498:	1e03      	subs	r3, r0, #0
 800049a:	d000      	beq.n	800049e <CAN_Transmit+0x6a>
	  //transmission request error
		ERROR_CONDITION();
 800049c:	be00      	bkpt	0x0000
	}

}
 800049e:	46c0      	nop			@ (mov r8, r8)
 80004a0:	46bd      	mov	sp, r7
 80004a2:	b002      	add	sp, #8
 80004a4:	bd80      	pop	{r7, pc}
 80004a6:	46c0      	nop			@ (mov r8, r8)
 80004a8:	2000089c 	.word	0x2000089c
 80004ac:	200008b4 	.word	0x200008b4
 80004b0:	20000044 	.word	0x20000044
 80004b4:	200008bc 	.word	0x200008bc

080004b8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004b8:	b580      	push	{r7, lr}
 80004ba:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004bc:	f000 fc68 	bl	8000d90 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004c0:	f000 f832 	bl	8000528 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80004c4:	f000 f9a4 	bl	8000810 <MX_GPIO_Init>
  MX_USB_PCD_Init();
 80004c8:	f000 f97c 	bl	80007c4 <MX_USB_PCD_Init>
  MX_CAN_Init();
 80004cc:	f000 f896 	bl	80005fc <MX_CAN_Init>
  MX_SPI1_Init();
 80004d0:	f000 f8cc 	bl	800066c <MX_SPI1_Init>
  MX_FATFS_Init();
 80004d4:	f004 f81e 	bl	8004514 <MX_FATFS_Init>
  MX_USART2_UART_Init();
 80004d8:	f000 f944 	bl	8000764 <MX_USART2_UART_Init>
  MX_SPI2_Init();
 80004dc:	f000 f904 	bl	80006e8 <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */
  CANbus_Init();
 80004e0:	f7ff fe9e 	bl	8000220 <CANbus_Init>
  HAL_CAN_Start(&hcan);
 80004e4:	4b0b      	ldr	r3, [pc, #44]	@ (8000514 <main+0x5c>)
 80004e6:	0018      	movs	r0, r3
 80004e8:	f000 fea6 	bl	8001238 <HAL_CAN_Start>
//  HAL_CAN_IRQHandler(&hcan);

//  HAL_CAN_Receive_IT(&hcan, CAN_RX_FIFO0);


	res = f_mount(&fs, "", 1);
 80004ec:	490a      	ldr	r1, [pc, #40]	@ (8000518 <main+0x60>)
 80004ee:	4b0b      	ldr	r3, [pc, #44]	@ (800051c <main+0x64>)
 80004f0:	2201      	movs	r2, #1
 80004f2:	0018      	movs	r0, r3
 80004f4:	f005 fb24 	bl	8005b40 <f_mount>
 80004f8:	0003      	movs	r3, r0
 80004fa:	001a      	movs	r2, r3
 80004fc:	4b08      	ldr	r3, [pc, #32]	@ (8000520 <main+0x68>)
 80004fe:	701a      	strb	r2, [r3, #0]

	if (res == FR_OK) {
 8000500:	4b07      	ldr	r3, [pc, #28]	@ (8000520 <main+0x68>)
 8000502:	781b      	ldrb	r3, [r3, #0]
 8000504:	2b00      	cmp	r3, #0
 8000506:	d102      	bne.n	800050e <main+0x56>
		sd_state=1;
 8000508:	4b06      	ldr	r3, [pc, #24]	@ (8000524 <main+0x6c>)
 800050a:	2201      	movs	r2, #1
 800050c:	801a      	strh	r2, [r3, #0]
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while (1)
  {
	  CAN_Transmit();
 800050e:	f7ff ff91 	bl	8000434 <CAN_Transmit>
 8000512:	e7fc      	b.n	800050e <main+0x56>
 8000514:	20000044 	.word	0x20000044
 8000518:	08005d18 	.word	0x08005d18
 800051c:	20000cf8 	.word	0x20000cf8
 8000520:	20000f28 	.word	0x20000f28
 8000524:	20000cf4 	.word	0x20000cf4

08000528 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000528:	b590      	push	{r4, r7, lr}
 800052a:	b099      	sub	sp, #100	@ 0x64
 800052c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800052e:	242c      	movs	r4, #44	@ 0x2c
 8000530:	193b      	adds	r3, r7, r4
 8000532:	0018      	movs	r0, r3
 8000534:	2334      	movs	r3, #52	@ 0x34
 8000536:	001a      	movs	r2, r3
 8000538:	2100      	movs	r1, #0
 800053a:	f005 fbb5 	bl	8005ca8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800053e:	231c      	movs	r3, #28
 8000540:	18fb      	adds	r3, r7, r3
 8000542:	0018      	movs	r0, r3
 8000544:	2310      	movs	r3, #16
 8000546:	001a      	movs	r2, r3
 8000548:	2100      	movs	r1, #0
 800054a:	f005 fbad 	bl	8005ca8 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800054e:	003b      	movs	r3, r7
 8000550:	0018      	movs	r0, r3
 8000552:	231c      	movs	r3, #28
 8000554:	001a      	movs	r2, r3
 8000556:	2100      	movs	r1, #0
 8000558:	f005 fba6 	bl	8005ca8 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI48;
 800055c:	0021      	movs	r1, r4
 800055e:	187b      	adds	r3, r7, r1
 8000560:	2222      	movs	r2, #34	@ 0x22
 8000562:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000564:	187b      	adds	r3, r7, r1
 8000566:	2201      	movs	r2, #1
 8000568:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 800056a:	187b      	adds	r3, r7, r1
 800056c:	2201      	movs	r2, #1
 800056e:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000570:	187b      	adds	r3, r7, r1
 8000572:	2210      	movs	r2, #16
 8000574:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000576:	187b      	adds	r3, r7, r1
 8000578:	2202      	movs	r2, #2
 800057a:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800057c:	187b      	adds	r3, r7, r1
 800057e:	2280      	movs	r2, #128	@ 0x80
 8000580:	0212      	lsls	r2, r2, #8
 8000582:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8000584:	187b      	adds	r3, r7, r1
 8000586:	2280      	movs	r2, #128	@ 0x80
 8000588:	0352      	lsls	r2, r2, #13
 800058a:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 800058c:	187b      	adds	r3, r7, r1
 800058e:	2200      	movs	r2, #0
 8000590:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000592:	187b      	adds	r3, r7, r1
 8000594:	0018      	movs	r0, r3
 8000596:	f002 f81b 	bl	80025d0 <HAL_RCC_OscConfig>
 800059a:	1e03      	subs	r3, r0, #0
 800059c:	d001      	beq.n	80005a2 <SystemClock_Config+0x7a>
  {
    Error_Handler();
 800059e:	f000 f9d7 	bl	8000950 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80005a2:	211c      	movs	r1, #28
 80005a4:	187b      	adds	r3, r7, r1
 80005a6:	2207      	movs	r2, #7
 80005a8:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80005aa:	187b      	adds	r3, r7, r1
 80005ac:	2202      	movs	r2, #2
 80005ae:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80005b0:	187b      	adds	r3, r7, r1
 80005b2:	2200      	movs	r2, #0
 80005b4:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80005b6:	187b      	adds	r3, r7, r1
 80005b8:	2200      	movs	r2, #0
 80005ba:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80005bc:	187b      	adds	r3, r7, r1
 80005be:	2101      	movs	r1, #1
 80005c0:	0018      	movs	r0, r3
 80005c2:	f002 fb8b 	bl	8002cdc <HAL_RCC_ClockConfig>
 80005c6:	1e03      	subs	r3, r0, #0
 80005c8:	d001      	beq.n	80005ce <SystemClock_Config+0xa6>
  {
    Error_Handler();
 80005ca:	f000 f9c1 	bl	8000950 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB|RCC_PERIPHCLK_USART2;
 80005ce:	003b      	movs	r3, r7
 80005d0:	4a09      	ldr	r2, [pc, #36]	@ (80005f8 <SystemClock_Config+0xd0>)
 80005d2:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80005d4:	003b      	movs	r3, r7
 80005d6:	2200      	movs	r2, #0
 80005d8:	60da      	str	r2, [r3, #12]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 80005da:	003b      	movs	r3, r7
 80005dc:	2200      	movs	r2, #0
 80005de:	619a      	str	r2, [r3, #24]

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80005e0:	003b      	movs	r3, r7
 80005e2:	0018      	movs	r0, r3
 80005e4:	f002 fce6 	bl	8002fb4 <HAL_RCCEx_PeriphCLKConfig>
 80005e8:	1e03      	subs	r3, r0, #0
 80005ea:	d001      	beq.n	80005f0 <SystemClock_Config+0xc8>
  {
    Error_Handler();
 80005ec:	f000 f9b0 	bl	8000950 <Error_Handler>
  }
}
 80005f0:	46c0      	nop			@ (mov r8, r8)
 80005f2:	46bd      	mov	sp, r7
 80005f4:	b019      	add	sp, #100	@ 0x64
 80005f6:	bd90      	pop	{r4, r7, pc}
 80005f8:	00020002 	.word	0x00020002

080005fc <MX_CAN_Init>:
  * @brief CAN Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN_Init(void)
{
 80005fc:	b580      	push	{r7, lr}
 80005fe:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */
////
  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN;
 8000600:	4b18      	ldr	r3, [pc, #96]	@ (8000664 <MX_CAN_Init+0x68>)
 8000602:	4a19      	ldr	r2, [pc, #100]	@ (8000668 <MX_CAN_Init+0x6c>)
 8000604:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 6;
 8000606:	4b17      	ldr	r3, [pc, #92]	@ (8000664 <MX_CAN_Init+0x68>)
 8000608:	2206      	movs	r2, #6
 800060a:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 800060c:	4b15      	ldr	r3, [pc, #84]	@ (8000664 <MX_CAN_Init+0x68>)
 800060e:	2200      	movs	r2, #0
 8000610:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000612:	4b14      	ldr	r3, [pc, #80]	@ (8000664 <MX_CAN_Init+0x68>)
 8000614:	2200      	movs	r2, #0
 8000616:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_12TQ;
 8000618:	4b12      	ldr	r3, [pc, #72]	@ (8000664 <MX_CAN_Init+0x68>)
 800061a:	22b0      	movs	r2, #176	@ 0xb0
 800061c:	0312      	lsls	r2, r2, #12
 800061e:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_3TQ;
 8000620:	4b10      	ldr	r3, [pc, #64]	@ (8000664 <MX_CAN_Init+0x68>)
 8000622:	2280      	movs	r2, #128	@ 0x80
 8000624:	0392      	lsls	r2, r2, #14
 8000626:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 8000628:	4b0e      	ldr	r3, [pc, #56]	@ (8000664 <MX_CAN_Init+0x68>)
 800062a:	2200      	movs	r2, #0
 800062c:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 800062e:	4b0d      	ldr	r3, [pc, #52]	@ (8000664 <MX_CAN_Init+0x68>)
 8000630:	2200      	movs	r2, #0
 8000632:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 8000634:	4b0b      	ldr	r3, [pc, #44]	@ (8000664 <MX_CAN_Init+0x68>)
 8000636:	2200      	movs	r2, #0
 8000638:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 800063a:	4b0a      	ldr	r3, [pc, #40]	@ (8000664 <MX_CAN_Init+0x68>)
 800063c:	2200      	movs	r2, #0
 800063e:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 8000640:	4b08      	ldr	r3, [pc, #32]	@ (8000664 <MX_CAN_Init+0x68>)
 8000642:	2200      	movs	r2, #0
 8000644:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 8000646:	4b07      	ldr	r3, [pc, #28]	@ (8000664 <MX_CAN_Init+0x68>)
 8000648:	2200      	movs	r2, #0
 800064a:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 800064c:	4b05      	ldr	r3, [pc, #20]	@ (8000664 <MX_CAN_Init+0x68>)
 800064e:	0018      	movs	r0, r3
 8000650:	f000 fc02 	bl	8000e58 <HAL_CAN_Init>
 8000654:	1e03      	subs	r3, r0, #0
 8000656:	d001      	beq.n	800065c <MX_CAN_Init+0x60>
  {
    Error_Handler();
 8000658:	f000 f97a 	bl	8000950 <Error_Handler>
//	  Error_Handler();
//  }
////
  /* USER CODE END CAN_Init 2 */

}
 800065c:	46c0      	nop			@ (mov r8, r8)
 800065e:	46bd      	mov	sp, r7
 8000660:	bd80      	pop	{r7, pc}
 8000662:	46c0      	nop			@ (mov r8, r8)
 8000664:	20000044 	.word	0x20000044
 8000668:	40006400 	.word	0x40006400

0800066c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800066c:	b580      	push	{r7, lr}
 800066e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000670:	4b1b      	ldr	r3, [pc, #108]	@ (80006e0 <MX_SPI1_Init+0x74>)
 8000672:	4a1c      	ldr	r2, [pc, #112]	@ (80006e4 <MX_SPI1_Init+0x78>)
 8000674:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000676:	4b1a      	ldr	r3, [pc, #104]	@ (80006e0 <MX_SPI1_Init+0x74>)
 8000678:	2282      	movs	r2, #130	@ 0x82
 800067a:	0052      	lsls	r2, r2, #1
 800067c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800067e:	4b18      	ldr	r3, [pc, #96]	@ (80006e0 <MX_SPI1_Init+0x74>)
 8000680:	2200      	movs	r2, #0
 8000682:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000684:	4b16      	ldr	r3, [pc, #88]	@ (80006e0 <MX_SPI1_Init+0x74>)
 8000686:	22e0      	movs	r2, #224	@ 0xe0
 8000688:	00d2      	lsls	r2, r2, #3
 800068a:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800068c:	4b14      	ldr	r3, [pc, #80]	@ (80006e0 <MX_SPI1_Init+0x74>)
 800068e:	2200      	movs	r2, #0
 8000690:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000692:	4b13      	ldr	r3, [pc, #76]	@ (80006e0 <MX_SPI1_Init+0x74>)
 8000694:	2200      	movs	r2, #0
 8000696:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000698:	4b11      	ldr	r3, [pc, #68]	@ (80006e0 <MX_SPI1_Init+0x74>)
 800069a:	2280      	movs	r2, #128	@ 0x80
 800069c:	0092      	lsls	r2, r2, #2
 800069e:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 80006a0:	4b0f      	ldr	r3, [pc, #60]	@ (80006e0 <MX_SPI1_Init+0x74>)
 80006a2:	2238      	movs	r2, #56	@ 0x38
 80006a4:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80006a6:	4b0e      	ldr	r3, [pc, #56]	@ (80006e0 <MX_SPI1_Init+0x74>)
 80006a8:	2200      	movs	r2, #0
 80006aa:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80006ac:	4b0c      	ldr	r3, [pc, #48]	@ (80006e0 <MX_SPI1_Init+0x74>)
 80006ae:	2200      	movs	r2, #0
 80006b0:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80006b2:	4b0b      	ldr	r3, [pc, #44]	@ (80006e0 <MX_SPI1_Init+0x74>)
 80006b4:	2200      	movs	r2, #0
 80006b6:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 80006b8:	4b09      	ldr	r3, [pc, #36]	@ (80006e0 <MX_SPI1_Init+0x74>)
 80006ba:	2207      	movs	r2, #7
 80006bc:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80006be:	4b08      	ldr	r3, [pc, #32]	@ (80006e0 <MX_SPI1_Init+0x74>)
 80006c0:	2200      	movs	r2, #0
 80006c2:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80006c4:	4b06      	ldr	r3, [pc, #24]	@ (80006e0 <MX_SPI1_Init+0x74>)
 80006c6:	2208      	movs	r2, #8
 80006c8:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80006ca:	4b05      	ldr	r3, [pc, #20]	@ (80006e0 <MX_SPI1_Init+0x74>)
 80006cc:	0018      	movs	r0, r3
 80006ce:	f002 fd6f 	bl	80031b0 <HAL_SPI_Init>
 80006d2:	1e03      	subs	r3, r0, #0
 80006d4:	d001      	beq.n	80006da <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 80006d6:	f000 f93b 	bl	8000950 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80006da:	46c0      	nop			@ (mov r8, r8)
 80006dc:	46bd      	mov	sp, r7
 80006de:	bd80      	pop	{r7, pc}
 80006e0:	200008c8 	.word	0x200008c8
 80006e4:	40013000 	.word	0x40013000

080006e8 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80006e8:	b580      	push	{r7, lr}
 80006ea:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80006ec:	4b1b      	ldr	r3, [pc, #108]	@ (800075c <MX_SPI2_Init+0x74>)
 80006ee:	4a1c      	ldr	r2, [pc, #112]	@ (8000760 <MX_SPI2_Init+0x78>)
 80006f0:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80006f2:	4b1a      	ldr	r3, [pc, #104]	@ (800075c <MX_SPI2_Init+0x74>)
 80006f4:	2282      	movs	r2, #130	@ 0x82
 80006f6:	0052      	lsls	r2, r2, #1
 80006f8:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80006fa:	4b18      	ldr	r3, [pc, #96]	@ (800075c <MX_SPI2_Init+0x74>)
 80006fc:	2200      	movs	r2, #0
 80006fe:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 8000700:	4b16      	ldr	r3, [pc, #88]	@ (800075c <MX_SPI2_Init+0x74>)
 8000702:	22c0      	movs	r2, #192	@ 0xc0
 8000704:	0092      	lsls	r2, r2, #2
 8000706:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000708:	4b14      	ldr	r3, [pc, #80]	@ (800075c <MX_SPI2_Init+0x74>)
 800070a:	2200      	movs	r2, #0
 800070c:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800070e:	4b13      	ldr	r3, [pc, #76]	@ (800075c <MX_SPI2_Init+0x74>)
 8000710:	2200      	movs	r2, #0
 8000712:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000714:	4b11      	ldr	r3, [pc, #68]	@ (800075c <MX_SPI2_Init+0x74>)
 8000716:	2280      	movs	r2, #128	@ 0x80
 8000718:	0092      	lsls	r2, r2, #2
 800071a:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 800071c:	4b0f      	ldr	r3, [pc, #60]	@ (800075c <MX_SPI2_Init+0x74>)
 800071e:	2238      	movs	r2, #56	@ 0x38
 8000720:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000722:	4b0e      	ldr	r3, [pc, #56]	@ (800075c <MX_SPI2_Init+0x74>)
 8000724:	2200      	movs	r2, #0
 8000726:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000728:	4b0c      	ldr	r3, [pc, #48]	@ (800075c <MX_SPI2_Init+0x74>)
 800072a:	2200      	movs	r2, #0
 800072c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800072e:	4b0b      	ldr	r3, [pc, #44]	@ (800075c <MX_SPI2_Init+0x74>)
 8000730:	2200      	movs	r2, #0
 8000732:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8000734:	4b09      	ldr	r3, [pc, #36]	@ (800075c <MX_SPI2_Init+0x74>)
 8000736:	2207      	movs	r2, #7
 8000738:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800073a:	4b08      	ldr	r3, [pc, #32]	@ (800075c <MX_SPI2_Init+0x74>)
 800073c:	2200      	movs	r2, #0
 800073e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000740:	4b06      	ldr	r3, [pc, #24]	@ (800075c <MX_SPI2_Init+0x74>)
 8000742:	2208      	movs	r2, #8
 8000744:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000746:	4b05      	ldr	r3, [pc, #20]	@ (800075c <MX_SPI2_Init+0x74>)
 8000748:	0018      	movs	r0, r3
 800074a:	f002 fd31 	bl	80031b0 <HAL_SPI_Init>
 800074e:	1e03      	subs	r3, r0, #0
 8000750:	d001      	beq.n	8000756 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8000752:	f000 f8fd 	bl	8000950 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000756:	46c0      	nop			@ (mov r8, r8)
 8000758:	46bd      	mov	sp, r7
 800075a:	bd80      	pop	{r7, pc}
 800075c:	2000092c 	.word	0x2000092c
 8000760:	40003800 	.word	0x40003800

08000764 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000764:	b580      	push	{r7, lr}
 8000766:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000768:	4b14      	ldr	r3, [pc, #80]	@ (80007bc <MX_USART2_UART_Init+0x58>)
 800076a:	4a15      	ldr	r2, [pc, #84]	@ (80007c0 <MX_USART2_UART_Init+0x5c>)
 800076c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800076e:	4b13      	ldr	r3, [pc, #76]	@ (80007bc <MX_USART2_UART_Init+0x58>)
 8000770:	22e1      	movs	r2, #225	@ 0xe1
 8000772:	0252      	lsls	r2, r2, #9
 8000774:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000776:	4b11      	ldr	r3, [pc, #68]	@ (80007bc <MX_USART2_UART_Init+0x58>)
 8000778:	2200      	movs	r2, #0
 800077a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800077c:	4b0f      	ldr	r3, [pc, #60]	@ (80007bc <MX_USART2_UART_Init+0x58>)
 800077e:	2200      	movs	r2, #0
 8000780:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000782:	4b0e      	ldr	r3, [pc, #56]	@ (80007bc <MX_USART2_UART_Init+0x58>)
 8000784:	2200      	movs	r2, #0
 8000786:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000788:	4b0c      	ldr	r3, [pc, #48]	@ (80007bc <MX_USART2_UART_Init+0x58>)
 800078a:	220c      	movs	r2, #12
 800078c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800078e:	4b0b      	ldr	r3, [pc, #44]	@ (80007bc <MX_USART2_UART_Init+0x58>)
 8000790:	2200      	movs	r2, #0
 8000792:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000794:	4b09      	ldr	r3, [pc, #36]	@ (80007bc <MX_USART2_UART_Init+0x58>)
 8000796:	2200      	movs	r2, #0
 8000798:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800079a:	4b08      	ldr	r3, [pc, #32]	@ (80007bc <MX_USART2_UART_Init+0x58>)
 800079c:	2200      	movs	r2, #0
 800079e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80007a0:	4b06      	ldr	r3, [pc, #24]	@ (80007bc <MX_USART2_UART_Init+0x58>)
 80007a2:	2200      	movs	r2, #0
 80007a4:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80007a6:	4b05      	ldr	r3, [pc, #20]	@ (80007bc <MX_USART2_UART_Init+0x58>)
 80007a8:	0018      	movs	r0, r3
 80007aa:	f003 fa71 	bl	8003c90 <HAL_UART_Init>
 80007ae:	1e03      	subs	r3, r0, #0
 80007b0:	d001      	beq.n	80007b6 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80007b2:	f000 f8cd 	bl	8000950 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80007b6:	46c0      	nop			@ (mov r8, r8)
 80007b8:	46bd      	mov	sp, r7
 80007ba:	bd80      	pop	{r7, pc}
 80007bc:	20000990 	.word	0x20000990
 80007c0:	40004400 	.word	0x40004400

080007c4 <MX_USB_PCD_Init>:
  * @brief USB Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_PCD_Init(void)
{
 80007c4:	b580      	push	{r7, lr}
 80007c6:	af00      	add	r7, sp, #0
  /* USER CODE END USB_Init 0 */

  /* USER CODE BEGIN USB_Init 1 */

  /* USER CODE END USB_Init 1 */
  hpcd_USB_FS.Instance = USB;
 80007c8:	4b0f      	ldr	r3, [pc, #60]	@ (8000808 <MX_USB_PCD_Init+0x44>)
 80007ca:	4a10      	ldr	r2, [pc, #64]	@ (800080c <MX_USB_PCD_Init+0x48>)
 80007cc:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 80007ce:	4b0e      	ldr	r3, [pc, #56]	@ (8000808 <MX_USB_PCD_Init+0x44>)
 80007d0:	2208      	movs	r2, #8
 80007d2:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 80007d4:	4b0c      	ldr	r3, [pc, #48]	@ (8000808 <MX_USB_PCD_Init+0x44>)
 80007d6:	2202      	movs	r2, #2
 80007d8:	715a      	strb	r2, [r3, #5]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80007da:	4b0b      	ldr	r3, [pc, #44]	@ (8000808 <MX_USB_PCD_Init+0x44>)
 80007dc:	2202      	movs	r2, #2
 80007de:	71da      	strb	r2, [r3, #7]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 80007e0:	4b09      	ldr	r3, [pc, #36]	@ (8000808 <MX_USB_PCD_Init+0x44>)
 80007e2:	2200      	movs	r2, #0
 80007e4:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 80007e6:	4b08      	ldr	r3, [pc, #32]	@ (8000808 <MX_USB_PCD_Init+0x44>)
 80007e8:	2200      	movs	r2, #0
 80007ea:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 80007ec:	4b06      	ldr	r3, [pc, #24]	@ (8000808 <MX_USB_PCD_Init+0x44>)
 80007ee:	2200      	movs	r2, #0
 80007f0:	72da      	strb	r2, [r3, #11]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 80007f2:	4b05      	ldr	r3, [pc, #20]	@ (8000808 <MX_USB_PCD_Init+0x44>)
 80007f4:	0018      	movs	r0, r3
 80007f6:	f001 fdcd 	bl	8002394 <HAL_PCD_Init>
 80007fa:	1e03      	subs	r3, r0, #0
 80007fc:	d001      	beq.n	8000802 <MX_USB_PCD_Init+0x3e>
  {
    Error_Handler();
 80007fe:	f000 f8a7 	bl	8000950 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Init 2 */

  /* USER CODE END USB_Init 2 */

}
 8000802:	46c0      	nop			@ (mov r8, r8)
 8000804:	46bd      	mov	sp, r7
 8000806:	bd80      	pop	{r7, pc}
 8000808:	20000a18 	.word	0x20000a18
 800080c:	40005c00 	.word	0x40005c00

08000810 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000810:	b590      	push	{r4, r7, lr}
 8000812:	b08b      	sub	sp, #44	@ 0x2c
 8000814:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000816:	2414      	movs	r4, #20
 8000818:	193b      	adds	r3, r7, r4
 800081a:	0018      	movs	r0, r3
 800081c:	2314      	movs	r3, #20
 800081e:	001a      	movs	r2, r3
 8000820:	2100      	movs	r1, #0
 8000822:	f005 fa41 	bl	8005ca8 <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000826:	4b47      	ldr	r3, [pc, #284]	@ (8000944 <MX_GPIO_Init+0x134>)
 8000828:	695a      	ldr	r2, [r3, #20]
 800082a:	4b46      	ldr	r3, [pc, #280]	@ (8000944 <MX_GPIO_Init+0x134>)
 800082c:	2180      	movs	r1, #128	@ 0x80
 800082e:	0309      	lsls	r1, r1, #12
 8000830:	430a      	orrs	r2, r1
 8000832:	615a      	str	r2, [r3, #20]
 8000834:	4b43      	ldr	r3, [pc, #268]	@ (8000944 <MX_GPIO_Init+0x134>)
 8000836:	695a      	ldr	r2, [r3, #20]
 8000838:	2380      	movs	r3, #128	@ 0x80
 800083a:	031b      	lsls	r3, r3, #12
 800083c:	4013      	ands	r3, r2
 800083e:	613b      	str	r3, [r7, #16]
 8000840:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000842:	4b40      	ldr	r3, [pc, #256]	@ (8000944 <MX_GPIO_Init+0x134>)
 8000844:	695a      	ldr	r2, [r3, #20]
 8000846:	4b3f      	ldr	r3, [pc, #252]	@ (8000944 <MX_GPIO_Init+0x134>)
 8000848:	2180      	movs	r1, #128	@ 0x80
 800084a:	03c9      	lsls	r1, r1, #15
 800084c:	430a      	orrs	r2, r1
 800084e:	615a      	str	r2, [r3, #20]
 8000850:	4b3c      	ldr	r3, [pc, #240]	@ (8000944 <MX_GPIO_Init+0x134>)
 8000852:	695a      	ldr	r2, [r3, #20]
 8000854:	2380      	movs	r3, #128	@ 0x80
 8000856:	03db      	lsls	r3, r3, #15
 8000858:	4013      	ands	r3, r2
 800085a:	60fb      	str	r3, [r7, #12]
 800085c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800085e:	4b39      	ldr	r3, [pc, #228]	@ (8000944 <MX_GPIO_Init+0x134>)
 8000860:	695a      	ldr	r2, [r3, #20]
 8000862:	4b38      	ldr	r3, [pc, #224]	@ (8000944 <MX_GPIO_Init+0x134>)
 8000864:	2180      	movs	r1, #128	@ 0x80
 8000866:	0289      	lsls	r1, r1, #10
 8000868:	430a      	orrs	r2, r1
 800086a:	615a      	str	r2, [r3, #20]
 800086c:	4b35      	ldr	r3, [pc, #212]	@ (8000944 <MX_GPIO_Init+0x134>)
 800086e:	695a      	ldr	r2, [r3, #20]
 8000870:	2380      	movs	r3, #128	@ 0x80
 8000872:	029b      	lsls	r3, r3, #10
 8000874:	4013      	ands	r3, r2
 8000876:	60bb      	str	r3, [r7, #8]
 8000878:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800087a:	4b32      	ldr	r3, [pc, #200]	@ (8000944 <MX_GPIO_Init+0x134>)
 800087c:	695a      	ldr	r2, [r3, #20]
 800087e:	4b31      	ldr	r3, [pc, #196]	@ (8000944 <MX_GPIO_Init+0x134>)
 8000880:	2180      	movs	r1, #128	@ 0x80
 8000882:	02c9      	lsls	r1, r1, #11
 8000884:	430a      	orrs	r2, r1
 8000886:	615a      	str	r2, [r3, #20]
 8000888:	4b2e      	ldr	r3, [pc, #184]	@ (8000944 <MX_GPIO_Init+0x134>)
 800088a:	695a      	ldr	r2, [r3, #20]
 800088c:	2380      	movs	r3, #128	@ 0x80
 800088e:	02db      	lsls	r3, r3, #11
 8000890:	4013      	ands	r3, r2
 8000892:	607b      	str	r3, [r7, #4]
 8000894:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LCD_RS_Pin|LCD_RST_Pin, GPIO_PIN_RESET);
 8000896:	23c0      	movs	r3, #192	@ 0xc0
 8000898:	01db      	lsls	r3, r3, #7
 800089a:	482b      	ldr	r0, [pc, #172]	@ (8000948 <MX_GPIO_Init+0x138>)
 800089c:	2200      	movs	r2, #0
 800089e:	0019      	movs	r1, r3
 80008a0:	f001 fd34 	bl	800230c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SD_CS_GPIO_Port, SD_CS_Pin, GPIO_PIN_RESET);
 80008a4:	2380      	movs	r3, #128	@ 0x80
 80008a6:	0219      	lsls	r1, r3, #8
 80008a8:	2390      	movs	r3, #144	@ 0x90
 80008aa:	05db      	lsls	r3, r3, #23
 80008ac:	2200      	movs	r2, #0
 80008ae:	0018      	movs	r0, r3
 80008b0:	f001 fd2c 	bl	800230c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : Button_Pin */
  GPIO_InitStruct.Pin = Button_Pin;
 80008b4:	193b      	adds	r3, r7, r4
 80008b6:	2280      	movs	r2, #128	@ 0x80
 80008b8:	0192      	lsls	r2, r2, #6
 80008ba:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80008bc:	193b      	adds	r3, r7, r4
 80008be:	2284      	movs	r2, #132	@ 0x84
 80008c0:	0392      	lsls	r2, r2, #14
 80008c2:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008c4:	193b      	adds	r3, r7, r4
 80008c6:	2200      	movs	r2, #0
 80008c8:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(Button_GPIO_Port, &GPIO_InitStruct);
 80008ca:	193b      	adds	r3, r7, r4
 80008cc:	4a1f      	ldr	r2, [pc, #124]	@ (800094c <MX_GPIO_Init+0x13c>)
 80008ce:	0019      	movs	r1, r3
 80008d0:	0010      	movs	r0, r2
 80008d2:	f001 fba3 	bl	800201c <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_RS_Pin LCD_RST_Pin */
  GPIO_InitStruct.Pin = LCD_RS_Pin|LCD_RST_Pin;
 80008d6:	0021      	movs	r1, r4
 80008d8:	193b      	adds	r3, r7, r4
 80008da:	22c0      	movs	r2, #192	@ 0xc0
 80008dc:	01d2      	lsls	r2, r2, #7
 80008de:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008e0:	000c      	movs	r4, r1
 80008e2:	193b      	adds	r3, r7, r4
 80008e4:	2201      	movs	r2, #1
 80008e6:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008e8:	193b      	adds	r3, r7, r4
 80008ea:	2200      	movs	r2, #0
 80008ec:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008ee:	193b      	adds	r3, r7, r4
 80008f0:	2200      	movs	r2, #0
 80008f2:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008f4:	193b      	adds	r3, r7, r4
 80008f6:	4a14      	ldr	r2, [pc, #80]	@ (8000948 <MX_GPIO_Init+0x138>)
 80008f8:	0019      	movs	r1, r3
 80008fa:	0010      	movs	r0, r2
 80008fc:	f001 fb8e 	bl	800201c <HAL_GPIO_Init>

  /*Configure GPIO pin : SD_CS_Pin */
  GPIO_InitStruct.Pin = SD_CS_Pin;
 8000900:	0021      	movs	r1, r4
 8000902:	187b      	adds	r3, r7, r1
 8000904:	2280      	movs	r2, #128	@ 0x80
 8000906:	0212      	lsls	r2, r2, #8
 8000908:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800090a:	187b      	adds	r3, r7, r1
 800090c:	2201      	movs	r2, #1
 800090e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000910:	187b      	adds	r3, r7, r1
 8000912:	2200      	movs	r2, #0
 8000914:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000916:	187b      	adds	r3, r7, r1
 8000918:	2200      	movs	r2, #0
 800091a:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(SD_CS_GPIO_Port, &GPIO_InitStruct);
 800091c:	187a      	adds	r2, r7, r1
 800091e:	2390      	movs	r3, #144	@ 0x90
 8000920:	05db      	lsls	r3, r3, #23
 8000922:	0011      	movs	r1, r2
 8000924:	0018      	movs	r0, r3
 8000926:	f001 fb79 	bl	800201c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 800092a:	2200      	movs	r2, #0
 800092c:	2100      	movs	r1, #0
 800092e:	2007      	movs	r0, #7
 8000930:	f001 f9e0 	bl	8001cf4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 8000934:	2007      	movs	r0, #7
 8000936:	f001 f9f2 	bl	8001d1e <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800093a:	46c0      	nop			@ (mov r8, r8)
 800093c:	46bd      	mov	sp, r7
 800093e:	b00b      	add	sp, #44	@ 0x2c
 8000940:	bd90      	pop	{r4, r7, pc}
 8000942:	46c0      	nop			@ (mov r8, r8)
 8000944:	40021000 	.word	0x40021000
 8000948:	48000400 	.word	0x48000400
 800094c:	48000800 	.word	0x48000800

08000950 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000950:	b580      	push	{r7, lr}
 8000952:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000954:	b672      	cpsid	i
}
 8000956:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  __disable_irq();
  while (1)
 8000958:	46c0      	nop			@ (mov r8, r8)
 800095a:	e7fd      	b.n	8000958 <Error_Handler+0x8>

0800095c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800095c:	b580      	push	{r7, lr}
 800095e:	b082      	sub	sp, #8
 8000960:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000962:	4b13      	ldr	r3, [pc, #76]	@ (80009b0 <HAL_MspInit+0x54>)
 8000964:	699a      	ldr	r2, [r3, #24]
 8000966:	4b12      	ldr	r3, [pc, #72]	@ (80009b0 <HAL_MspInit+0x54>)
 8000968:	2101      	movs	r1, #1
 800096a:	430a      	orrs	r2, r1
 800096c:	619a      	str	r2, [r3, #24]
 800096e:	4b10      	ldr	r3, [pc, #64]	@ (80009b0 <HAL_MspInit+0x54>)
 8000970:	699b      	ldr	r3, [r3, #24]
 8000972:	2201      	movs	r2, #1
 8000974:	4013      	ands	r3, r2
 8000976:	607b      	str	r3, [r7, #4]
 8000978:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800097a:	4b0d      	ldr	r3, [pc, #52]	@ (80009b0 <HAL_MspInit+0x54>)
 800097c:	69da      	ldr	r2, [r3, #28]
 800097e:	4b0c      	ldr	r3, [pc, #48]	@ (80009b0 <HAL_MspInit+0x54>)
 8000980:	2180      	movs	r1, #128	@ 0x80
 8000982:	0549      	lsls	r1, r1, #21
 8000984:	430a      	orrs	r2, r1
 8000986:	61da      	str	r2, [r3, #28]
 8000988:	4b09      	ldr	r3, [pc, #36]	@ (80009b0 <HAL_MspInit+0x54>)
 800098a:	69da      	ldr	r2, [r3, #28]
 800098c:	2380      	movs	r3, #128	@ 0x80
 800098e:	055b      	lsls	r3, r3, #21
 8000990:	4013      	ands	r3, r2
 8000992:	603b      	str	r3, [r7, #0]
 8000994:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* FLASH_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(FLASH_IRQn, 0, 0);
 8000996:	2200      	movs	r2, #0
 8000998:	2100      	movs	r1, #0
 800099a:	2003      	movs	r0, #3
 800099c:	f001 f9aa 	bl	8001cf4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(FLASH_IRQn);
 80009a0:	2003      	movs	r0, #3
 80009a2:	f001 f9bc 	bl	8001d1e <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80009a6:	46c0      	nop			@ (mov r8, r8)
 80009a8:	46bd      	mov	sp, r7
 80009aa:	b002      	add	sp, #8
 80009ac:	bd80      	pop	{r7, pc}
 80009ae:	46c0      	nop			@ (mov r8, r8)
 80009b0:	40021000 	.word	0x40021000

080009b4 <HAL_CAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcan: CAN handle pointer
  * @retval None
  */
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 80009b4:	b590      	push	{r4, r7, lr}
 80009b6:	b08b      	sub	sp, #44	@ 0x2c
 80009b8:	af00      	add	r7, sp, #0
 80009ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009bc:	2414      	movs	r4, #20
 80009be:	193b      	adds	r3, r7, r4
 80009c0:	0018      	movs	r0, r3
 80009c2:	2314      	movs	r3, #20
 80009c4:	001a      	movs	r2, r3
 80009c6:	2100      	movs	r1, #0
 80009c8:	f005 f96e 	bl	8005ca8 <memset>
  if(hcan->Instance==CAN)
 80009cc:	687b      	ldr	r3, [r7, #4]
 80009ce:	681b      	ldr	r3, [r3, #0]
 80009d0:	4a20      	ldr	r2, [pc, #128]	@ (8000a54 <HAL_CAN_MspInit+0xa0>)
 80009d2:	4293      	cmp	r3, r2
 80009d4:	d13a      	bne.n	8000a4c <HAL_CAN_MspInit+0x98>
  {
    /* USER CODE BEGIN CAN_MspInit 0 */

    /* USER CODE END CAN_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 80009d6:	4b20      	ldr	r3, [pc, #128]	@ (8000a58 <HAL_CAN_MspInit+0xa4>)
 80009d8:	69da      	ldr	r2, [r3, #28]
 80009da:	4b1f      	ldr	r3, [pc, #124]	@ (8000a58 <HAL_CAN_MspInit+0xa4>)
 80009dc:	2180      	movs	r1, #128	@ 0x80
 80009de:	0489      	lsls	r1, r1, #18
 80009e0:	430a      	orrs	r2, r1
 80009e2:	61da      	str	r2, [r3, #28]
 80009e4:	4b1c      	ldr	r3, [pc, #112]	@ (8000a58 <HAL_CAN_MspInit+0xa4>)
 80009e6:	69da      	ldr	r2, [r3, #28]
 80009e8:	2380      	movs	r3, #128	@ 0x80
 80009ea:	049b      	lsls	r3, r3, #18
 80009ec:	4013      	ands	r3, r2
 80009ee:	613b      	str	r3, [r7, #16]
 80009f0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80009f2:	4b19      	ldr	r3, [pc, #100]	@ (8000a58 <HAL_CAN_MspInit+0xa4>)
 80009f4:	695a      	ldr	r2, [r3, #20]
 80009f6:	4b18      	ldr	r3, [pc, #96]	@ (8000a58 <HAL_CAN_MspInit+0xa4>)
 80009f8:	2180      	movs	r1, #128	@ 0x80
 80009fa:	02c9      	lsls	r1, r1, #11
 80009fc:	430a      	orrs	r2, r1
 80009fe:	615a      	str	r2, [r3, #20]
 8000a00:	4b15      	ldr	r3, [pc, #84]	@ (8000a58 <HAL_CAN_MspInit+0xa4>)
 8000a02:	695a      	ldr	r2, [r3, #20]
 8000a04:	2380      	movs	r3, #128	@ 0x80
 8000a06:	02db      	lsls	r3, r3, #11
 8000a08:	4013      	ands	r3, r2
 8000a0a:	60fb      	str	r3, [r7, #12]
 8000a0c:	68fb      	ldr	r3, [r7, #12]
    /**CAN GPIO Configuration
    PB8     ------> CAN_RX
    PB9     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000a0e:	193b      	adds	r3, r7, r4
 8000a10:	22c0      	movs	r2, #192	@ 0xc0
 8000a12:	0092      	lsls	r2, r2, #2
 8000a14:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a16:	0021      	movs	r1, r4
 8000a18:	187b      	adds	r3, r7, r1
 8000a1a:	2202      	movs	r2, #2
 8000a1c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000a1e:	187b      	adds	r3, r7, r1
 8000a20:	2201      	movs	r2, #1
 8000a22:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000a24:	187b      	adds	r3, r7, r1
 8000a26:	2203      	movs	r2, #3
 8000a28:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_CAN;
 8000a2a:	187b      	adds	r3, r7, r1
 8000a2c:	2204      	movs	r2, #4
 8000a2e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a30:	187b      	adds	r3, r7, r1
 8000a32:	4a0a      	ldr	r2, [pc, #40]	@ (8000a5c <HAL_CAN_MspInit+0xa8>)
 8000a34:	0019      	movs	r1, r3
 8000a36:	0010      	movs	r0, r2
 8000a38:	f001 faf0 	bl	800201c <HAL_GPIO_Init>

    /* CAN interrupt Init */
    HAL_NVIC_SetPriority(CEC_CAN_IRQn, 0, 0);
 8000a3c:	2200      	movs	r2, #0
 8000a3e:	2100      	movs	r1, #0
 8000a40:	201e      	movs	r0, #30
 8000a42:	f001 f957 	bl	8001cf4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CEC_CAN_IRQn);
 8000a46:	201e      	movs	r0, #30
 8000a48:	f001 f969 	bl	8001d1e <HAL_NVIC_EnableIRQ>

    /* USER CODE END CAN_MspInit 1 */

  }

}
 8000a4c:	46c0      	nop			@ (mov r8, r8)
 8000a4e:	46bd      	mov	sp, r7
 8000a50:	b00b      	add	sp, #44	@ 0x2c
 8000a52:	bd90      	pop	{r4, r7, pc}
 8000a54:	40006400 	.word	0x40006400
 8000a58:	40021000 	.word	0x40021000
 8000a5c:	48000400 	.word	0x48000400

08000a60 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000a60:	b590      	push	{r4, r7, lr}
 8000a62:	b08d      	sub	sp, #52	@ 0x34
 8000a64:	af00      	add	r7, sp, #0
 8000a66:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a68:	241c      	movs	r4, #28
 8000a6a:	193b      	adds	r3, r7, r4
 8000a6c:	0018      	movs	r0, r3
 8000a6e:	2314      	movs	r3, #20
 8000a70:	001a      	movs	r2, r3
 8000a72:	2100      	movs	r1, #0
 8000a74:	f005 f918 	bl	8005ca8 <memset>
  if(hspi->Instance==SPI1)
 8000a78:	687b      	ldr	r3, [r7, #4]
 8000a7a:	681b      	ldr	r3, [r3, #0]
 8000a7c:	4a56      	ldr	r2, [pc, #344]	@ (8000bd8 <HAL_SPI_MspInit+0x178>)
 8000a7e:	4293      	cmp	r3, r2
 8000a80:	d132      	bne.n	8000ae8 <HAL_SPI_MspInit+0x88>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000a82:	4b56      	ldr	r3, [pc, #344]	@ (8000bdc <HAL_SPI_MspInit+0x17c>)
 8000a84:	699a      	ldr	r2, [r3, #24]
 8000a86:	4b55      	ldr	r3, [pc, #340]	@ (8000bdc <HAL_SPI_MspInit+0x17c>)
 8000a88:	2180      	movs	r1, #128	@ 0x80
 8000a8a:	0149      	lsls	r1, r1, #5
 8000a8c:	430a      	orrs	r2, r1
 8000a8e:	619a      	str	r2, [r3, #24]
 8000a90:	4b52      	ldr	r3, [pc, #328]	@ (8000bdc <HAL_SPI_MspInit+0x17c>)
 8000a92:	699a      	ldr	r2, [r3, #24]
 8000a94:	2380      	movs	r3, #128	@ 0x80
 8000a96:	015b      	lsls	r3, r3, #5
 8000a98:	4013      	ands	r3, r2
 8000a9a:	61bb      	str	r3, [r7, #24]
 8000a9c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a9e:	4b4f      	ldr	r3, [pc, #316]	@ (8000bdc <HAL_SPI_MspInit+0x17c>)
 8000aa0:	695a      	ldr	r2, [r3, #20]
 8000aa2:	4b4e      	ldr	r3, [pc, #312]	@ (8000bdc <HAL_SPI_MspInit+0x17c>)
 8000aa4:	2180      	movs	r1, #128	@ 0x80
 8000aa6:	02c9      	lsls	r1, r1, #11
 8000aa8:	430a      	orrs	r2, r1
 8000aaa:	615a      	str	r2, [r3, #20]
 8000aac:	4b4b      	ldr	r3, [pc, #300]	@ (8000bdc <HAL_SPI_MspInit+0x17c>)
 8000aae:	695a      	ldr	r2, [r3, #20]
 8000ab0:	2380      	movs	r3, #128	@ 0x80
 8000ab2:	02db      	lsls	r3, r3, #11
 8000ab4:	4013      	ands	r3, r2
 8000ab6:	617b      	str	r3, [r7, #20]
 8000ab8:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SD_SCK_Pin|SD_MISO_Pin|SD_MOSI_Pin;
 8000aba:	0021      	movs	r1, r4
 8000abc:	187b      	adds	r3, r7, r1
 8000abe:	2238      	movs	r2, #56	@ 0x38
 8000ac0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ac2:	187b      	adds	r3, r7, r1
 8000ac4:	2202      	movs	r2, #2
 8000ac6:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ac8:	187b      	adds	r3, r7, r1
 8000aca:	2200      	movs	r2, #0
 8000acc:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8000ace:	187b      	adds	r3, r7, r1
 8000ad0:	2201      	movs	r2, #1
 8000ad2:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8000ad4:	187b      	adds	r3, r7, r1
 8000ad6:	2200      	movs	r2, #0
 8000ad8:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ada:	187b      	adds	r3, r7, r1
 8000adc:	4a40      	ldr	r2, [pc, #256]	@ (8000be0 <HAL_SPI_MspInit+0x180>)
 8000ade:	0019      	movs	r1, r3
 8000ae0:	0010      	movs	r0, r2
 8000ae2:	f001 fa9b 	bl	800201c <HAL_GPIO_Init>
    /* USER CODE BEGIN SPI2_MspInit 1 */

    /* USER CODE END SPI2_MspInit 1 */
  }

}
 8000ae6:	e073      	b.n	8000bd0 <HAL_SPI_MspInit+0x170>
  else if(hspi->Instance==SPI2)
 8000ae8:	687b      	ldr	r3, [r7, #4]
 8000aea:	681b      	ldr	r3, [r3, #0]
 8000aec:	4a3d      	ldr	r2, [pc, #244]	@ (8000be4 <HAL_SPI_MspInit+0x184>)
 8000aee:	4293      	cmp	r3, r2
 8000af0:	d16e      	bne.n	8000bd0 <HAL_SPI_MspInit+0x170>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000af2:	4b3a      	ldr	r3, [pc, #232]	@ (8000bdc <HAL_SPI_MspInit+0x17c>)
 8000af4:	69da      	ldr	r2, [r3, #28]
 8000af6:	4b39      	ldr	r3, [pc, #228]	@ (8000bdc <HAL_SPI_MspInit+0x17c>)
 8000af8:	2180      	movs	r1, #128	@ 0x80
 8000afa:	01c9      	lsls	r1, r1, #7
 8000afc:	430a      	orrs	r2, r1
 8000afe:	61da      	str	r2, [r3, #28]
 8000b00:	4b36      	ldr	r3, [pc, #216]	@ (8000bdc <HAL_SPI_MspInit+0x17c>)
 8000b02:	69da      	ldr	r2, [r3, #28]
 8000b04:	2380      	movs	r3, #128	@ 0x80
 8000b06:	01db      	lsls	r3, r3, #7
 8000b08:	4013      	ands	r3, r2
 8000b0a:	613b      	str	r3, [r7, #16]
 8000b0c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b0e:	4b33      	ldr	r3, [pc, #204]	@ (8000bdc <HAL_SPI_MspInit+0x17c>)
 8000b10:	695a      	ldr	r2, [r3, #20]
 8000b12:	4b32      	ldr	r3, [pc, #200]	@ (8000bdc <HAL_SPI_MspInit+0x17c>)
 8000b14:	2180      	movs	r1, #128	@ 0x80
 8000b16:	0309      	lsls	r1, r1, #12
 8000b18:	430a      	orrs	r2, r1
 8000b1a:	615a      	str	r2, [r3, #20]
 8000b1c:	4b2f      	ldr	r3, [pc, #188]	@ (8000bdc <HAL_SPI_MspInit+0x17c>)
 8000b1e:	695a      	ldr	r2, [r3, #20]
 8000b20:	2380      	movs	r3, #128	@ 0x80
 8000b22:	031b      	lsls	r3, r3, #12
 8000b24:	4013      	ands	r3, r2
 8000b26:	60fb      	str	r3, [r7, #12]
 8000b28:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b2a:	4b2c      	ldr	r3, [pc, #176]	@ (8000bdc <HAL_SPI_MspInit+0x17c>)
 8000b2c:	695a      	ldr	r2, [r3, #20]
 8000b2e:	4b2b      	ldr	r3, [pc, #172]	@ (8000bdc <HAL_SPI_MspInit+0x17c>)
 8000b30:	2180      	movs	r1, #128	@ 0x80
 8000b32:	02c9      	lsls	r1, r1, #11
 8000b34:	430a      	orrs	r2, r1
 8000b36:	615a      	str	r2, [r3, #20]
 8000b38:	4b28      	ldr	r3, [pc, #160]	@ (8000bdc <HAL_SPI_MspInit+0x17c>)
 8000b3a:	695a      	ldr	r2, [r3, #20]
 8000b3c:	2380      	movs	r3, #128	@ 0x80
 8000b3e:	02db      	lsls	r3, r3, #11
 8000b40:	4013      	ands	r3, r2
 8000b42:	60bb      	str	r3, [r7, #8]
 8000b44:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000b46:	241c      	movs	r4, #28
 8000b48:	193b      	adds	r3, r7, r4
 8000b4a:	2204      	movs	r2, #4
 8000b4c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b4e:	193b      	adds	r3, r7, r4
 8000b50:	2202      	movs	r2, #2
 8000b52:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b54:	193b      	adds	r3, r7, r4
 8000b56:	2200      	movs	r2, #0
 8000b58:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000b5a:	193b      	adds	r3, r7, r4
 8000b5c:	2203      	movs	r2, #3
 8000b5e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_SPI2;
 8000b60:	193b      	adds	r3, r7, r4
 8000b62:	2201      	movs	r2, #1
 8000b64:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000b66:	193b      	adds	r3, r7, r4
 8000b68:	4a1f      	ldr	r2, [pc, #124]	@ (8000be8 <HAL_SPI_MspInit+0x188>)
 8000b6a:	0019      	movs	r1, r3
 8000b6c:	0010      	movs	r0, r2
 8000b6e:	f001 fa55 	bl	800201c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = LCD_SCL_Pin;
 8000b72:	0021      	movs	r1, r4
 8000b74:	187b      	adds	r3, r7, r1
 8000b76:	2280      	movs	r2, #128	@ 0x80
 8000b78:	00d2      	lsls	r2, r2, #3
 8000b7a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b7c:	000c      	movs	r4, r1
 8000b7e:	193b      	adds	r3, r7, r4
 8000b80:	2202      	movs	r2, #2
 8000b82:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b84:	193b      	adds	r3, r7, r4
 8000b86:	2200      	movs	r2, #0
 8000b88:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000b8a:	193b      	adds	r3, r7, r4
 8000b8c:	2203      	movs	r2, #3
 8000b8e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000b90:	193b      	adds	r3, r7, r4
 8000b92:	2205      	movs	r2, #5
 8000b94:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(LCD_SCL_GPIO_Port, &GPIO_InitStruct);
 8000b96:	193b      	adds	r3, r7, r4
 8000b98:	4a11      	ldr	r2, [pc, #68]	@ (8000be0 <HAL_SPI_MspInit+0x180>)
 8000b9a:	0019      	movs	r1, r3
 8000b9c:	0010      	movs	r0, r2
 8000b9e:	f001 fa3d 	bl	800201c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = LCD_CSB_Pin|LCD_MOSI_Pin;
 8000ba2:	0021      	movs	r1, r4
 8000ba4:	187b      	adds	r3, r7, r1
 8000ba6:	2290      	movs	r2, #144	@ 0x90
 8000ba8:	0212      	lsls	r2, r2, #8
 8000baa:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bac:	187b      	adds	r3, r7, r1
 8000bae:	2202      	movs	r2, #2
 8000bb0:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bb2:	187b      	adds	r3, r7, r1
 8000bb4:	2200      	movs	r2, #0
 8000bb6:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000bb8:	187b      	adds	r3, r7, r1
 8000bba:	2203      	movs	r2, #3
 8000bbc:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI2;
 8000bbe:	187b      	adds	r3, r7, r1
 8000bc0:	2200      	movs	r2, #0
 8000bc2:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000bc4:	187b      	adds	r3, r7, r1
 8000bc6:	4a06      	ldr	r2, [pc, #24]	@ (8000be0 <HAL_SPI_MspInit+0x180>)
 8000bc8:	0019      	movs	r1, r3
 8000bca:	0010      	movs	r0, r2
 8000bcc:	f001 fa26 	bl	800201c <HAL_GPIO_Init>
}
 8000bd0:	46c0      	nop			@ (mov r8, r8)
 8000bd2:	46bd      	mov	sp, r7
 8000bd4:	b00d      	add	sp, #52	@ 0x34
 8000bd6:	bd90      	pop	{r4, r7, pc}
 8000bd8:	40013000 	.word	0x40013000
 8000bdc:	40021000 	.word	0x40021000
 8000be0:	48000400 	.word	0x48000400
 8000be4:	40003800 	.word	0x40003800
 8000be8:	48000800 	.word	0x48000800

08000bec <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000bec:	b590      	push	{r4, r7, lr}
 8000bee:	b08b      	sub	sp, #44	@ 0x2c
 8000bf0:	af00      	add	r7, sp, #0
 8000bf2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bf4:	2414      	movs	r4, #20
 8000bf6:	193b      	adds	r3, r7, r4
 8000bf8:	0018      	movs	r0, r3
 8000bfa:	2314      	movs	r3, #20
 8000bfc:	001a      	movs	r2, r3
 8000bfe:	2100      	movs	r1, #0
 8000c00:	f005 f852 	bl	8005ca8 <memset>
  if(huart->Instance==USART2)
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	681b      	ldr	r3, [r3, #0]
 8000c08:	4a1c      	ldr	r2, [pc, #112]	@ (8000c7c <HAL_UART_MspInit+0x90>)
 8000c0a:	4293      	cmp	r3, r2
 8000c0c:	d132      	bne.n	8000c74 <HAL_UART_MspInit+0x88>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000c0e:	4b1c      	ldr	r3, [pc, #112]	@ (8000c80 <HAL_UART_MspInit+0x94>)
 8000c10:	69da      	ldr	r2, [r3, #28]
 8000c12:	4b1b      	ldr	r3, [pc, #108]	@ (8000c80 <HAL_UART_MspInit+0x94>)
 8000c14:	2180      	movs	r1, #128	@ 0x80
 8000c16:	0289      	lsls	r1, r1, #10
 8000c18:	430a      	orrs	r2, r1
 8000c1a:	61da      	str	r2, [r3, #28]
 8000c1c:	4b18      	ldr	r3, [pc, #96]	@ (8000c80 <HAL_UART_MspInit+0x94>)
 8000c1e:	69da      	ldr	r2, [r3, #28]
 8000c20:	2380      	movs	r3, #128	@ 0x80
 8000c22:	029b      	lsls	r3, r3, #10
 8000c24:	4013      	ands	r3, r2
 8000c26:	613b      	str	r3, [r7, #16]
 8000c28:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c2a:	4b15      	ldr	r3, [pc, #84]	@ (8000c80 <HAL_UART_MspInit+0x94>)
 8000c2c:	695a      	ldr	r2, [r3, #20]
 8000c2e:	4b14      	ldr	r3, [pc, #80]	@ (8000c80 <HAL_UART_MspInit+0x94>)
 8000c30:	2180      	movs	r1, #128	@ 0x80
 8000c32:	0289      	lsls	r1, r1, #10
 8000c34:	430a      	orrs	r2, r1
 8000c36:	615a      	str	r2, [r3, #20]
 8000c38:	4b11      	ldr	r3, [pc, #68]	@ (8000c80 <HAL_UART_MspInit+0x94>)
 8000c3a:	695a      	ldr	r2, [r3, #20]
 8000c3c:	2380      	movs	r3, #128	@ 0x80
 8000c3e:	029b      	lsls	r3, r3, #10
 8000c40:	4013      	ands	r3, r2
 8000c42:	60fb      	str	r3, [r7, #12]
 8000c44:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000c46:	0021      	movs	r1, r4
 8000c48:	187b      	adds	r3, r7, r1
 8000c4a:	220c      	movs	r2, #12
 8000c4c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c4e:	187b      	adds	r3, r7, r1
 8000c50:	2202      	movs	r2, #2
 8000c52:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c54:	187b      	adds	r3, r7, r1
 8000c56:	2200      	movs	r2, #0
 8000c58:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000c5a:	187b      	adds	r3, r7, r1
 8000c5c:	2203      	movs	r2, #3
 8000c5e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8000c60:	187b      	adds	r3, r7, r1
 8000c62:	2201      	movs	r2, #1
 8000c64:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c66:	187a      	adds	r2, r7, r1
 8000c68:	2390      	movs	r3, #144	@ 0x90
 8000c6a:	05db      	lsls	r3, r3, #23
 8000c6c:	0011      	movs	r1, r2
 8000c6e:	0018      	movs	r0, r3
 8000c70:	f001 f9d4 	bl	800201c <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8000c74:	46c0      	nop			@ (mov r8, r8)
 8000c76:	46bd      	mov	sp, r7
 8000c78:	b00b      	add	sp, #44	@ 0x2c
 8000c7a:	bd90      	pop	{r4, r7, pc}
 8000c7c:	40004400 	.word	0x40004400
 8000c80:	40021000 	.word	0x40021000

08000c84 <HAL_PCD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hpcd: PCD handle pointer
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8000c84:	b580      	push	{r7, lr}
 8000c86:	b084      	sub	sp, #16
 8000c88:	af00      	add	r7, sp, #0
 8000c8a:	6078      	str	r0, [r7, #4]
  if(hpcd->Instance==USB)
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	681b      	ldr	r3, [r3, #0]
 8000c90:	4a0a      	ldr	r2, [pc, #40]	@ (8000cbc <HAL_PCD_MspInit+0x38>)
 8000c92:	4293      	cmp	r3, r2
 8000c94:	d10d      	bne.n	8000cb2 <HAL_PCD_MspInit+0x2e>
  {
    /* USER CODE BEGIN USB_MspInit 0 */

    /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8000c96:	4b0a      	ldr	r3, [pc, #40]	@ (8000cc0 <HAL_PCD_MspInit+0x3c>)
 8000c98:	69da      	ldr	r2, [r3, #28]
 8000c9a:	4b09      	ldr	r3, [pc, #36]	@ (8000cc0 <HAL_PCD_MspInit+0x3c>)
 8000c9c:	2180      	movs	r1, #128	@ 0x80
 8000c9e:	0409      	lsls	r1, r1, #16
 8000ca0:	430a      	orrs	r2, r1
 8000ca2:	61da      	str	r2, [r3, #28]
 8000ca4:	4b06      	ldr	r3, [pc, #24]	@ (8000cc0 <HAL_PCD_MspInit+0x3c>)
 8000ca6:	69da      	ldr	r2, [r3, #28]
 8000ca8:	2380      	movs	r3, #128	@ 0x80
 8000caa:	041b      	lsls	r3, r3, #16
 8000cac:	4013      	ands	r3, r2
 8000cae:	60fb      	str	r3, [r7, #12]
 8000cb0:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END USB_MspInit 1 */

  }

}
 8000cb2:	46c0      	nop			@ (mov r8, r8)
 8000cb4:	46bd      	mov	sp, r7
 8000cb6:	b004      	add	sp, #16
 8000cb8:	bd80      	pop	{r7, pc}
 8000cba:	46c0      	nop			@ (mov r8, r8)
 8000cbc:	40005c00 	.word	0x40005c00
 8000cc0:	40021000 	.word	0x40021000

08000cc4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000cc4:	b580      	push	{r7, lr}
 8000cc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000cc8:	46c0      	nop			@ (mov r8, r8)
 8000cca:	e7fd      	b.n	8000cc8 <NMI_Handler+0x4>

08000ccc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ccc:	b580      	push	{r7, lr}
 8000cce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000cd0:	46c0      	nop			@ (mov r8, r8)
 8000cd2:	e7fd      	b.n	8000cd0 <HardFault_Handler+0x4>

08000cd4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000cd4:	b580      	push	{r7, lr}
 8000cd6:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000cd8:	46c0      	nop			@ (mov r8, r8)
 8000cda:	46bd      	mov	sp, r7
 8000cdc:	bd80      	pop	{r7, pc}

08000cde <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000cde:	b580      	push	{r7, lr}
 8000ce0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000ce2:	46c0      	nop			@ (mov r8, r8)
 8000ce4:	46bd      	mov	sp, r7
 8000ce6:	bd80      	pop	{r7, pc}

08000ce8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000ce8:	b580      	push	{r7, lr}
 8000cea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000cec:	f000 f898 	bl	8000e20 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000cf0:	46c0      	nop			@ (mov r8, r8)
 8000cf2:	46bd      	mov	sp, r7
 8000cf4:	bd80      	pop	{r7, pc}

08000cf6 <FLASH_IRQHandler>:

/**
  * @brief This function handles Flash global interrupt.
  */
void FLASH_IRQHandler(void)
{
 8000cf6:	b580      	push	{r7, lr}
 8000cf8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FLASH_IRQn 0 */

  /* USER CODE END FLASH_IRQn 0 */
  HAL_FLASH_IRQHandler();
 8000cfa:	f001 f82d 	bl	8001d58 <HAL_FLASH_IRQHandler>
  /* USER CODE BEGIN FLASH_IRQn 1 */

  /* USER CODE END FLASH_IRQn 1 */
}
 8000cfe:	46c0      	nop			@ (mov r8, r8)
 8000d00:	46bd      	mov	sp, r7
 8000d02:	bd80      	pop	{r7, pc}

08000d04 <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 8000d04:	b580      	push	{r7, lr}
 8000d06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Button_Pin);
 8000d08:	2380      	movs	r3, #128	@ 0x80
 8000d0a:	019b      	lsls	r3, r3, #6
 8000d0c:	0018      	movs	r0, r3
 8000d0e:	f001 fb1b 	bl	8002348 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8000d12:	46c0      	nop			@ (mov r8, r8)
 8000d14:	46bd      	mov	sp, r7
 8000d16:	bd80      	pop	{r7, pc}

08000d18 <CEC_CAN_IRQHandler>:

/**
  * @brief This function handles HDMI-CEC and CAN interrupts / HDMI-CEC wake-up interrupt through EXTI line 27.
  */
void CEC_CAN_IRQHandler(void)
{
 8000d18:	b580      	push	{r7, lr}
 8000d1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CEC_CAN_IRQn 0 */

  /* USER CODE END CEC_CAN_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8000d1c:	4b03      	ldr	r3, [pc, #12]	@ (8000d2c <CEC_CAN_IRQHandler+0x14>)
 8000d1e:	0018      	movs	r0, r3
 8000d20:	f000 fd2f 	bl	8001782 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CEC_CAN_IRQn 1 */

  /* USER CODE END CEC_CAN_IRQn 1 */
}
 8000d24:	46c0      	nop			@ (mov r8, r8)
 8000d26:	46bd      	mov	sp, r7
 8000d28:	bd80      	pop	{r7, pc}
 8000d2a:	46c0      	nop			@ (mov r8, r8)
 8000d2c:	20000044 	.word	0x20000044

08000d30 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000d30:	b580      	push	{r7, lr}
 8000d32:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8000d34:	46c0      	nop			@ (mov r8, r8)
 8000d36:	46bd      	mov	sp, r7
 8000d38:	bd80      	pop	{r7, pc}
	...

08000d3c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000d3c:	480d      	ldr	r0, [pc, #52]	@ (8000d74 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000d3e:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000d40:	f7ff fff6 	bl	8000d30 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000d44:	480c      	ldr	r0, [pc, #48]	@ (8000d78 <LoopForever+0x6>)
  ldr r1, =_edata
 8000d46:	490d      	ldr	r1, [pc, #52]	@ (8000d7c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000d48:	4a0d      	ldr	r2, [pc, #52]	@ (8000d80 <LoopForever+0xe>)
  movs r3, #0
 8000d4a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000d4c:	e002      	b.n	8000d54 <LoopCopyDataInit>

08000d4e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000d4e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000d50:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000d52:	3304      	adds	r3, #4

08000d54 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000d54:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000d56:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000d58:	d3f9      	bcc.n	8000d4e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000d5a:	4a0a      	ldr	r2, [pc, #40]	@ (8000d84 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000d5c:	4c0a      	ldr	r4, [pc, #40]	@ (8000d88 <LoopForever+0x16>)
  movs r3, #0
 8000d5e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000d60:	e001      	b.n	8000d66 <LoopFillZerobss>

08000d62 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000d62:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000d64:	3204      	adds	r2, #4

08000d66 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000d66:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000d68:	d3fb      	bcc.n	8000d62 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000d6a:	f004 ffa5 	bl	8005cb8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000d6e:	f7ff fba3 	bl	80004b8 <main>

08000d72 <LoopForever>:

LoopForever:
    b LoopForever
 8000d72:	e7fe      	b.n	8000d72 <LoopForever>
  ldr   r0, =_estack
 8000d74:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 8000d78:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000d7c:	20000024 	.word	0x20000024
  ldr r2, =_sidata
 8000d80:	08005d5c 	.word	0x08005d5c
  ldr r2, =_sbss
 8000d84:	20000028 	.word	0x20000028
  ldr r4, =_ebss
 8000d88:	20000f90 	.word	0x20000f90

08000d8c <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000d8c:	e7fe      	b.n	8000d8c <ADC1_COMP_IRQHandler>
	...

08000d90 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d90:	b580      	push	{r7, lr}
 8000d92:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000d94:	4b07      	ldr	r3, [pc, #28]	@ (8000db4 <HAL_Init+0x24>)
 8000d96:	681a      	ldr	r2, [r3, #0]
 8000d98:	4b06      	ldr	r3, [pc, #24]	@ (8000db4 <HAL_Init+0x24>)
 8000d9a:	2110      	movs	r1, #16
 8000d9c:	430a      	orrs	r2, r1
 8000d9e:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8000da0:	2003      	movs	r0, #3
 8000da2:	f000 f809 	bl	8000db8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000da6:	f7ff fdd9 	bl	800095c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000daa:	2300      	movs	r3, #0
}
 8000dac:	0018      	movs	r0, r3
 8000dae:	46bd      	mov	sp, r7
 8000db0:	bd80      	pop	{r7, pc}
 8000db2:	46c0      	nop			@ (mov r8, r8)
 8000db4:	40022000 	.word	0x40022000

08000db8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000db8:	b590      	push	{r4, r7, lr}
 8000dba:	b083      	sub	sp, #12
 8000dbc:	af00      	add	r7, sp, #0
 8000dbe:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000dc0:	4b14      	ldr	r3, [pc, #80]	@ (8000e14 <HAL_InitTick+0x5c>)
 8000dc2:	681c      	ldr	r4, [r3, #0]
 8000dc4:	4b14      	ldr	r3, [pc, #80]	@ (8000e18 <HAL_InitTick+0x60>)
 8000dc6:	781b      	ldrb	r3, [r3, #0]
 8000dc8:	0019      	movs	r1, r3
 8000dca:	23fa      	movs	r3, #250	@ 0xfa
 8000dcc:	0098      	lsls	r0, r3, #2
 8000dce:	f7ff f99b 	bl	8000108 <__udivsi3>
 8000dd2:	0003      	movs	r3, r0
 8000dd4:	0019      	movs	r1, r3
 8000dd6:	0020      	movs	r0, r4
 8000dd8:	f7ff f996 	bl	8000108 <__udivsi3>
 8000ddc:	0003      	movs	r3, r0
 8000dde:	0018      	movs	r0, r3
 8000de0:	f000 ffad 	bl	8001d3e <HAL_SYSTICK_Config>
 8000de4:	1e03      	subs	r3, r0, #0
 8000de6:	d001      	beq.n	8000dec <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000de8:	2301      	movs	r3, #1
 8000dea:	e00f      	b.n	8000e0c <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	2b03      	cmp	r3, #3
 8000df0:	d80b      	bhi.n	8000e0a <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000df2:	6879      	ldr	r1, [r7, #4]
 8000df4:	2301      	movs	r3, #1
 8000df6:	425b      	negs	r3, r3
 8000df8:	2200      	movs	r2, #0
 8000dfa:	0018      	movs	r0, r3
 8000dfc:	f000 ff7a 	bl	8001cf4 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000e00:	4b06      	ldr	r3, [pc, #24]	@ (8000e1c <HAL_InitTick+0x64>)
 8000e02:	687a      	ldr	r2, [r7, #4]
 8000e04:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8000e06:	2300      	movs	r3, #0
 8000e08:	e000      	b.n	8000e0c <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000e0a:	2301      	movs	r3, #1
}
 8000e0c:	0018      	movs	r0, r3
 8000e0e:	46bd      	mov	sp, r7
 8000e10:	b003      	add	sp, #12
 8000e12:	bd90      	pop	{r4, r7, pc}
 8000e14:	20000000 	.word	0x20000000
 8000e18:	20000008 	.word	0x20000008
 8000e1c:	20000004 	.word	0x20000004

08000e20 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000e20:	b580      	push	{r7, lr}
 8000e22:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000e24:	4b05      	ldr	r3, [pc, #20]	@ (8000e3c <HAL_IncTick+0x1c>)
 8000e26:	781b      	ldrb	r3, [r3, #0]
 8000e28:	001a      	movs	r2, r3
 8000e2a:	4b05      	ldr	r3, [pc, #20]	@ (8000e40 <HAL_IncTick+0x20>)
 8000e2c:	681b      	ldr	r3, [r3, #0]
 8000e2e:	18d2      	adds	r2, r2, r3
 8000e30:	4b03      	ldr	r3, [pc, #12]	@ (8000e40 <HAL_IncTick+0x20>)
 8000e32:	601a      	str	r2, [r3, #0]
}
 8000e34:	46c0      	nop			@ (mov r8, r8)
 8000e36:	46bd      	mov	sp, r7
 8000e38:	bd80      	pop	{r7, pc}
 8000e3a:	46c0      	nop			@ (mov r8, r8)
 8000e3c:	20000008 	.word	0x20000008
 8000e40:	20000f2c 	.word	0x20000f2c

08000e44 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e44:	b580      	push	{r7, lr}
 8000e46:	af00      	add	r7, sp, #0
  return uwTick;
 8000e48:	4b02      	ldr	r3, [pc, #8]	@ (8000e54 <HAL_GetTick+0x10>)
 8000e4a:	681b      	ldr	r3, [r3, #0]
}
 8000e4c:	0018      	movs	r0, r3
 8000e4e:	46bd      	mov	sp, r7
 8000e50:	bd80      	pop	{r7, pc}
 8000e52:	46c0      	nop			@ (mov r8, r8)
 8000e54:	20000f2c 	.word	0x20000f2c

08000e58 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8000e58:	b580      	push	{r7, lr}
 8000e5a:	b084      	sub	sp, #16
 8000e5c:	af00      	add	r7, sp, #0
 8000e5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	2b00      	cmp	r3, #0
 8000e64:	d101      	bne.n	8000e6a <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8000e66:	2301      	movs	r3, #1
 8000e68:	e0f0      	b.n	800104c <HAL_CAN_Init+0x1f4>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	2220      	movs	r2, #32
 8000e6e:	5c9b      	ldrb	r3, [r3, r2]
 8000e70:	b2db      	uxtb	r3, r3
 8000e72:	2b00      	cmp	r3, #0
 8000e74:	d103      	bne.n	8000e7e <HAL_CAN_Init+0x26>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	0018      	movs	r0, r3
 8000e7a:	f7ff fd9b 	bl	80009b4 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	681b      	ldr	r3, [r3, #0]
 8000e82:	681a      	ldr	r2, [r3, #0]
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	681b      	ldr	r3, [r3, #0]
 8000e88:	2101      	movs	r1, #1
 8000e8a:	430a      	orrs	r2, r1
 8000e8c:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000e8e:	f7ff ffd9 	bl	8000e44 <HAL_GetTick>
 8000e92:	0003      	movs	r3, r0
 8000e94:	60fb      	str	r3, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000e96:	e013      	b.n	8000ec0 <HAL_CAN_Init+0x68>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000e98:	f7ff ffd4 	bl	8000e44 <HAL_GetTick>
 8000e9c:	0002      	movs	r2, r0
 8000e9e:	68fb      	ldr	r3, [r7, #12]
 8000ea0:	1ad3      	subs	r3, r2, r3
 8000ea2:	2b0a      	cmp	r3, #10
 8000ea4:	d90c      	bls.n	8000ec0 <HAL_CAN_Init+0x68>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000eaa:	2280      	movs	r2, #128	@ 0x80
 8000eac:	0292      	lsls	r2, r2, #10
 8000eae:	431a      	orrs	r2, r3
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	2220      	movs	r2, #32
 8000eb8:	2105      	movs	r1, #5
 8000eba:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 8000ebc:	2301      	movs	r3, #1
 8000ebe:	e0c5      	b.n	800104c <HAL_CAN_Init+0x1f4>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	681b      	ldr	r3, [r3, #0]
 8000ec4:	685b      	ldr	r3, [r3, #4]
 8000ec6:	2201      	movs	r2, #1
 8000ec8:	4013      	ands	r3, r2
 8000eca:	d0e5      	beq.n	8000e98 <HAL_CAN_Init+0x40>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	681b      	ldr	r3, [r3, #0]
 8000ed0:	681a      	ldr	r2, [r3, #0]
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	681b      	ldr	r3, [r3, #0]
 8000ed6:	2102      	movs	r1, #2
 8000ed8:	438a      	bics	r2, r1
 8000eda:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000edc:	f7ff ffb2 	bl	8000e44 <HAL_GetTick>
 8000ee0:	0003      	movs	r3, r0
 8000ee2:	60fb      	str	r3, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000ee4:	e013      	b.n	8000f0e <HAL_CAN_Init+0xb6>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000ee6:	f7ff ffad 	bl	8000e44 <HAL_GetTick>
 8000eea:	0002      	movs	r2, r0
 8000eec:	68fb      	ldr	r3, [r7, #12]
 8000eee:	1ad3      	subs	r3, r2, r3
 8000ef0:	2b0a      	cmp	r3, #10
 8000ef2:	d90c      	bls.n	8000f0e <HAL_CAN_Init+0xb6>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000ef8:	2280      	movs	r2, #128	@ 0x80
 8000efa:	0292      	lsls	r2, r2, #10
 8000efc:	431a      	orrs	r2, r3
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	2220      	movs	r2, #32
 8000f06:	2105      	movs	r1, #5
 8000f08:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 8000f0a:	2301      	movs	r3, #1
 8000f0c:	e09e      	b.n	800104c <HAL_CAN_Init+0x1f4>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	681b      	ldr	r3, [r3, #0]
 8000f12:	685b      	ldr	r3, [r3, #4]
 8000f14:	2202      	movs	r2, #2
 8000f16:	4013      	ands	r3, r2
 8000f18:	d1e5      	bne.n	8000ee6 <HAL_CAN_Init+0x8e>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	7e1b      	ldrb	r3, [r3, #24]
 8000f1e:	2b01      	cmp	r3, #1
 8000f20:	d108      	bne.n	8000f34 <HAL_CAN_Init+0xdc>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	681b      	ldr	r3, [r3, #0]
 8000f26:	681a      	ldr	r2, [r3, #0]
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	681b      	ldr	r3, [r3, #0]
 8000f2c:	2180      	movs	r1, #128	@ 0x80
 8000f2e:	430a      	orrs	r2, r1
 8000f30:	601a      	str	r2, [r3, #0]
 8000f32:	e007      	b.n	8000f44 <HAL_CAN_Init+0xec>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	681b      	ldr	r3, [r3, #0]
 8000f38:	681a      	ldr	r2, [r3, #0]
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	681b      	ldr	r3, [r3, #0]
 8000f3e:	2180      	movs	r1, #128	@ 0x80
 8000f40:	438a      	bics	r2, r1
 8000f42:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	7e5b      	ldrb	r3, [r3, #25]
 8000f48:	2b01      	cmp	r3, #1
 8000f4a:	d108      	bne.n	8000f5e <HAL_CAN_Init+0x106>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	681b      	ldr	r3, [r3, #0]
 8000f50:	681a      	ldr	r2, [r3, #0]
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	681b      	ldr	r3, [r3, #0]
 8000f56:	2140      	movs	r1, #64	@ 0x40
 8000f58:	430a      	orrs	r2, r1
 8000f5a:	601a      	str	r2, [r3, #0]
 8000f5c:	e007      	b.n	8000f6e <HAL_CAN_Init+0x116>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	681b      	ldr	r3, [r3, #0]
 8000f62:	681a      	ldr	r2, [r3, #0]
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	681b      	ldr	r3, [r3, #0]
 8000f68:	2140      	movs	r1, #64	@ 0x40
 8000f6a:	438a      	bics	r2, r1
 8000f6c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	7e9b      	ldrb	r3, [r3, #26]
 8000f72:	2b01      	cmp	r3, #1
 8000f74:	d108      	bne.n	8000f88 <HAL_CAN_Init+0x130>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	681b      	ldr	r3, [r3, #0]
 8000f7a:	681a      	ldr	r2, [r3, #0]
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	681b      	ldr	r3, [r3, #0]
 8000f80:	2120      	movs	r1, #32
 8000f82:	430a      	orrs	r2, r1
 8000f84:	601a      	str	r2, [r3, #0]
 8000f86:	e007      	b.n	8000f98 <HAL_CAN_Init+0x140>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	681b      	ldr	r3, [r3, #0]
 8000f8c:	681a      	ldr	r2, [r3, #0]
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	681b      	ldr	r3, [r3, #0]
 8000f92:	2120      	movs	r1, #32
 8000f94:	438a      	bics	r2, r1
 8000f96:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	7edb      	ldrb	r3, [r3, #27]
 8000f9c:	2b01      	cmp	r3, #1
 8000f9e:	d108      	bne.n	8000fb2 <HAL_CAN_Init+0x15a>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	681b      	ldr	r3, [r3, #0]
 8000fa4:	681a      	ldr	r2, [r3, #0]
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	681b      	ldr	r3, [r3, #0]
 8000faa:	2110      	movs	r1, #16
 8000fac:	438a      	bics	r2, r1
 8000fae:	601a      	str	r2, [r3, #0]
 8000fb0:	e007      	b.n	8000fc2 <HAL_CAN_Init+0x16a>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	681b      	ldr	r3, [r3, #0]
 8000fb6:	681a      	ldr	r2, [r3, #0]
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	681b      	ldr	r3, [r3, #0]
 8000fbc:	2110      	movs	r1, #16
 8000fbe:	430a      	orrs	r2, r1
 8000fc0:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	7f1b      	ldrb	r3, [r3, #28]
 8000fc6:	2b01      	cmp	r3, #1
 8000fc8:	d108      	bne.n	8000fdc <HAL_CAN_Init+0x184>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	681b      	ldr	r3, [r3, #0]
 8000fce:	681a      	ldr	r2, [r3, #0]
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	681b      	ldr	r3, [r3, #0]
 8000fd4:	2108      	movs	r1, #8
 8000fd6:	430a      	orrs	r2, r1
 8000fd8:	601a      	str	r2, [r3, #0]
 8000fda:	e007      	b.n	8000fec <HAL_CAN_Init+0x194>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	681a      	ldr	r2, [r3, #0]
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	681b      	ldr	r3, [r3, #0]
 8000fe6:	2108      	movs	r1, #8
 8000fe8:	438a      	bics	r2, r1
 8000fea:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	7f5b      	ldrb	r3, [r3, #29]
 8000ff0:	2b01      	cmp	r3, #1
 8000ff2:	d108      	bne.n	8001006 <HAL_CAN_Init+0x1ae>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	681b      	ldr	r3, [r3, #0]
 8000ff8:	681a      	ldr	r2, [r3, #0]
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	681b      	ldr	r3, [r3, #0]
 8000ffe:	2104      	movs	r1, #4
 8001000:	430a      	orrs	r2, r1
 8001002:	601a      	str	r2, [r3, #0]
 8001004:	e007      	b.n	8001016 <HAL_CAN_Init+0x1be>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	681b      	ldr	r3, [r3, #0]
 800100a:	681a      	ldr	r2, [r3, #0]
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	681b      	ldr	r3, [r3, #0]
 8001010:	2104      	movs	r1, #4
 8001012:	438a      	bics	r2, r1
 8001014:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	689a      	ldr	r2, [r3, #8]
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	68db      	ldr	r3, [r3, #12]
 800101e:	431a      	orrs	r2, r3
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	691b      	ldr	r3, [r3, #16]
 8001024:	431a      	orrs	r2, r3
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	695b      	ldr	r3, [r3, #20]
 800102a:	431a      	orrs	r2, r3
 800102c:	0011      	movs	r1, r2
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	685b      	ldr	r3, [r3, #4]
 8001032:	1e5a      	subs	r2, r3, #1
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	430a      	orrs	r2, r1
 800103a:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	2200      	movs	r2, #0
 8001040:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	2220      	movs	r2, #32
 8001046:	2101      	movs	r1, #1
 8001048:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 800104a:	2300      	movs	r3, #0
}
 800104c:	0018      	movs	r0, r3
 800104e:	46bd      	mov	sp, r7
 8001050:	b004      	add	sp, #16
 8001052:	bd80      	pop	{r7, pc}

08001054 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8001054:	b580      	push	{r7, lr}
 8001056:	b086      	sub	sp, #24
 8001058:	af00      	add	r7, sp, #0
 800105a:	6078      	str	r0, [r7, #4]
 800105c:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	681b      	ldr	r3, [r3, #0]
 8001062:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001064:	2013      	movs	r0, #19
 8001066:	183b      	adds	r3, r7, r0
 8001068:	687a      	ldr	r2, [r7, #4]
 800106a:	2120      	movs	r1, #32
 800106c:	5c52      	ldrb	r2, [r2, r1]
 800106e:	701a      	strb	r2, [r3, #0]

  if ((state == HAL_CAN_STATE_READY) ||
 8001070:	0002      	movs	r2, r0
 8001072:	18bb      	adds	r3, r7, r2
 8001074:	781b      	ldrb	r3, [r3, #0]
 8001076:	2b01      	cmp	r3, #1
 8001078:	d004      	beq.n	8001084 <HAL_CAN_ConfigFilter+0x30>
 800107a:	18bb      	adds	r3, r7, r2
 800107c:	781b      	ldrb	r3, [r3, #0]
 800107e:	2b02      	cmp	r3, #2
 8001080:	d000      	beq.n	8001084 <HAL_CAN_ConfigFilter+0x30>
 8001082:	e0cd      	b.n	8001220 <HAL_CAN_ConfigFilter+0x1cc>

    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001084:	697a      	ldr	r2, [r7, #20]
 8001086:	2380      	movs	r3, #128	@ 0x80
 8001088:	009b      	lsls	r3, r3, #2
 800108a:	58d3      	ldr	r3, [r2, r3]
 800108c:	2201      	movs	r2, #1
 800108e:	431a      	orrs	r2, r3
 8001090:	0011      	movs	r1, r2
 8001092:	697a      	ldr	r2, [r7, #20]
 8001094:	2380      	movs	r3, #128	@ 0x80
 8001096:	009b      	lsls	r3, r3, #2
 8001098:	50d1      	str	r1, [r2, r3]

    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 800109a:	683b      	ldr	r3, [r7, #0]
 800109c:	695b      	ldr	r3, [r3, #20]
 800109e:	221f      	movs	r2, #31
 80010a0:	4013      	ands	r3, r2
 80010a2:	2201      	movs	r2, #1
 80010a4:	409a      	lsls	r2, r3
 80010a6:	0013      	movs	r3, r2
 80010a8:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 80010aa:	697a      	ldr	r2, [r7, #20]
 80010ac:	2387      	movs	r3, #135	@ 0x87
 80010ae:	009b      	lsls	r3, r3, #2
 80010b0:	58d3      	ldr	r3, [r2, r3]
 80010b2:	68fa      	ldr	r2, [r7, #12]
 80010b4:	43d2      	mvns	r2, r2
 80010b6:	401a      	ands	r2, r3
 80010b8:	0011      	movs	r1, r2
 80010ba:	697a      	ldr	r2, [r7, #20]
 80010bc:	2387      	movs	r3, #135	@ 0x87
 80010be:	009b      	lsls	r3, r3, #2
 80010c0:	50d1      	str	r1, [r2, r3]

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 80010c2:	683b      	ldr	r3, [r7, #0]
 80010c4:	69db      	ldr	r3, [r3, #28]
 80010c6:	2b00      	cmp	r3, #0
 80010c8:	d129      	bne.n	800111e <HAL_CAN_ConfigFilter+0xca>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 80010ca:	697a      	ldr	r2, [r7, #20]
 80010cc:	2383      	movs	r3, #131	@ 0x83
 80010ce:	009b      	lsls	r3, r3, #2
 80010d0:	58d3      	ldr	r3, [r2, r3]
 80010d2:	68fa      	ldr	r2, [r7, #12]
 80010d4:	43d2      	mvns	r2, r2
 80010d6:	401a      	ands	r2, r3
 80010d8:	0011      	movs	r1, r2
 80010da:	697a      	ldr	r2, [r7, #20]
 80010dc:	2383      	movs	r3, #131	@ 0x83
 80010de:	009b      	lsls	r3, r3, #2
 80010e0:	50d1      	str	r1, [r2, r3]

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80010e2:	683b      	ldr	r3, [r7, #0]
 80010e4:	68db      	ldr	r3, [r3, #12]
 80010e6:	0418      	lsls	r0, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80010e8:	683b      	ldr	r3, [r7, #0]
 80010ea:	685b      	ldr	r3, [r3, #4]
 80010ec:	041b      	lsls	r3, r3, #16
 80010ee:	0c19      	lsrs	r1, r3, #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80010f0:	683b      	ldr	r3, [r7, #0]
 80010f2:	695a      	ldr	r2, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80010f4:	4301      	orrs	r1, r0
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80010f6:	697b      	ldr	r3, [r7, #20]
 80010f8:	3248      	adds	r2, #72	@ 0x48
 80010fa:	00d2      	lsls	r2, r2, #3
 80010fc:	50d1      	str	r1, [r2, r3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80010fe:	683b      	ldr	r3, [r7, #0]
 8001100:	689b      	ldr	r3, [r3, #8]
 8001102:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8001104:	683b      	ldr	r3, [r7, #0]
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	041b      	lsls	r3, r3, #16
 800110a:	0c1a      	lsrs	r2, r3, #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800110c:	683b      	ldr	r3, [r7, #0]
 800110e:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001110:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001112:	6979      	ldr	r1, [r7, #20]
 8001114:	3348      	adds	r3, #72	@ 0x48
 8001116:	00db      	lsls	r3, r3, #3
 8001118:	18cb      	adds	r3, r1, r3
 800111a:	3304      	adds	r3, #4
 800111c:	601a      	str	r2, [r3, #0]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 800111e:	683b      	ldr	r3, [r7, #0]
 8001120:	69db      	ldr	r3, [r3, #28]
 8001122:	2b01      	cmp	r3, #1
 8001124:	d128      	bne.n	8001178 <HAL_CAN_ConfigFilter+0x124>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8001126:	697a      	ldr	r2, [r7, #20]
 8001128:	2383      	movs	r3, #131	@ 0x83
 800112a:	009b      	lsls	r3, r3, #2
 800112c:	58d2      	ldr	r2, [r2, r3]
 800112e:	68fb      	ldr	r3, [r7, #12]
 8001130:	431a      	orrs	r2, r3
 8001132:	0011      	movs	r1, r2
 8001134:	697a      	ldr	r2, [r7, #20]
 8001136:	2383      	movs	r3, #131	@ 0x83
 8001138:	009b      	lsls	r3, r3, #2
 800113a:	50d1      	str	r1, [r2, r3]

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800113c:	683b      	ldr	r3, [r7, #0]
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	0418      	lsls	r0, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001142:	683b      	ldr	r3, [r7, #0]
 8001144:	685b      	ldr	r3, [r3, #4]
 8001146:	041b      	lsls	r3, r3, #16
 8001148:	0c19      	lsrs	r1, r3, #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800114a:	683b      	ldr	r3, [r7, #0]
 800114c:	695a      	ldr	r2, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800114e:	4301      	orrs	r1, r0
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001150:	697b      	ldr	r3, [r7, #20]
 8001152:	3248      	adds	r2, #72	@ 0x48
 8001154:	00d2      	lsls	r2, r2, #3
 8001156:	50d1      	str	r1, [r2, r3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001158:	683b      	ldr	r3, [r7, #0]
 800115a:	689b      	ldr	r3, [r3, #8]
 800115c:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 800115e:	683b      	ldr	r3, [r7, #0]
 8001160:	68db      	ldr	r3, [r3, #12]
 8001162:	041b      	lsls	r3, r3, #16
 8001164:	0c1a      	lsrs	r2, r3, #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001166:	683b      	ldr	r3, [r7, #0]
 8001168:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800116a:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800116c:	6979      	ldr	r1, [r7, #20]
 800116e:	3348      	adds	r3, #72	@ 0x48
 8001170:	00db      	lsls	r3, r3, #3
 8001172:	18cb      	adds	r3, r1, r3
 8001174:	3304      	adds	r3, #4
 8001176:	601a      	str	r2, [r3, #0]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8001178:	683b      	ldr	r3, [r7, #0]
 800117a:	699b      	ldr	r3, [r3, #24]
 800117c:	2b00      	cmp	r3, #0
 800117e:	d10c      	bne.n	800119a <HAL_CAN_ConfigFilter+0x146>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8001180:	697a      	ldr	r2, [r7, #20]
 8001182:	2381      	movs	r3, #129	@ 0x81
 8001184:	009b      	lsls	r3, r3, #2
 8001186:	58d3      	ldr	r3, [r2, r3]
 8001188:	68fa      	ldr	r2, [r7, #12]
 800118a:	43d2      	mvns	r2, r2
 800118c:	401a      	ands	r2, r3
 800118e:	0011      	movs	r1, r2
 8001190:	697a      	ldr	r2, [r7, #20]
 8001192:	2381      	movs	r3, #129	@ 0x81
 8001194:	009b      	lsls	r3, r3, #2
 8001196:	50d1      	str	r1, [r2, r3]
 8001198:	e00a      	b.n	80011b0 <HAL_CAN_ConfigFilter+0x15c>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 800119a:	697a      	ldr	r2, [r7, #20]
 800119c:	2381      	movs	r3, #129	@ 0x81
 800119e:	009b      	lsls	r3, r3, #2
 80011a0:	58d2      	ldr	r2, [r2, r3]
 80011a2:	68fb      	ldr	r3, [r7, #12]
 80011a4:	431a      	orrs	r2, r3
 80011a6:	0011      	movs	r1, r2
 80011a8:	697a      	ldr	r2, [r7, #20]
 80011aa:	2381      	movs	r3, #129	@ 0x81
 80011ac:	009b      	lsls	r3, r3, #2
 80011ae:	50d1      	str	r1, [r2, r3]
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 80011b0:	683b      	ldr	r3, [r7, #0]
 80011b2:	691b      	ldr	r3, [r3, #16]
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	d10c      	bne.n	80011d2 <HAL_CAN_ConfigFilter+0x17e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 80011b8:	697a      	ldr	r2, [r7, #20]
 80011ba:	2385      	movs	r3, #133	@ 0x85
 80011bc:	009b      	lsls	r3, r3, #2
 80011be:	58d3      	ldr	r3, [r2, r3]
 80011c0:	68fa      	ldr	r2, [r7, #12]
 80011c2:	43d2      	mvns	r2, r2
 80011c4:	401a      	ands	r2, r3
 80011c6:	0011      	movs	r1, r2
 80011c8:	697a      	ldr	r2, [r7, #20]
 80011ca:	2385      	movs	r3, #133	@ 0x85
 80011cc:	009b      	lsls	r3, r3, #2
 80011ce:	50d1      	str	r1, [r2, r3]
 80011d0:	e00a      	b.n	80011e8 <HAL_CAN_ConfigFilter+0x194>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 80011d2:	697a      	ldr	r2, [r7, #20]
 80011d4:	2385      	movs	r3, #133	@ 0x85
 80011d6:	009b      	lsls	r3, r3, #2
 80011d8:	58d2      	ldr	r2, [r2, r3]
 80011da:	68fb      	ldr	r3, [r7, #12]
 80011dc:	431a      	orrs	r2, r3
 80011de:	0011      	movs	r1, r2
 80011e0:	697a      	ldr	r2, [r7, #20]
 80011e2:	2385      	movs	r3, #133	@ 0x85
 80011e4:	009b      	lsls	r3, r3, #2
 80011e6:	50d1      	str	r1, [r2, r3]
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 80011e8:	683b      	ldr	r3, [r7, #0]
 80011ea:	6a1b      	ldr	r3, [r3, #32]
 80011ec:	2b01      	cmp	r3, #1
 80011ee:	d10a      	bne.n	8001206 <HAL_CAN_ConfigFilter+0x1b2>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 80011f0:	697a      	ldr	r2, [r7, #20]
 80011f2:	2387      	movs	r3, #135	@ 0x87
 80011f4:	009b      	lsls	r3, r3, #2
 80011f6:	58d2      	ldr	r2, [r2, r3]
 80011f8:	68fb      	ldr	r3, [r7, #12]
 80011fa:	431a      	orrs	r2, r3
 80011fc:	0011      	movs	r1, r2
 80011fe:	697a      	ldr	r2, [r7, #20]
 8001200:	2387      	movs	r3, #135	@ 0x87
 8001202:	009b      	lsls	r3, r3, #2
 8001204:	50d1      	str	r1, [r2, r3]
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001206:	697a      	ldr	r2, [r7, #20]
 8001208:	2380      	movs	r3, #128	@ 0x80
 800120a:	009b      	lsls	r3, r3, #2
 800120c:	58d3      	ldr	r3, [r2, r3]
 800120e:	2201      	movs	r2, #1
 8001210:	4393      	bics	r3, r2
 8001212:	0019      	movs	r1, r3
 8001214:	697a      	ldr	r2, [r7, #20]
 8001216:	2380      	movs	r3, #128	@ 0x80
 8001218:	009b      	lsls	r3, r3, #2
 800121a:	50d1      	str	r1, [r2, r3]

    /* Return function status */
    return HAL_OK;
 800121c:	2300      	movs	r3, #0
 800121e:	e007      	b.n	8001230 <HAL_CAN_ConfigFilter+0x1dc>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001224:	2280      	movs	r2, #128	@ 0x80
 8001226:	02d2      	lsls	r2, r2, #11
 8001228:	431a      	orrs	r2, r3
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800122e:	2301      	movs	r3, #1
  }
}
 8001230:	0018      	movs	r0, r3
 8001232:	46bd      	mov	sp, r7
 8001234:	b006      	add	sp, #24
 8001236:	bd80      	pop	{r7, pc}

08001238 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8001238:	b580      	push	{r7, lr}
 800123a:	b084      	sub	sp, #16
 800123c:	af00      	add	r7, sp, #0
 800123e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	2220      	movs	r2, #32
 8001244:	5c9b      	ldrb	r3, [r3, r2]
 8001246:	b2db      	uxtb	r3, r3
 8001248:	2b01      	cmp	r3, #1
 800124a:	d12f      	bne.n	80012ac <HAL_CAN_Start+0x74>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	2220      	movs	r2, #32
 8001250:	2102      	movs	r1, #2
 8001252:	5499      	strb	r1, [r3, r2]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	681a      	ldr	r2, [r3, #0]
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	2101      	movs	r1, #1
 8001260:	438a      	bics	r2, r1
 8001262:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8001264:	f7ff fdee 	bl	8000e44 <HAL_GetTick>
 8001268:	0003      	movs	r3, r0
 800126a:	60fb      	str	r3, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800126c:	e013      	b.n	8001296 <HAL_CAN_Start+0x5e>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800126e:	f7ff fde9 	bl	8000e44 <HAL_GetTick>
 8001272:	0002      	movs	r2, r0
 8001274:	68fb      	ldr	r3, [r7, #12]
 8001276:	1ad3      	subs	r3, r2, r3
 8001278:	2b0a      	cmp	r3, #10
 800127a:	d90c      	bls.n	8001296 <HAL_CAN_Start+0x5e>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001280:	2280      	movs	r2, #128	@ 0x80
 8001282:	0292      	lsls	r2, r2, #10
 8001284:	431a      	orrs	r2, r3
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	2220      	movs	r2, #32
 800128e:	2105      	movs	r1, #5
 8001290:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8001292:	2301      	movs	r3, #1
 8001294:	e012      	b.n	80012bc <HAL_CAN_Start+0x84>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	685b      	ldr	r3, [r3, #4]
 800129c:	2201      	movs	r2, #1
 800129e:	4013      	ands	r3, r2
 80012a0:	d1e5      	bne.n	800126e <HAL_CAN_Start+0x36>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	2200      	movs	r2, #0
 80012a6:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 80012a8:	2300      	movs	r3, #0
 80012aa:	e007      	b.n	80012bc <HAL_CAN_Start+0x84>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80012b0:	2280      	movs	r2, #128	@ 0x80
 80012b2:	0312      	lsls	r2, r2, #12
 80012b4:	431a      	orrs	r2, r3
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80012ba:	2301      	movs	r3, #1
  }
}
 80012bc:	0018      	movs	r0, r3
 80012be:	46bd      	mov	sp, r7
 80012c0:	b004      	add	sp, #16
 80012c2:	bd80      	pop	{r7, pc}

080012c4 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 80012c4:	b580      	push	{r7, lr}
 80012c6:	b088      	sub	sp, #32
 80012c8:	af00      	add	r7, sp, #0
 80012ca:	60f8      	str	r0, [r7, #12]
 80012cc:	60b9      	str	r1, [r7, #8]
 80012ce:	607a      	str	r2, [r7, #4]
 80012d0:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 80012d2:	201f      	movs	r0, #31
 80012d4:	183b      	adds	r3, r7, r0
 80012d6:	68fa      	ldr	r2, [r7, #12]
 80012d8:	2120      	movs	r1, #32
 80012da:	5c52      	ldrb	r2, [r2, r1]
 80012dc:	701a      	strb	r2, [r3, #0]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 80012de:	68fb      	ldr	r3, [r7, #12]
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	689b      	ldr	r3, [r3, #8]
 80012e4:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 80012e6:	183b      	adds	r3, r7, r0
 80012e8:	781b      	ldrb	r3, [r3, #0]
 80012ea:	2b01      	cmp	r3, #1
 80012ec:	d004      	beq.n	80012f8 <HAL_CAN_AddTxMessage+0x34>
 80012ee:	183b      	adds	r3, r7, r0
 80012f0:	781b      	ldrb	r3, [r3, #0]
 80012f2:	2b02      	cmp	r3, #2
 80012f4:	d000      	beq.n	80012f8 <HAL_CAN_AddTxMessage+0x34>
 80012f6:	e0ab      	b.n	8001450 <HAL_CAN_AddTxMessage+0x18c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80012f8:	69ba      	ldr	r2, [r7, #24]
 80012fa:	2380      	movs	r3, #128	@ 0x80
 80012fc:	04db      	lsls	r3, r3, #19
 80012fe:	4013      	ands	r3, r2
 8001300:	d10a      	bne.n	8001318 <HAL_CAN_AddTxMessage+0x54>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8001302:	69ba      	ldr	r2, [r7, #24]
 8001304:	2380      	movs	r3, #128	@ 0x80
 8001306:	051b      	lsls	r3, r3, #20
 8001308:	4013      	ands	r3, r2
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 800130a:	d105      	bne.n	8001318 <HAL_CAN_AddTxMessage+0x54>
        ((tsr & CAN_TSR_TME2) != 0U))
 800130c:	69ba      	ldr	r2, [r7, #24]
 800130e:	2380      	movs	r3, #128	@ 0x80
 8001310:	055b      	lsls	r3, r3, #21
 8001312:	4013      	ands	r3, r2
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8001314:	d100      	bne.n	8001318 <HAL_CAN_AddTxMessage+0x54>
 8001316:	e092      	b.n	800143e <HAL_CAN_AddTxMessage+0x17a>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8001318:	69bb      	ldr	r3, [r7, #24]
 800131a:	0e1b      	lsrs	r3, r3, #24
 800131c:	2203      	movs	r2, #3
 800131e:	4013      	ands	r3, r2
 8001320:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8001322:	2201      	movs	r2, #1
 8001324:	697b      	ldr	r3, [r7, #20]
 8001326:	409a      	lsls	r2, r3
 8001328:	683b      	ldr	r3, [r7, #0]
 800132a:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 800132c:	68bb      	ldr	r3, [r7, #8]
 800132e:	689b      	ldr	r3, [r3, #8]
 8001330:	2b00      	cmp	r3, #0
 8001332:	d10c      	bne.n	800134e <HAL_CAN_AddTxMessage+0x8a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8001334:	68bb      	ldr	r3, [r7, #8]
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	0559      	lsls	r1, r3, #21
                                                           pHeader->RTR);
 800133a:	68bb      	ldr	r3, [r7, #8]
 800133c:	68da      	ldr	r2, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800133e:	68fb      	ldr	r3, [r7, #12]
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	4311      	orrs	r1, r2
 8001344:	697a      	ldr	r2, [r7, #20]
 8001346:	3218      	adds	r2, #24
 8001348:	0112      	lsls	r2, r2, #4
 800134a:	50d1      	str	r1, [r2, r3]
 800134c:	e00f      	b.n	800136e <HAL_CAN_AddTxMessage+0xaa>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800134e:	68bb      	ldr	r3, [r7, #8]
 8001350:	685b      	ldr	r3, [r3, #4]
 8001352:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8001354:	68bb      	ldr	r3, [r7, #8]
 8001356:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001358:	431a      	orrs	r2, r3
 800135a:	0011      	movs	r1, r2
                                                           pHeader->RTR);
 800135c:	68bb      	ldr	r3, [r7, #8]
 800135e:	68da      	ldr	r2, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001360:	68fb      	ldr	r3, [r7, #12]
 8001362:	681b      	ldr	r3, [r3, #0]
                                                           pHeader->IDE |
 8001364:	4311      	orrs	r1, r2
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001366:	697a      	ldr	r2, [r7, #20]
 8001368:	3218      	adds	r2, #24
 800136a:	0112      	lsls	r2, r2, #4
 800136c:	50d1      	str	r1, [r2, r3]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 800136e:	68fb      	ldr	r3, [r7, #12]
 8001370:	6819      	ldr	r1, [r3, #0]
 8001372:	68bb      	ldr	r3, [r7, #8]
 8001374:	691a      	ldr	r2, [r3, #16]
 8001376:	697b      	ldr	r3, [r7, #20]
 8001378:	3318      	adds	r3, #24
 800137a:	011b      	lsls	r3, r3, #4
 800137c:	18cb      	adds	r3, r1, r3
 800137e:	3304      	adds	r3, #4
 8001380:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8001382:	68bb      	ldr	r3, [r7, #8]
 8001384:	7d1b      	ldrb	r3, [r3, #20]
 8001386:	2b01      	cmp	r3, #1
 8001388:	d112      	bne.n	80013b0 <HAL_CAN_AddTxMessage+0xec>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 800138a:	68fb      	ldr	r3, [r7, #12]
 800138c:	681a      	ldr	r2, [r3, #0]
 800138e:	697b      	ldr	r3, [r7, #20]
 8001390:	3318      	adds	r3, #24
 8001392:	011b      	lsls	r3, r3, #4
 8001394:	18d3      	adds	r3, r2, r3
 8001396:	3304      	adds	r3, #4
 8001398:	681a      	ldr	r2, [r3, #0]
 800139a:	68fb      	ldr	r3, [r7, #12]
 800139c:	6819      	ldr	r1, [r3, #0]
 800139e:	2380      	movs	r3, #128	@ 0x80
 80013a0:	005b      	lsls	r3, r3, #1
 80013a2:	431a      	orrs	r2, r3
 80013a4:	697b      	ldr	r3, [r7, #20]
 80013a6:	3318      	adds	r3, #24
 80013a8:	011b      	lsls	r3, r3, #4
 80013aa:	18cb      	adds	r3, r1, r3
 80013ac:	3304      	adds	r3, #4
 80013ae:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	3307      	adds	r3, #7
 80013b4:	781b      	ldrb	r3, [r3, #0]
 80013b6:	061a      	lsls	r2, r3, #24
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	3306      	adds	r3, #6
 80013bc:	781b      	ldrb	r3, [r3, #0]
 80013be:	041b      	lsls	r3, r3, #16
 80013c0:	431a      	orrs	r2, r3
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	3305      	adds	r3, #5
 80013c6:	781b      	ldrb	r3, [r3, #0]
 80013c8:	021b      	lsls	r3, r3, #8
 80013ca:	431a      	orrs	r2, r3
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	3304      	adds	r3, #4
 80013d0:	781b      	ldrb	r3, [r3, #0]
 80013d2:	0019      	movs	r1, r3
 80013d4:	68fb      	ldr	r3, [r7, #12]
 80013d6:	6818      	ldr	r0, [r3, #0]
 80013d8:	430a      	orrs	r2, r1
 80013da:	6979      	ldr	r1, [r7, #20]
 80013dc:	23c6      	movs	r3, #198	@ 0xc6
 80013de:	005b      	lsls	r3, r3, #1
 80013e0:	0109      	lsls	r1, r1, #4
 80013e2:	1841      	adds	r1, r0, r1
 80013e4:	18cb      	adds	r3, r1, r3
 80013e6:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	3303      	adds	r3, #3
 80013ec:	781b      	ldrb	r3, [r3, #0]
 80013ee:	061a      	lsls	r2, r3, #24
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	3302      	adds	r3, #2
 80013f4:	781b      	ldrb	r3, [r3, #0]
 80013f6:	041b      	lsls	r3, r3, #16
 80013f8:	431a      	orrs	r2, r3
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	3301      	adds	r3, #1
 80013fe:	781b      	ldrb	r3, [r3, #0]
 8001400:	021b      	lsls	r3, r3, #8
 8001402:	431a      	orrs	r2, r3
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	781b      	ldrb	r3, [r3, #0]
 8001408:	0019      	movs	r1, r3
 800140a:	68fb      	ldr	r3, [r7, #12]
 800140c:	6818      	ldr	r0, [r3, #0]
 800140e:	430a      	orrs	r2, r1
 8001410:	6979      	ldr	r1, [r7, #20]
 8001412:	23c4      	movs	r3, #196	@ 0xc4
 8001414:	005b      	lsls	r3, r3, #1
 8001416:	0109      	lsls	r1, r1, #4
 8001418:	1841      	adds	r1, r0, r1
 800141a:	18cb      	adds	r3, r1, r3
 800141c:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 800141e:	68fb      	ldr	r3, [r7, #12]
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	697a      	ldr	r2, [r7, #20]
 8001424:	3218      	adds	r2, #24
 8001426:	0112      	lsls	r2, r2, #4
 8001428:	58d2      	ldr	r2, [r2, r3]
 800142a:	68fb      	ldr	r3, [r7, #12]
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	2101      	movs	r1, #1
 8001430:	4311      	orrs	r1, r2
 8001432:	697a      	ldr	r2, [r7, #20]
 8001434:	3218      	adds	r2, #24
 8001436:	0112      	lsls	r2, r2, #4
 8001438:	50d1      	str	r1, [r2, r3]

      /* Return function status */
      return HAL_OK;
 800143a:	2300      	movs	r3, #0
 800143c:	e010      	b.n	8001460 <HAL_CAN_AddTxMessage+0x19c>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800143e:	68fb      	ldr	r3, [r7, #12]
 8001440:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001442:	2280      	movs	r2, #128	@ 0x80
 8001444:	0392      	lsls	r2, r2, #14
 8001446:	431a      	orrs	r2, r3
 8001448:	68fb      	ldr	r3, [r7, #12]
 800144a:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 800144c:	2301      	movs	r3, #1
 800144e:	e007      	b.n	8001460 <HAL_CAN_AddTxMessage+0x19c>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001450:	68fb      	ldr	r3, [r7, #12]
 8001452:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001454:	2280      	movs	r2, #128	@ 0x80
 8001456:	02d2      	lsls	r2, r2, #11
 8001458:	431a      	orrs	r2, r3
 800145a:	68fb      	ldr	r3, [r7, #12]
 800145c:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800145e:	2301      	movs	r3, #1
  }
}
 8001460:	0018      	movs	r0, r3
 8001462:	46bd      	mov	sp, r7
 8001464:	b008      	add	sp, #32
 8001466:	bd80      	pop	{r7, pc}

08001468 <HAL_CAN_GetTxMailboxesFreeLevel>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval Number of free Tx Mailboxes.
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(const CAN_HandleTypeDef *hcan)
{
 8001468:	b580      	push	{r7, lr}
 800146a:	b084      	sub	sp, #16
 800146c:	af00      	add	r7, sp, #0
 800146e:	6078      	str	r0, [r7, #4]
  uint32_t freelevel = 0U;
 8001470:	2300      	movs	r3, #0
 8001472:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001474:	200b      	movs	r0, #11
 8001476:	183b      	adds	r3, r7, r0
 8001478:	687a      	ldr	r2, [r7, #4]
 800147a:	2120      	movs	r1, #32
 800147c:	5c52      	ldrb	r2, [r2, r1]
 800147e:	701a      	strb	r2, [r3, #0]

  if ((state == HAL_CAN_STATE_READY) ||
 8001480:	0002      	movs	r2, r0
 8001482:	18bb      	adds	r3, r7, r2
 8001484:	781b      	ldrb	r3, [r3, #0]
 8001486:	2b01      	cmp	r3, #1
 8001488:	d003      	beq.n	8001492 <HAL_CAN_GetTxMailboxesFreeLevel+0x2a>
 800148a:	18bb      	adds	r3, r7, r2
 800148c:	781b      	ldrb	r3, [r3, #0]
 800148e:	2b02      	cmp	r3, #2
 8001490:	d11d      	bne.n	80014ce <HAL_CAN_GetTxMailboxesFreeLevel+0x66>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	689a      	ldr	r2, [r3, #8]
 8001498:	2380      	movs	r3, #128	@ 0x80
 800149a:	04db      	lsls	r3, r3, #19
 800149c:	4013      	ands	r3, r2
 800149e:	d002      	beq.n	80014a6 <HAL_CAN_GetTxMailboxesFreeLevel+0x3e>
    {
      freelevel++;
 80014a0:	68fb      	ldr	r3, [r7, #12]
 80014a2:	3301      	adds	r3, #1
 80014a4:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 1 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	689a      	ldr	r2, [r3, #8]
 80014ac:	2380      	movs	r3, #128	@ 0x80
 80014ae:	051b      	lsls	r3, r3, #20
 80014b0:	4013      	ands	r3, r2
 80014b2:	d002      	beq.n	80014ba <HAL_CAN_GetTxMailboxesFreeLevel+0x52>
    {
      freelevel++;
 80014b4:	68fb      	ldr	r3, [r7, #12]
 80014b6:	3301      	adds	r3, #1
 80014b8:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 2 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	689a      	ldr	r2, [r3, #8]
 80014c0:	2380      	movs	r3, #128	@ 0x80
 80014c2:	055b      	lsls	r3, r3, #21
 80014c4:	4013      	ands	r3, r2
 80014c6:	d002      	beq.n	80014ce <HAL_CAN_GetTxMailboxesFreeLevel+0x66>
    {
      freelevel++;
 80014c8:	68fb      	ldr	r3, [r7, #12]
 80014ca:	3301      	adds	r3, #1
 80014cc:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
 80014ce:	68fb      	ldr	r3, [r7, #12]
}
 80014d0:	0018      	movs	r0, r3
 80014d2:	46bd      	mov	sp, r7
 80014d4:	b004      	add	sp, #16
 80014d6:	bd80      	pop	{r7, pc}

080014d8 <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 80014d8:	b580      	push	{r7, lr}
 80014da:	b086      	sub	sp, #24
 80014dc:	af00      	add	r7, sp, #0
 80014de:	60f8      	str	r0, [r7, #12]
 80014e0:	60b9      	str	r1, [r7, #8]
 80014e2:	607a      	str	r2, [r7, #4]
 80014e4:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80014e6:	2017      	movs	r0, #23
 80014e8:	183b      	adds	r3, r7, r0
 80014ea:	68fa      	ldr	r2, [r7, #12]
 80014ec:	2120      	movs	r1, #32
 80014ee:	5c52      	ldrb	r2, [r2, r1]
 80014f0:	701a      	strb	r2, [r3, #0]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 80014f2:	0002      	movs	r2, r0
 80014f4:	18bb      	adds	r3, r7, r2
 80014f6:	781b      	ldrb	r3, [r3, #0]
 80014f8:	2b01      	cmp	r3, #1
 80014fa:	d004      	beq.n	8001506 <HAL_CAN_GetRxMessage+0x2e>
 80014fc:	18bb      	adds	r3, r7, r2
 80014fe:	781b      	ldrb	r3, [r3, #0]
 8001500:	2b02      	cmp	r3, #2
 8001502:	d000      	beq.n	8001506 <HAL_CAN_GetRxMessage+0x2e>
 8001504:	e107      	b.n	8001716 <HAL_CAN_GetRxMessage+0x23e>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8001506:	68bb      	ldr	r3, [r7, #8]
 8001508:	2b00      	cmp	r3, #0
 800150a:	d10e      	bne.n	800152a <HAL_CAN_GetRxMessage+0x52>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 800150c:	68fb      	ldr	r3, [r7, #12]
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	68db      	ldr	r3, [r3, #12]
 8001512:	2203      	movs	r2, #3
 8001514:	4013      	ands	r3, r2
 8001516:	d117      	bne.n	8001548 <HAL_CAN_GetRxMessage+0x70>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001518:	68fb      	ldr	r3, [r7, #12]
 800151a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800151c:	2280      	movs	r2, #128	@ 0x80
 800151e:	0392      	lsls	r2, r2, #14
 8001520:	431a      	orrs	r2, r3
 8001522:	68fb      	ldr	r3, [r7, #12]
 8001524:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8001526:	2301      	movs	r3, #1
 8001528:	e0fd      	b.n	8001726 <HAL_CAN_GetRxMessage+0x24e>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 800152a:	68fb      	ldr	r3, [r7, #12]
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	691b      	ldr	r3, [r3, #16]
 8001530:	2203      	movs	r2, #3
 8001532:	4013      	ands	r3, r2
 8001534:	d108      	bne.n	8001548 <HAL_CAN_GetRxMessage+0x70>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001536:	68fb      	ldr	r3, [r7, #12]
 8001538:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800153a:	2280      	movs	r2, #128	@ 0x80
 800153c:	0392      	lsls	r2, r2, #14
 800153e:	431a      	orrs	r2, r3
 8001540:	68fb      	ldr	r3, [r7, #12]
 8001542:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8001544:	2301      	movs	r3, #1
 8001546:	e0ee      	b.n	8001726 <HAL_CAN_GetRxMessage+0x24e>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8001548:	68fb      	ldr	r3, [r7, #12]
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	68ba      	ldr	r2, [r7, #8]
 800154e:	321b      	adds	r2, #27
 8001550:	0112      	lsls	r2, r2, #4
 8001552:	58d3      	ldr	r3, [r2, r3]
 8001554:	2204      	movs	r2, #4
 8001556:	401a      	ands	r2, r3
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	689b      	ldr	r3, [r3, #8]
 8001560:	2b00      	cmp	r3, #0
 8001562:	d10b      	bne.n	800157c <HAL_CAN_GetRxMessage+0xa4>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8001564:	68fb      	ldr	r3, [r7, #12]
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	68ba      	ldr	r2, [r7, #8]
 800156a:	321b      	adds	r2, #27
 800156c:	0112      	lsls	r2, r2, #4
 800156e:	58d3      	ldr	r3, [r2, r3]
 8001570:	0d5b      	lsrs	r3, r3, #21
 8001572:	055b      	lsls	r3, r3, #21
 8001574:	0d5a      	lsrs	r2, r3, #21
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	601a      	str	r2, [r3, #0]
 800157a:	e00a      	b.n	8001592 <HAL_CAN_GetRxMessage+0xba>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 800157c:	68fb      	ldr	r3, [r7, #12]
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	68ba      	ldr	r2, [r7, #8]
 8001582:	321b      	adds	r2, #27
 8001584:	0112      	lsls	r2, r2, #4
 8001586:	58d3      	ldr	r3, [r2, r3]
 8001588:	08db      	lsrs	r3, r3, #3
 800158a:	00db      	lsls	r3, r3, #3
 800158c:	08da      	lsrs	r2, r3, #3
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8001592:	68fb      	ldr	r3, [r7, #12]
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	68ba      	ldr	r2, [r7, #8]
 8001598:	321b      	adds	r2, #27
 800159a:	0112      	lsls	r2, r2, #4
 800159c:	58d3      	ldr	r3, [r2, r3]
 800159e:	2202      	movs	r2, #2
 80015a0:	401a      	ands	r2, r3
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 80015a6:	68fb      	ldr	r3, [r7, #12]
 80015a8:	681a      	ldr	r2, [r3, #0]
 80015aa:	68bb      	ldr	r3, [r7, #8]
 80015ac:	331b      	adds	r3, #27
 80015ae:	011b      	lsls	r3, r3, #4
 80015b0:	18d3      	adds	r3, r2, r3
 80015b2:	3304      	adds	r3, #4
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	2208      	movs	r2, #8
 80015b8:	4013      	ands	r3, r2
 80015ba:	d003      	beq.n	80015c4 <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	2208      	movs	r2, #8
 80015c0:	611a      	str	r2, [r3, #16]
 80015c2:	e00b      	b.n	80015dc <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 80015c4:	68fb      	ldr	r3, [r7, #12]
 80015c6:	681a      	ldr	r2, [r3, #0]
 80015c8:	68bb      	ldr	r3, [r7, #8]
 80015ca:	331b      	adds	r3, #27
 80015cc:	011b      	lsls	r3, r3, #4
 80015ce:	18d3      	adds	r3, r2, r3
 80015d0:	3304      	adds	r3, #4
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	220f      	movs	r2, #15
 80015d6:	401a      	ands	r2, r3
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 80015dc:	68fb      	ldr	r3, [r7, #12]
 80015de:	681a      	ldr	r2, [r3, #0]
 80015e0:	68bb      	ldr	r3, [r7, #8]
 80015e2:	331b      	adds	r3, #27
 80015e4:	011b      	lsls	r3, r3, #4
 80015e6:	18d3      	adds	r3, r2, r3
 80015e8:	3304      	adds	r3, #4
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	0a1b      	lsrs	r3, r3, #8
 80015ee:	22ff      	movs	r2, #255	@ 0xff
 80015f0:	401a      	ands	r2, r3
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 80015f6:	68fb      	ldr	r3, [r7, #12]
 80015f8:	681a      	ldr	r2, [r3, #0]
 80015fa:	68bb      	ldr	r3, [r7, #8]
 80015fc:	331b      	adds	r3, #27
 80015fe:	011b      	lsls	r3, r3, #4
 8001600:	18d3      	adds	r3, r2, r3
 8001602:	3304      	adds	r3, #4
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	0c1b      	lsrs	r3, r3, #16
 8001608:	041b      	lsls	r3, r3, #16
 800160a:	0c1a      	lsrs	r2, r3, #16
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8001610:	68fb      	ldr	r3, [r7, #12]
 8001612:	6819      	ldr	r1, [r3, #0]
 8001614:	68ba      	ldr	r2, [r7, #8]
 8001616:	23dc      	movs	r3, #220	@ 0xdc
 8001618:	005b      	lsls	r3, r3, #1
 800161a:	0112      	lsls	r2, r2, #4
 800161c:	188a      	adds	r2, r1, r2
 800161e:	18d3      	adds	r3, r2, r3
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	b2da      	uxtb	r2, r3
 8001624:	683b      	ldr	r3, [r7, #0]
 8001626:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8001628:	68fb      	ldr	r3, [r7, #12]
 800162a:	6819      	ldr	r1, [r3, #0]
 800162c:	68ba      	ldr	r2, [r7, #8]
 800162e:	23dc      	movs	r3, #220	@ 0xdc
 8001630:	005b      	lsls	r3, r3, #1
 8001632:	0112      	lsls	r2, r2, #4
 8001634:	188a      	adds	r2, r1, r2
 8001636:	18d3      	adds	r3, r2, r3
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	0a1a      	lsrs	r2, r3, #8
 800163c:	683b      	ldr	r3, [r7, #0]
 800163e:	3301      	adds	r3, #1
 8001640:	b2d2      	uxtb	r2, r2
 8001642:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8001644:	68fb      	ldr	r3, [r7, #12]
 8001646:	6819      	ldr	r1, [r3, #0]
 8001648:	68ba      	ldr	r2, [r7, #8]
 800164a:	23dc      	movs	r3, #220	@ 0xdc
 800164c:	005b      	lsls	r3, r3, #1
 800164e:	0112      	lsls	r2, r2, #4
 8001650:	188a      	adds	r2, r1, r2
 8001652:	18d3      	adds	r3, r2, r3
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	0c1a      	lsrs	r2, r3, #16
 8001658:	683b      	ldr	r3, [r7, #0]
 800165a:	3302      	adds	r3, #2
 800165c:	b2d2      	uxtb	r2, r2
 800165e:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8001660:	68fb      	ldr	r3, [r7, #12]
 8001662:	6819      	ldr	r1, [r3, #0]
 8001664:	68ba      	ldr	r2, [r7, #8]
 8001666:	23dc      	movs	r3, #220	@ 0xdc
 8001668:	005b      	lsls	r3, r3, #1
 800166a:	0112      	lsls	r2, r2, #4
 800166c:	188a      	adds	r2, r1, r2
 800166e:	18d3      	adds	r3, r2, r3
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	0e1a      	lsrs	r2, r3, #24
 8001674:	683b      	ldr	r3, [r7, #0]
 8001676:	3303      	adds	r3, #3
 8001678:	b2d2      	uxtb	r2, r2
 800167a:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 800167c:	68fb      	ldr	r3, [r7, #12]
 800167e:	6819      	ldr	r1, [r3, #0]
 8001680:	68ba      	ldr	r2, [r7, #8]
 8001682:	23de      	movs	r3, #222	@ 0xde
 8001684:	005b      	lsls	r3, r3, #1
 8001686:	0112      	lsls	r2, r2, #4
 8001688:	188a      	adds	r2, r1, r2
 800168a:	18d3      	adds	r3, r2, r3
 800168c:	681a      	ldr	r2, [r3, #0]
 800168e:	683b      	ldr	r3, [r7, #0]
 8001690:	3304      	adds	r3, #4
 8001692:	b2d2      	uxtb	r2, r2
 8001694:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8001696:	68fb      	ldr	r3, [r7, #12]
 8001698:	6819      	ldr	r1, [r3, #0]
 800169a:	68ba      	ldr	r2, [r7, #8]
 800169c:	23de      	movs	r3, #222	@ 0xde
 800169e:	005b      	lsls	r3, r3, #1
 80016a0:	0112      	lsls	r2, r2, #4
 80016a2:	188a      	adds	r2, r1, r2
 80016a4:	18d3      	adds	r3, r2, r3
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	0a1a      	lsrs	r2, r3, #8
 80016aa:	683b      	ldr	r3, [r7, #0]
 80016ac:	3305      	adds	r3, #5
 80016ae:	b2d2      	uxtb	r2, r2
 80016b0:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 80016b2:	68fb      	ldr	r3, [r7, #12]
 80016b4:	6819      	ldr	r1, [r3, #0]
 80016b6:	68ba      	ldr	r2, [r7, #8]
 80016b8:	23de      	movs	r3, #222	@ 0xde
 80016ba:	005b      	lsls	r3, r3, #1
 80016bc:	0112      	lsls	r2, r2, #4
 80016be:	188a      	adds	r2, r1, r2
 80016c0:	18d3      	adds	r3, r2, r3
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	0c1a      	lsrs	r2, r3, #16
 80016c6:	683b      	ldr	r3, [r7, #0]
 80016c8:	3306      	adds	r3, #6
 80016ca:	b2d2      	uxtb	r2, r2
 80016cc:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 80016ce:	68fb      	ldr	r3, [r7, #12]
 80016d0:	6819      	ldr	r1, [r3, #0]
 80016d2:	68ba      	ldr	r2, [r7, #8]
 80016d4:	23de      	movs	r3, #222	@ 0xde
 80016d6:	005b      	lsls	r3, r3, #1
 80016d8:	0112      	lsls	r2, r2, #4
 80016da:	188a      	adds	r2, r1, r2
 80016dc:	18d3      	adds	r3, r2, r3
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	0e1a      	lsrs	r2, r3, #24
 80016e2:	683b      	ldr	r3, [r7, #0]
 80016e4:	3307      	adds	r3, #7
 80016e6:	b2d2      	uxtb	r2, r2
 80016e8:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80016ea:	68bb      	ldr	r3, [r7, #8]
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d108      	bne.n	8001702 <HAL_CAN_GetRxMessage+0x22a>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 80016f0:	68fb      	ldr	r3, [r7, #12]
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	68da      	ldr	r2, [r3, #12]
 80016f6:	68fb      	ldr	r3, [r7, #12]
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	2120      	movs	r1, #32
 80016fc:	430a      	orrs	r2, r1
 80016fe:	60da      	str	r2, [r3, #12]
 8001700:	e007      	b.n	8001712 <HAL_CAN_GetRxMessage+0x23a>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8001702:	68fb      	ldr	r3, [r7, #12]
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	691a      	ldr	r2, [r3, #16]
 8001708:	68fb      	ldr	r3, [r7, #12]
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	2120      	movs	r1, #32
 800170e:	430a      	orrs	r2, r1
 8001710:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8001712:	2300      	movs	r3, #0
 8001714:	e007      	b.n	8001726 <HAL_CAN_GetRxMessage+0x24e>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001716:	68fb      	ldr	r3, [r7, #12]
 8001718:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800171a:	2280      	movs	r2, #128	@ 0x80
 800171c:	02d2      	lsls	r2, r2, #11
 800171e:	431a      	orrs	r2, r3
 8001720:	68fb      	ldr	r3, [r7, #12]
 8001722:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001724:	2301      	movs	r3, #1
  }
}
 8001726:	0018      	movs	r0, r3
 8001728:	46bd      	mov	sp, r7
 800172a:	b006      	add	sp, #24
 800172c:	bd80      	pop	{r7, pc}

0800172e <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 800172e:	b580      	push	{r7, lr}
 8001730:	b084      	sub	sp, #16
 8001732:	af00      	add	r7, sp, #0
 8001734:	6078      	str	r0, [r7, #4]
 8001736:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001738:	200f      	movs	r0, #15
 800173a:	183b      	adds	r3, r7, r0
 800173c:	687a      	ldr	r2, [r7, #4]
 800173e:	2120      	movs	r1, #32
 8001740:	5c52      	ldrb	r2, [r2, r1]
 8001742:	701a      	strb	r2, [r3, #0]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8001744:	0002      	movs	r2, r0
 8001746:	18bb      	adds	r3, r7, r2
 8001748:	781b      	ldrb	r3, [r3, #0]
 800174a:	2b01      	cmp	r3, #1
 800174c:	d003      	beq.n	8001756 <HAL_CAN_ActivateNotification+0x28>
 800174e:	18bb      	adds	r3, r7, r2
 8001750:	781b      	ldrb	r3, [r3, #0]
 8001752:	2b02      	cmp	r3, #2
 8001754:	d109      	bne.n	800176a <HAL_CAN_ActivateNotification+0x3c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	6959      	ldr	r1, [r3, #20]
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	683a      	ldr	r2, [r7, #0]
 8001762:	430a      	orrs	r2, r1
 8001764:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8001766:	2300      	movs	r3, #0
 8001768:	e007      	b.n	800177a <HAL_CAN_ActivateNotification+0x4c>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800176e:	2280      	movs	r2, #128	@ 0x80
 8001770:	02d2      	lsls	r2, r2, #11
 8001772:	431a      	orrs	r2, r3
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001778:	2301      	movs	r3, #1
  }
}
 800177a:	0018      	movs	r0, r3
 800177c:	46bd      	mov	sp, r7
 800177e:	b004      	add	sp, #16
 8001780:	bd80      	pop	{r7, pc}

08001782 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8001782:	b580      	push	{r7, lr}
 8001784:	b08a      	sub	sp, #40	@ 0x28
 8001786:	af00      	add	r7, sp, #0
 8001788:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 800178a:	2300      	movs	r3, #0
 800178c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	695b      	ldr	r3, [r3, #20]
 8001794:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	685b      	ldr	r3, [r3, #4]
 800179c:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	689b      	ldr	r3, [r3, #8]
 80017a4:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	68db      	ldr	r3, [r3, #12]
 80017ac:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	691b      	ldr	r3, [r3, #16]
 80017b4:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	699b      	ldr	r3, [r3, #24]
 80017bc:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 80017be:	6a3b      	ldr	r3, [r7, #32]
 80017c0:	2201      	movs	r2, #1
 80017c2:	4013      	ands	r3, r2
 80017c4:	d100      	bne.n	80017c8 <HAL_CAN_IRQHandler+0x46>
 80017c6:	e084      	b.n	80018d2 <HAL_CAN_IRQHandler+0x150>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 80017c8:	69bb      	ldr	r3, [r7, #24]
 80017ca:	2201      	movs	r2, #1
 80017cc:	4013      	ands	r3, r2
 80017ce:	d024      	beq.n	800181a <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	2201      	movs	r2, #1
 80017d6:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 80017d8:	69bb      	ldr	r3, [r7, #24]
 80017da:	2202      	movs	r2, #2
 80017dc:	4013      	ands	r3, r2
 80017de:	d004      	beq.n	80017ea <HAL_CAN_IRQHandler+0x68>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	0018      	movs	r0, r3
 80017e4:	f000 f981 	bl	8001aea <HAL_CAN_TxMailbox0CompleteCallback>
 80017e8:	e017      	b.n	800181a <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 80017ea:	69bb      	ldr	r3, [r7, #24]
 80017ec:	2204      	movs	r2, #4
 80017ee:	4013      	ands	r3, r2
 80017f0:	d005      	beq.n	80017fe <HAL_CAN_IRQHandler+0x7c>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 80017f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017f4:	2280      	movs	r2, #128	@ 0x80
 80017f6:	0112      	lsls	r2, r2, #4
 80017f8:	4313      	orrs	r3, r2
 80017fa:	627b      	str	r3, [r7, #36]	@ 0x24
 80017fc:	e00d      	b.n	800181a <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 80017fe:	69bb      	ldr	r3, [r7, #24]
 8001800:	2208      	movs	r2, #8
 8001802:	4013      	ands	r3, r2
 8001804:	d005      	beq.n	8001812 <HAL_CAN_IRQHandler+0x90>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8001806:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001808:	2280      	movs	r2, #128	@ 0x80
 800180a:	0152      	lsls	r2, r2, #5
 800180c:	4313      	orrs	r3, r2
 800180e:	627b      	str	r3, [r7, #36]	@ 0x24
 8001810:	e003      	b.n	800181a <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	0018      	movs	r0, r3
 8001816:	f000 f980 	bl	8001b1a <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 800181a:	69ba      	ldr	r2, [r7, #24]
 800181c:	2380      	movs	r3, #128	@ 0x80
 800181e:	005b      	lsls	r3, r3, #1
 8001820:	4013      	ands	r3, r2
 8001822:	d028      	beq.n	8001876 <HAL_CAN_IRQHandler+0xf4>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	2280      	movs	r2, #128	@ 0x80
 800182a:	0052      	lsls	r2, r2, #1
 800182c:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 800182e:	69ba      	ldr	r2, [r7, #24]
 8001830:	2380      	movs	r3, #128	@ 0x80
 8001832:	009b      	lsls	r3, r3, #2
 8001834:	4013      	ands	r3, r2
 8001836:	d004      	beq.n	8001842 <HAL_CAN_IRQHandler+0xc0>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	0018      	movs	r0, r3
 800183c:	f000 f95d 	bl	8001afa <HAL_CAN_TxMailbox1CompleteCallback>
 8001840:	e019      	b.n	8001876 <HAL_CAN_IRQHandler+0xf4>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8001842:	69ba      	ldr	r2, [r7, #24]
 8001844:	2380      	movs	r3, #128	@ 0x80
 8001846:	00db      	lsls	r3, r3, #3
 8001848:	4013      	ands	r3, r2
 800184a:	d005      	beq.n	8001858 <HAL_CAN_IRQHandler+0xd6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 800184c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800184e:	2280      	movs	r2, #128	@ 0x80
 8001850:	0192      	lsls	r2, r2, #6
 8001852:	4313      	orrs	r3, r2
 8001854:	627b      	str	r3, [r7, #36]	@ 0x24
 8001856:	e00e      	b.n	8001876 <HAL_CAN_IRQHandler+0xf4>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8001858:	69ba      	ldr	r2, [r7, #24]
 800185a:	2380      	movs	r3, #128	@ 0x80
 800185c:	011b      	lsls	r3, r3, #4
 800185e:	4013      	ands	r3, r2
 8001860:	d005      	beq.n	800186e <HAL_CAN_IRQHandler+0xec>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8001862:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001864:	2280      	movs	r2, #128	@ 0x80
 8001866:	01d2      	lsls	r2, r2, #7
 8001868:	4313      	orrs	r3, r2
 800186a:	627b      	str	r3, [r7, #36]	@ 0x24
 800186c:	e003      	b.n	8001876 <HAL_CAN_IRQHandler+0xf4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	0018      	movs	r0, r3
 8001872:	f000 f95a 	bl	8001b2a <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8001876:	69ba      	ldr	r2, [r7, #24]
 8001878:	2380      	movs	r3, #128	@ 0x80
 800187a:	025b      	lsls	r3, r3, #9
 800187c:	4013      	ands	r3, r2
 800187e:	d028      	beq.n	80018d2 <HAL_CAN_IRQHandler+0x150>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	2280      	movs	r2, #128	@ 0x80
 8001886:	0252      	lsls	r2, r2, #9
 8001888:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 800188a:	69ba      	ldr	r2, [r7, #24]
 800188c:	2380      	movs	r3, #128	@ 0x80
 800188e:	029b      	lsls	r3, r3, #10
 8001890:	4013      	ands	r3, r2
 8001892:	d004      	beq.n	800189e <HAL_CAN_IRQHandler+0x11c>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	0018      	movs	r0, r3
 8001898:	f000 f937 	bl	8001b0a <HAL_CAN_TxMailbox2CompleteCallback>
 800189c:	e019      	b.n	80018d2 <HAL_CAN_IRQHandler+0x150>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 800189e:	69ba      	ldr	r2, [r7, #24]
 80018a0:	2380      	movs	r3, #128	@ 0x80
 80018a2:	02db      	lsls	r3, r3, #11
 80018a4:	4013      	ands	r3, r2
 80018a6:	d005      	beq.n	80018b4 <HAL_CAN_IRQHandler+0x132>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 80018a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018aa:	2280      	movs	r2, #128	@ 0x80
 80018ac:	0212      	lsls	r2, r2, #8
 80018ae:	4313      	orrs	r3, r2
 80018b0:	627b      	str	r3, [r7, #36]	@ 0x24
 80018b2:	e00e      	b.n	80018d2 <HAL_CAN_IRQHandler+0x150>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 80018b4:	69ba      	ldr	r2, [r7, #24]
 80018b6:	2380      	movs	r3, #128	@ 0x80
 80018b8:	031b      	lsls	r3, r3, #12
 80018ba:	4013      	ands	r3, r2
 80018bc:	d005      	beq.n	80018ca <HAL_CAN_IRQHandler+0x148>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 80018be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018c0:	2280      	movs	r2, #128	@ 0x80
 80018c2:	0252      	lsls	r2, r2, #9
 80018c4:	4313      	orrs	r3, r2
 80018c6:	627b      	str	r3, [r7, #36]	@ 0x24
 80018c8:	e003      	b.n	80018d2 <HAL_CAN_IRQHandler+0x150>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	0018      	movs	r0, r3
 80018ce:	f000 f934 	bl	8001b3a <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 80018d2:	6a3b      	ldr	r3, [r7, #32]
 80018d4:	2208      	movs	r2, #8
 80018d6:	4013      	ands	r3, r2
 80018d8:	d00c      	beq.n	80018f4 <HAL_CAN_IRQHandler+0x172>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 80018da:	697b      	ldr	r3, [r7, #20]
 80018dc:	2210      	movs	r2, #16
 80018de:	4013      	ands	r3, r2
 80018e0:	d008      	beq.n	80018f4 <HAL_CAN_IRQHandler+0x172>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 80018e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018e4:	2280      	movs	r2, #128	@ 0x80
 80018e6:	0092      	lsls	r2, r2, #2
 80018e8:	4313      	orrs	r3, r2
 80018ea:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	2210      	movs	r2, #16
 80018f2:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 80018f4:	6a3b      	ldr	r3, [r7, #32]
 80018f6:	2204      	movs	r2, #4
 80018f8:	4013      	ands	r3, r2
 80018fa:	d00b      	beq.n	8001914 <HAL_CAN_IRQHandler+0x192>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 80018fc:	697b      	ldr	r3, [r7, #20]
 80018fe:	2208      	movs	r2, #8
 8001900:	4013      	ands	r3, r2
 8001902:	d007      	beq.n	8001914 <HAL_CAN_IRQHandler+0x192>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	2208      	movs	r2, #8
 800190a:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	0018      	movs	r0, r3
 8001910:	f000 f91b 	bl	8001b4a <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8001914:	6a3b      	ldr	r3, [r7, #32]
 8001916:	2202      	movs	r2, #2
 8001918:	4013      	ands	r3, r2
 800191a:	d009      	beq.n	8001930 <HAL_CAN_IRQHandler+0x1ae>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	68db      	ldr	r3, [r3, #12]
 8001922:	2203      	movs	r2, #3
 8001924:	4013      	ands	r3, r2
 8001926:	d003      	beq.n	8001930 <HAL_CAN_IRQHandler+0x1ae>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	0018      	movs	r0, r3
 800192c:	f7fe fcfe 	bl	800032c <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8001930:	6a3b      	ldr	r3, [r7, #32]
 8001932:	2240      	movs	r2, #64	@ 0x40
 8001934:	4013      	ands	r3, r2
 8001936:	d00c      	beq.n	8001952 <HAL_CAN_IRQHandler+0x1d0>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8001938:	693b      	ldr	r3, [r7, #16]
 800193a:	2210      	movs	r2, #16
 800193c:	4013      	ands	r3, r2
 800193e:	d008      	beq.n	8001952 <HAL_CAN_IRQHandler+0x1d0>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8001940:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001942:	2280      	movs	r2, #128	@ 0x80
 8001944:	00d2      	lsls	r2, r2, #3
 8001946:	4313      	orrs	r3, r2
 8001948:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	2210      	movs	r2, #16
 8001950:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8001952:	6a3b      	ldr	r3, [r7, #32]
 8001954:	2220      	movs	r2, #32
 8001956:	4013      	ands	r3, r2
 8001958:	d00b      	beq.n	8001972 <HAL_CAN_IRQHandler+0x1f0>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 800195a:	693b      	ldr	r3, [r7, #16]
 800195c:	2208      	movs	r2, #8
 800195e:	4013      	ands	r3, r2
 8001960:	d007      	beq.n	8001972 <HAL_CAN_IRQHandler+0x1f0>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	2208      	movs	r2, #8
 8001968:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	0018      	movs	r0, r3
 800196e:	f000 f8fc 	bl	8001b6a <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8001972:	6a3b      	ldr	r3, [r7, #32]
 8001974:	2210      	movs	r2, #16
 8001976:	4013      	ands	r3, r2
 8001978:	d009      	beq.n	800198e <HAL_CAN_IRQHandler+0x20c>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	691b      	ldr	r3, [r3, #16]
 8001980:	2203      	movs	r2, #3
 8001982:	4013      	ands	r3, r2
 8001984:	d003      	beq.n	800198e <HAL_CAN_IRQHandler+0x20c>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	0018      	movs	r0, r3
 800198a:	f000 f8e6 	bl	8001b5a <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 800198e:	6a3a      	ldr	r2, [r7, #32]
 8001990:	2380      	movs	r3, #128	@ 0x80
 8001992:	029b      	lsls	r3, r3, #10
 8001994:	4013      	ands	r3, r2
 8001996:	d00b      	beq.n	80019b0 <HAL_CAN_IRQHandler+0x22e>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8001998:	69fb      	ldr	r3, [r7, #28]
 800199a:	2210      	movs	r2, #16
 800199c:	4013      	ands	r3, r2
 800199e:	d007      	beq.n	80019b0 <HAL_CAN_IRQHandler+0x22e>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	2210      	movs	r2, #16
 80019a6:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	0018      	movs	r0, r3
 80019ac:	f000 f8e5 	bl	8001b7a <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 80019b0:	6a3a      	ldr	r2, [r7, #32]
 80019b2:	2380      	movs	r3, #128	@ 0x80
 80019b4:	025b      	lsls	r3, r3, #9
 80019b6:	4013      	ands	r3, r2
 80019b8:	d00b      	beq.n	80019d2 <HAL_CAN_IRQHandler+0x250>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 80019ba:	69fb      	ldr	r3, [r7, #28]
 80019bc:	2208      	movs	r2, #8
 80019be:	4013      	ands	r3, r2
 80019c0:	d007      	beq.n	80019d2 <HAL_CAN_IRQHandler+0x250>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	2208      	movs	r2, #8
 80019c8:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	0018      	movs	r0, r3
 80019ce:	f000 f8dc 	bl	8001b8a <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 80019d2:	6a3a      	ldr	r2, [r7, #32]
 80019d4:	2380      	movs	r3, #128	@ 0x80
 80019d6:	021b      	lsls	r3, r3, #8
 80019d8:	4013      	ands	r3, r2
 80019da:	d100      	bne.n	80019de <HAL_CAN_IRQHandler+0x25c>
 80019dc:	e074      	b.n	8001ac8 <HAL_CAN_IRQHandler+0x346>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 80019de:	69fb      	ldr	r3, [r7, #28]
 80019e0:	2204      	movs	r2, #4
 80019e2:	4013      	ands	r3, r2
 80019e4:	d100      	bne.n	80019e8 <HAL_CAN_IRQHandler+0x266>
 80019e6:	e06b      	b.n	8001ac0 <HAL_CAN_IRQHandler+0x33e>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80019e8:	6a3a      	ldr	r2, [r7, #32]
 80019ea:	2380      	movs	r3, #128	@ 0x80
 80019ec:	005b      	lsls	r3, r3, #1
 80019ee:	4013      	ands	r3, r2
 80019f0:	d007      	beq.n	8001a02 <HAL_CAN_IRQHandler+0x280>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 80019f2:	68fb      	ldr	r3, [r7, #12]
 80019f4:	2201      	movs	r2, #1
 80019f6:	4013      	ands	r3, r2
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80019f8:	d003      	beq.n	8001a02 <HAL_CAN_IRQHandler+0x280>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 80019fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019fc:	2201      	movs	r2, #1
 80019fe:	4313      	orrs	r3, r2
 8001a00:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8001a02:	6a3a      	ldr	r2, [r7, #32]
 8001a04:	2380      	movs	r3, #128	@ 0x80
 8001a06:	009b      	lsls	r3, r3, #2
 8001a08:	4013      	ands	r3, r2
 8001a0a:	d007      	beq.n	8001a1c <HAL_CAN_IRQHandler+0x29a>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8001a0c:	68fb      	ldr	r3, [r7, #12]
 8001a0e:	2202      	movs	r2, #2
 8001a10:	4013      	ands	r3, r2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8001a12:	d003      	beq.n	8001a1c <HAL_CAN_IRQHandler+0x29a>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8001a14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a16:	2202      	movs	r2, #2
 8001a18:	4313      	orrs	r3, r2
 8001a1a:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8001a1c:	6a3a      	ldr	r2, [r7, #32]
 8001a1e:	2380      	movs	r3, #128	@ 0x80
 8001a20:	00db      	lsls	r3, r3, #3
 8001a22:	4013      	ands	r3, r2
 8001a24:	d007      	beq.n	8001a36 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8001a26:	68fb      	ldr	r3, [r7, #12]
 8001a28:	2204      	movs	r2, #4
 8001a2a:	4013      	ands	r3, r2
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8001a2c:	d003      	beq.n	8001a36 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8001a2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a30:	2204      	movs	r2, #4
 8001a32:	4313      	orrs	r3, r2
 8001a34:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8001a36:	6a3a      	ldr	r2, [r7, #32]
 8001a38:	2380      	movs	r3, #128	@ 0x80
 8001a3a:	011b      	lsls	r3, r3, #4
 8001a3c:	4013      	ands	r3, r2
 8001a3e:	d03f      	beq.n	8001ac0 <HAL_CAN_IRQHandler+0x33e>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8001a40:	68fb      	ldr	r3, [r7, #12]
 8001a42:	2270      	movs	r2, #112	@ 0x70
 8001a44:	4013      	ands	r3, r2
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8001a46:	d03b      	beq.n	8001ac0 <HAL_CAN_IRQHandler+0x33e>
      {
        switch (esrflags & CAN_ESR_LEC)
 8001a48:	68fb      	ldr	r3, [r7, #12]
 8001a4a:	2270      	movs	r2, #112	@ 0x70
 8001a4c:	4013      	ands	r3, r2
 8001a4e:	2b60      	cmp	r3, #96	@ 0x60
 8001a50:	d027      	beq.n	8001aa2 <HAL_CAN_IRQHandler+0x320>
 8001a52:	d82c      	bhi.n	8001aae <HAL_CAN_IRQHandler+0x32c>
 8001a54:	2b50      	cmp	r3, #80	@ 0x50
 8001a56:	d01f      	beq.n	8001a98 <HAL_CAN_IRQHandler+0x316>
 8001a58:	d829      	bhi.n	8001aae <HAL_CAN_IRQHandler+0x32c>
 8001a5a:	2b40      	cmp	r3, #64	@ 0x40
 8001a5c:	d017      	beq.n	8001a8e <HAL_CAN_IRQHandler+0x30c>
 8001a5e:	d826      	bhi.n	8001aae <HAL_CAN_IRQHandler+0x32c>
 8001a60:	2b30      	cmp	r3, #48	@ 0x30
 8001a62:	d00f      	beq.n	8001a84 <HAL_CAN_IRQHandler+0x302>
 8001a64:	d823      	bhi.n	8001aae <HAL_CAN_IRQHandler+0x32c>
 8001a66:	2b10      	cmp	r3, #16
 8001a68:	d002      	beq.n	8001a70 <HAL_CAN_IRQHandler+0x2ee>
 8001a6a:	2b20      	cmp	r3, #32
 8001a6c:	d005      	beq.n	8001a7a <HAL_CAN_IRQHandler+0x2f8>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8001a6e:	e01e      	b.n	8001aae <HAL_CAN_IRQHandler+0x32c>
            errorcode |= HAL_CAN_ERROR_STF;
 8001a70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a72:	2208      	movs	r2, #8
 8001a74:	4313      	orrs	r3, r2
 8001a76:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001a78:	e01a      	b.n	8001ab0 <HAL_CAN_IRQHandler+0x32e>
            errorcode |= HAL_CAN_ERROR_FOR;
 8001a7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a7c:	2210      	movs	r2, #16
 8001a7e:	4313      	orrs	r3, r2
 8001a80:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001a82:	e015      	b.n	8001ab0 <HAL_CAN_IRQHandler+0x32e>
            errorcode |= HAL_CAN_ERROR_ACK;
 8001a84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a86:	2220      	movs	r2, #32
 8001a88:	4313      	orrs	r3, r2
 8001a8a:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001a8c:	e010      	b.n	8001ab0 <HAL_CAN_IRQHandler+0x32e>
            errorcode |= HAL_CAN_ERROR_BR;
 8001a8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a90:	2240      	movs	r2, #64	@ 0x40
 8001a92:	4313      	orrs	r3, r2
 8001a94:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001a96:	e00b      	b.n	8001ab0 <HAL_CAN_IRQHandler+0x32e>
            errorcode |= HAL_CAN_ERROR_BD;
 8001a98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a9a:	2280      	movs	r2, #128	@ 0x80
 8001a9c:	4313      	orrs	r3, r2
 8001a9e:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001aa0:	e006      	b.n	8001ab0 <HAL_CAN_IRQHandler+0x32e>
            errorcode |= HAL_CAN_ERROR_CRC;
 8001aa2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001aa4:	2280      	movs	r2, #128	@ 0x80
 8001aa6:	0052      	lsls	r2, r2, #1
 8001aa8:	4313      	orrs	r3, r2
 8001aaa:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001aac:	e000      	b.n	8001ab0 <HAL_CAN_IRQHandler+0x32e>
            break;
 8001aae:	46c0      	nop			@ (mov r8, r8)
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	699a      	ldr	r2, [r3, #24]
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	2170      	movs	r1, #112	@ 0x70
 8001abc:	438a      	bics	r2, r1
 8001abe:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	2204      	movs	r2, #4
 8001ac6:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8001ac8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d009      	beq.n	8001ae2 <HAL_CAN_IRQHandler+0x360>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001ad2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ad4:	431a      	orrs	r2, r3
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	0018      	movs	r0, r3
 8001ade:	f7fe fc9d 	bl	800041c <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8001ae2:	46c0      	nop			@ (mov r8, r8)
 8001ae4:	46bd      	mov	sp, r7
 8001ae6:	b00a      	add	sp, #40	@ 0x28
 8001ae8:	bd80      	pop	{r7, pc}

08001aea <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001aea:	b580      	push	{r7, lr}
 8001aec:	b082      	sub	sp, #8
 8001aee:	af00      	add	r7, sp, #0
 8001af0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8001af2:	46c0      	nop			@ (mov r8, r8)
 8001af4:	46bd      	mov	sp, r7
 8001af6:	b002      	add	sp, #8
 8001af8:	bd80      	pop	{r7, pc}

08001afa <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001afa:	b580      	push	{r7, lr}
 8001afc:	b082      	sub	sp, #8
 8001afe:	af00      	add	r7, sp, #0
 8001b00:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8001b02:	46c0      	nop			@ (mov r8, r8)
 8001b04:	46bd      	mov	sp, r7
 8001b06:	b002      	add	sp, #8
 8001b08:	bd80      	pop	{r7, pc}

08001b0a <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001b0a:	b580      	push	{r7, lr}
 8001b0c:	b082      	sub	sp, #8
 8001b0e:	af00      	add	r7, sp, #0
 8001b10:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8001b12:	46c0      	nop			@ (mov r8, r8)
 8001b14:	46bd      	mov	sp, r7
 8001b16:	b002      	add	sp, #8
 8001b18:	bd80      	pop	{r7, pc}

08001b1a <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001b1a:	b580      	push	{r7, lr}
 8001b1c:	b082      	sub	sp, #8
 8001b1e:	af00      	add	r7, sp, #0
 8001b20:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8001b22:	46c0      	nop			@ (mov r8, r8)
 8001b24:	46bd      	mov	sp, r7
 8001b26:	b002      	add	sp, #8
 8001b28:	bd80      	pop	{r7, pc}

08001b2a <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001b2a:	b580      	push	{r7, lr}
 8001b2c:	b082      	sub	sp, #8
 8001b2e:	af00      	add	r7, sp, #0
 8001b30:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8001b32:	46c0      	nop			@ (mov r8, r8)
 8001b34:	46bd      	mov	sp, r7
 8001b36:	b002      	add	sp, #8
 8001b38:	bd80      	pop	{r7, pc}

08001b3a <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001b3a:	b580      	push	{r7, lr}
 8001b3c:	b082      	sub	sp, #8
 8001b3e:	af00      	add	r7, sp, #0
 8001b40:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8001b42:	46c0      	nop			@ (mov r8, r8)
 8001b44:	46bd      	mov	sp, r7
 8001b46:	b002      	add	sp, #8
 8001b48:	bd80      	pop	{r7, pc}

08001b4a <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8001b4a:	b580      	push	{r7, lr}
 8001b4c:	b082      	sub	sp, #8
 8001b4e:	af00      	add	r7, sp, #0
 8001b50:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8001b52:	46c0      	nop			@ (mov r8, r8)
 8001b54:	46bd      	mov	sp, r7
 8001b56:	b002      	add	sp, #8
 8001b58:	bd80      	pop	{r7, pc}

08001b5a <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8001b5a:	b580      	push	{r7, lr}
 8001b5c:	b082      	sub	sp, #8
 8001b5e:	af00      	add	r7, sp, #0
 8001b60:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8001b62:	46c0      	nop			@ (mov r8, r8)
 8001b64:	46bd      	mov	sp, r7
 8001b66:	b002      	add	sp, #8
 8001b68:	bd80      	pop	{r7, pc}

08001b6a <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8001b6a:	b580      	push	{r7, lr}
 8001b6c:	b082      	sub	sp, #8
 8001b6e:	af00      	add	r7, sp, #0
 8001b70:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8001b72:	46c0      	nop			@ (mov r8, r8)
 8001b74:	46bd      	mov	sp, r7
 8001b76:	b002      	add	sp, #8
 8001b78:	bd80      	pop	{r7, pc}

08001b7a <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8001b7a:	b580      	push	{r7, lr}
 8001b7c:	b082      	sub	sp, #8
 8001b7e:	af00      	add	r7, sp, #0
 8001b80:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8001b82:	46c0      	nop			@ (mov r8, r8)
 8001b84:	46bd      	mov	sp, r7
 8001b86:	b002      	add	sp, #8
 8001b88:	bd80      	pop	{r7, pc}

08001b8a <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8001b8a:	b580      	push	{r7, lr}
 8001b8c:	b082      	sub	sp, #8
 8001b8e:	af00      	add	r7, sp, #0
 8001b90:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8001b92:	46c0      	nop			@ (mov r8, r8)
 8001b94:	46bd      	mov	sp, r7
 8001b96:	b002      	add	sp, #8
 8001b98:	bd80      	pop	{r7, pc}
	...

08001b9c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b9c:	b580      	push	{r7, lr}
 8001b9e:	b082      	sub	sp, #8
 8001ba0:	af00      	add	r7, sp, #0
 8001ba2:	0002      	movs	r2, r0
 8001ba4:	1dfb      	adds	r3, r7, #7
 8001ba6:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001ba8:	1dfb      	adds	r3, r7, #7
 8001baa:	781b      	ldrb	r3, [r3, #0]
 8001bac:	2b7f      	cmp	r3, #127	@ 0x7f
 8001bae:	d809      	bhi.n	8001bc4 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001bb0:	1dfb      	adds	r3, r7, #7
 8001bb2:	781b      	ldrb	r3, [r3, #0]
 8001bb4:	001a      	movs	r2, r3
 8001bb6:	231f      	movs	r3, #31
 8001bb8:	401a      	ands	r2, r3
 8001bba:	4b04      	ldr	r3, [pc, #16]	@ (8001bcc <__NVIC_EnableIRQ+0x30>)
 8001bbc:	2101      	movs	r1, #1
 8001bbe:	4091      	lsls	r1, r2
 8001bc0:	000a      	movs	r2, r1
 8001bc2:	601a      	str	r2, [r3, #0]
  }
}
 8001bc4:	46c0      	nop			@ (mov r8, r8)
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	b002      	add	sp, #8
 8001bca:	bd80      	pop	{r7, pc}
 8001bcc:	e000e100 	.word	0xe000e100

08001bd0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001bd0:	b590      	push	{r4, r7, lr}
 8001bd2:	b083      	sub	sp, #12
 8001bd4:	af00      	add	r7, sp, #0
 8001bd6:	0002      	movs	r2, r0
 8001bd8:	6039      	str	r1, [r7, #0]
 8001bda:	1dfb      	adds	r3, r7, #7
 8001bdc:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001bde:	1dfb      	adds	r3, r7, #7
 8001be0:	781b      	ldrb	r3, [r3, #0]
 8001be2:	2b7f      	cmp	r3, #127	@ 0x7f
 8001be4:	d828      	bhi.n	8001c38 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001be6:	4a2f      	ldr	r2, [pc, #188]	@ (8001ca4 <__NVIC_SetPriority+0xd4>)
 8001be8:	1dfb      	adds	r3, r7, #7
 8001bea:	781b      	ldrb	r3, [r3, #0]
 8001bec:	b25b      	sxtb	r3, r3
 8001bee:	089b      	lsrs	r3, r3, #2
 8001bf0:	33c0      	adds	r3, #192	@ 0xc0
 8001bf2:	009b      	lsls	r3, r3, #2
 8001bf4:	589b      	ldr	r3, [r3, r2]
 8001bf6:	1dfa      	adds	r2, r7, #7
 8001bf8:	7812      	ldrb	r2, [r2, #0]
 8001bfa:	0011      	movs	r1, r2
 8001bfc:	2203      	movs	r2, #3
 8001bfe:	400a      	ands	r2, r1
 8001c00:	00d2      	lsls	r2, r2, #3
 8001c02:	21ff      	movs	r1, #255	@ 0xff
 8001c04:	4091      	lsls	r1, r2
 8001c06:	000a      	movs	r2, r1
 8001c08:	43d2      	mvns	r2, r2
 8001c0a:	401a      	ands	r2, r3
 8001c0c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001c0e:	683b      	ldr	r3, [r7, #0]
 8001c10:	019b      	lsls	r3, r3, #6
 8001c12:	22ff      	movs	r2, #255	@ 0xff
 8001c14:	401a      	ands	r2, r3
 8001c16:	1dfb      	adds	r3, r7, #7
 8001c18:	781b      	ldrb	r3, [r3, #0]
 8001c1a:	0018      	movs	r0, r3
 8001c1c:	2303      	movs	r3, #3
 8001c1e:	4003      	ands	r3, r0
 8001c20:	00db      	lsls	r3, r3, #3
 8001c22:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001c24:	481f      	ldr	r0, [pc, #124]	@ (8001ca4 <__NVIC_SetPriority+0xd4>)
 8001c26:	1dfb      	adds	r3, r7, #7
 8001c28:	781b      	ldrb	r3, [r3, #0]
 8001c2a:	b25b      	sxtb	r3, r3
 8001c2c:	089b      	lsrs	r3, r3, #2
 8001c2e:	430a      	orrs	r2, r1
 8001c30:	33c0      	adds	r3, #192	@ 0xc0
 8001c32:	009b      	lsls	r3, r3, #2
 8001c34:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8001c36:	e031      	b.n	8001c9c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001c38:	4a1b      	ldr	r2, [pc, #108]	@ (8001ca8 <__NVIC_SetPriority+0xd8>)
 8001c3a:	1dfb      	adds	r3, r7, #7
 8001c3c:	781b      	ldrb	r3, [r3, #0]
 8001c3e:	0019      	movs	r1, r3
 8001c40:	230f      	movs	r3, #15
 8001c42:	400b      	ands	r3, r1
 8001c44:	3b08      	subs	r3, #8
 8001c46:	089b      	lsrs	r3, r3, #2
 8001c48:	3306      	adds	r3, #6
 8001c4a:	009b      	lsls	r3, r3, #2
 8001c4c:	18d3      	adds	r3, r2, r3
 8001c4e:	3304      	adds	r3, #4
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	1dfa      	adds	r2, r7, #7
 8001c54:	7812      	ldrb	r2, [r2, #0]
 8001c56:	0011      	movs	r1, r2
 8001c58:	2203      	movs	r2, #3
 8001c5a:	400a      	ands	r2, r1
 8001c5c:	00d2      	lsls	r2, r2, #3
 8001c5e:	21ff      	movs	r1, #255	@ 0xff
 8001c60:	4091      	lsls	r1, r2
 8001c62:	000a      	movs	r2, r1
 8001c64:	43d2      	mvns	r2, r2
 8001c66:	401a      	ands	r2, r3
 8001c68:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001c6a:	683b      	ldr	r3, [r7, #0]
 8001c6c:	019b      	lsls	r3, r3, #6
 8001c6e:	22ff      	movs	r2, #255	@ 0xff
 8001c70:	401a      	ands	r2, r3
 8001c72:	1dfb      	adds	r3, r7, #7
 8001c74:	781b      	ldrb	r3, [r3, #0]
 8001c76:	0018      	movs	r0, r3
 8001c78:	2303      	movs	r3, #3
 8001c7a:	4003      	ands	r3, r0
 8001c7c:	00db      	lsls	r3, r3, #3
 8001c7e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001c80:	4809      	ldr	r0, [pc, #36]	@ (8001ca8 <__NVIC_SetPriority+0xd8>)
 8001c82:	1dfb      	adds	r3, r7, #7
 8001c84:	781b      	ldrb	r3, [r3, #0]
 8001c86:	001c      	movs	r4, r3
 8001c88:	230f      	movs	r3, #15
 8001c8a:	4023      	ands	r3, r4
 8001c8c:	3b08      	subs	r3, #8
 8001c8e:	089b      	lsrs	r3, r3, #2
 8001c90:	430a      	orrs	r2, r1
 8001c92:	3306      	adds	r3, #6
 8001c94:	009b      	lsls	r3, r3, #2
 8001c96:	18c3      	adds	r3, r0, r3
 8001c98:	3304      	adds	r3, #4
 8001c9a:	601a      	str	r2, [r3, #0]
}
 8001c9c:	46c0      	nop			@ (mov r8, r8)
 8001c9e:	46bd      	mov	sp, r7
 8001ca0:	b003      	add	sp, #12
 8001ca2:	bd90      	pop	{r4, r7, pc}
 8001ca4:	e000e100 	.word	0xe000e100
 8001ca8:	e000ed00 	.word	0xe000ed00

08001cac <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001cac:	b580      	push	{r7, lr}
 8001cae:	b082      	sub	sp, #8
 8001cb0:	af00      	add	r7, sp, #0
 8001cb2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	1e5a      	subs	r2, r3, #1
 8001cb8:	2380      	movs	r3, #128	@ 0x80
 8001cba:	045b      	lsls	r3, r3, #17
 8001cbc:	429a      	cmp	r2, r3
 8001cbe:	d301      	bcc.n	8001cc4 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001cc0:	2301      	movs	r3, #1
 8001cc2:	e010      	b.n	8001ce6 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001cc4:	4b0a      	ldr	r3, [pc, #40]	@ (8001cf0 <SysTick_Config+0x44>)
 8001cc6:	687a      	ldr	r2, [r7, #4]
 8001cc8:	3a01      	subs	r2, #1
 8001cca:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001ccc:	2301      	movs	r3, #1
 8001cce:	425b      	negs	r3, r3
 8001cd0:	2103      	movs	r1, #3
 8001cd2:	0018      	movs	r0, r3
 8001cd4:	f7ff ff7c 	bl	8001bd0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001cd8:	4b05      	ldr	r3, [pc, #20]	@ (8001cf0 <SysTick_Config+0x44>)
 8001cda:	2200      	movs	r2, #0
 8001cdc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001cde:	4b04      	ldr	r3, [pc, #16]	@ (8001cf0 <SysTick_Config+0x44>)
 8001ce0:	2207      	movs	r2, #7
 8001ce2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001ce4:	2300      	movs	r3, #0
}
 8001ce6:	0018      	movs	r0, r3
 8001ce8:	46bd      	mov	sp, r7
 8001cea:	b002      	add	sp, #8
 8001cec:	bd80      	pop	{r7, pc}
 8001cee:	46c0      	nop			@ (mov r8, r8)
 8001cf0:	e000e010 	.word	0xe000e010

08001cf4 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001cf4:	b580      	push	{r7, lr}
 8001cf6:	b084      	sub	sp, #16
 8001cf8:	af00      	add	r7, sp, #0
 8001cfa:	60b9      	str	r1, [r7, #8]
 8001cfc:	607a      	str	r2, [r7, #4]
 8001cfe:	210f      	movs	r1, #15
 8001d00:	187b      	adds	r3, r7, r1
 8001d02:	1c02      	adds	r2, r0, #0
 8001d04:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8001d06:	68ba      	ldr	r2, [r7, #8]
 8001d08:	187b      	adds	r3, r7, r1
 8001d0a:	781b      	ldrb	r3, [r3, #0]
 8001d0c:	b25b      	sxtb	r3, r3
 8001d0e:	0011      	movs	r1, r2
 8001d10:	0018      	movs	r0, r3
 8001d12:	f7ff ff5d 	bl	8001bd0 <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
}
 8001d16:	46c0      	nop			@ (mov r8, r8)
 8001d18:	46bd      	mov	sp, r7
 8001d1a:	b004      	add	sp, #16
 8001d1c:	bd80      	pop	{r7, pc}

08001d1e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d1e:	b580      	push	{r7, lr}
 8001d20:	b082      	sub	sp, #8
 8001d22:	af00      	add	r7, sp, #0
 8001d24:	0002      	movs	r2, r0
 8001d26:	1dfb      	adds	r3, r7, #7
 8001d28:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001d2a:	1dfb      	adds	r3, r7, #7
 8001d2c:	781b      	ldrb	r3, [r3, #0]
 8001d2e:	b25b      	sxtb	r3, r3
 8001d30:	0018      	movs	r0, r3
 8001d32:	f7ff ff33 	bl	8001b9c <__NVIC_EnableIRQ>
}
 8001d36:	46c0      	nop			@ (mov r8, r8)
 8001d38:	46bd      	mov	sp, r7
 8001d3a:	b002      	add	sp, #8
 8001d3c:	bd80      	pop	{r7, pc}

08001d3e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001d3e:	b580      	push	{r7, lr}
 8001d40:	b082      	sub	sp, #8
 8001d42:	af00      	add	r7, sp, #0
 8001d44:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	0018      	movs	r0, r3
 8001d4a:	f7ff ffaf 	bl	8001cac <SysTick_Config>
 8001d4e:	0003      	movs	r3, r0
}
 8001d50:	0018      	movs	r0, r3
 8001d52:	46bd      	mov	sp, r7
 8001d54:	b002      	add	sp, #8
 8001d56:	bd80      	pop	{r7, pc}

08001d58 <HAL_FLASH_IRQHandler>:
/**
  * @brief This function handles FLASH interrupt request.
  * @retval None
  */
void HAL_FLASH_IRQHandler(void)
{
 8001d58:	b5b0      	push	{r4, r5, r7, lr}
 8001d5a:	b082      	sub	sp, #8
 8001d5c:	af00      	add	r7, sp, #0
  uint32_t addresstmp = 0U;
 8001d5e:	2300      	movs	r3, #0
 8001d60:	607b      	str	r3, [r7, #4]
  
  /* Check FLASH operation error flags */
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) ||__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8001d62:	4b6e      	ldr	r3, [pc, #440]	@ (8001f1c <HAL_FLASH_IRQHandler+0x1c4>)
 8001d64:	68db      	ldr	r3, [r3, #12]
 8001d66:	2210      	movs	r2, #16
 8001d68:	4013      	ands	r3, r2
 8001d6a:	2b10      	cmp	r3, #16
 8001d6c:	d005      	beq.n	8001d7a <HAL_FLASH_IRQHandler+0x22>
 8001d6e:	4b6b      	ldr	r3, [pc, #428]	@ (8001f1c <HAL_FLASH_IRQHandler+0x1c4>)
 8001d70:	68db      	ldr	r3, [r3, #12]
 8001d72:	2204      	movs	r2, #4
 8001d74:	4013      	ands	r3, r2
 8001d76:	2b04      	cmp	r3, #4
 8001d78:	d10f      	bne.n	8001d9a <HAL_FLASH_IRQHandler+0x42>
  {
    /* Return the faulty address */
    addresstmp = pFlash.Address;
 8001d7a:	4b69      	ldr	r3, [pc, #420]	@ (8001f20 <HAL_FLASH_IRQHandler+0x1c8>)
 8001d7c:	689b      	ldr	r3, [r3, #8]
 8001d7e:	607b      	str	r3, [r7, #4]
    /* Reset address */
    pFlash.Address = 0xFFFFFFFFU;
 8001d80:	4b67      	ldr	r3, [pc, #412]	@ (8001f20 <HAL_FLASH_IRQHandler+0x1c8>)
 8001d82:	2201      	movs	r2, #1
 8001d84:	4252      	negs	r2, r2
 8001d86:	609a      	str	r2, [r3, #8]
  
    /* Save the Error code */
    FLASH_SetErrorCode();
 8001d88:	f000 f8fa 	bl	8001f80 <FLASH_SetErrorCode>
    
    /* FLASH error interrupt user callback */
    HAL_FLASH_OperationErrorCallback(addresstmp);
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	0018      	movs	r0, r3
 8001d90:	f000 f8d2 	bl	8001f38 <HAL_FLASH_OperationErrorCallback>

    /* Stop the procedure ongoing */
    pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 8001d94:	4b62      	ldr	r3, [pc, #392]	@ (8001f20 <HAL_FLASH_IRQHandler+0x1c8>)
 8001d96:	2200      	movs	r2, #0
 8001d98:	701a      	strb	r2, [r3, #0]
  }

  /* Check FLASH End of Operation flag  */
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8001d9a:	4b60      	ldr	r3, [pc, #384]	@ (8001f1c <HAL_FLASH_IRQHandler+0x1c4>)
 8001d9c:	68db      	ldr	r3, [r3, #12]
 8001d9e:	2220      	movs	r2, #32
 8001da0:	4013      	ands	r3, r2
 8001da2:	2b20      	cmp	r3, #32
 8001da4:	d000      	beq.n	8001da8 <HAL_FLASH_IRQHandler+0x50>
 8001da6:	e0a1      	b.n	8001eec <HAL_FLASH_IRQHandler+0x194>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8001da8:	4b5c      	ldr	r3, [pc, #368]	@ (8001f1c <HAL_FLASH_IRQHandler+0x1c4>)
 8001daa:	2220      	movs	r2, #32
 8001dac:	60da      	str	r2, [r3, #12]
    
    /* Process can continue only if no error detected */
    if(pFlash.ProcedureOnGoing != FLASH_PROC_NONE)
 8001dae:	4b5c      	ldr	r3, [pc, #368]	@ (8001f20 <HAL_FLASH_IRQHandler+0x1c8>)
 8001db0:	781b      	ldrb	r3, [r3, #0]
 8001db2:	b2db      	uxtb	r3, r3
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d100      	bne.n	8001dba <HAL_FLASH_IRQHandler+0x62>
 8001db8:	e098      	b.n	8001eec <HAL_FLASH_IRQHandler+0x194>
    {
      if(pFlash.ProcedureOnGoing == FLASH_PROC_PAGEERASE)
 8001dba:	4b59      	ldr	r3, [pc, #356]	@ (8001f20 <HAL_FLASH_IRQHandler+0x1c8>)
 8001dbc:	781b      	ldrb	r3, [r3, #0]
 8001dbe:	b2db      	uxtb	r3, r3
 8001dc0:	2b01      	cmp	r3, #1
 8001dc2:	d132      	bne.n	8001e2a <HAL_FLASH_IRQHandler+0xd2>
      {
        /* Nb of pages to erased can be decreased */
        pFlash.DataRemaining--;
 8001dc4:	4b56      	ldr	r3, [pc, #344]	@ (8001f20 <HAL_FLASH_IRQHandler+0x1c8>)
 8001dc6:	685b      	ldr	r3, [r3, #4]
 8001dc8:	1e5a      	subs	r2, r3, #1
 8001dca:	4b55      	ldr	r3, [pc, #340]	@ (8001f20 <HAL_FLASH_IRQHandler+0x1c8>)
 8001dcc:	605a      	str	r2, [r3, #4]

        /* Check if there are still pages to erase */
        if(pFlash.DataRemaining != 0U)
 8001dce:	4b54      	ldr	r3, [pc, #336]	@ (8001f20 <HAL_FLASH_IRQHandler+0x1c8>)
 8001dd0:	685b      	ldr	r3, [r3, #4]
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d01b      	beq.n	8001e0e <HAL_FLASH_IRQHandler+0xb6>
        {
          addresstmp = pFlash.Address;
 8001dd6:	4b52      	ldr	r3, [pc, #328]	@ (8001f20 <HAL_FLASH_IRQHandler+0x1c8>)
 8001dd8:	689b      	ldr	r3, [r3, #8]
 8001dda:	607b      	str	r3, [r7, #4]
          /*Indicate user which sector has been erased */
          HAL_FLASH_EndOfOperationCallback(addresstmp);
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	0018      	movs	r0, r3
 8001de0:	f000 f8a2 	bl	8001f28 <HAL_FLASH_EndOfOperationCallback>

          /*Increment sector number*/
          addresstmp = pFlash.Address + FLASH_PAGE_SIZE;
 8001de4:	4b4e      	ldr	r3, [pc, #312]	@ (8001f20 <HAL_FLASH_IRQHandler+0x1c8>)
 8001de6:	689b      	ldr	r3, [r3, #8]
 8001de8:	2280      	movs	r2, #128	@ 0x80
 8001dea:	0112      	lsls	r2, r2, #4
 8001dec:	4694      	mov	ip, r2
 8001dee:	4463      	add	r3, ip
 8001df0:	607b      	str	r3, [r7, #4]
          pFlash.Address = addresstmp;
 8001df2:	4b4b      	ldr	r3, [pc, #300]	@ (8001f20 <HAL_FLASH_IRQHandler+0x1c8>)
 8001df4:	687a      	ldr	r2, [r7, #4]
 8001df6:	609a      	str	r2, [r3, #8]

          /* If the erase operation is completed, disable the PER Bit */
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 8001df8:	4b48      	ldr	r3, [pc, #288]	@ (8001f1c <HAL_FLASH_IRQHandler+0x1c4>)
 8001dfa:	691a      	ldr	r2, [r3, #16]
 8001dfc:	4b47      	ldr	r3, [pc, #284]	@ (8001f1c <HAL_FLASH_IRQHandler+0x1c4>)
 8001dfe:	2102      	movs	r1, #2
 8001e00:	438a      	bics	r2, r1
 8001e02:	611a      	str	r2, [r3, #16]

          FLASH_PageErase(addresstmp);
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	0018      	movs	r0, r3
 8001e08:	f000 f8ea 	bl	8001fe0 <FLASH_PageErase>
 8001e0c:	e06e      	b.n	8001eec <HAL_FLASH_IRQHandler+0x194>
        }
        else
        {
          /* No more pages to Erase, user callback can be called. */
          /* Reset Sector and stop Erase pages procedure */
          pFlash.Address = addresstmp = 0xFFFFFFFFU;
 8001e0e:	2301      	movs	r3, #1
 8001e10:	425b      	negs	r3, r3
 8001e12:	607b      	str	r3, [r7, #4]
 8001e14:	4b42      	ldr	r3, [pc, #264]	@ (8001f20 <HAL_FLASH_IRQHandler+0x1c8>)
 8001e16:	687a      	ldr	r2, [r7, #4]
 8001e18:	609a      	str	r2, [r3, #8]
          pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 8001e1a:	4b41      	ldr	r3, [pc, #260]	@ (8001f20 <HAL_FLASH_IRQHandler+0x1c8>)
 8001e1c:	2200      	movs	r2, #0
 8001e1e:	701a      	strb	r2, [r3, #0]
          /* FLASH EOP interrupt user callback */
          HAL_FLASH_EndOfOperationCallback(addresstmp);
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	0018      	movs	r0, r3
 8001e24:	f000 f880 	bl	8001f28 <HAL_FLASH_EndOfOperationCallback>
 8001e28:	e060      	b.n	8001eec <HAL_FLASH_IRQHandler+0x194>
        }
      }
      else if(pFlash.ProcedureOnGoing == FLASH_PROC_MASSERASE)
 8001e2a:	4b3d      	ldr	r3, [pc, #244]	@ (8001f20 <HAL_FLASH_IRQHandler+0x1c8>)
 8001e2c:	781b      	ldrb	r3, [r3, #0]
 8001e2e:	b2db      	uxtb	r3, r3
 8001e30:	2b02      	cmp	r3, #2
 8001e32:	d10c      	bne.n	8001e4e <HAL_FLASH_IRQHandler+0xf6>
      {
        /* Operation is completed, disable the MER Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 8001e34:	4b39      	ldr	r3, [pc, #228]	@ (8001f1c <HAL_FLASH_IRQHandler+0x1c4>)
 8001e36:	691a      	ldr	r2, [r3, #16]
 8001e38:	4b38      	ldr	r3, [pc, #224]	@ (8001f1c <HAL_FLASH_IRQHandler+0x1c4>)
 8001e3a:	2104      	movs	r1, #4
 8001e3c:	438a      	bics	r2, r1
 8001e3e:	611a      	str	r2, [r3, #16]

          /* MassErase ended. Return the selected bank */
          /* FLASH EOP interrupt user callback */
          HAL_FLASH_EndOfOperationCallback(0);
 8001e40:	2000      	movs	r0, #0
 8001e42:	f000 f871 	bl	8001f28 <HAL_FLASH_EndOfOperationCallback>

          /* Stop Mass Erase procedure*/
          pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 8001e46:	4b36      	ldr	r3, [pc, #216]	@ (8001f20 <HAL_FLASH_IRQHandler+0x1c8>)
 8001e48:	2200      	movs	r2, #0
 8001e4a:	701a      	strb	r2, [r3, #0]
 8001e4c:	e04e      	b.n	8001eec <HAL_FLASH_IRQHandler+0x194>
        }
      else
      {
        /* Nb of 16-bit data to program can be decreased */
        pFlash.DataRemaining--;
 8001e4e:	4b34      	ldr	r3, [pc, #208]	@ (8001f20 <HAL_FLASH_IRQHandler+0x1c8>)
 8001e50:	685b      	ldr	r3, [r3, #4]
 8001e52:	1e5a      	subs	r2, r3, #1
 8001e54:	4b32      	ldr	r3, [pc, #200]	@ (8001f20 <HAL_FLASH_IRQHandler+0x1c8>)
 8001e56:	605a      	str	r2, [r3, #4]
        
        /* Check if there are still 16-bit data to program */
        if(pFlash.DataRemaining != 0U)
 8001e58:	4b31      	ldr	r3, [pc, #196]	@ (8001f20 <HAL_FLASH_IRQHandler+0x1c8>)
 8001e5a:	685b      	ldr	r3, [r3, #4]
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d021      	beq.n	8001ea4 <HAL_FLASH_IRQHandler+0x14c>
        {
          /* Increment address to 16-bit */
          pFlash.Address += 2;
 8001e60:	4b2f      	ldr	r3, [pc, #188]	@ (8001f20 <HAL_FLASH_IRQHandler+0x1c8>)
 8001e62:	689b      	ldr	r3, [r3, #8]
 8001e64:	1c9a      	adds	r2, r3, #2
 8001e66:	4b2e      	ldr	r3, [pc, #184]	@ (8001f20 <HAL_FLASH_IRQHandler+0x1c8>)
 8001e68:	609a      	str	r2, [r3, #8]
          addresstmp = pFlash.Address;
 8001e6a:	4b2d      	ldr	r3, [pc, #180]	@ (8001f20 <HAL_FLASH_IRQHandler+0x1c8>)
 8001e6c:	689b      	ldr	r3, [r3, #8]
 8001e6e:	607b      	str	r3, [r7, #4]
          
          /* Shift to have next 16-bit data */
          pFlash.Data = (pFlash.Data >> 16U);
 8001e70:	4b2b      	ldr	r3, [pc, #172]	@ (8001f20 <HAL_FLASH_IRQHandler+0x1c8>)
 8001e72:	691a      	ldr	r2, [r3, #16]
 8001e74:	695b      	ldr	r3, [r3, #20]
 8001e76:	0419      	lsls	r1, r3, #16
 8001e78:	0c14      	lsrs	r4, r2, #16
 8001e7a:	430c      	orrs	r4, r1
 8001e7c:	0c1d      	lsrs	r5, r3, #16
 8001e7e:	4b28      	ldr	r3, [pc, #160]	@ (8001f20 <HAL_FLASH_IRQHandler+0x1c8>)
 8001e80:	611c      	str	r4, [r3, #16]
 8001e82:	615d      	str	r5, [r3, #20]
          
          /* Operation is completed, disable the PG Bit */
          CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 8001e84:	4b25      	ldr	r3, [pc, #148]	@ (8001f1c <HAL_FLASH_IRQHandler+0x1c4>)
 8001e86:	691a      	ldr	r2, [r3, #16]
 8001e88:	4b24      	ldr	r3, [pc, #144]	@ (8001f1c <HAL_FLASH_IRQHandler+0x1c4>)
 8001e8a:	2101      	movs	r1, #1
 8001e8c:	438a      	bics	r2, r1
 8001e8e:	611a      	str	r2, [r3, #16]

          /*Program halfword (16-bit) at a specified address.*/
          FLASH_Program_HalfWord(addresstmp, (uint16_t)pFlash.Data);
 8001e90:	4b23      	ldr	r3, [pc, #140]	@ (8001f20 <HAL_FLASH_IRQHandler+0x1c8>)
 8001e92:	691a      	ldr	r2, [r3, #16]
 8001e94:	695b      	ldr	r3, [r3, #20]
 8001e96:	b292      	uxth	r2, r2
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	0011      	movs	r1, r2
 8001e9c:	0018      	movs	r0, r3
 8001e9e:	f000 f853 	bl	8001f48 <FLASH_Program_HalfWord>
 8001ea2:	e023      	b.n	8001eec <HAL_FLASH_IRQHandler+0x194>
        }
        else
        {
          /* Program ended. Return the selected address */
          /* FLASH EOP interrupt user callback */
          if (pFlash.ProcedureOnGoing == FLASH_PROC_PROGRAMHALFWORD)
 8001ea4:	4b1e      	ldr	r3, [pc, #120]	@ (8001f20 <HAL_FLASH_IRQHandler+0x1c8>)
 8001ea6:	781b      	ldrb	r3, [r3, #0]
 8001ea8:	b2db      	uxtb	r3, r3
 8001eaa:	2b03      	cmp	r3, #3
 8001eac:	d105      	bne.n	8001eba <HAL_FLASH_IRQHandler+0x162>
          {
            HAL_FLASH_EndOfOperationCallback(pFlash.Address);
 8001eae:	4b1c      	ldr	r3, [pc, #112]	@ (8001f20 <HAL_FLASH_IRQHandler+0x1c8>)
 8001eb0:	689b      	ldr	r3, [r3, #8]
 8001eb2:	0018      	movs	r0, r3
 8001eb4:	f000 f838 	bl	8001f28 <HAL_FLASH_EndOfOperationCallback>
 8001eb8:	e011      	b.n	8001ede <HAL_FLASH_IRQHandler+0x186>
          }
          else if (pFlash.ProcedureOnGoing == FLASH_PROC_PROGRAMWORD)
 8001eba:	4b19      	ldr	r3, [pc, #100]	@ (8001f20 <HAL_FLASH_IRQHandler+0x1c8>)
 8001ebc:	781b      	ldrb	r3, [r3, #0]
 8001ebe:	b2db      	uxtb	r3, r3
 8001ec0:	2b04      	cmp	r3, #4
 8001ec2:	d106      	bne.n	8001ed2 <HAL_FLASH_IRQHandler+0x17a>
          {
            HAL_FLASH_EndOfOperationCallback(pFlash.Address - 2U);
 8001ec4:	4b16      	ldr	r3, [pc, #88]	@ (8001f20 <HAL_FLASH_IRQHandler+0x1c8>)
 8001ec6:	689b      	ldr	r3, [r3, #8]
 8001ec8:	3b02      	subs	r3, #2
 8001eca:	0018      	movs	r0, r3
 8001ecc:	f000 f82c 	bl	8001f28 <HAL_FLASH_EndOfOperationCallback>
 8001ed0:	e005      	b.n	8001ede <HAL_FLASH_IRQHandler+0x186>
          }
          else 
          {
            HAL_FLASH_EndOfOperationCallback(pFlash.Address - 6U);
 8001ed2:	4b13      	ldr	r3, [pc, #76]	@ (8001f20 <HAL_FLASH_IRQHandler+0x1c8>)
 8001ed4:	689b      	ldr	r3, [r3, #8]
 8001ed6:	3b06      	subs	r3, #6
 8001ed8:	0018      	movs	r0, r3
 8001eda:	f000 f825 	bl	8001f28 <HAL_FLASH_EndOfOperationCallback>
          }
        
          /* Reset Address and stop Program procedure */
          pFlash.Address = 0xFFFFFFFFU;
 8001ede:	4b10      	ldr	r3, [pc, #64]	@ (8001f20 <HAL_FLASH_IRQHandler+0x1c8>)
 8001ee0:	2201      	movs	r2, #1
 8001ee2:	4252      	negs	r2, r2
 8001ee4:	609a      	str	r2, [r3, #8]
          pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 8001ee6:	4b0e      	ldr	r3, [pc, #56]	@ (8001f20 <HAL_FLASH_IRQHandler+0x1c8>)
 8001ee8:	2200      	movs	r2, #0
 8001eea:	701a      	strb	r2, [r3, #0]
      }
    }
  }
  

  if(pFlash.ProcedureOnGoing == FLASH_PROC_NONE)
 8001eec:	4b0c      	ldr	r3, [pc, #48]	@ (8001f20 <HAL_FLASH_IRQHandler+0x1c8>)
 8001eee:	781b      	ldrb	r3, [r3, #0]
 8001ef0:	b2db      	uxtb	r3, r3
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d10e      	bne.n	8001f14 <HAL_FLASH_IRQHandler+0x1bc>
  {
    /* Operation is completed, disable the PG, PER and MER Bits */
    CLEAR_BIT(FLASH->CR, (FLASH_CR_PG | FLASH_CR_PER | FLASH_CR_MER));
 8001ef6:	4b09      	ldr	r3, [pc, #36]	@ (8001f1c <HAL_FLASH_IRQHandler+0x1c4>)
 8001ef8:	691a      	ldr	r2, [r3, #16]
 8001efa:	4b08      	ldr	r3, [pc, #32]	@ (8001f1c <HAL_FLASH_IRQHandler+0x1c4>)
 8001efc:	2107      	movs	r1, #7
 8001efe:	438a      	bics	r2, r1
 8001f00:	611a      	str	r2, [r3, #16]

    /* Disable End of FLASH Operation and Error source interrupts */
    __HAL_FLASH_DISABLE_IT(FLASH_IT_EOP | FLASH_IT_ERR);
 8001f02:	4b06      	ldr	r3, [pc, #24]	@ (8001f1c <HAL_FLASH_IRQHandler+0x1c4>)
 8001f04:	691a      	ldr	r2, [r3, #16]
 8001f06:	4b05      	ldr	r3, [pc, #20]	@ (8001f1c <HAL_FLASH_IRQHandler+0x1c4>)
 8001f08:	4906      	ldr	r1, [pc, #24]	@ (8001f24 <HAL_FLASH_IRQHandler+0x1cc>)
 8001f0a:	400a      	ands	r2, r1
 8001f0c:	611a      	str	r2, [r3, #16]

    /* Process Unlocked */
    __HAL_UNLOCK(&pFlash);
 8001f0e:	4b04      	ldr	r3, [pc, #16]	@ (8001f20 <HAL_FLASH_IRQHandler+0x1c8>)
 8001f10:	2200      	movs	r2, #0
 8001f12:	761a      	strb	r2, [r3, #24]
  }
}
 8001f14:	46c0      	nop			@ (mov r8, r8)
 8001f16:	46bd      	mov	sp, r7
 8001f18:	b002      	add	sp, #8
 8001f1a:	bdb0      	pop	{r4, r5, r7, pc}
 8001f1c:	40022000 	.word	0x40022000
 8001f20:	20000f30 	.word	0x20000f30
 8001f24:	ffffebff 	.word	0xffffebff

08001f28 <HAL_FLASH_EndOfOperationCallback>:
  *                    (if 0xFFFFFFFF, it means that all the selected pages have been erased)
  *                 - Program: Address which was selected for data program
  * @retval none
  */
__weak void HAL_FLASH_EndOfOperationCallback(uint32_t ReturnValue)
{
 8001f28:	b580      	push	{r7, lr}
 8001f2a:	b082      	sub	sp, #8
 8001f2c:	af00      	add	r7, sp, #0
 8001f2e:	6078      	str	r0, [r7, #4]
  UNUSED(ReturnValue);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FLASH_EndOfOperationCallback could be implemented in the user file
   */ 
}
 8001f30:	46c0      	nop			@ (mov r8, r8)
 8001f32:	46bd      	mov	sp, r7
 8001f34:	b002      	add	sp, #8
 8001f36:	bd80      	pop	{r7, pc}

08001f38 <HAL_FLASH_OperationErrorCallback>:
  *                 - Pages Erase: Address of the page which returned an error
  *                 - Program: Address which was selected for data program
  * @retval none
  */
__weak void HAL_FLASH_OperationErrorCallback(uint32_t ReturnValue)
{
 8001f38:	b580      	push	{r7, lr}
 8001f3a:	b082      	sub	sp, #8
 8001f3c:	af00      	add	r7, sp, #0
 8001f3e:	6078      	str	r0, [r7, #4]
  UNUSED(ReturnValue);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FLASH_OperationErrorCallback could be implemented in the user file
   */ 
}
 8001f40:	46c0      	nop			@ (mov r8, r8)
 8001f42:	46bd      	mov	sp, r7
 8001f44:	b002      	add	sp, #8
 8001f46:	bd80      	pop	{r7, pc}

08001f48 <FLASH_Program_HalfWord>:
  * @param  Address specify the address to be programmed.
  * @param  Data    specify the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8001f48:	b580      	push	{r7, lr}
 8001f4a:	b082      	sub	sp, #8
 8001f4c:	af00      	add	r7, sp, #0
 8001f4e:	6078      	str	r0, [r7, #4]
 8001f50:	000a      	movs	r2, r1
 8001f52:	1cbb      	adds	r3, r7, #2
 8001f54:	801a      	strh	r2, [r3, #0]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001f56:	4b08      	ldr	r3, [pc, #32]	@ (8001f78 <FLASH_Program_HalfWord+0x30>)
 8001f58:	2200      	movs	r2, #0
 8001f5a:	61da      	str	r2, [r3, #28]
  
    /* Proceed to program the new data */
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 8001f5c:	4b07      	ldr	r3, [pc, #28]	@ (8001f7c <FLASH_Program_HalfWord+0x34>)
 8001f5e:	691a      	ldr	r2, [r3, #16]
 8001f60:	4b06      	ldr	r3, [pc, #24]	@ (8001f7c <FLASH_Program_HalfWord+0x34>)
 8001f62:	2101      	movs	r1, #1
 8001f64:	430a      	orrs	r2, r1
 8001f66:	611a      	str	r2, [r3, #16]

  /* Write data in the address */
  *(__IO uint16_t*)Address = Data;
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	1cba      	adds	r2, r7, #2
 8001f6c:	8812      	ldrh	r2, [r2, #0]
 8001f6e:	801a      	strh	r2, [r3, #0]
}
 8001f70:	46c0      	nop			@ (mov r8, r8)
 8001f72:	46bd      	mov	sp, r7
 8001f74:	b002      	add	sp, #8
 8001f76:	bd80      	pop	{r7, pc}
 8001f78:	20000f30 	.word	0x20000f30
 8001f7c:	40022000 	.word	0x40022000

08001f80 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 8001f80:	b580      	push	{r7, lr}
 8001f82:	b082      	sub	sp, #8
 8001f84:	af00      	add	r7, sp, #0
  uint32_t flags = 0U;
 8001f86:	2300      	movs	r3, #0
 8001f88:	607b      	str	r3, [r7, #4]
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 8001f8a:	4b13      	ldr	r3, [pc, #76]	@ (8001fd8 <FLASH_SetErrorCode+0x58>)
 8001f8c:	68db      	ldr	r3, [r3, #12]
 8001f8e:	2210      	movs	r2, #16
 8001f90:	4013      	ands	r3, r2
 8001f92:	2b10      	cmp	r3, #16
 8001f94:	d109      	bne.n	8001faa <FLASH_SetErrorCode+0x2a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8001f96:	4b11      	ldr	r3, [pc, #68]	@ (8001fdc <FLASH_SetErrorCode+0x5c>)
 8001f98:	69db      	ldr	r3, [r3, #28]
 8001f9a:	2202      	movs	r2, #2
 8001f9c:	431a      	orrs	r2, r3
 8001f9e:	4b0f      	ldr	r3, [pc, #60]	@ (8001fdc <FLASH_SetErrorCode+0x5c>)
 8001fa0:	61da      	str	r2, [r3, #28]
    flags |= FLASH_FLAG_WRPERR;
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	2210      	movs	r2, #16
 8001fa6:	4313      	orrs	r3, r2
 8001fa8:	607b      	str	r3, [r7, #4]
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8001faa:	4b0b      	ldr	r3, [pc, #44]	@ (8001fd8 <FLASH_SetErrorCode+0x58>)
 8001fac:	68db      	ldr	r3, [r3, #12]
 8001fae:	2204      	movs	r2, #4
 8001fb0:	4013      	ands	r3, r2
 8001fb2:	2b04      	cmp	r3, #4
 8001fb4:	d109      	bne.n	8001fca <FLASH_SetErrorCode+0x4a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 8001fb6:	4b09      	ldr	r3, [pc, #36]	@ (8001fdc <FLASH_SetErrorCode+0x5c>)
 8001fb8:	69db      	ldr	r3, [r3, #28]
 8001fba:	2201      	movs	r2, #1
 8001fbc:	431a      	orrs	r2, r3
 8001fbe:	4b07      	ldr	r3, [pc, #28]	@ (8001fdc <FLASH_SetErrorCode+0x5c>)
 8001fc0:	61da      	str	r2, [r3, #28]
    flags |= FLASH_FLAG_PGERR;
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	2204      	movs	r2, #4
 8001fc6:	4313      	orrs	r3, r2
 8001fc8:	607b      	str	r3, [r7, #4]
  }
  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 8001fca:	4b03      	ldr	r3, [pc, #12]	@ (8001fd8 <FLASH_SetErrorCode+0x58>)
 8001fcc:	687a      	ldr	r2, [r7, #4]
 8001fce:	60da      	str	r2, [r3, #12]
}  
 8001fd0:	46c0      	nop			@ (mov r8, r8)
 8001fd2:	46bd      	mov	sp, r7
 8001fd4:	b002      	add	sp, #8
 8001fd6:	bd80      	pop	{r7, pc}
 8001fd8:	40022000 	.word	0x40022000
 8001fdc:	20000f30 	.word	0x20000f30

08001fe0 <FLASH_PageErase>:
  *         The value of this parameter depend on device used within the same series      
  * 
  * @retval None
  */
void FLASH_PageErase(uint32_t PageAddress)
{
 8001fe0:	b580      	push	{r7, lr}
 8001fe2:	b082      	sub	sp, #8
 8001fe4:	af00      	add	r7, sp, #0
 8001fe6:	6078      	str	r0, [r7, #4]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001fe8:	4b0a      	ldr	r3, [pc, #40]	@ (8002014 <FLASH_PageErase+0x34>)
 8001fea:	2200      	movs	r2, #0
 8001fec:	61da      	str	r2, [r3, #28]

    /* Proceed to erase the page */
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 8001fee:	4b0a      	ldr	r3, [pc, #40]	@ (8002018 <FLASH_PageErase+0x38>)
 8001ff0:	691a      	ldr	r2, [r3, #16]
 8001ff2:	4b09      	ldr	r3, [pc, #36]	@ (8002018 <FLASH_PageErase+0x38>)
 8001ff4:	2102      	movs	r1, #2
 8001ff6:	430a      	orrs	r2, r1
 8001ff8:	611a      	str	r2, [r3, #16]
    WRITE_REG(FLASH->AR, PageAddress);
 8001ffa:	4b07      	ldr	r3, [pc, #28]	@ (8002018 <FLASH_PageErase+0x38>)
 8001ffc:	687a      	ldr	r2, [r7, #4]
 8001ffe:	615a      	str	r2, [r3, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8002000:	4b05      	ldr	r3, [pc, #20]	@ (8002018 <FLASH_PageErase+0x38>)
 8002002:	691a      	ldr	r2, [r3, #16]
 8002004:	4b04      	ldr	r3, [pc, #16]	@ (8002018 <FLASH_PageErase+0x38>)
 8002006:	2140      	movs	r1, #64	@ 0x40
 8002008:	430a      	orrs	r2, r1
 800200a:	611a      	str	r2, [r3, #16]
}
 800200c:	46c0      	nop			@ (mov r8, r8)
 800200e:	46bd      	mov	sp, r7
 8002010:	b002      	add	sp, #8
 8002012:	bd80      	pop	{r7, pc}
 8002014:	20000f30 	.word	0x20000f30
 8002018:	40022000 	.word	0x40022000

0800201c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800201c:	b580      	push	{r7, lr}
 800201e:	b086      	sub	sp, #24
 8002020:	af00      	add	r7, sp, #0
 8002022:	6078      	str	r0, [r7, #4]
 8002024:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002026:	2300      	movs	r3, #0
 8002028:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800202a:	e155      	b.n	80022d8 <HAL_GPIO_Init+0x2bc>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800202c:	683b      	ldr	r3, [r7, #0]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	2101      	movs	r1, #1
 8002032:	697a      	ldr	r2, [r7, #20]
 8002034:	4091      	lsls	r1, r2
 8002036:	000a      	movs	r2, r1
 8002038:	4013      	ands	r3, r2
 800203a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800203c:	68fb      	ldr	r3, [r7, #12]
 800203e:	2b00      	cmp	r3, #0
 8002040:	d100      	bne.n	8002044 <HAL_GPIO_Init+0x28>
 8002042:	e146      	b.n	80022d2 <HAL_GPIO_Init+0x2b6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002044:	683b      	ldr	r3, [r7, #0]
 8002046:	685b      	ldr	r3, [r3, #4]
 8002048:	2203      	movs	r2, #3
 800204a:	4013      	ands	r3, r2
 800204c:	2b01      	cmp	r3, #1
 800204e:	d005      	beq.n	800205c <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002050:	683b      	ldr	r3, [r7, #0]
 8002052:	685b      	ldr	r3, [r3, #4]
 8002054:	2203      	movs	r2, #3
 8002056:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002058:	2b02      	cmp	r3, #2
 800205a:	d130      	bne.n	80020be <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	689b      	ldr	r3, [r3, #8]
 8002060:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8002062:	697b      	ldr	r3, [r7, #20]
 8002064:	005b      	lsls	r3, r3, #1
 8002066:	2203      	movs	r2, #3
 8002068:	409a      	lsls	r2, r3
 800206a:	0013      	movs	r3, r2
 800206c:	43da      	mvns	r2, r3
 800206e:	693b      	ldr	r3, [r7, #16]
 8002070:	4013      	ands	r3, r2
 8002072:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002074:	683b      	ldr	r3, [r7, #0]
 8002076:	68da      	ldr	r2, [r3, #12]
 8002078:	697b      	ldr	r3, [r7, #20]
 800207a:	005b      	lsls	r3, r3, #1
 800207c:	409a      	lsls	r2, r3
 800207e:	0013      	movs	r3, r2
 8002080:	693a      	ldr	r2, [r7, #16]
 8002082:	4313      	orrs	r3, r2
 8002084:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	693a      	ldr	r2, [r7, #16]
 800208a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	685b      	ldr	r3, [r3, #4]
 8002090:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002092:	2201      	movs	r2, #1
 8002094:	697b      	ldr	r3, [r7, #20]
 8002096:	409a      	lsls	r2, r3
 8002098:	0013      	movs	r3, r2
 800209a:	43da      	mvns	r2, r3
 800209c:	693b      	ldr	r3, [r7, #16]
 800209e:	4013      	ands	r3, r2
 80020a0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80020a2:	683b      	ldr	r3, [r7, #0]
 80020a4:	685b      	ldr	r3, [r3, #4]
 80020a6:	091b      	lsrs	r3, r3, #4
 80020a8:	2201      	movs	r2, #1
 80020aa:	401a      	ands	r2, r3
 80020ac:	697b      	ldr	r3, [r7, #20]
 80020ae:	409a      	lsls	r2, r3
 80020b0:	0013      	movs	r3, r2
 80020b2:	693a      	ldr	r2, [r7, #16]
 80020b4:	4313      	orrs	r3, r2
 80020b6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	693a      	ldr	r2, [r7, #16]
 80020bc:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80020be:	683b      	ldr	r3, [r7, #0]
 80020c0:	685b      	ldr	r3, [r3, #4]
 80020c2:	2203      	movs	r2, #3
 80020c4:	4013      	ands	r3, r2
 80020c6:	2b03      	cmp	r3, #3
 80020c8:	d017      	beq.n	80020fa <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	68db      	ldr	r3, [r3, #12]
 80020ce:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80020d0:	697b      	ldr	r3, [r7, #20]
 80020d2:	005b      	lsls	r3, r3, #1
 80020d4:	2203      	movs	r2, #3
 80020d6:	409a      	lsls	r2, r3
 80020d8:	0013      	movs	r3, r2
 80020da:	43da      	mvns	r2, r3
 80020dc:	693b      	ldr	r3, [r7, #16]
 80020de:	4013      	ands	r3, r2
 80020e0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80020e2:	683b      	ldr	r3, [r7, #0]
 80020e4:	689a      	ldr	r2, [r3, #8]
 80020e6:	697b      	ldr	r3, [r7, #20]
 80020e8:	005b      	lsls	r3, r3, #1
 80020ea:	409a      	lsls	r2, r3
 80020ec:	0013      	movs	r3, r2
 80020ee:	693a      	ldr	r2, [r7, #16]
 80020f0:	4313      	orrs	r3, r2
 80020f2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	693a      	ldr	r2, [r7, #16]
 80020f8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80020fa:	683b      	ldr	r3, [r7, #0]
 80020fc:	685b      	ldr	r3, [r3, #4]
 80020fe:	2203      	movs	r2, #3
 8002100:	4013      	ands	r3, r2
 8002102:	2b02      	cmp	r3, #2
 8002104:	d123      	bne.n	800214e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002106:	697b      	ldr	r3, [r7, #20]
 8002108:	08da      	lsrs	r2, r3, #3
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	3208      	adds	r2, #8
 800210e:	0092      	lsls	r2, r2, #2
 8002110:	58d3      	ldr	r3, [r2, r3]
 8002112:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002114:	697b      	ldr	r3, [r7, #20]
 8002116:	2207      	movs	r2, #7
 8002118:	4013      	ands	r3, r2
 800211a:	009b      	lsls	r3, r3, #2
 800211c:	220f      	movs	r2, #15
 800211e:	409a      	lsls	r2, r3
 8002120:	0013      	movs	r3, r2
 8002122:	43da      	mvns	r2, r3
 8002124:	693b      	ldr	r3, [r7, #16]
 8002126:	4013      	ands	r3, r2
 8002128:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800212a:	683b      	ldr	r3, [r7, #0]
 800212c:	691a      	ldr	r2, [r3, #16]
 800212e:	697b      	ldr	r3, [r7, #20]
 8002130:	2107      	movs	r1, #7
 8002132:	400b      	ands	r3, r1
 8002134:	009b      	lsls	r3, r3, #2
 8002136:	409a      	lsls	r2, r3
 8002138:	0013      	movs	r3, r2
 800213a:	693a      	ldr	r2, [r7, #16]
 800213c:	4313      	orrs	r3, r2
 800213e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002140:	697b      	ldr	r3, [r7, #20]
 8002142:	08da      	lsrs	r2, r3, #3
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	3208      	adds	r2, #8
 8002148:	0092      	lsls	r2, r2, #2
 800214a:	6939      	ldr	r1, [r7, #16]
 800214c:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8002154:	697b      	ldr	r3, [r7, #20]
 8002156:	005b      	lsls	r3, r3, #1
 8002158:	2203      	movs	r2, #3
 800215a:	409a      	lsls	r2, r3
 800215c:	0013      	movs	r3, r2
 800215e:	43da      	mvns	r2, r3
 8002160:	693b      	ldr	r3, [r7, #16]
 8002162:	4013      	ands	r3, r2
 8002164:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002166:	683b      	ldr	r3, [r7, #0]
 8002168:	685b      	ldr	r3, [r3, #4]
 800216a:	2203      	movs	r2, #3
 800216c:	401a      	ands	r2, r3
 800216e:	697b      	ldr	r3, [r7, #20]
 8002170:	005b      	lsls	r3, r3, #1
 8002172:	409a      	lsls	r2, r3
 8002174:	0013      	movs	r3, r2
 8002176:	693a      	ldr	r2, [r7, #16]
 8002178:	4313      	orrs	r3, r2
 800217a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	693a      	ldr	r2, [r7, #16]
 8002180:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002182:	683b      	ldr	r3, [r7, #0]
 8002184:	685a      	ldr	r2, [r3, #4]
 8002186:	23c0      	movs	r3, #192	@ 0xc0
 8002188:	029b      	lsls	r3, r3, #10
 800218a:	4013      	ands	r3, r2
 800218c:	d100      	bne.n	8002190 <HAL_GPIO_Init+0x174>
 800218e:	e0a0      	b.n	80022d2 <HAL_GPIO_Init+0x2b6>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002190:	4b57      	ldr	r3, [pc, #348]	@ (80022f0 <HAL_GPIO_Init+0x2d4>)
 8002192:	699a      	ldr	r2, [r3, #24]
 8002194:	4b56      	ldr	r3, [pc, #344]	@ (80022f0 <HAL_GPIO_Init+0x2d4>)
 8002196:	2101      	movs	r1, #1
 8002198:	430a      	orrs	r2, r1
 800219a:	619a      	str	r2, [r3, #24]
 800219c:	4b54      	ldr	r3, [pc, #336]	@ (80022f0 <HAL_GPIO_Init+0x2d4>)
 800219e:	699b      	ldr	r3, [r3, #24]
 80021a0:	2201      	movs	r2, #1
 80021a2:	4013      	ands	r3, r2
 80021a4:	60bb      	str	r3, [r7, #8]
 80021a6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80021a8:	4a52      	ldr	r2, [pc, #328]	@ (80022f4 <HAL_GPIO_Init+0x2d8>)
 80021aa:	697b      	ldr	r3, [r7, #20]
 80021ac:	089b      	lsrs	r3, r3, #2
 80021ae:	3302      	adds	r3, #2
 80021b0:	009b      	lsls	r3, r3, #2
 80021b2:	589b      	ldr	r3, [r3, r2]
 80021b4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80021b6:	697b      	ldr	r3, [r7, #20]
 80021b8:	2203      	movs	r2, #3
 80021ba:	4013      	ands	r3, r2
 80021bc:	009b      	lsls	r3, r3, #2
 80021be:	220f      	movs	r2, #15
 80021c0:	409a      	lsls	r2, r3
 80021c2:	0013      	movs	r3, r2
 80021c4:	43da      	mvns	r2, r3
 80021c6:	693b      	ldr	r3, [r7, #16]
 80021c8:	4013      	ands	r3, r2
 80021ca:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80021cc:	687a      	ldr	r2, [r7, #4]
 80021ce:	2390      	movs	r3, #144	@ 0x90
 80021d0:	05db      	lsls	r3, r3, #23
 80021d2:	429a      	cmp	r2, r3
 80021d4:	d019      	beq.n	800220a <HAL_GPIO_Init+0x1ee>
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	4a47      	ldr	r2, [pc, #284]	@ (80022f8 <HAL_GPIO_Init+0x2dc>)
 80021da:	4293      	cmp	r3, r2
 80021dc:	d013      	beq.n	8002206 <HAL_GPIO_Init+0x1ea>
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	4a46      	ldr	r2, [pc, #280]	@ (80022fc <HAL_GPIO_Init+0x2e0>)
 80021e2:	4293      	cmp	r3, r2
 80021e4:	d00d      	beq.n	8002202 <HAL_GPIO_Init+0x1e6>
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	4a45      	ldr	r2, [pc, #276]	@ (8002300 <HAL_GPIO_Init+0x2e4>)
 80021ea:	4293      	cmp	r3, r2
 80021ec:	d007      	beq.n	80021fe <HAL_GPIO_Init+0x1e2>
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	4a44      	ldr	r2, [pc, #272]	@ (8002304 <HAL_GPIO_Init+0x2e8>)
 80021f2:	4293      	cmp	r3, r2
 80021f4:	d101      	bne.n	80021fa <HAL_GPIO_Init+0x1de>
 80021f6:	2304      	movs	r3, #4
 80021f8:	e008      	b.n	800220c <HAL_GPIO_Init+0x1f0>
 80021fa:	2305      	movs	r3, #5
 80021fc:	e006      	b.n	800220c <HAL_GPIO_Init+0x1f0>
 80021fe:	2303      	movs	r3, #3
 8002200:	e004      	b.n	800220c <HAL_GPIO_Init+0x1f0>
 8002202:	2302      	movs	r3, #2
 8002204:	e002      	b.n	800220c <HAL_GPIO_Init+0x1f0>
 8002206:	2301      	movs	r3, #1
 8002208:	e000      	b.n	800220c <HAL_GPIO_Init+0x1f0>
 800220a:	2300      	movs	r3, #0
 800220c:	697a      	ldr	r2, [r7, #20]
 800220e:	2103      	movs	r1, #3
 8002210:	400a      	ands	r2, r1
 8002212:	0092      	lsls	r2, r2, #2
 8002214:	4093      	lsls	r3, r2
 8002216:	693a      	ldr	r2, [r7, #16]
 8002218:	4313      	orrs	r3, r2
 800221a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800221c:	4935      	ldr	r1, [pc, #212]	@ (80022f4 <HAL_GPIO_Init+0x2d8>)
 800221e:	697b      	ldr	r3, [r7, #20]
 8002220:	089b      	lsrs	r3, r3, #2
 8002222:	3302      	adds	r3, #2
 8002224:	009b      	lsls	r3, r3, #2
 8002226:	693a      	ldr	r2, [r7, #16]
 8002228:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800222a:	4b37      	ldr	r3, [pc, #220]	@ (8002308 <HAL_GPIO_Init+0x2ec>)
 800222c:	689b      	ldr	r3, [r3, #8]
 800222e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	43da      	mvns	r2, r3
 8002234:	693b      	ldr	r3, [r7, #16]
 8002236:	4013      	ands	r3, r2
 8002238:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800223a:	683b      	ldr	r3, [r7, #0]
 800223c:	685a      	ldr	r2, [r3, #4]
 800223e:	2380      	movs	r3, #128	@ 0x80
 8002240:	035b      	lsls	r3, r3, #13
 8002242:	4013      	ands	r3, r2
 8002244:	d003      	beq.n	800224e <HAL_GPIO_Init+0x232>
        {
          temp |= iocurrent;
 8002246:	693a      	ldr	r2, [r7, #16]
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	4313      	orrs	r3, r2
 800224c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800224e:	4b2e      	ldr	r3, [pc, #184]	@ (8002308 <HAL_GPIO_Init+0x2ec>)
 8002250:	693a      	ldr	r2, [r7, #16]
 8002252:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8002254:	4b2c      	ldr	r3, [pc, #176]	@ (8002308 <HAL_GPIO_Init+0x2ec>)
 8002256:	68db      	ldr	r3, [r3, #12]
 8002258:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800225a:	68fb      	ldr	r3, [r7, #12]
 800225c:	43da      	mvns	r2, r3
 800225e:	693b      	ldr	r3, [r7, #16]
 8002260:	4013      	ands	r3, r2
 8002262:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002264:	683b      	ldr	r3, [r7, #0]
 8002266:	685a      	ldr	r2, [r3, #4]
 8002268:	2380      	movs	r3, #128	@ 0x80
 800226a:	039b      	lsls	r3, r3, #14
 800226c:	4013      	ands	r3, r2
 800226e:	d003      	beq.n	8002278 <HAL_GPIO_Init+0x25c>
        {
          temp |= iocurrent;
 8002270:	693a      	ldr	r2, [r7, #16]
 8002272:	68fb      	ldr	r3, [r7, #12]
 8002274:	4313      	orrs	r3, r2
 8002276:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8002278:	4b23      	ldr	r3, [pc, #140]	@ (8002308 <HAL_GPIO_Init+0x2ec>)
 800227a:	693a      	ldr	r2, [r7, #16]
 800227c:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 800227e:	4b22      	ldr	r3, [pc, #136]	@ (8002308 <HAL_GPIO_Init+0x2ec>)
 8002280:	685b      	ldr	r3, [r3, #4]
 8002282:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	43da      	mvns	r2, r3
 8002288:	693b      	ldr	r3, [r7, #16]
 800228a:	4013      	ands	r3, r2
 800228c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800228e:	683b      	ldr	r3, [r7, #0]
 8002290:	685a      	ldr	r2, [r3, #4]
 8002292:	2380      	movs	r3, #128	@ 0x80
 8002294:	029b      	lsls	r3, r3, #10
 8002296:	4013      	ands	r3, r2
 8002298:	d003      	beq.n	80022a2 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800229a:	693a      	ldr	r2, [r7, #16]
 800229c:	68fb      	ldr	r3, [r7, #12]
 800229e:	4313      	orrs	r3, r2
 80022a0:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80022a2:	4b19      	ldr	r3, [pc, #100]	@ (8002308 <HAL_GPIO_Init+0x2ec>)
 80022a4:	693a      	ldr	r2, [r7, #16]
 80022a6:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 80022a8:	4b17      	ldr	r3, [pc, #92]	@ (8002308 <HAL_GPIO_Init+0x2ec>)
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	43da      	mvns	r2, r3
 80022b2:	693b      	ldr	r3, [r7, #16]
 80022b4:	4013      	ands	r3, r2
 80022b6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80022b8:	683b      	ldr	r3, [r7, #0]
 80022ba:	685a      	ldr	r2, [r3, #4]
 80022bc:	2380      	movs	r3, #128	@ 0x80
 80022be:	025b      	lsls	r3, r3, #9
 80022c0:	4013      	ands	r3, r2
 80022c2:	d003      	beq.n	80022cc <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80022c4:	693a      	ldr	r2, [r7, #16]
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	4313      	orrs	r3, r2
 80022ca:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80022cc:	4b0e      	ldr	r3, [pc, #56]	@ (8002308 <HAL_GPIO_Init+0x2ec>)
 80022ce:	693a      	ldr	r2, [r7, #16]
 80022d0:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80022d2:	697b      	ldr	r3, [r7, #20]
 80022d4:	3301      	adds	r3, #1
 80022d6:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80022d8:	683b      	ldr	r3, [r7, #0]
 80022da:	681a      	ldr	r2, [r3, #0]
 80022dc:	697b      	ldr	r3, [r7, #20]
 80022de:	40da      	lsrs	r2, r3
 80022e0:	1e13      	subs	r3, r2, #0
 80022e2:	d000      	beq.n	80022e6 <HAL_GPIO_Init+0x2ca>
 80022e4:	e6a2      	b.n	800202c <HAL_GPIO_Init+0x10>
  } 
}
 80022e6:	46c0      	nop			@ (mov r8, r8)
 80022e8:	46c0      	nop			@ (mov r8, r8)
 80022ea:	46bd      	mov	sp, r7
 80022ec:	b006      	add	sp, #24
 80022ee:	bd80      	pop	{r7, pc}
 80022f0:	40021000 	.word	0x40021000
 80022f4:	40010000 	.word	0x40010000
 80022f8:	48000400 	.word	0x48000400
 80022fc:	48000800 	.word	0x48000800
 8002300:	48000c00 	.word	0x48000c00
 8002304:	48001000 	.word	0x48001000
 8002308:	40010400 	.word	0x40010400

0800230c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800230c:	b580      	push	{r7, lr}
 800230e:	b082      	sub	sp, #8
 8002310:	af00      	add	r7, sp, #0
 8002312:	6078      	str	r0, [r7, #4]
 8002314:	0008      	movs	r0, r1
 8002316:	0011      	movs	r1, r2
 8002318:	1cbb      	adds	r3, r7, #2
 800231a:	1c02      	adds	r2, r0, #0
 800231c:	801a      	strh	r2, [r3, #0]
 800231e:	1c7b      	adds	r3, r7, #1
 8002320:	1c0a      	adds	r2, r1, #0
 8002322:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002324:	1c7b      	adds	r3, r7, #1
 8002326:	781b      	ldrb	r3, [r3, #0]
 8002328:	2b00      	cmp	r3, #0
 800232a:	d004      	beq.n	8002336 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800232c:	1cbb      	adds	r3, r7, #2
 800232e:	881a      	ldrh	r2, [r3, #0]
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002334:	e003      	b.n	800233e <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002336:	1cbb      	adds	r3, r7, #2
 8002338:	881a      	ldrh	r2, [r3, #0]
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800233e:	46c0      	nop			@ (mov r8, r8)
 8002340:	46bd      	mov	sp, r7
 8002342:	b002      	add	sp, #8
 8002344:	bd80      	pop	{r7, pc}
	...

08002348 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002348:	b580      	push	{r7, lr}
 800234a:	b082      	sub	sp, #8
 800234c:	af00      	add	r7, sp, #0
 800234e:	0002      	movs	r2, r0
 8002350:	1dbb      	adds	r3, r7, #6
 8002352:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002354:	4b09      	ldr	r3, [pc, #36]	@ (800237c <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8002356:	695b      	ldr	r3, [r3, #20]
 8002358:	1dba      	adds	r2, r7, #6
 800235a:	8812      	ldrh	r2, [r2, #0]
 800235c:	4013      	ands	r3, r2
 800235e:	d008      	beq.n	8002372 <HAL_GPIO_EXTI_IRQHandler+0x2a>
  { 
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002360:	4b06      	ldr	r3, [pc, #24]	@ (800237c <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8002362:	1dba      	adds	r2, r7, #6
 8002364:	8812      	ldrh	r2, [r2, #0]
 8002366:	615a      	str	r2, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002368:	1dbb      	adds	r3, r7, #6
 800236a:	881b      	ldrh	r3, [r3, #0]
 800236c:	0018      	movs	r0, r3
 800236e:	f000 f807 	bl	8002380 <HAL_GPIO_EXTI_Callback>
  }
}
 8002372:	46c0      	nop			@ (mov r8, r8)
 8002374:	46bd      	mov	sp, r7
 8002376:	b002      	add	sp, #8
 8002378:	bd80      	pop	{r7, pc}
 800237a:	46c0      	nop			@ (mov r8, r8)
 800237c:	40010400 	.word	0x40010400

08002380 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002380:	b580      	push	{r7, lr}
 8002382:	b082      	sub	sp, #8
 8002384:	af00      	add	r7, sp, #0
 8002386:	0002      	movs	r2, r0
 8002388:	1dbb      	adds	r3, r7, #6
 800238a:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
            the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */ 
}
 800238c:	46c0      	nop			@ (mov r8, r8)
 800238e:	46bd      	mov	sp, r7
 8002390:	b002      	add	sp, #8
 8002392:	bd80      	pop	{r7, pc}

08002394 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002394:	b590      	push	{r4, r7, lr}
 8002396:	b085      	sub	sp, #20
 8002398:	af00      	add	r7, sp, #0
 800239a:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d101      	bne.n	80023a6 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80023a2:	2301      	movs	r3, #1
 80023a4:	e0e4      	b.n	8002570 <HAL_PCD_Init+0x1dc>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	4a73      	ldr	r2, [pc, #460]	@ (8002578 <HAL_PCD_Init+0x1e4>)
 80023aa:	5c9b      	ldrb	r3, [r3, r2]
 80023ac:	b2db      	uxtb	r3, r3
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d108      	bne.n	80023c4 <HAL_PCD_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80023b2:	687a      	ldr	r2, [r7, #4]
 80023b4:	23a4      	movs	r3, #164	@ 0xa4
 80023b6:	009b      	lsls	r3, r3, #2
 80023b8:	2100      	movs	r1, #0
 80023ba:	54d1      	strb	r1, [r2, r3]

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	0018      	movs	r0, r3
 80023c0:	f7fe fc60 	bl	8000c84 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	4a6c      	ldr	r2, [pc, #432]	@ (8002578 <HAL_PCD_Init+0x1e4>)
 80023c8:	2103      	movs	r1, #3
 80023ca:	5499      	strb	r1, [r3, r2]

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	0018      	movs	r0, r3
 80023d2:	f002 f869 	bl	80044a8 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80023d6:	230f      	movs	r3, #15
 80023d8:	18fb      	adds	r3, r7, r3
 80023da:	2200      	movs	r2, #0
 80023dc:	701a      	strb	r2, [r3, #0]
 80023de:	e047      	b.n	8002470 <HAL_PCD_Init+0xdc>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80023e0:	200f      	movs	r0, #15
 80023e2:	183b      	adds	r3, r7, r0
 80023e4:	781a      	ldrb	r2, [r3, #0]
 80023e6:	6879      	ldr	r1, [r7, #4]
 80023e8:	0013      	movs	r3, r2
 80023ea:	009b      	lsls	r3, r3, #2
 80023ec:	189b      	adds	r3, r3, r2
 80023ee:	00db      	lsls	r3, r3, #3
 80023f0:	18cb      	adds	r3, r1, r3
 80023f2:	3311      	adds	r3, #17
 80023f4:	2201      	movs	r2, #1
 80023f6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80023f8:	183b      	adds	r3, r7, r0
 80023fa:	781a      	ldrb	r2, [r3, #0]
 80023fc:	6879      	ldr	r1, [r7, #4]
 80023fe:	0013      	movs	r3, r2
 8002400:	009b      	lsls	r3, r3, #2
 8002402:	189b      	adds	r3, r3, r2
 8002404:	00db      	lsls	r3, r3, #3
 8002406:	18cb      	adds	r3, r1, r3
 8002408:	3310      	adds	r3, #16
 800240a:	183a      	adds	r2, r7, r0
 800240c:	7812      	ldrb	r2, [r2, #0]
 800240e:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002410:	183b      	adds	r3, r7, r0
 8002412:	781a      	ldrb	r2, [r3, #0]
 8002414:	6879      	ldr	r1, [r7, #4]
 8002416:	0013      	movs	r3, r2
 8002418:	009b      	lsls	r3, r3, #2
 800241a:	189b      	adds	r3, r3, r2
 800241c:	00db      	lsls	r3, r3, #3
 800241e:	18cb      	adds	r3, r1, r3
 8002420:	3313      	adds	r3, #19
 8002422:	2200      	movs	r2, #0
 8002424:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002426:	183b      	adds	r3, r7, r0
 8002428:	781a      	ldrb	r2, [r3, #0]
 800242a:	6879      	ldr	r1, [r7, #4]
 800242c:	0013      	movs	r3, r2
 800242e:	009b      	lsls	r3, r3, #2
 8002430:	189b      	adds	r3, r3, r2
 8002432:	00db      	lsls	r3, r3, #3
 8002434:	18cb      	adds	r3, r1, r3
 8002436:	3320      	adds	r3, #32
 8002438:	2200      	movs	r2, #0
 800243a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800243c:	183b      	adds	r3, r7, r0
 800243e:	781a      	ldrb	r2, [r3, #0]
 8002440:	6879      	ldr	r1, [r7, #4]
 8002442:	0013      	movs	r3, r2
 8002444:	009b      	lsls	r3, r3, #2
 8002446:	189b      	adds	r3, r3, r2
 8002448:	00db      	lsls	r3, r3, #3
 800244a:	18cb      	adds	r3, r1, r3
 800244c:	3324      	adds	r3, #36	@ 0x24
 800244e:	2200      	movs	r2, #0
 8002450:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8002452:	183b      	adds	r3, r7, r0
 8002454:	781b      	ldrb	r3, [r3, #0]
 8002456:	6879      	ldr	r1, [r7, #4]
 8002458:	1c5a      	adds	r2, r3, #1
 800245a:	0013      	movs	r3, r2
 800245c:	009b      	lsls	r3, r3, #2
 800245e:	189b      	adds	r3, r3, r2
 8002460:	00db      	lsls	r3, r3, #3
 8002462:	2200      	movs	r2, #0
 8002464:	505a      	str	r2, [r3, r1]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002466:	183b      	adds	r3, r7, r0
 8002468:	781a      	ldrb	r2, [r3, #0]
 800246a:	183b      	adds	r3, r7, r0
 800246c:	3201      	adds	r2, #1
 800246e:	701a      	strb	r2, [r3, #0]
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	791b      	ldrb	r3, [r3, #4]
 8002474:	210f      	movs	r1, #15
 8002476:	187a      	adds	r2, r7, r1
 8002478:	7812      	ldrb	r2, [r2, #0]
 800247a:	429a      	cmp	r2, r3
 800247c:	d3b0      	bcc.n	80023e0 <HAL_PCD_Init+0x4c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800247e:	187b      	adds	r3, r7, r1
 8002480:	2200      	movs	r2, #0
 8002482:	701a      	strb	r2, [r3, #0]
 8002484:	e056      	b.n	8002534 <HAL_PCD_Init+0x1a0>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8002486:	240f      	movs	r4, #15
 8002488:	193b      	adds	r3, r7, r4
 800248a:	781a      	ldrb	r2, [r3, #0]
 800248c:	6878      	ldr	r0, [r7, #4]
 800248e:	2352      	movs	r3, #82	@ 0x52
 8002490:	33ff      	adds	r3, #255	@ 0xff
 8002492:	0019      	movs	r1, r3
 8002494:	0013      	movs	r3, r2
 8002496:	009b      	lsls	r3, r3, #2
 8002498:	189b      	adds	r3, r3, r2
 800249a:	00db      	lsls	r3, r3, #3
 800249c:	18c3      	adds	r3, r0, r3
 800249e:	185b      	adds	r3, r3, r1
 80024a0:	2200      	movs	r2, #0
 80024a2:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80024a4:	193b      	adds	r3, r7, r4
 80024a6:	781a      	ldrb	r2, [r3, #0]
 80024a8:	6878      	ldr	r0, [r7, #4]
 80024aa:	23a8      	movs	r3, #168	@ 0xa8
 80024ac:	0059      	lsls	r1, r3, #1
 80024ae:	0013      	movs	r3, r2
 80024b0:	009b      	lsls	r3, r3, #2
 80024b2:	189b      	adds	r3, r3, r2
 80024b4:	00db      	lsls	r3, r3, #3
 80024b6:	18c3      	adds	r3, r0, r3
 80024b8:	185b      	adds	r3, r3, r1
 80024ba:	193a      	adds	r2, r7, r4
 80024bc:	7812      	ldrb	r2, [r2, #0]
 80024be:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80024c0:	193b      	adds	r3, r7, r4
 80024c2:	781a      	ldrb	r2, [r3, #0]
 80024c4:	6878      	ldr	r0, [r7, #4]
 80024c6:	2354      	movs	r3, #84	@ 0x54
 80024c8:	33ff      	adds	r3, #255	@ 0xff
 80024ca:	0019      	movs	r1, r3
 80024cc:	0013      	movs	r3, r2
 80024ce:	009b      	lsls	r3, r3, #2
 80024d0:	189b      	adds	r3, r3, r2
 80024d2:	00db      	lsls	r3, r3, #3
 80024d4:	18c3      	adds	r3, r0, r3
 80024d6:	185b      	adds	r3, r3, r1
 80024d8:	2200      	movs	r2, #0
 80024da:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80024dc:	193b      	adds	r3, r7, r4
 80024de:	781a      	ldrb	r2, [r3, #0]
 80024e0:	6878      	ldr	r0, [r7, #4]
 80024e2:	23b0      	movs	r3, #176	@ 0xb0
 80024e4:	0059      	lsls	r1, r3, #1
 80024e6:	0013      	movs	r3, r2
 80024e8:	009b      	lsls	r3, r3, #2
 80024ea:	189b      	adds	r3, r3, r2
 80024ec:	00db      	lsls	r3, r3, #3
 80024ee:	18c3      	adds	r3, r0, r3
 80024f0:	185b      	adds	r3, r3, r1
 80024f2:	2200      	movs	r2, #0
 80024f4:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80024f6:	193b      	adds	r3, r7, r4
 80024f8:	781a      	ldrb	r2, [r3, #0]
 80024fa:	6878      	ldr	r0, [r7, #4]
 80024fc:	23b2      	movs	r3, #178	@ 0xb2
 80024fe:	0059      	lsls	r1, r3, #1
 8002500:	0013      	movs	r3, r2
 8002502:	009b      	lsls	r3, r3, #2
 8002504:	189b      	adds	r3, r3, r2
 8002506:	00db      	lsls	r3, r3, #3
 8002508:	18c3      	adds	r3, r0, r3
 800250a:	185b      	adds	r3, r3, r1
 800250c:	2200      	movs	r2, #0
 800250e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002510:	193b      	adds	r3, r7, r4
 8002512:	781a      	ldrb	r2, [r3, #0]
 8002514:	6878      	ldr	r0, [r7, #4]
 8002516:	23b4      	movs	r3, #180	@ 0xb4
 8002518:	0059      	lsls	r1, r3, #1
 800251a:	0013      	movs	r3, r2
 800251c:	009b      	lsls	r3, r3, #2
 800251e:	189b      	adds	r3, r3, r2
 8002520:	00db      	lsls	r3, r3, #3
 8002522:	18c3      	adds	r3, r0, r3
 8002524:	185b      	adds	r3, r3, r1
 8002526:	2200      	movs	r2, #0
 8002528:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800252a:	193b      	adds	r3, r7, r4
 800252c:	781a      	ldrb	r2, [r3, #0]
 800252e:	193b      	adds	r3, r7, r4
 8002530:	3201      	adds	r2, #1
 8002532:	701a      	strb	r2, [r3, #0]
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	791b      	ldrb	r3, [r3, #4]
 8002538:	220f      	movs	r2, #15
 800253a:	18ba      	adds	r2, r7, r2
 800253c:	7812      	ldrb	r2, [r2, #0]
 800253e:	429a      	cmp	r2, r3
 8002540:	d3a1      	bcc.n	8002486 <HAL_PCD_Init+0xf2>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	6818      	ldr	r0, [r3, #0]
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	6859      	ldr	r1, [r3, #4]
 800254a:	689a      	ldr	r2, [r3, #8]
 800254c:	f001 ffc6 	bl	80044dc <USB_DevInit>

  hpcd->USB_Address = 0U;
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	2200      	movs	r2, #0
 8002554:	731a      	strb	r2, [r3, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	4a07      	ldr	r2, [pc, #28]	@ (8002578 <HAL_PCD_Init+0x1e4>)
 800255a:	2101      	movs	r1, #1
 800255c:	5499      	strb	r1, [r3, r2]

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	7a9b      	ldrb	r3, [r3, #10]
 8002562:	2b01      	cmp	r3, #1
 8002564:	d103      	bne.n	800256e <HAL_PCD_Init+0x1da>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	0018      	movs	r0, r3
 800256a:	f000 f807 	bl	800257c <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 800256e:	2300      	movs	r3, #0
}
 8002570:	0018      	movs	r0, r3
 8002572:	46bd      	mov	sp, r7
 8002574:	b005      	add	sp, #20
 8002576:	bd90      	pop	{r4, r7, pc}
 8002578:	00000291 	.word	0x00000291

0800257c <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800257c:	b580      	push	{r7, lr}
 800257e:	b084      	sub	sp, #16
 8002580:	af00      	add	r7, sp, #0
 8002582:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 800258a:	687a      	ldr	r2, [r7, #4]
 800258c:	23b4      	movs	r3, #180	@ 0xb4
 800258e:	009b      	lsls	r3, r3, #2
 8002590:	2101      	movs	r1, #1
 8002592:	50d1      	str	r1, [r2, r3]
  hpcd->LPM_State = LPM_L0;
 8002594:	687a      	ldr	r2, [r7, #4]
 8002596:	23b2      	movs	r3, #178	@ 0xb2
 8002598:	009b      	lsls	r3, r3, #2
 800259a:	2100      	movs	r1, #0
 800259c:	54d1      	strb	r1, [r2, r3]

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	2254      	movs	r2, #84	@ 0x54
 80025a2:	5a9b      	ldrh	r3, [r3, r2]
 80025a4:	b29b      	uxth	r3, r3
 80025a6:	2201      	movs	r2, #1
 80025a8:	4313      	orrs	r3, r2
 80025aa:	b299      	uxth	r1, r3
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	2254      	movs	r2, #84	@ 0x54
 80025b0:	5299      	strh	r1, [r3, r2]
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	2254      	movs	r2, #84	@ 0x54
 80025b6:	5a9b      	ldrh	r3, [r3, r2]
 80025b8:	b29b      	uxth	r3, r3
 80025ba:	2202      	movs	r2, #2
 80025bc:	4313      	orrs	r3, r2
 80025be:	b299      	uxth	r1, r3
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	2254      	movs	r2, #84	@ 0x54
 80025c4:	5299      	strh	r1, [r3, r2]

  return HAL_OK;
 80025c6:	2300      	movs	r3, #0
}
 80025c8:	0018      	movs	r0, r3
 80025ca:	46bd      	mov	sp, r7
 80025cc:	b004      	add	sp, #16
 80025ce:	bd80      	pop	{r7, pc}

080025d0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80025d0:	b580      	push	{r7, lr}
 80025d2:	b088      	sub	sp, #32
 80025d4:	af00      	add	r7, sp, #0
 80025d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d102      	bne.n	80025e4 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80025de:	2301      	movs	r3, #1
 80025e0:	f000 fb76 	bl	8002cd0 <HAL_RCC_OscConfig+0x700>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	2201      	movs	r2, #1
 80025ea:	4013      	ands	r3, r2
 80025ec:	d100      	bne.n	80025f0 <HAL_RCC_OscConfig+0x20>
 80025ee:	e08e      	b.n	800270e <HAL_RCC_OscConfig+0x13e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80025f0:	4bc5      	ldr	r3, [pc, #788]	@ (8002908 <HAL_RCC_OscConfig+0x338>)
 80025f2:	685b      	ldr	r3, [r3, #4]
 80025f4:	220c      	movs	r2, #12
 80025f6:	4013      	ands	r3, r2
 80025f8:	2b04      	cmp	r3, #4
 80025fa:	d00e      	beq.n	800261a <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80025fc:	4bc2      	ldr	r3, [pc, #776]	@ (8002908 <HAL_RCC_OscConfig+0x338>)
 80025fe:	685b      	ldr	r3, [r3, #4]
 8002600:	220c      	movs	r2, #12
 8002602:	4013      	ands	r3, r2
 8002604:	2b08      	cmp	r3, #8
 8002606:	d117      	bne.n	8002638 <HAL_RCC_OscConfig+0x68>
 8002608:	4bbf      	ldr	r3, [pc, #764]	@ (8002908 <HAL_RCC_OscConfig+0x338>)
 800260a:	685a      	ldr	r2, [r3, #4]
 800260c:	23c0      	movs	r3, #192	@ 0xc0
 800260e:	025b      	lsls	r3, r3, #9
 8002610:	401a      	ands	r2, r3
 8002612:	2380      	movs	r3, #128	@ 0x80
 8002614:	025b      	lsls	r3, r3, #9
 8002616:	429a      	cmp	r2, r3
 8002618:	d10e      	bne.n	8002638 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800261a:	4bbb      	ldr	r3, [pc, #748]	@ (8002908 <HAL_RCC_OscConfig+0x338>)
 800261c:	681a      	ldr	r2, [r3, #0]
 800261e:	2380      	movs	r3, #128	@ 0x80
 8002620:	029b      	lsls	r3, r3, #10
 8002622:	4013      	ands	r3, r2
 8002624:	d100      	bne.n	8002628 <HAL_RCC_OscConfig+0x58>
 8002626:	e071      	b.n	800270c <HAL_RCC_OscConfig+0x13c>
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	685b      	ldr	r3, [r3, #4]
 800262c:	2b00      	cmp	r3, #0
 800262e:	d000      	beq.n	8002632 <HAL_RCC_OscConfig+0x62>
 8002630:	e06c      	b.n	800270c <HAL_RCC_OscConfig+0x13c>
      {
        return HAL_ERROR;
 8002632:	2301      	movs	r3, #1
 8002634:	f000 fb4c 	bl	8002cd0 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	685b      	ldr	r3, [r3, #4]
 800263c:	2b01      	cmp	r3, #1
 800263e:	d107      	bne.n	8002650 <HAL_RCC_OscConfig+0x80>
 8002640:	4bb1      	ldr	r3, [pc, #708]	@ (8002908 <HAL_RCC_OscConfig+0x338>)
 8002642:	681a      	ldr	r2, [r3, #0]
 8002644:	4bb0      	ldr	r3, [pc, #704]	@ (8002908 <HAL_RCC_OscConfig+0x338>)
 8002646:	2180      	movs	r1, #128	@ 0x80
 8002648:	0249      	lsls	r1, r1, #9
 800264a:	430a      	orrs	r2, r1
 800264c:	601a      	str	r2, [r3, #0]
 800264e:	e02f      	b.n	80026b0 <HAL_RCC_OscConfig+0xe0>
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	685b      	ldr	r3, [r3, #4]
 8002654:	2b00      	cmp	r3, #0
 8002656:	d10c      	bne.n	8002672 <HAL_RCC_OscConfig+0xa2>
 8002658:	4bab      	ldr	r3, [pc, #684]	@ (8002908 <HAL_RCC_OscConfig+0x338>)
 800265a:	681a      	ldr	r2, [r3, #0]
 800265c:	4baa      	ldr	r3, [pc, #680]	@ (8002908 <HAL_RCC_OscConfig+0x338>)
 800265e:	49ab      	ldr	r1, [pc, #684]	@ (800290c <HAL_RCC_OscConfig+0x33c>)
 8002660:	400a      	ands	r2, r1
 8002662:	601a      	str	r2, [r3, #0]
 8002664:	4ba8      	ldr	r3, [pc, #672]	@ (8002908 <HAL_RCC_OscConfig+0x338>)
 8002666:	681a      	ldr	r2, [r3, #0]
 8002668:	4ba7      	ldr	r3, [pc, #668]	@ (8002908 <HAL_RCC_OscConfig+0x338>)
 800266a:	49a9      	ldr	r1, [pc, #676]	@ (8002910 <HAL_RCC_OscConfig+0x340>)
 800266c:	400a      	ands	r2, r1
 800266e:	601a      	str	r2, [r3, #0]
 8002670:	e01e      	b.n	80026b0 <HAL_RCC_OscConfig+0xe0>
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	685b      	ldr	r3, [r3, #4]
 8002676:	2b05      	cmp	r3, #5
 8002678:	d10e      	bne.n	8002698 <HAL_RCC_OscConfig+0xc8>
 800267a:	4ba3      	ldr	r3, [pc, #652]	@ (8002908 <HAL_RCC_OscConfig+0x338>)
 800267c:	681a      	ldr	r2, [r3, #0]
 800267e:	4ba2      	ldr	r3, [pc, #648]	@ (8002908 <HAL_RCC_OscConfig+0x338>)
 8002680:	2180      	movs	r1, #128	@ 0x80
 8002682:	02c9      	lsls	r1, r1, #11
 8002684:	430a      	orrs	r2, r1
 8002686:	601a      	str	r2, [r3, #0]
 8002688:	4b9f      	ldr	r3, [pc, #636]	@ (8002908 <HAL_RCC_OscConfig+0x338>)
 800268a:	681a      	ldr	r2, [r3, #0]
 800268c:	4b9e      	ldr	r3, [pc, #632]	@ (8002908 <HAL_RCC_OscConfig+0x338>)
 800268e:	2180      	movs	r1, #128	@ 0x80
 8002690:	0249      	lsls	r1, r1, #9
 8002692:	430a      	orrs	r2, r1
 8002694:	601a      	str	r2, [r3, #0]
 8002696:	e00b      	b.n	80026b0 <HAL_RCC_OscConfig+0xe0>
 8002698:	4b9b      	ldr	r3, [pc, #620]	@ (8002908 <HAL_RCC_OscConfig+0x338>)
 800269a:	681a      	ldr	r2, [r3, #0]
 800269c:	4b9a      	ldr	r3, [pc, #616]	@ (8002908 <HAL_RCC_OscConfig+0x338>)
 800269e:	499b      	ldr	r1, [pc, #620]	@ (800290c <HAL_RCC_OscConfig+0x33c>)
 80026a0:	400a      	ands	r2, r1
 80026a2:	601a      	str	r2, [r3, #0]
 80026a4:	4b98      	ldr	r3, [pc, #608]	@ (8002908 <HAL_RCC_OscConfig+0x338>)
 80026a6:	681a      	ldr	r2, [r3, #0]
 80026a8:	4b97      	ldr	r3, [pc, #604]	@ (8002908 <HAL_RCC_OscConfig+0x338>)
 80026aa:	4999      	ldr	r1, [pc, #612]	@ (8002910 <HAL_RCC_OscConfig+0x340>)
 80026ac:	400a      	ands	r2, r1
 80026ae:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	685b      	ldr	r3, [r3, #4]
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d014      	beq.n	80026e2 <HAL_RCC_OscConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026b8:	f7fe fbc4 	bl	8000e44 <HAL_GetTick>
 80026bc:	0003      	movs	r3, r0
 80026be:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80026c0:	e008      	b.n	80026d4 <HAL_RCC_OscConfig+0x104>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80026c2:	f7fe fbbf 	bl	8000e44 <HAL_GetTick>
 80026c6:	0002      	movs	r2, r0
 80026c8:	69bb      	ldr	r3, [r7, #24]
 80026ca:	1ad3      	subs	r3, r2, r3
 80026cc:	2b64      	cmp	r3, #100	@ 0x64
 80026ce:	d901      	bls.n	80026d4 <HAL_RCC_OscConfig+0x104>
          {
            return HAL_TIMEOUT;
 80026d0:	2303      	movs	r3, #3
 80026d2:	e2fd      	b.n	8002cd0 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80026d4:	4b8c      	ldr	r3, [pc, #560]	@ (8002908 <HAL_RCC_OscConfig+0x338>)
 80026d6:	681a      	ldr	r2, [r3, #0]
 80026d8:	2380      	movs	r3, #128	@ 0x80
 80026da:	029b      	lsls	r3, r3, #10
 80026dc:	4013      	ands	r3, r2
 80026de:	d0f0      	beq.n	80026c2 <HAL_RCC_OscConfig+0xf2>
 80026e0:	e015      	b.n	800270e <HAL_RCC_OscConfig+0x13e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026e2:	f7fe fbaf 	bl	8000e44 <HAL_GetTick>
 80026e6:	0003      	movs	r3, r0
 80026e8:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80026ea:	e008      	b.n	80026fe <HAL_RCC_OscConfig+0x12e>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80026ec:	f7fe fbaa 	bl	8000e44 <HAL_GetTick>
 80026f0:	0002      	movs	r2, r0
 80026f2:	69bb      	ldr	r3, [r7, #24]
 80026f4:	1ad3      	subs	r3, r2, r3
 80026f6:	2b64      	cmp	r3, #100	@ 0x64
 80026f8:	d901      	bls.n	80026fe <HAL_RCC_OscConfig+0x12e>
          {
            return HAL_TIMEOUT;
 80026fa:	2303      	movs	r3, #3
 80026fc:	e2e8      	b.n	8002cd0 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80026fe:	4b82      	ldr	r3, [pc, #520]	@ (8002908 <HAL_RCC_OscConfig+0x338>)
 8002700:	681a      	ldr	r2, [r3, #0]
 8002702:	2380      	movs	r3, #128	@ 0x80
 8002704:	029b      	lsls	r3, r3, #10
 8002706:	4013      	ands	r3, r2
 8002708:	d1f0      	bne.n	80026ec <HAL_RCC_OscConfig+0x11c>
 800270a:	e000      	b.n	800270e <HAL_RCC_OscConfig+0x13e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800270c:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	2202      	movs	r2, #2
 8002714:	4013      	ands	r3, r2
 8002716:	d100      	bne.n	800271a <HAL_RCC_OscConfig+0x14a>
 8002718:	e06c      	b.n	80027f4 <HAL_RCC_OscConfig+0x224>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800271a:	4b7b      	ldr	r3, [pc, #492]	@ (8002908 <HAL_RCC_OscConfig+0x338>)
 800271c:	685b      	ldr	r3, [r3, #4]
 800271e:	220c      	movs	r2, #12
 8002720:	4013      	ands	r3, r2
 8002722:	d00e      	beq.n	8002742 <HAL_RCC_OscConfig+0x172>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002724:	4b78      	ldr	r3, [pc, #480]	@ (8002908 <HAL_RCC_OscConfig+0x338>)
 8002726:	685b      	ldr	r3, [r3, #4]
 8002728:	220c      	movs	r2, #12
 800272a:	4013      	ands	r3, r2
 800272c:	2b08      	cmp	r3, #8
 800272e:	d11f      	bne.n	8002770 <HAL_RCC_OscConfig+0x1a0>
 8002730:	4b75      	ldr	r3, [pc, #468]	@ (8002908 <HAL_RCC_OscConfig+0x338>)
 8002732:	685a      	ldr	r2, [r3, #4]
 8002734:	23c0      	movs	r3, #192	@ 0xc0
 8002736:	025b      	lsls	r3, r3, #9
 8002738:	401a      	ands	r2, r3
 800273a:	2380      	movs	r3, #128	@ 0x80
 800273c:	021b      	lsls	r3, r3, #8
 800273e:	429a      	cmp	r2, r3
 8002740:	d116      	bne.n	8002770 <HAL_RCC_OscConfig+0x1a0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002742:	4b71      	ldr	r3, [pc, #452]	@ (8002908 <HAL_RCC_OscConfig+0x338>)
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	2202      	movs	r2, #2
 8002748:	4013      	ands	r3, r2
 800274a:	d005      	beq.n	8002758 <HAL_RCC_OscConfig+0x188>
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	68db      	ldr	r3, [r3, #12]
 8002750:	2b01      	cmp	r3, #1
 8002752:	d001      	beq.n	8002758 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8002754:	2301      	movs	r3, #1
 8002756:	e2bb      	b.n	8002cd0 <HAL_RCC_OscConfig+0x700>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002758:	4b6b      	ldr	r3, [pc, #428]	@ (8002908 <HAL_RCC_OscConfig+0x338>)
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	22f8      	movs	r2, #248	@ 0xf8
 800275e:	4393      	bics	r3, r2
 8002760:	0019      	movs	r1, r3
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	691b      	ldr	r3, [r3, #16]
 8002766:	00da      	lsls	r2, r3, #3
 8002768:	4b67      	ldr	r3, [pc, #412]	@ (8002908 <HAL_RCC_OscConfig+0x338>)
 800276a:	430a      	orrs	r2, r1
 800276c:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800276e:	e041      	b.n	80027f4 <HAL_RCC_OscConfig+0x224>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	68db      	ldr	r3, [r3, #12]
 8002774:	2b00      	cmp	r3, #0
 8002776:	d024      	beq.n	80027c2 <HAL_RCC_OscConfig+0x1f2>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002778:	4b63      	ldr	r3, [pc, #396]	@ (8002908 <HAL_RCC_OscConfig+0x338>)
 800277a:	681a      	ldr	r2, [r3, #0]
 800277c:	4b62      	ldr	r3, [pc, #392]	@ (8002908 <HAL_RCC_OscConfig+0x338>)
 800277e:	2101      	movs	r1, #1
 8002780:	430a      	orrs	r2, r1
 8002782:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002784:	f7fe fb5e 	bl	8000e44 <HAL_GetTick>
 8002788:	0003      	movs	r3, r0
 800278a:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800278c:	e008      	b.n	80027a0 <HAL_RCC_OscConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800278e:	f7fe fb59 	bl	8000e44 <HAL_GetTick>
 8002792:	0002      	movs	r2, r0
 8002794:	69bb      	ldr	r3, [r7, #24]
 8002796:	1ad3      	subs	r3, r2, r3
 8002798:	2b02      	cmp	r3, #2
 800279a:	d901      	bls.n	80027a0 <HAL_RCC_OscConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 800279c:	2303      	movs	r3, #3
 800279e:	e297      	b.n	8002cd0 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80027a0:	4b59      	ldr	r3, [pc, #356]	@ (8002908 <HAL_RCC_OscConfig+0x338>)
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	2202      	movs	r2, #2
 80027a6:	4013      	ands	r3, r2
 80027a8:	d0f1      	beq.n	800278e <HAL_RCC_OscConfig+0x1be>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80027aa:	4b57      	ldr	r3, [pc, #348]	@ (8002908 <HAL_RCC_OscConfig+0x338>)
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	22f8      	movs	r2, #248	@ 0xf8
 80027b0:	4393      	bics	r3, r2
 80027b2:	0019      	movs	r1, r3
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	691b      	ldr	r3, [r3, #16]
 80027b8:	00da      	lsls	r2, r3, #3
 80027ba:	4b53      	ldr	r3, [pc, #332]	@ (8002908 <HAL_RCC_OscConfig+0x338>)
 80027bc:	430a      	orrs	r2, r1
 80027be:	601a      	str	r2, [r3, #0]
 80027c0:	e018      	b.n	80027f4 <HAL_RCC_OscConfig+0x224>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80027c2:	4b51      	ldr	r3, [pc, #324]	@ (8002908 <HAL_RCC_OscConfig+0x338>)
 80027c4:	681a      	ldr	r2, [r3, #0]
 80027c6:	4b50      	ldr	r3, [pc, #320]	@ (8002908 <HAL_RCC_OscConfig+0x338>)
 80027c8:	2101      	movs	r1, #1
 80027ca:	438a      	bics	r2, r1
 80027cc:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027ce:	f7fe fb39 	bl	8000e44 <HAL_GetTick>
 80027d2:	0003      	movs	r3, r0
 80027d4:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80027d6:	e008      	b.n	80027ea <HAL_RCC_OscConfig+0x21a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80027d8:	f7fe fb34 	bl	8000e44 <HAL_GetTick>
 80027dc:	0002      	movs	r2, r0
 80027de:	69bb      	ldr	r3, [r7, #24]
 80027e0:	1ad3      	subs	r3, r2, r3
 80027e2:	2b02      	cmp	r3, #2
 80027e4:	d901      	bls.n	80027ea <HAL_RCC_OscConfig+0x21a>
          {
            return HAL_TIMEOUT;
 80027e6:	2303      	movs	r3, #3
 80027e8:	e272      	b.n	8002cd0 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80027ea:	4b47      	ldr	r3, [pc, #284]	@ (8002908 <HAL_RCC_OscConfig+0x338>)
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	2202      	movs	r2, #2
 80027f0:	4013      	ands	r3, r2
 80027f2:	d1f1      	bne.n	80027d8 <HAL_RCC_OscConfig+0x208>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	2208      	movs	r2, #8
 80027fa:	4013      	ands	r3, r2
 80027fc:	d036      	beq.n	800286c <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	69db      	ldr	r3, [r3, #28]
 8002802:	2b00      	cmp	r3, #0
 8002804:	d019      	beq.n	800283a <HAL_RCC_OscConfig+0x26a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002806:	4b40      	ldr	r3, [pc, #256]	@ (8002908 <HAL_RCC_OscConfig+0x338>)
 8002808:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800280a:	4b3f      	ldr	r3, [pc, #252]	@ (8002908 <HAL_RCC_OscConfig+0x338>)
 800280c:	2101      	movs	r1, #1
 800280e:	430a      	orrs	r2, r1
 8002810:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002812:	f7fe fb17 	bl	8000e44 <HAL_GetTick>
 8002816:	0003      	movs	r3, r0
 8002818:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800281a:	e008      	b.n	800282e <HAL_RCC_OscConfig+0x25e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800281c:	f7fe fb12 	bl	8000e44 <HAL_GetTick>
 8002820:	0002      	movs	r2, r0
 8002822:	69bb      	ldr	r3, [r7, #24]
 8002824:	1ad3      	subs	r3, r2, r3
 8002826:	2b02      	cmp	r3, #2
 8002828:	d901      	bls.n	800282e <HAL_RCC_OscConfig+0x25e>
        {
          return HAL_TIMEOUT;
 800282a:	2303      	movs	r3, #3
 800282c:	e250      	b.n	8002cd0 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800282e:	4b36      	ldr	r3, [pc, #216]	@ (8002908 <HAL_RCC_OscConfig+0x338>)
 8002830:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002832:	2202      	movs	r2, #2
 8002834:	4013      	ands	r3, r2
 8002836:	d0f1      	beq.n	800281c <HAL_RCC_OscConfig+0x24c>
 8002838:	e018      	b.n	800286c <HAL_RCC_OscConfig+0x29c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800283a:	4b33      	ldr	r3, [pc, #204]	@ (8002908 <HAL_RCC_OscConfig+0x338>)
 800283c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800283e:	4b32      	ldr	r3, [pc, #200]	@ (8002908 <HAL_RCC_OscConfig+0x338>)
 8002840:	2101      	movs	r1, #1
 8002842:	438a      	bics	r2, r1
 8002844:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002846:	f7fe fafd 	bl	8000e44 <HAL_GetTick>
 800284a:	0003      	movs	r3, r0
 800284c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800284e:	e008      	b.n	8002862 <HAL_RCC_OscConfig+0x292>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002850:	f7fe faf8 	bl	8000e44 <HAL_GetTick>
 8002854:	0002      	movs	r2, r0
 8002856:	69bb      	ldr	r3, [r7, #24]
 8002858:	1ad3      	subs	r3, r2, r3
 800285a:	2b02      	cmp	r3, #2
 800285c:	d901      	bls.n	8002862 <HAL_RCC_OscConfig+0x292>
        {
          return HAL_TIMEOUT;
 800285e:	2303      	movs	r3, #3
 8002860:	e236      	b.n	8002cd0 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002862:	4b29      	ldr	r3, [pc, #164]	@ (8002908 <HAL_RCC_OscConfig+0x338>)
 8002864:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002866:	2202      	movs	r2, #2
 8002868:	4013      	ands	r3, r2
 800286a:	d1f1      	bne.n	8002850 <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	2204      	movs	r2, #4
 8002872:	4013      	ands	r3, r2
 8002874:	d100      	bne.n	8002878 <HAL_RCC_OscConfig+0x2a8>
 8002876:	e0b5      	b.n	80029e4 <HAL_RCC_OscConfig+0x414>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002878:	201f      	movs	r0, #31
 800287a:	183b      	adds	r3, r7, r0
 800287c:	2200      	movs	r2, #0
 800287e:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002880:	4b21      	ldr	r3, [pc, #132]	@ (8002908 <HAL_RCC_OscConfig+0x338>)
 8002882:	69da      	ldr	r2, [r3, #28]
 8002884:	2380      	movs	r3, #128	@ 0x80
 8002886:	055b      	lsls	r3, r3, #21
 8002888:	4013      	ands	r3, r2
 800288a:	d110      	bne.n	80028ae <HAL_RCC_OscConfig+0x2de>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800288c:	4b1e      	ldr	r3, [pc, #120]	@ (8002908 <HAL_RCC_OscConfig+0x338>)
 800288e:	69da      	ldr	r2, [r3, #28]
 8002890:	4b1d      	ldr	r3, [pc, #116]	@ (8002908 <HAL_RCC_OscConfig+0x338>)
 8002892:	2180      	movs	r1, #128	@ 0x80
 8002894:	0549      	lsls	r1, r1, #21
 8002896:	430a      	orrs	r2, r1
 8002898:	61da      	str	r2, [r3, #28]
 800289a:	4b1b      	ldr	r3, [pc, #108]	@ (8002908 <HAL_RCC_OscConfig+0x338>)
 800289c:	69da      	ldr	r2, [r3, #28]
 800289e:	2380      	movs	r3, #128	@ 0x80
 80028a0:	055b      	lsls	r3, r3, #21
 80028a2:	4013      	ands	r3, r2
 80028a4:	60fb      	str	r3, [r7, #12]
 80028a6:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80028a8:	183b      	adds	r3, r7, r0
 80028aa:	2201      	movs	r2, #1
 80028ac:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80028ae:	4b19      	ldr	r3, [pc, #100]	@ (8002914 <HAL_RCC_OscConfig+0x344>)
 80028b0:	681a      	ldr	r2, [r3, #0]
 80028b2:	2380      	movs	r3, #128	@ 0x80
 80028b4:	005b      	lsls	r3, r3, #1
 80028b6:	4013      	ands	r3, r2
 80028b8:	d11a      	bne.n	80028f0 <HAL_RCC_OscConfig+0x320>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80028ba:	4b16      	ldr	r3, [pc, #88]	@ (8002914 <HAL_RCC_OscConfig+0x344>)
 80028bc:	681a      	ldr	r2, [r3, #0]
 80028be:	4b15      	ldr	r3, [pc, #84]	@ (8002914 <HAL_RCC_OscConfig+0x344>)
 80028c0:	2180      	movs	r1, #128	@ 0x80
 80028c2:	0049      	lsls	r1, r1, #1
 80028c4:	430a      	orrs	r2, r1
 80028c6:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80028c8:	f7fe fabc 	bl	8000e44 <HAL_GetTick>
 80028cc:	0003      	movs	r3, r0
 80028ce:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80028d0:	e008      	b.n	80028e4 <HAL_RCC_OscConfig+0x314>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80028d2:	f7fe fab7 	bl	8000e44 <HAL_GetTick>
 80028d6:	0002      	movs	r2, r0
 80028d8:	69bb      	ldr	r3, [r7, #24]
 80028da:	1ad3      	subs	r3, r2, r3
 80028dc:	2b64      	cmp	r3, #100	@ 0x64
 80028de:	d901      	bls.n	80028e4 <HAL_RCC_OscConfig+0x314>
        {
          return HAL_TIMEOUT;
 80028e0:	2303      	movs	r3, #3
 80028e2:	e1f5      	b.n	8002cd0 <HAL_RCC_OscConfig+0x700>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80028e4:	4b0b      	ldr	r3, [pc, #44]	@ (8002914 <HAL_RCC_OscConfig+0x344>)
 80028e6:	681a      	ldr	r2, [r3, #0]
 80028e8:	2380      	movs	r3, #128	@ 0x80
 80028ea:	005b      	lsls	r3, r3, #1
 80028ec:	4013      	ands	r3, r2
 80028ee:	d0f0      	beq.n	80028d2 <HAL_RCC_OscConfig+0x302>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	689b      	ldr	r3, [r3, #8]
 80028f4:	2b01      	cmp	r3, #1
 80028f6:	d10f      	bne.n	8002918 <HAL_RCC_OscConfig+0x348>
 80028f8:	4b03      	ldr	r3, [pc, #12]	@ (8002908 <HAL_RCC_OscConfig+0x338>)
 80028fa:	6a1a      	ldr	r2, [r3, #32]
 80028fc:	4b02      	ldr	r3, [pc, #8]	@ (8002908 <HAL_RCC_OscConfig+0x338>)
 80028fe:	2101      	movs	r1, #1
 8002900:	430a      	orrs	r2, r1
 8002902:	621a      	str	r2, [r3, #32]
 8002904:	e036      	b.n	8002974 <HAL_RCC_OscConfig+0x3a4>
 8002906:	46c0      	nop			@ (mov r8, r8)
 8002908:	40021000 	.word	0x40021000
 800290c:	fffeffff 	.word	0xfffeffff
 8002910:	fffbffff 	.word	0xfffbffff
 8002914:	40007000 	.word	0x40007000
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	689b      	ldr	r3, [r3, #8]
 800291c:	2b00      	cmp	r3, #0
 800291e:	d10c      	bne.n	800293a <HAL_RCC_OscConfig+0x36a>
 8002920:	4bca      	ldr	r3, [pc, #808]	@ (8002c4c <HAL_RCC_OscConfig+0x67c>)
 8002922:	6a1a      	ldr	r2, [r3, #32]
 8002924:	4bc9      	ldr	r3, [pc, #804]	@ (8002c4c <HAL_RCC_OscConfig+0x67c>)
 8002926:	2101      	movs	r1, #1
 8002928:	438a      	bics	r2, r1
 800292a:	621a      	str	r2, [r3, #32]
 800292c:	4bc7      	ldr	r3, [pc, #796]	@ (8002c4c <HAL_RCC_OscConfig+0x67c>)
 800292e:	6a1a      	ldr	r2, [r3, #32]
 8002930:	4bc6      	ldr	r3, [pc, #792]	@ (8002c4c <HAL_RCC_OscConfig+0x67c>)
 8002932:	2104      	movs	r1, #4
 8002934:	438a      	bics	r2, r1
 8002936:	621a      	str	r2, [r3, #32]
 8002938:	e01c      	b.n	8002974 <HAL_RCC_OscConfig+0x3a4>
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	689b      	ldr	r3, [r3, #8]
 800293e:	2b05      	cmp	r3, #5
 8002940:	d10c      	bne.n	800295c <HAL_RCC_OscConfig+0x38c>
 8002942:	4bc2      	ldr	r3, [pc, #776]	@ (8002c4c <HAL_RCC_OscConfig+0x67c>)
 8002944:	6a1a      	ldr	r2, [r3, #32]
 8002946:	4bc1      	ldr	r3, [pc, #772]	@ (8002c4c <HAL_RCC_OscConfig+0x67c>)
 8002948:	2104      	movs	r1, #4
 800294a:	430a      	orrs	r2, r1
 800294c:	621a      	str	r2, [r3, #32]
 800294e:	4bbf      	ldr	r3, [pc, #764]	@ (8002c4c <HAL_RCC_OscConfig+0x67c>)
 8002950:	6a1a      	ldr	r2, [r3, #32]
 8002952:	4bbe      	ldr	r3, [pc, #760]	@ (8002c4c <HAL_RCC_OscConfig+0x67c>)
 8002954:	2101      	movs	r1, #1
 8002956:	430a      	orrs	r2, r1
 8002958:	621a      	str	r2, [r3, #32]
 800295a:	e00b      	b.n	8002974 <HAL_RCC_OscConfig+0x3a4>
 800295c:	4bbb      	ldr	r3, [pc, #748]	@ (8002c4c <HAL_RCC_OscConfig+0x67c>)
 800295e:	6a1a      	ldr	r2, [r3, #32]
 8002960:	4bba      	ldr	r3, [pc, #744]	@ (8002c4c <HAL_RCC_OscConfig+0x67c>)
 8002962:	2101      	movs	r1, #1
 8002964:	438a      	bics	r2, r1
 8002966:	621a      	str	r2, [r3, #32]
 8002968:	4bb8      	ldr	r3, [pc, #736]	@ (8002c4c <HAL_RCC_OscConfig+0x67c>)
 800296a:	6a1a      	ldr	r2, [r3, #32]
 800296c:	4bb7      	ldr	r3, [pc, #732]	@ (8002c4c <HAL_RCC_OscConfig+0x67c>)
 800296e:	2104      	movs	r1, #4
 8002970:	438a      	bics	r2, r1
 8002972:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	689b      	ldr	r3, [r3, #8]
 8002978:	2b00      	cmp	r3, #0
 800297a:	d014      	beq.n	80029a6 <HAL_RCC_OscConfig+0x3d6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800297c:	f7fe fa62 	bl	8000e44 <HAL_GetTick>
 8002980:	0003      	movs	r3, r0
 8002982:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002984:	e009      	b.n	800299a <HAL_RCC_OscConfig+0x3ca>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002986:	f7fe fa5d 	bl	8000e44 <HAL_GetTick>
 800298a:	0002      	movs	r2, r0
 800298c:	69bb      	ldr	r3, [r7, #24]
 800298e:	1ad3      	subs	r3, r2, r3
 8002990:	4aaf      	ldr	r2, [pc, #700]	@ (8002c50 <HAL_RCC_OscConfig+0x680>)
 8002992:	4293      	cmp	r3, r2
 8002994:	d901      	bls.n	800299a <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 8002996:	2303      	movs	r3, #3
 8002998:	e19a      	b.n	8002cd0 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800299a:	4bac      	ldr	r3, [pc, #688]	@ (8002c4c <HAL_RCC_OscConfig+0x67c>)
 800299c:	6a1b      	ldr	r3, [r3, #32]
 800299e:	2202      	movs	r2, #2
 80029a0:	4013      	ands	r3, r2
 80029a2:	d0f0      	beq.n	8002986 <HAL_RCC_OscConfig+0x3b6>
 80029a4:	e013      	b.n	80029ce <HAL_RCC_OscConfig+0x3fe>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80029a6:	f7fe fa4d 	bl	8000e44 <HAL_GetTick>
 80029aa:	0003      	movs	r3, r0
 80029ac:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80029ae:	e009      	b.n	80029c4 <HAL_RCC_OscConfig+0x3f4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80029b0:	f7fe fa48 	bl	8000e44 <HAL_GetTick>
 80029b4:	0002      	movs	r2, r0
 80029b6:	69bb      	ldr	r3, [r7, #24]
 80029b8:	1ad3      	subs	r3, r2, r3
 80029ba:	4aa5      	ldr	r2, [pc, #660]	@ (8002c50 <HAL_RCC_OscConfig+0x680>)
 80029bc:	4293      	cmp	r3, r2
 80029be:	d901      	bls.n	80029c4 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 80029c0:	2303      	movs	r3, #3
 80029c2:	e185      	b.n	8002cd0 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80029c4:	4ba1      	ldr	r3, [pc, #644]	@ (8002c4c <HAL_RCC_OscConfig+0x67c>)
 80029c6:	6a1b      	ldr	r3, [r3, #32]
 80029c8:	2202      	movs	r2, #2
 80029ca:	4013      	ands	r3, r2
 80029cc:	d1f0      	bne.n	80029b0 <HAL_RCC_OscConfig+0x3e0>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80029ce:	231f      	movs	r3, #31
 80029d0:	18fb      	adds	r3, r7, r3
 80029d2:	781b      	ldrb	r3, [r3, #0]
 80029d4:	2b01      	cmp	r3, #1
 80029d6:	d105      	bne.n	80029e4 <HAL_RCC_OscConfig+0x414>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80029d8:	4b9c      	ldr	r3, [pc, #624]	@ (8002c4c <HAL_RCC_OscConfig+0x67c>)
 80029da:	69da      	ldr	r2, [r3, #28]
 80029dc:	4b9b      	ldr	r3, [pc, #620]	@ (8002c4c <HAL_RCC_OscConfig+0x67c>)
 80029de:	499d      	ldr	r1, [pc, #628]	@ (8002c54 <HAL_RCC_OscConfig+0x684>)
 80029e0:	400a      	ands	r2, r1
 80029e2:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	2210      	movs	r2, #16
 80029ea:	4013      	ands	r3, r2
 80029ec:	d063      	beq.n	8002ab6 <HAL_RCC_OscConfig+0x4e6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	695b      	ldr	r3, [r3, #20]
 80029f2:	2b01      	cmp	r3, #1
 80029f4:	d12a      	bne.n	8002a4c <HAL_RCC_OscConfig+0x47c>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80029f6:	4b95      	ldr	r3, [pc, #596]	@ (8002c4c <HAL_RCC_OscConfig+0x67c>)
 80029f8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80029fa:	4b94      	ldr	r3, [pc, #592]	@ (8002c4c <HAL_RCC_OscConfig+0x67c>)
 80029fc:	2104      	movs	r1, #4
 80029fe:	430a      	orrs	r2, r1
 8002a00:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8002a02:	4b92      	ldr	r3, [pc, #584]	@ (8002c4c <HAL_RCC_OscConfig+0x67c>)
 8002a04:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002a06:	4b91      	ldr	r3, [pc, #580]	@ (8002c4c <HAL_RCC_OscConfig+0x67c>)
 8002a08:	2101      	movs	r1, #1
 8002a0a:	430a      	orrs	r2, r1
 8002a0c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a0e:	f7fe fa19 	bl	8000e44 <HAL_GetTick>
 8002a12:	0003      	movs	r3, r0
 8002a14:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8002a16:	e008      	b.n	8002a2a <HAL_RCC_OscConfig+0x45a>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8002a18:	f7fe fa14 	bl	8000e44 <HAL_GetTick>
 8002a1c:	0002      	movs	r2, r0
 8002a1e:	69bb      	ldr	r3, [r7, #24]
 8002a20:	1ad3      	subs	r3, r2, r3
 8002a22:	2b02      	cmp	r3, #2
 8002a24:	d901      	bls.n	8002a2a <HAL_RCC_OscConfig+0x45a>
        {
          return HAL_TIMEOUT;
 8002a26:	2303      	movs	r3, #3
 8002a28:	e152      	b.n	8002cd0 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8002a2a:	4b88      	ldr	r3, [pc, #544]	@ (8002c4c <HAL_RCC_OscConfig+0x67c>)
 8002a2c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002a2e:	2202      	movs	r2, #2
 8002a30:	4013      	ands	r3, r2
 8002a32:	d0f1      	beq.n	8002a18 <HAL_RCC_OscConfig+0x448>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8002a34:	4b85      	ldr	r3, [pc, #532]	@ (8002c4c <HAL_RCC_OscConfig+0x67c>)
 8002a36:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002a38:	22f8      	movs	r2, #248	@ 0xf8
 8002a3a:	4393      	bics	r3, r2
 8002a3c:	0019      	movs	r1, r3
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	699b      	ldr	r3, [r3, #24]
 8002a42:	00da      	lsls	r2, r3, #3
 8002a44:	4b81      	ldr	r3, [pc, #516]	@ (8002c4c <HAL_RCC_OscConfig+0x67c>)
 8002a46:	430a      	orrs	r2, r1
 8002a48:	635a      	str	r2, [r3, #52]	@ 0x34
 8002a4a:	e034      	b.n	8002ab6 <HAL_RCC_OscConfig+0x4e6>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	695b      	ldr	r3, [r3, #20]
 8002a50:	3305      	adds	r3, #5
 8002a52:	d111      	bne.n	8002a78 <HAL_RCC_OscConfig+0x4a8>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8002a54:	4b7d      	ldr	r3, [pc, #500]	@ (8002c4c <HAL_RCC_OscConfig+0x67c>)
 8002a56:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002a58:	4b7c      	ldr	r3, [pc, #496]	@ (8002c4c <HAL_RCC_OscConfig+0x67c>)
 8002a5a:	2104      	movs	r1, #4
 8002a5c:	438a      	bics	r2, r1
 8002a5e:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8002a60:	4b7a      	ldr	r3, [pc, #488]	@ (8002c4c <HAL_RCC_OscConfig+0x67c>)
 8002a62:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002a64:	22f8      	movs	r2, #248	@ 0xf8
 8002a66:	4393      	bics	r3, r2
 8002a68:	0019      	movs	r1, r3
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	699b      	ldr	r3, [r3, #24]
 8002a6e:	00da      	lsls	r2, r3, #3
 8002a70:	4b76      	ldr	r3, [pc, #472]	@ (8002c4c <HAL_RCC_OscConfig+0x67c>)
 8002a72:	430a      	orrs	r2, r1
 8002a74:	635a      	str	r2, [r3, #52]	@ 0x34
 8002a76:	e01e      	b.n	8002ab6 <HAL_RCC_OscConfig+0x4e6>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8002a78:	4b74      	ldr	r3, [pc, #464]	@ (8002c4c <HAL_RCC_OscConfig+0x67c>)
 8002a7a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002a7c:	4b73      	ldr	r3, [pc, #460]	@ (8002c4c <HAL_RCC_OscConfig+0x67c>)
 8002a7e:	2104      	movs	r1, #4
 8002a80:	430a      	orrs	r2, r1
 8002a82:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8002a84:	4b71      	ldr	r3, [pc, #452]	@ (8002c4c <HAL_RCC_OscConfig+0x67c>)
 8002a86:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002a88:	4b70      	ldr	r3, [pc, #448]	@ (8002c4c <HAL_RCC_OscConfig+0x67c>)
 8002a8a:	2101      	movs	r1, #1
 8002a8c:	438a      	bics	r2, r1
 8002a8e:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a90:	f7fe f9d8 	bl	8000e44 <HAL_GetTick>
 8002a94:	0003      	movs	r3, r0
 8002a96:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8002a98:	e008      	b.n	8002aac <HAL_RCC_OscConfig+0x4dc>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8002a9a:	f7fe f9d3 	bl	8000e44 <HAL_GetTick>
 8002a9e:	0002      	movs	r2, r0
 8002aa0:	69bb      	ldr	r3, [r7, #24]
 8002aa2:	1ad3      	subs	r3, r2, r3
 8002aa4:	2b02      	cmp	r3, #2
 8002aa6:	d901      	bls.n	8002aac <HAL_RCC_OscConfig+0x4dc>
        {
          return HAL_TIMEOUT;
 8002aa8:	2303      	movs	r3, #3
 8002aaa:	e111      	b.n	8002cd0 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8002aac:	4b67      	ldr	r3, [pc, #412]	@ (8002c4c <HAL_RCC_OscConfig+0x67c>)
 8002aae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002ab0:	2202      	movs	r2, #2
 8002ab2:	4013      	ands	r3, r2
 8002ab4:	d1f1      	bne.n	8002a9a <HAL_RCC_OscConfig+0x4ca>
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	2220      	movs	r2, #32
 8002abc:	4013      	ands	r3, r2
 8002abe:	d05c      	beq.n	8002b7a <HAL_RCC_OscConfig+0x5aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* When the HSI48 is used as system clock it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8002ac0:	4b62      	ldr	r3, [pc, #392]	@ (8002c4c <HAL_RCC_OscConfig+0x67c>)
 8002ac2:	685b      	ldr	r3, [r3, #4]
 8002ac4:	220c      	movs	r2, #12
 8002ac6:	4013      	ands	r3, r2
 8002ac8:	2b0c      	cmp	r3, #12
 8002aca:	d00e      	beq.n	8002aea <HAL_RCC_OscConfig+0x51a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8002acc:	4b5f      	ldr	r3, [pc, #380]	@ (8002c4c <HAL_RCC_OscConfig+0x67c>)
 8002ace:	685b      	ldr	r3, [r3, #4]
 8002ad0:	220c      	movs	r2, #12
 8002ad2:	4013      	ands	r3, r2
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8002ad4:	2b08      	cmp	r3, #8
 8002ad6:	d114      	bne.n	8002b02 <HAL_RCC_OscConfig+0x532>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8002ad8:	4b5c      	ldr	r3, [pc, #368]	@ (8002c4c <HAL_RCC_OscConfig+0x67c>)
 8002ada:	685a      	ldr	r2, [r3, #4]
 8002adc:	23c0      	movs	r3, #192	@ 0xc0
 8002ade:	025b      	lsls	r3, r3, #9
 8002ae0:	401a      	ands	r2, r3
 8002ae2:	23c0      	movs	r3, #192	@ 0xc0
 8002ae4:	025b      	lsls	r3, r3, #9
 8002ae6:	429a      	cmp	r2, r3
 8002ae8:	d10b      	bne.n	8002b02 <HAL_RCC_OscConfig+0x532>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8002aea:	4b58      	ldr	r3, [pc, #352]	@ (8002c4c <HAL_RCC_OscConfig+0x67c>)
 8002aec:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002aee:	2380      	movs	r3, #128	@ 0x80
 8002af0:	029b      	lsls	r3, r3, #10
 8002af2:	4013      	ands	r3, r2
 8002af4:	d040      	beq.n	8002b78 <HAL_RCC_OscConfig+0x5a8>
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	6a1b      	ldr	r3, [r3, #32]
 8002afa:	2b01      	cmp	r3, #1
 8002afc:	d03c      	beq.n	8002b78 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8002afe:	2301      	movs	r3, #1
 8002b00:	e0e6      	b.n	8002cd0 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	6a1b      	ldr	r3, [r3, #32]
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d01b      	beq.n	8002b42 <HAL_RCC_OscConfig+0x572>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8002b0a:	4b50      	ldr	r3, [pc, #320]	@ (8002c4c <HAL_RCC_OscConfig+0x67c>)
 8002b0c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002b0e:	4b4f      	ldr	r3, [pc, #316]	@ (8002c4c <HAL_RCC_OscConfig+0x67c>)
 8002b10:	2180      	movs	r1, #128	@ 0x80
 8002b12:	0249      	lsls	r1, r1, #9
 8002b14:	430a      	orrs	r2, r1
 8002b16:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b18:	f7fe f994 	bl	8000e44 <HAL_GetTick>
 8002b1c:	0003      	movs	r3, r0
 8002b1e:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8002b20:	e008      	b.n	8002b34 <HAL_RCC_OscConfig+0x564>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002b22:	f7fe f98f 	bl	8000e44 <HAL_GetTick>
 8002b26:	0002      	movs	r2, r0
 8002b28:	69bb      	ldr	r3, [r7, #24]
 8002b2a:	1ad3      	subs	r3, r2, r3
 8002b2c:	2b02      	cmp	r3, #2
 8002b2e:	d901      	bls.n	8002b34 <HAL_RCC_OscConfig+0x564>
          {
            return HAL_TIMEOUT;
 8002b30:	2303      	movs	r3, #3
 8002b32:	e0cd      	b.n	8002cd0 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8002b34:	4b45      	ldr	r3, [pc, #276]	@ (8002c4c <HAL_RCC_OscConfig+0x67c>)
 8002b36:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002b38:	2380      	movs	r3, #128	@ 0x80
 8002b3a:	029b      	lsls	r3, r3, #10
 8002b3c:	4013      	ands	r3, r2
 8002b3e:	d0f0      	beq.n	8002b22 <HAL_RCC_OscConfig+0x552>
 8002b40:	e01b      	b.n	8002b7a <HAL_RCC_OscConfig+0x5aa>
        } 
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8002b42:	4b42      	ldr	r3, [pc, #264]	@ (8002c4c <HAL_RCC_OscConfig+0x67c>)
 8002b44:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002b46:	4b41      	ldr	r3, [pc, #260]	@ (8002c4c <HAL_RCC_OscConfig+0x67c>)
 8002b48:	4943      	ldr	r1, [pc, #268]	@ (8002c58 <HAL_RCC_OscConfig+0x688>)
 8002b4a:	400a      	ands	r2, r1
 8002b4c:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b4e:	f7fe f979 	bl	8000e44 <HAL_GetTick>
 8002b52:	0003      	movs	r3, r0
 8002b54:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8002b56:	e008      	b.n	8002b6a <HAL_RCC_OscConfig+0x59a>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002b58:	f7fe f974 	bl	8000e44 <HAL_GetTick>
 8002b5c:	0002      	movs	r2, r0
 8002b5e:	69bb      	ldr	r3, [r7, #24]
 8002b60:	1ad3      	subs	r3, r2, r3
 8002b62:	2b02      	cmp	r3, #2
 8002b64:	d901      	bls.n	8002b6a <HAL_RCC_OscConfig+0x59a>
          {
            return HAL_TIMEOUT;
 8002b66:	2303      	movs	r3, #3
 8002b68:	e0b2      	b.n	8002cd0 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8002b6a:	4b38      	ldr	r3, [pc, #224]	@ (8002c4c <HAL_RCC_OscConfig+0x67c>)
 8002b6c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002b6e:	2380      	movs	r3, #128	@ 0x80
 8002b70:	029b      	lsls	r3, r3, #10
 8002b72:	4013      	ands	r3, r2
 8002b74:	d1f0      	bne.n	8002b58 <HAL_RCC_OscConfig+0x588>
 8002b76:	e000      	b.n	8002b7a <HAL_RCC_OscConfig+0x5aa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8002b78:	46c0      	nop			@ (mov r8, r8)
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d100      	bne.n	8002b84 <HAL_RCC_OscConfig+0x5b4>
 8002b82:	e0a4      	b.n	8002cce <HAL_RCC_OscConfig+0x6fe>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002b84:	4b31      	ldr	r3, [pc, #196]	@ (8002c4c <HAL_RCC_OscConfig+0x67c>)
 8002b86:	685b      	ldr	r3, [r3, #4]
 8002b88:	220c      	movs	r2, #12
 8002b8a:	4013      	ands	r3, r2
 8002b8c:	2b08      	cmp	r3, #8
 8002b8e:	d100      	bne.n	8002b92 <HAL_RCC_OscConfig+0x5c2>
 8002b90:	e078      	b.n	8002c84 <HAL_RCC_OscConfig+0x6b4>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b96:	2b02      	cmp	r3, #2
 8002b98:	d14c      	bne.n	8002c34 <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002b9a:	4b2c      	ldr	r3, [pc, #176]	@ (8002c4c <HAL_RCC_OscConfig+0x67c>)
 8002b9c:	681a      	ldr	r2, [r3, #0]
 8002b9e:	4b2b      	ldr	r3, [pc, #172]	@ (8002c4c <HAL_RCC_OscConfig+0x67c>)
 8002ba0:	492e      	ldr	r1, [pc, #184]	@ (8002c5c <HAL_RCC_OscConfig+0x68c>)
 8002ba2:	400a      	ands	r2, r1
 8002ba4:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ba6:	f7fe f94d 	bl	8000e44 <HAL_GetTick>
 8002baa:	0003      	movs	r3, r0
 8002bac:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002bae:	e008      	b.n	8002bc2 <HAL_RCC_OscConfig+0x5f2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002bb0:	f7fe f948 	bl	8000e44 <HAL_GetTick>
 8002bb4:	0002      	movs	r2, r0
 8002bb6:	69bb      	ldr	r3, [r7, #24]
 8002bb8:	1ad3      	subs	r3, r2, r3
 8002bba:	2b02      	cmp	r3, #2
 8002bbc:	d901      	bls.n	8002bc2 <HAL_RCC_OscConfig+0x5f2>
          {
            return HAL_TIMEOUT;
 8002bbe:	2303      	movs	r3, #3
 8002bc0:	e086      	b.n	8002cd0 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002bc2:	4b22      	ldr	r3, [pc, #136]	@ (8002c4c <HAL_RCC_OscConfig+0x67c>)
 8002bc4:	681a      	ldr	r2, [r3, #0]
 8002bc6:	2380      	movs	r3, #128	@ 0x80
 8002bc8:	049b      	lsls	r3, r3, #18
 8002bca:	4013      	ands	r3, r2
 8002bcc:	d1f0      	bne.n	8002bb0 <HAL_RCC_OscConfig+0x5e0>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002bce:	4b1f      	ldr	r3, [pc, #124]	@ (8002c4c <HAL_RCC_OscConfig+0x67c>)
 8002bd0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002bd2:	220f      	movs	r2, #15
 8002bd4:	4393      	bics	r3, r2
 8002bd6:	0019      	movs	r1, r3
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002bdc:	4b1b      	ldr	r3, [pc, #108]	@ (8002c4c <HAL_RCC_OscConfig+0x67c>)
 8002bde:	430a      	orrs	r2, r1
 8002be0:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002be2:	4b1a      	ldr	r3, [pc, #104]	@ (8002c4c <HAL_RCC_OscConfig+0x67c>)
 8002be4:	685b      	ldr	r3, [r3, #4]
 8002be6:	4a1e      	ldr	r2, [pc, #120]	@ (8002c60 <HAL_RCC_OscConfig+0x690>)
 8002be8:	4013      	ands	r3, r2
 8002bea:	0019      	movs	r1, r3
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002bf4:	431a      	orrs	r2, r3
 8002bf6:	4b15      	ldr	r3, [pc, #84]	@ (8002c4c <HAL_RCC_OscConfig+0x67c>)
 8002bf8:	430a      	orrs	r2, r1
 8002bfa:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002bfc:	4b13      	ldr	r3, [pc, #76]	@ (8002c4c <HAL_RCC_OscConfig+0x67c>)
 8002bfe:	681a      	ldr	r2, [r3, #0]
 8002c00:	4b12      	ldr	r3, [pc, #72]	@ (8002c4c <HAL_RCC_OscConfig+0x67c>)
 8002c02:	2180      	movs	r1, #128	@ 0x80
 8002c04:	0449      	lsls	r1, r1, #17
 8002c06:	430a      	orrs	r2, r1
 8002c08:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c0a:	f7fe f91b 	bl	8000e44 <HAL_GetTick>
 8002c0e:	0003      	movs	r3, r0
 8002c10:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002c12:	e008      	b.n	8002c26 <HAL_RCC_OscConfig+0x656>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002c14:	f7fe f916 	bl	8000e44 <HAL_GetTick>
 8002c18:	0002      	movs	r2, r0
 8002c1a:	69bb      	ldr	r3, [r7, #24]
 8002c1c:	1ad3      	subs	r3, r2, r3
 8002c1e:	2b02      	cmp	r3, #2
 8002c20:	d901      	bls.n	8002c26 <HAL_RCC_OscConfig+0x656>
          {
            return HAL_TIMEOUT;
 8002c22:	2303      	movs	r3, #3
 8002c24:	e054      	b.n	8002cd0 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002c26:	4b09      	ldr	r3, [pc, #36]	@ (8002c4c <HAL_RCC_OscConfig+0x67c>)
 8002c28:	681a      	ldr	r2, [r3, #0]
 8002c2a:	2380      	movs	r3, #128	@ 0x80
 8002c2c:	049b      	lsls	r3, r3, #18
 8002c2e:	4013      	ands	r3, r2
 8002c30:	d0f0      	beq.n	8002c14 <HAL_RCC_OscConfig+0x644>
 8002c32:	e04c      	b.n	8002cce <HAL_RCC_OscConfig+0x6fe>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c34:	4b05      	ldr	r3, [pc, #20]	@ (8002c4c <HAL_RCC_OscConfig+0x67c>)
 8002c36:	681a      	ldr	r2, [r3, #0]
 8002c38:	4b04      	ldr	r3, [pc, #16]	@ (8002c4c <HAL_RCC_OscConfig+0x67c>)
 8002c3a:	4908      	ldr	r1, [pc, #32]	@ (8002c5c <HAL_RCC_OscConfig+0x68c>)
 8002c3c:	400a      	ands	r2, r1
 8002c3e:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c40:	f7fe f900 	bl	8000e44 <HAL_GetTick>
 8002c44:	0003      	movs	r3, r0
 8002c46:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002c48:	e015      	b.n	8002c76 <HAL_RCC_OscConfig+0x6a6>
 8002c4a:	46c0      	nop			@ (mov r8, r8)
 8002c4c:	40021000 	.word	0x40021000
 8002c50:	00001388 	.word	0x00001388
 8002c54:	efffffff 	.word	0xefffffff
 8002c58:	fffeffff 	.word	0xfffeffff
 8002c5c:	feffffff 	.word	0xfeffffff
 8002c60:	ffc27fff 	.word	0xffc27fff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002c64:	f7fe f8ee 	bl	8000e44 <HAL_GetTick>
 8002c68:	0002      	movs	r2, r0
 8002c6a:	69bb      	ldr	r3, [r7, #24]
 8002c6c:	1ad3      	subs	r3, r2, r3
 8002c6e:	2b02      	cmp	r3, #2
 8002c70:	d901      	bls.n	8002c76 <HAL_RCC_OscConfig+0x6a6>
          {
            return HAL_TIMEOUT;
 8002c72:	2303      	movs	r3, #3
 8002c74:	e02c      	b.n	8002cd0 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002c76:	4b18      	ldr	r3, [pc, #96]	@ (8002cd8 <HAL_RCC_OscConfig+0x708>)
 8002c78:	681a      	ldr	r2, [r3, #0]
 8002c7a:	2380      	movs	r3, #128	@ 0x80
 8002c7c:	049b      	lsls	r3, r3, #18
 8002c7e:	4013      	ands	r3, r2
 8002c80:	d1f0      	bne.n	8002c64 <HAL_RCC_OscConfig+0x694>
 8002c82:	e024      	b.n	8002cce <HAL_RCC_OscConfig+0x6fe>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c88:	2b01      	cmp	r3, #1
 8002c8a:	d101      	bne.n	8002c90 <HAL_RCC_OscConfig+0x6c0>
      {
        return HAL_ERROR;
 8002c8c:	2301      	movs	r3, #1
 8002c8e:	e01f      	b.n	8002cd0 <HAL_RCC_OscConfig+0x700>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8002c90:	4b11      	ldr	r3, [pc, #68]	@ (8002cd8 <HAL_RCC_OscConfig+0x708>)
 8002c92:	685b      	ldr	r3, [r3, #4]
 8002c94:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8002c96:	4b10      	ldr	r3, [pc, #64]	@ (8002cd8 <HAL_RCC_OscConfig+0x708>)
 8002c98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c9a:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c9c:	697a      	ldr	r2, [r7, #20]
 8002c9e:	23c0      	movs	r3, #192	@ 0xc0
 8002ca0:	025b      	lsls	r3, r3, #9
 8002ca2:	401a      	ands	r2, r3
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ca8:	429a      	cmp	r2, r3
 8002caa:	d10e      	bne.n	8002cca <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8002cac:	693b      	ldr	r3, [r7, #16]
 8002cae:	220f      	movs	r2, #15
 8002cb0:	401a      	ands	r2, r3
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002cb6:	429a      	cmp	r2, r3
 8002cb8:	d107      	bne.n	8002cca <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8002cba:	697a      	ldr	r2, [r7, #20]
 8002cbc:	23f0      	movs	r3, #240	@ 0xf0
 8002cbe:	039b      	lsls	r3, r3, #14
 8002cc0:	401a      	ands	r2, r3
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8002cc6:	429a      	cmp	r2, r3
 8002cc8:	d001      	beq.n	8002cce <HAL_RCC_OscConfig+0x6fe>
        {
          return HAL_ERROR;
 8002cca:	2301      	movs	r3, #1
 8002ccc:	e000      	b.n	8002cd0 <HAL_RCC_OscConfig+0x700>
        }
      }
    }
  }

  return HAL_OK;
 8002cce:	2300      	movs	r3, #0
}
 8002cd0:	0018      	movs	r0, r3
 8002cd2:	46bd      	mov	sp, r7
 8002cd4:	b008      	add	sp, #32
 8002cd6:	bd80      	pop	{r7, pc}
 8002cd8:	40021000 	.word	0x40021000

08002cdc <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002cdc:	b580      	push	{r7, lr}
 8002cde:	b084      	sub	sp, #16
 8002ce0:	af00      	add	r7, sp, #0
 8002ce2:	6078      	str	r0, [r7, #4]
 8002ce4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d101      	bne.n	8002cf0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002cec:	2301      	movs	r3, #1
 8002cee:	e0bf      	b.n	8002e70 <HAL_RCC_ClockConfig+0x194>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002cf0:	4b61      	ldr	r3, [pc, #388]	@ (8002e78 <HAL_RCC_ClockConfig+0x19c>)
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	2201      	movs	r2, #1
 8002cf6:	4013      	ands	r3, r2
 8002cf8:	683a      	ldr	r2, [r7, #0]
 8002cfa:	429a      	cmp	r2, r3
 8002cfc:	d911      	bls.n	8002d22 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002cfe:	4b5e      	ldr	r3, [pc, #376]	@ (8002e78 <HAL_RCC_ClockConfig+0x19c>)
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	2201      	movs	r2, #1
 8002d04:	4393      	bics	r3, r2
 8002d06:	0019      	movs	r1, r3
 8002d08:	4b5b      	ldr	r3, [pc, #364]	@ (8002e78 <HAL_RCC_ClockConfig+0x19c>)
 8002d0a:	683a      	ldr	r2, [r7, #0]
 8002d0c:	430a      	orrs	r2, r1
 8002d0e:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d10:	4b59      	ldr	r3, [pc, #356]	@ (8002e78 <HAL_RCC_ClockConfig+0x19c>)
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	2201      	movs	r2, #1
 8002d16:	4013      	ands	r3, r2
 8002d18:	683a      	ldr	r2, [r7, #0]
 8002d1a:	429a      	cmp	r2, r3
 8002d1c:	d001      	beq.n	8002d22 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8002d1e:	2301      	movs	r3, #1
 8002d20:	e0a6      	b.n	8002e70 <HAL_RCC_ClockConfig+0x194>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	2202      	movs	r2, #2
 8002d28:	4013      	ands	r3, r2
 8002d2a:	d015      	beq.n	8002d58 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	2204      	movs	r2, #4
 8002d32:	4013      	ands	r3, r2
 8002d34:	d006      	beq.n	8002d44 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8002d36:	4b51      	ldr	r3, [pc, #324]	@ (8002e7c <HAL_RCC_ClockConfig+0x1a0>)
 8002d38:	685a      	ldr	r2, [r3, #4]
 8002d3a:	4b50      	ldr	r3, [pc, #320]	@ (8002e7c <HAL_RCC_ClockConfig+0x1a0>)
 8002d3c:	21e0      	movs	r1, #224	@ 0xe0
 8002d3e:	00c9      	lsls	r1, r1, #3
 8002d40:	430a      	orrs	r2, r1
 8002d42:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002d44:	4b4d      	ldr	r3, [pc, #308]	@ (8002e7c <HAL_RCC_ClockConfig+0x1a0>)
 8002d46:	685b      	ldr	r3, [r3, #4]
 8002d48:	22f0      	movs	r2, #240	@ 0xf0
 8002d4a:	4393      	bics	r3, r2
 8002d4c:	0019      	movs	r1, r3
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	689a      	ldr	r2, [r3, #8]
 8002d52:	4b4a      	ldr	r3, [pc, #296]	@ (8002e7c <HAL_RCC_ClockConfig+0x1a0>)
 8002d54:	430a      	orrs	r2, r1
 8002d56:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	2201      	movs	r2, #1
 8002d5e:	4013      	ands	r3, r2
 8002d60:	d04c      	beq.n	8002dfc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	685b      	ldr	r3, [r3, #4]
 8002d66:	2b01      	cmp	r3, #1
 8002d68:	d107      	bne.n	8002d7a <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d6a:	4b44      	ldr	r3, [pc, #272]	@ (8002e7c <HAL_RCC_ClockConfig+0x1a0>)
 8002d6c:	681a      	ldr	r2, [r3, #0]
 8002d6e:	2380      	movs	r3, #128	@ 0x80
 8002d70:	029b      	lsls	r3, r3, #10
 8002d72:	4013      	ands	r3, r2
 8002d74:	d120      	bne.n	8002db8 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8002d76:	2301      	movs	r3, #1
 8002d78:	e07a      	b.n	8002e70 <HAL_RCC_ClockConfig+0x194>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	685b      	ldr	r3, [r3, #4]
 8002d7e:	2b02      	cmp	r3, #2
 8002d80:	d107      	bne.n	8002d92 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002d82:	4b3e      	ldr	r3, [pc, #248]	@ (8002e7c <HAL_RCC_ClockConfig+0x1a0>)
 8002d84:	681a      	ldr	r2, [r3, #0]
 8002d86:	2380      	movs	r3, #128	@ 0x80
 8002d88:	049b      	lsls	r3, r3, #18
 8002d8a:	4013      	ands	r3, r2
 8002d8c:	d114      	bne.n	8002db8 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8002d8e:	2301      	movs	r3, #1
 8002d90:	e06e      	b.n	8002e70 <HAL_RCC_ClockConfig+0x194>
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    /* HSI48 is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	685b      	ldr	r3, [r3, #4]
 8002d96:	2b03      	cmp	r3, #3
 8002d98:	d107      	bne.n	8002daa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the HSI48 ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8002d9a:	4b38      	ldr	r3, [pc, #224]	@ (8002e7c <HAL_RCC_ClockConfig+0x1a0>)
 8002d9c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002d9e:	2380      	movs	r3, #128	@ 0x80
 8002da0:	029b      	lsls	r3, r3, #10
 8002da2:	4013      	ands	r3, r2
 8002da4:	d108      	bne.n	8002db8 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8002da6:	2301      	movs	r3, #1
 8002da8:	e062      	b.n	8002e70 <HAL_RCC_ClockConfig+0x194>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002daa:	4b34      	ldr	r3, [pc, #208]	@ (8002e7c <HAL_RCC_ClockConfig+0x1a0>)
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	2202      	movs	r2, #2
 8002db0:	4013      	ands	r3, r2
 8002db2:	d101      	bne.n	8002db8 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8002db4:	2301      	movs	r3, #1
 8002db6:	e05b      	b.n	8002e70 <HAL_RCC_ClockConfig+0x194>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002db8:	4b30      	ldr	r3, [pc, #192]	@ (8002e7c <HAL_RCC_ClockConfig+0x1a0>)
 8002dba:	685b      	ldr	r3, [r3, #4]
 8002dbc:	2203      	movs	r2, #3
 8002dbe:	4393      	bics	r3, r2
 8002dc0:	0019      	movs	r1, r3
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	685a      	ldr	r2, [r3, #4]
 8002dc6:	4b2d      	ldr	r3, [pc, #180]	@ (8002e7c <HAL_RCC_ClockConfig+0x1a0>)
 8002dc8:	430a      	orrs	r2, r1
 8002dca:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002dcc:	f7fe f83a 	bl	8000e44 <HAL_GetTick>
 8002dd0:	0003      	movs	r3, r0
 8002dd2:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002dd4:	e009      	b.n	8002dea <HAL_RCC_ClockConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002dd6:	f7fe f835 	bl	8000e44 <HAL_GetTick>
 8002dda:	0002      	movs	r2, r0
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	1ad3      	subs	r3, r2, r3
 8002de0:	4a27      	ldr	r2, [pc, #156]	@ (8002e80 <HAL_RCC_ClockConfig+0x1a4>)
 8002de2:	4293      	cmp	r3, r2
 8002de4:	d901      	bls.n	8002dea <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002de6:	2303      	movs	r3, #3
 8002de8:	e042      	b.n	8002e70 <HAL_RCC_ClockConfig+0x194>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002dea:	4b24      	ldr	r3, [pc, #144]	@ (8002e7c <HAL_RCC_ClockConfig+0x1a0>)
 8002dec:	685b      	ldr	r3, [r3, #4]
 8002dee:	220c      	movs	r2, #12
 8002df0:	401a      	ands	r2, r3
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	685b      	ldr	r3, [r3, #4]
 8002df6:	009b      	lsls	r3, r3, #2
 8002df8:	429a      	cmp	r2, r3
 8002dfa:	d1ec      	bne.n	8002dd6 <HAL_RCC_ClockConfig+0xfa>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002dfc:	4b1e      	ldr	r3, [pc, #120]	@ (8002e78 <HAL_RCC_ClockConfig+0x19c>)
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	2201      	movs	r2, #1
 8002e02:	4013      	ands	r3, r2
 8002e04:	683a      	ldr	r2, [r7, #0]
 8002e06:	429a      	cmp	r2, r3
 8002e08:	d211      	bcs.n	8002e2e <HAL_RCC_ClockConfig+0x152>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e0a:	4b1b      	ldr	r3, [pc, #108]	@ (8002e78 <HAL_RCC_ClockConfig+0x19c>)
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	2201      	movs	r2, #1
 8002e10:	4393      	bics	r3, r2
 8002e12:	0019      	movs	r1, r3
 8002e14:	4b18      	ldr	r3, [pc, #96]	@ (8002e78 <HAL_RCC_ClockConfig+0x19c>)
 8002e16:	683a      	ldr	r2, [r7, #0]
 8002e18:	430a      	orrs	r2, r1
 8002e1a:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e1c:	4b16      	ldr	r3, [pc, #88]	@ (8002e78 <HAL_RCC_ClockConfig+0x19c>)
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	2201      	movs	r2, #1
 8002e22:	4013      	ands	r3, r2
 8002e24:	683a      	ldr	r2, [r7, #0]
 8002e26:	429a      	cmp	r2, r3
 8002e28:	d001      	beq.n	8002e2e <HAL_RCC_ClockConfig+0x152>
    {
      return HAL_ERROR;
 8002e2a:	2301      	movs	r3, #1
 8002e2c:	e020      	b.n	8002e70 <HAL_RCC_ClockConfig+0x194>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	2204      	movs	r2, #4
 8002e34:	4013      	ands	r3, r2
 8002e36:	d009      	beq.n	8002e4c <HAL_RCC_ClockConfig+0x170>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8002e38:	4b10      	ldr	r3, [pc, #64]	@ (8002e7c <HAL_RCC_ClockConfig+0x1a0>)
 8002e3a:	685b      	ldr	r3, [r3, #4]
 8002e3c:	4a11      	ldr	r2, [pc, #68]	@ (8002e84 <HAL_RCC_ClockConfig+0x1a8>)
 8002e3e:	4013      	ands	r3, r2
 8002e40:	0019      	movs	r1, r3
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	68da      	ldr	r2, [r3, #12]
 8002e46:	4b0d      	ldr	r3, [pc, #52]	@ (8002e7c <HAL_RCC_ClockConfig+0x1a0>)
 8002e48:	430a      	orrs	r2, r1
 8002e4a:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002e4c:	f000 f820 	bl	8002e90 <HAL_RCC_GetSysClockFreq>
 8002e50:	0001      	movs	r1, r0
 8002e52:	4b0a      	ldr	r3, [pc, #40]	@ (8002e7c <HAL_RCC_ClockConfig+0x1a0>)
 8002e54:	685b      	ldr	r3, [r3, #4]
 8002e56:	091b      	lsrs	r3, r3, #4
 8002e58:	220f      	movs	r2, #15
 8002e5a:	4013      	ands	r3, r2
 8002e5c:	4a0a      	ldr	r2, [pc, #40]	@ (8002e88 <HAL_RCC_ClockConfig+0x1ac>)
 8002e5e:	5cd3      	ldrb	r3, [r2, r3]
 8002e60:	000a      	movs	r2, r1
 8002e62:	40da      	lsrs	r2, r3
 8002e64:	4b09      	ldr	r3, [pc, #36]	@ (8002e8c <HAL_RCC_ClockConfig+0x1b0>)
 8002e66:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8002e68:	2003      	movs	r0, #3
 8002e6a:	f7fd ffa5 	bl	8000db8 <HAL_InitTick>
  
  return HAL_OK;
 8002e6e:	2300      	movs	r3, #0
}
 8002e70:	0018      	movs	r0, r3
 8002e72:	46bd      	mov	sp, r7
 8002e74:	b004      	add	sp, #16
 8002e76:	bd80      	pop	{r7, pc}
 8002e78:	40022000 	.word	0x40022000
 8002e7c:	40021000 	.word	0x40021000
 8002e80:	00001388 	.word	0x00001388
 8002e84:	fffff8ff 	.word	0xfffff8ff
 8002e88:	08005d1c 	.word	0x08005d1c
 8002e8c:	20000000 	.word	0x20000000

08002e90 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002e90:	b580      	push	{r7, lr}
 8002e92:	b086      	sub	sp, #24
 8002e94:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002e96:	2300      	movs	r3, #0
 8002e98:	60fb      	str	r3, [r7, #12]
 8002e9a:	2300      	movs	r3, #0
 8002e9c:	60bb      	str	r3, [r7, #8]
 8002e9e:	2300      	movs	r3, #0
 8002ea0:	617b      	str	r3, [r7, #20]
 8002ea2:	2300      	movs	r3, #0
 8002ea4:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002ea6:	2300      	movs	r3, #0
 8002ea8:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8002eaa:	4b2d      	ldr	r3, [pc, #180]	@ (8002f60 <HAL_RCC_GetSysClockFreq+0xd0>)
 8002eac:	685b      	ldr	r3, [r3, #4]
 8002eae:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	220c      	movs	r2, #12
 8002eb4:	4013      	ands	r3, r2
 8002eb6:	2b0c      	cmp	r3, #12
 8002eb8:	d046      	beq.n	8002f48 <HAL_RCC_GetSysClockFreq+0xb8>
 8002eba:	d848      	bhi.n	8002f4e <HAL_RCC_GetSysClockFreq+0xbe>
 8002ebc:	2b04      	cmp	r3, #4
 8002ebe:	d002      	beq.n	8002ec6 <HAL_RCC_GetSysClockFreq+0x36>
 8002ec0:	2b08      	cmp	r3, #8
 8002ec2:	d003      	beq.n	8002ecc <HAL_RCC_GetSysClockFreq+0x3c>
 8002ec4:	e043      	b.n	8002f4e <HAL_RCC_GetSysClockFreq+0xbe>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002ec6:	4b27      	ldr	r3, [pc, #156]	@ (8002f64 <HAL_RCC_GetSysClockFreq+0xd4>)
 8002ec8:	613b      	str	r3, [r7, #16]
      break;
 8002eca:	e043      	b.n	8002f54 <HAL_RCC_GetSysClockFreq+0xc4>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	0c9b      	lsrs	r3, r3, #18
 8002ed0:	220f      	movs	r2, #15
 8002ed2:	4013      	ands	r3, r2
 8002ed4:	4a24      	ldr	r2, [pc, #144]	@ (8002f68 <HAL_RCC_GetSysClockFreq+0xd8>)
 8002ed6:	5cd3      	ldrb	r3, [r2, r3]
 8002ed8:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8002eda:	4b21      	ldr	r3, [pc, #132]	@ (8002f60 <HAL_RCC_GetSysClockFreq+0xd0>)
 8002edc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ede:	220f      	movs	r2, #15
 8002ee0:	4013      	ands	r3, r2
 8002ee2:	4a22      	ldr	r2, [pc, #136]	@ (8002f6c <HAL_RCC_GetSysClockFreq+0xdc>)
 8002ee4:	5cd3      	ldrb	r3, [r2, r3]
 8002ee6:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8002ee8:	68fa      	ldr	r2, [r7, #12]
 8002eea:	23c0      	movs	r3, #192	@ 0xc0
 8002eec:	025b      	lsls	r3, r3, #9
 8002eee:	401a      	ands	r2, r3
 8002ef0:	2380      	movs	r3, #128	@ 0x80
 8002ef2:	025b      	lsls	r3, r3, #9
 8002ef4:	429a      	cmp	r2, r3
 8002ef6:	d109      	bne.n	8002f0c <HAL_RCC_GetSysClockFreq+0x7c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002ef8:	68b9      	ldr	r1, [r7, #8]
 8002efa:	481a      	ldr	r0, [pc, #104]	@ (8002f64 <HAL_RCC_GetSysClockFreq+0xd4>)
 8002efc:	f7fd f904 	bl	8000108 <__udivsi3>
 8002f00:	0003      	movs	r3, r0
 8002f02:	001a      	movs	r2, r3
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	4353      	muls	r3, r2
 8002f08:	617b      	str	r3, [r7, #20]
 8002f0a:	e01a      	b.n	8002f42 <HAL_RCC_GetSysClockFreq+0xb2>
      }
#if defined(RCC_CFGR_PLLSRC_HSI48_PREDIV)
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 8002f0c:	68fa      	ldr	r2, [r7, #12]
 8002f0e:	23c0      	movs	r3, #192	@ 0xc0
 8002f10:	025b      	lsls	r3, r3, #9
 8002f12:	401a      	ands	r2, r3
 8002f14:	23c0      	movs	r3, #192	@ 0xc0
 8002f16:	025b      	lsls	r3, r3, #9
 8002f18:	429a      	cmp	r2, r3
 8002f1a:	d109      	bne.n	8002f30 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        /* HSI48 used as PLL clock source : PLLCLK = HSI48/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI48_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002f1c:	68b9      	ldr	r1, [r7, #8]
 8002f1e:	4814      	ldr	r0, [pc, #80]	@ (8002f70 <HAL_RCC_GetSysClockFreq+0xe0>)
 8002f20:	f7fd f8f2 	bl	8000108 <__udivsi3>
 8002f24:	0003      	movs	r3, r0
 8002f26:	001a      	movs	r2, r3
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	4353      	muls	r3, r2
 8002f2c:	617b      	str	r3, [r7, #20]
 8002f2e:	e008      	b.n	8002f42 <HAL_RCC_GetSysClockFreq+0xb2>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002f30:	68b9      	ldr	r1, [r7, #8]
 8002f32:	480c      	ldr	r0, [pc, #48]	@ (8002f64 <HAL_RCC_GetSysClockFreq+0xd4>)
 8002f34:	f7fd f8e8 	bl	8000108 <__udivsi3>
 8002f38:	0003      	movs	r3, r0
 8002f3a:	001a      	movs	r2, r3
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	4353      	muls	r3, r2
 8002f40:	617b      	str	r3, [r7, #20]
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 8002f42:	697b      	ldr	r3, [r7, #20]
 8002f44:	613b      	str	r3, [r7, #16]
      break;
 8002f46:	e005      	b.n	8002f54 <HAL_RCC_GetSysClockFreq+0xc4>
    }
#if defined(RCC_CFGR_SWS_HSI48)
    case RCC_SYSCLKSOURCE_STATUS_HSI48:    /* HSI48 used as system clock source */
    {
      sysclockfreq = HSI48_VALUE;
 8002f48:	4b09      	ldr	r3, [pc, #36]	@ (8002f70 <HAL_RCC_GetSysClockFreq+0xe0>)
 8002f4a:	613b      	str	r3, [r7, #16]
      break;
 8002f4c:	e002      	b.n	8002f54 <HAL_RCC_GetSysClockFreq+0xc4>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002f4e:	4b05      	ldr	r3, [pc, #20]	@ (8002f64 <HAL_RCC_GetSysClockFreq+0xd4>)
 8002f50:	613b      	str	r3, [r7, #16]
      break;
 8002f52:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 8002f54:	693b      	ldr	r3, [r7, #16]
}
 8002f56:	0018      	movs	r0, r3
 8002f58:	46bd      	mov	sp, r7
 8002f5a:	b006      	add	sp, #24
 8002f5c:	bd80      	pop	{r7, pc}
 8002f5e:	46c0      	nop			@ (mov r8, r8)
 8002f60:	40021000 	.word	0x40021000
 8002f64:	007a1200 	.word	0x007a1200
 8002f68:	08005d34 	.word	0x08005d34
 8002f6c:	08005d44 	.word	0x08005d44
 8002f70:	02dc6c00 	.word	0x02dc6c00

08002f74 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002f74:	b580      	push	{r7, lr}
 8002f76:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002f78:	4b02      	ldr	r3, [pc, #8]	@ (8002f84 <HAL_RCC_GetHCLKFreq+0x10>)
 8002f7a:	681b      	ldr	r3, [r3, #0]
}
 8002f7c:	0018      	movs	r0, r3
 8002f7e:	46bd      	mov	sp, r7
 8002f80:	bd80      	pop	{r7, pc}
 8002f82:	46c0      	nop			@ (mov r8, r8)
 8002f84:	20000000 	.word	0x20000000

08002f88 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002f88:	b580      	push	{r7, lr}
 8002f8a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8002f8c:	f7ff fff2 	bl	8002f74 <HAL_RCC_GetHCLKFreq>
 8002f90:	0001      	movs	r1, r0
 8002f92:	4b06      	ldr	r3, [pc, #24]	@ (8002fac <HAL_RCC_GetPCLK1Freq+0x24>)
 8002f94:	685b      	ldr	r3, [r3, #4]
 8002f96:	0a1b      	lsrs	r3, r3, #8
 8002f98:	2207      	movs	r2, #7
 8002f9a:	4013      	ands	r3, r2
 8002f9c:	4a04      	ldr	r2, [pc, #16]	@ (8002fb0 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002f9e:	5cd3      	ldrb	r3, [r2, r3]
 8002fa0:	40d9      	lsrs	r1, r3
 8002fa2:	000b      	movs	r3, r1
}    
 8002fa4:	0018      	movs	r0, r3
 8002fa6:	46bd      	mov	sp, r7
 8002fa8:	bd80      	pop	{r7, pc}
 8002faa:	46c0      	nop			@ (mov r8, r8)
 8002fac:	40021000 	.word	0x40021000
 8002fb0:	08005d2c 	.word	0x08005d2c

08002fb4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002fb4:	b580      	push	{r7, lr}
 8002fb6:	b086      	sub	sp, #24
 8002fb8:	af00      	add	r7, sp, #0
 8002fba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002fbc:	2300      	movs	r3, #0
 8002fbe:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 8002fc0:	2300      	movs	r3, #0
 8002fc2:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681a      	ldr	r2, [r3, #0]
 8002fc8:	2380      	movs	r3, #128	@ 0x80
 8002fca:	025b      	lsls	r3, r3, #9
 8002fcc:	4013      	ands	r3, r2
 8002fce:	d100      	bne.n	8002fd2 <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8002fd0:	e08e      	b.n	80030f0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 8002fd2:	2017      	movs	r0, #23
 8002fd4:	183b      	adds	r3, r7, r0
 8002fd6:	2200      	movs	r2, #0
 8002fd8:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002fda:	4b6e      	ldr	r3, [pc, #440]	@ (8003194 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002fdc:	69da      	ldr	r2, [r3, #28]
 8002fde:	2380      	movs	r3, #128	@ 0x80
 8002fe0:	055b      	lsls	r3, r3, #21
 8002fe2:	4013      	ands	r3, r2
 8002fe4:	d110      	bne.n	8003008 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002fe6:	4b6b      	ldr	r3, [pc, #428]	@ (8003194 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002fe8:	69da      	ldr	r2, [r3, #28]
 8002fea:	4b6a      	ldr	r3, [pc, #424]	@ (8003194 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002fec:	2180      	movs	r1, #128	@ 0x80
 8002fee:	0549      	lsls	r1, r1, #21
 8002ff0:	430a      	orrs	r2, r1
 8002ff2:	61da      	str	r2, [r3, #28]
 8002ff4:	4b67      	ldr	r3, [pc, #412]	@ (8003194 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002ff6:	69da      	ldr	r2, [r3, #28]
 8002ff8:	2380      	movs	r3, #128	@ 0x80
 8002ffa:	055b      	lsls	r3, r3, #21
 8002ffc:	4013      	ands	r3, r2
 8002ffe:	60bb      	str	r3, [r7, #8]
 8003000:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003002:	183b      	adds	r3, r7, r0
 8003004:	2201      	movs	r2, #1
 8003006:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003008:	4b63      	ldr	r3, [pc, #396]	@ (8003198 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 800300a:	681a      	ldr	r2, [r3, #0]
 800300c:	2380      	movs	r3, #128	@ 0x80
 800300e:	005b      	lsls	r3, r3, #1
 8003010:	4013      	ands	r3, r2
 8003012:	d11a      	bne.n	800304a <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003014:	4b60      	ldr	r3, [pc, #384]	@ (8003198 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8003016:	681a      	ldr	r2, [r3, #0]
 8003018:	4b5f      	ldr	r3, [pc, #380]	@ (8003198 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 800301a:	2180      	movs	r1, #128	@ 0x80
 800301c:	0049      	lsls	r1, r1, #1
 800301e:	430a      	orrs	r2, r1
 8003020:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003022:	f7fd ff0f 	bl	8000e44 <HAL_GetTick>
 8003026:	0003      	movs	r3, r0
 8003028:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800302a:	e008      	b.n	800303e <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800302c:	f7fd ff0a 	bl	8000e44 <HAL_GetTick>
 8003030:	0002      	movs	r2, r0
 8003032:	693b      	ldr	r3, [r7, #16]
 8003034:	1ad3      	subs	r3, r2, r3
 8003036:	2b64      	cmp	r3, #100	@ 0x64
 8003038:	d901      	bls.n	800303e <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 800303a:	2303      	movs	r3, #3
 800303c:	e0a6      	b.n	800318c <HAL_RCCEx_PeriphCLKConfig+0x1d8>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800303e:	4b56      	ldr	r3, [pc, #344]	@ (8003198 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8003040:	681a      	ldr	r2, [r3, #0]
 8003042:	2380      	movs	r3, #128	@ 0x80
 8003044:	005b      	lsls	r3, r3, #1
 8003046:	4013      	ands	r3, r2
 8003048:	d0f0      	beq.n	800302c <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800304a:	4b52      	ldr	r3, [pc, #328]	@ (8003194 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800304c:	6a1a      	ldr	r2, [r3, #32]
 800304e:	23c0      	movs	r3, #192	@ 0xc0
 8003050:	009b      	lsls	r3, r3, #2
 8003052:	4013      	ands	r3, r2
 8003054:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	2b00      	cmp	r3, #0
 800305a:	d034      	beq.n	80030c6 <HAL_RCCEx_PeriphCLKConfig+0x112>
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	685a      	ldr	r2, [r3, #4]
 8003060:	23c0      	movs	r3, #192	@ 0xc0
 8003062:	009b      	lsls	r3, r3, #2
 8003064:	4013      	ands	r3, r2
 8003066:	68fa      	ldr	r2, [r7, #12]
 8003068:	429a      	cmp	r2, r3
 800306a:	d02c      	beq.n	80030c6 <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800306c:	4b49      	ldr	r3, [pc, #292]	@ (8003194 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800306e:	6a1b      	ldr	r3, [r3, #32]
 8003070:	4a4a      	ldr	r2, [pc, #296]	@ (800319c <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 8003072:	4013      	ands	r3, r2
 8003074:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003076:	4b47      	ldr	r3, [pc, #284]	@ (8003194 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8003078:	6a1a      	ldr	r2, [r3, #32]
 800307a:	4b46      	ldr	r3, [pc, #280]	@ (8003194 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800307c:	2180      	movs	r1, #128	@ 0x80
 800307e:	0249      	lsls	r1, r1, #9
 8003080:	430a      	orrs	r2, r1
 8003082:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003084:	4b43      	ldr	r3, [pc, #268]	@ (8003194 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8003086:	6a1a      	ldr	r2, [r3, #32]
 8003088:	4b42      	ldr	r3, [pc, #264]	@ (8003194 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800308a:	4945      	ldr	r1, [pc, #276]	@ (80031a0 <HAL_RCCEx_PeriphCLKConfig+0x1ec>)
 800308c:	400a      	ands	r2, r1
 800308e:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003090:	4b40      	ldr	r3, [pc, #256]	@ (8003194 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8003092:	68fa      	ldr	r2, [r7, #12]
 8003094:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	2201      	movs	r2, #1
 800309a:	4013      	ands	r3, r2
 800309c:	d013      	beq.n	80030c6 <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800309e:	f7fd fed1 	bl	8000e44 <HAL_GetTick>
 80030a2:	0003      	movs	r3, r0
 80030a4:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80030a6:	e009      	b.n	80030bc <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80030a8:	f7fd fecc 	bl	8000e44 <HAL_GetTick>
 80030ac:	0002      	movs	r2, r0
 80030ae:	693b      	ldr	r3, [r7, #16]
 80030b0:	1ad3      	subs	r3, r2, r3
 80030b2:	4a3c      	ldr	r2, [pc, #240]	@ (80031a4 <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 80030b4:	4293      	cmp	r3, r2
 80030b6:	d901      	bls.n	80030bc <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 80030b8:	2303      	movs	r3, #3
 80030ba:	e067      	b.n	800318c <HAL_RCCEx_PeriphCLKConfig+0x1d8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80030bc:	4b35      	ldr	r3, [pc, #212]	@ (8003194 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80030be:	6a1b      	ldr	r3, [r3, #32]
 80030c0:	2202      	movs	r2, #2
 80030c2:	4013      	ands	r3, r2
 80030c4:	d0f0      	beq.n	80030a8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80030c6:	4b33      	ldr	r3, [pc, #204]	@ (8003194 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80030c8:	6a1b      	ldr	r3, [r3, #32]
 80030ca:	4a34      	ldr	r2, [pc, #208]	@ (800319c <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 80030cc:	4013      	ands	r3, r2
 80030ce:	0019      	movs	r1, r3
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	685a      	ldr	r2, [r3, #4]
 80030d4:	4b2f      	ldr	r3, [pc, #188]	@ (8003194 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80030d6:	430a      	orrs	r2, r1
 80030d8:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80030da:	2317      	movs	r3, #23
 80030dc:	18fb      	adds	r3, r7, r3
 80030de:	781b      	ldrb	r3, [r3, #0]
 80030e0:	2b01      	cmp	r3, #1
 80030e2:	d105      	bne.n	80030f0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80030e4:	4b2b      	ldr	r3, [pc, #172]	@ (8003194 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80030e6:	69da      	ldr	r2, [r3, #28]
 80030e8:	4b2a      	ldr	r3, [pc, #168]	@ (8003194 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80030ea:	492f      	ldr	r1, [pc, #188]	@ (80031a8 <HAL_RCCEx_PeriphCLKConfig+0x1f4>)
 80030ec:	400a      	ands	r2, r1
 80030ee:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	2201      	movs	r2, #1
 80030f6:	4013      	ands	r3, r2
 80030f8:	d009      	beq.n	800310e <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80030fa:	4b26      	ldr	r3, [pc, #152]	@ (8003194 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80030fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030fe:	2203      	movs	r2, #3
 8003100:	4393      	bics	r3, r2
 8003102:	0019      	movs	r1, r3
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	689a      	ldr	r2, [r3, #8]
 8003108:	4b22      	ldr	r3, [pc, #136]	@ (8003194 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800310a:	430a      	orrs	r2, r1
 800310c:	631a      	str	r2, [r3, #48]	@ 0x30
  }
  
#if defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	2202      	movs	r2, #2
 8003114:	4013      	ands	r3, r2
 8003116:	d009      	beq.n	800312c <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003118:	4b1e      	ldr	r3, [pc, #120]	@ (8003194 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800311a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800311c:	4a23      	ldr	r2, [pc, #140]	@ (80031ac <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800311e:	4013      	ands	r3, r2
 8003120:	0019      	movs	r1, r3
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	68da      	ldr	r2, [r3, #12]
 8003126:	4b1b      	ldr	r3, [pc, #108]	@ (8003194 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8003128:	430a      	orrs	r2, r1
 800312a:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	2220      	movs	r2, #32
 8003132:	4013      	ands	r3, r2
 8003134:	d009      	beq.n	800314a <HAL_RCCEx_PeriphCLKConfig+0x196>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003136:	4b17      	ldr	r3, [pc, #92]	@ (8003194 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8003138:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800313a:	2210      	movs	r2, #16
 800313c:	4393      	bics	r3, r2
 800313e:	0019      	movs	r1, r3
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	691a      	ldr	r2, [r3, #16]
 8003144:	4b13      	ldr	r3, [pc, #76]	@ (8003194 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8003146:	430a      	orrs	r2, r1
 8003148:	631a      	str	r2, [r3, #48]	@ 0x30
  }

#if defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F070x6)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681a      	ldr	r2, [r3, #0]
 800314e:	2380      	movs	r3, #128	@ 0x80
 8003150:	029b      	lsls	r3, r3, #10
 8003152:	4013      	ands	r3, r2
 8003154:	d009      	beq.n	800316a <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003156:	4b0f      	ldr	r3, [pc, #60]	@ (8003194 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8003158:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800315a:	2280      	movs	r2, #128	@ 0x80
 800315c:	4393      	bics	r3, r2
 800315e:	0019      	movs	r1, r3
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	699a      	ldr	r2, [r3, #24]
 8003164:	4b0b      	ldr	r3, [pc, #44]	@ (8003194 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8003166:	430a      	orrs	r2, r1
 8003168:	631a      	str	r2, [r3, #48]	@ 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681a      	ldr	r2, [r3, #0]
 800316e:	2380      	movs	r3, #128	@ 0x80
 8003170:	00db      	lsls	r3, r3, #3
 8003172:	4013      	ands	r3, r2
 8003174:	d009      	beq.n	800318a <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8003176:	4b07      	ldr	r3, [pc, #28]	@ (8003194 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8003178:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800317a:	2240      	movs	r2, #64	@ 0x40
 800317c:	4393      	bics	r3, r2
 800317e:	0019      	movs	r1, r3
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	695a      	ldr	r2, [r3, #20]
 8003184:	4b03      	ldr	r3, [pc, #12]	@ (8003194 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8003186:	430a      	orrs	r2, r1
 8003188:	631a      	str	r2, [r3, #48]	@ 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 800318a:	2300      	movs	r3, #0
}
 800318c:	0018      	movs	r0, r3
 800318e:	46bd      	mov	sp, r7
 8003190:	b006      	add	sp, #24
 8003192:	bd80      	pop	{r7, pc}
 8003194:	40021000 	.word	0x40021000
 8003198:	40007000 	.word	0x40007000
 800319c:	fffffcff 	.word	0xfffffcff
 80031a0:	fffeffff 	.word	0xfffeffff
 80031a4:	00001388 	.word	0x00001388
 80031a8:	efffffff 	.word	0xefffffff
 80031ac:	fffcffff 	.word	0xfffcffff

080031b0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80031b0:	b580      	push	{r7, lr}
 80031b2:	b084      	sub	sp, #16
 80031b4:	af00      	add	r7, sp, #0
 80031b6:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d101      	bne.n	80031c2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80031be:	2301      	movs	r3, #1
 80031c0:	e0a8      	b.n	8003314 <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d109      	bne.n	80031de <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	685a      	ldr	r2, [r3, #4]
 80031ce:	2382      	movs	r3, #130	@ 0x82
 80031d0:	005b      	lsls	r3, r3, #1
 80031d2:	429a      	cmp	r2, r3
 80031d4:	d009      	beq.n	80031ea <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	2200      	movs	r2, #0
 80031da:	61da      	str	r2, [r3, #28]
 80031dc:	e005      	b.n	80031ea <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	2200      	movs	r2, #0
 80031e2:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	2200      	movs	r2, #0
 80031e8:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	2200      	movs	r2, #0
 80031ee:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	225d      	movs	r2, #93	@ 0x5d
 80031f4:	5c9b      	ldrb	r3, [r3, r2]
 80031f6:	b2db      	uxtb	r3, r3
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d107      	bne.n	800320c <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	225c      	movs	r2, #92	@ 0x5c
 8003200:	2100      	movs	r1, #0
 8003202:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	0018      	movs	r0, r3
 8003208:	f7fd fc2a 	bl	8000a60 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	225d      	movs	r2, #93	@ 0x5d
 8003210:	2102      	movs	r1, #2
 8003212:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	681a      	ldr	r2, [r3, #0]
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	2140      	movs	r1, #64	@ 0x40
 8003220:	438a      	bics	r2, r1
 8003222:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	68da      	ldr	r2, [r3, #12]
 8003228:	23e0      	movs	r3, #224	@ 0xe0
 800322a:	00db      	lsls	r3, r3, #3
 800322c:	429a      	cmp	r2, r3
 800322e:	d902      	bls.n	8003236 <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8003230:	2300      	movs	r3, #0
 8003232:	60fb      	str	r3, [r7, #12]
 8003234:	e002      	b.n	800323c <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8003236:	2380      	movs	r3, #128	@ 0x80
 8003238:	015b      	lsls	r3, r3, #5
 800323a:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	68da      	ldr	r2, [r3, #12]
 8003240:	23f0      	movs	r3, #240	@ 0xf0
 8003242:	011b      	lsls	r3, r3, #4
 8003244:	429a      	cmp	r2, r3
 8003246:	d008      	beq.n	800325a <HAL_SPI_Init+0xaa>
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	68da      	ldr	r2, [r3, #12]
 800324c:	23e0      	movs	r3, #224	@ 0xe0
 800324e:	00db      	lsls	r3, r3, #3
 8003250:	429a      	cmp	r2, r3
 8003252:	d002      	beq.n	800325a <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	2200      	movs	r2, #0
 8003258:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	685a      	ldr	r2, [r3, #4]
 800325e:	2382      	movs	r3, #130	@ 0x82
 8003260:	005b      	lsls	r3, r3, #1
 8003262:	401a      	ands	r2, r3
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	6899      	ldr	r1, [r3, #8]
 8003268:	2384      	movs	r3, #132	@ 0x84
 800326a:	021b      	lsls	r3, r3, #8
 800326c:	400b      	ands	r3, r1
 800326e:	431a      	orrs	r2, r3
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	691b      	ldr	r3, [r3, #16]
 8003274:	2102      	movs	r1, #2
 8003276:	400b      	ands	r3, r1
 8003278:	431a      	orrs	r2, r3
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	695b      	ldr	r3, [r3, #20]
 800327e:	2101      	movs	r1, #1
 8003280:	400b      	ands	r3, r1
 8003282:	431a      	orrs	r2, r3
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	6999      	ldr	r1, [r3, #24]
 8003288:	2380      	movs	r3, #128	@ 0x80
 800328a:	009b      	lsls	r3, r3, #2
 800328c:	400b      	ands	r3, r1
 800328e:	431a      	orrs	r2, r3
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	69db      	ldr	r3, [r3, #28]
 8003294:	2138      	movs	r1, #56	@ 0x38
 8003296:	400b      	ands	r3, r1
 8003298:	431a      	orrs	r2, r3
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	6a1b      	ldr	r3, [r3, #32]
 800329e:	2180      	movs	r1, #128	@ 0x80
 80032a0:	400b      	ands	r3, r1
 80032a2:	431a      	orrs	r2, r3
 80032a4:	0011      	movs	r1, r2
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80032aa:	2380      	movs	r3, #128	@ 0x80
 80032ac:	019b      	lsls	r3, r3, #6
 80032ae:	401a      	ands	r2, r3
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	430a      	orrs	r2, r1
 80032b6:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	699b      	ldr	r3, [r3, #24]
 80032bc:	0c1b      	lsrs	r3, r3, #16
 80032be:	2204      	movs	r2, #4
 80032c0:	401a      	ands	r2, r3
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032c6:	2110      	movs	r1, #16
 80032c8:	400b      	ands	r3, r1
 80032ca:	431a      	orrs	r2, r3
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80032d0:	2108      	movs	r1, #8
 80032d2:	400b      	ands	r3, r1
 80032d4:	431a      	orrs	r2, r3
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	68d9      	ldr	r1, [r3, #12]
 80032da:	23f0      	movs	r3, #240	@ 0xf0
 80032dc:	011b      	lsls	r3, r3, #4
 80032de:	400b      	ands	r3, r1
 80032e0:	431a      	orrs	r2, r3
 80032e2:	0011      	movs	r1, r2
 80032e4:	68fa      	ldr	r2, [r7, #12]
 80032e6:	2380      	movs	r3, #128	@ 0x80
 80032e8:	015b      	lsls	r3, r3, #5
 80032ea:	401a      	ands	r2, r3
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	430a      	orrs	r2, r1
 80032f2:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	69da      	ldr	r2, [r3, #28]
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	4907      	ldr	r1, [pc, #28]	@ (800331c <HAL_SPI_Init+0x16c>)
 8003300:	400a      	ands	r2, r1
 8003302:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	2200      	movs	r2, #0
 8003308:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	225d      	movs	r2, #93	@ 0x5d
 800330e:	2101      	movs	r1, #1
 8003310:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003312:	2300      	movs	r3, #0
}
 8003314:	0018      	movs	r0, r3
 8003316:	46bd      	mov	sp, r7
 8003318:	b004      	add	sp, #16
 800331a:	bd80      	pop	{r7, pc}
 800331c:	fffff7ff 	.word	0xfffff7ff

08003320 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003320:	b580      	push	{r7, lr}
 8003322:	b088      	sub	sp, #32
 8003324:	af00      	add	r7, sp, #0
 8003326:	60f8      	str	r0, [r7, #12]
 8003328:	60b9      	str	r1, [r7, #8]
 800332a:	603b      	str	r3, [r7, #0]
 800332c:	1dbb      	adds	r3, r7, #6
 800332e:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003330:	231f      	movs	r3, #31
 8003332:	18fb      	adds	r3, r7, r3
 8003334:	2200      	movs	r2, #0
 8003336:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	225c      	movs	r2, #92	@ 0x5c
 800333c:	5c9b      	ldrb	r3, [r3, r2]
 800333e:	2b01      	cmp	r3, #1
 8003340:	d101      	bne.n	8003346 <HAL_SPI_Transmit+0x26>
 8003342:	2302      	movs	r3, #2
 8003344:	e147      	b.n	80035d6 <HAL_SPI_Transmit+0x2b6>
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	225c      	movs	r2, #92	@ 0x5c
 800334a:	2101      	movs	r1, #1
 800334c:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800334e:	f7fd fd79 	bl	8000e44 <HAL_GetTick>
 8003352:	0003      	movs	r3, r0
 8003354:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8003356:	2316      	movs	r3, #22
 8003358:	18fb      	adds	r3, r7, r3
 800335a:	1dba      	adds	r2, r7, #6
 800335c:	8812      	ldrh	r2, [r2, #0]
 800335e:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	225d      	movs	r2, #93	@ 0x5d
 8003364:	5c9b      	ldrb	r3, [r3, r2]
 8003366:	b2db      	uxtb	r3, r3
 8003368:	2b01      	cmp	r3, #1
 800336a:	d004      	beq.n	8003376 <HAL_SPI_Transmit+0x56>
  {
    errorcode = HAL_BUSY;
 800336c:	231f      	movs	r3, #31
 800336e:	18fb      	adds	r3, r7, r3
 8003370:	2202      	movs	r2, #2
 8003372:	701a      	strb	r2, [r3, #0]
    goto error;
 8003374:	e128      	b.n	80035c8 <HAL_SPI_Transmit+0x2a8>
  }

  if ((pData == NULL) || (Size == 0U))
 8003376:	68bb      	ldr	r3, [r7, #8]
 8003378:	2b00      	cmp	r3, #0
 800337a:	d003      	beq.n	8003384 <HAL_SPI_Transmit+0x64>
 800337c:	1dbb      	adds	r3, r7, #6
 800337e:	881b      	ldrh	r3, [r3, #0]
 8003380:	2b00      	cmp	r3, #0
 8003382:	d104      	bne.n	800338e <HAL_SPI_Transmit+0x6e>
  {
    errorcode = HAL_ERROR;
 8003384:	231f      	movs	r3, #31
 8003386:	18fb      	adds	r3, r7, r3
 8003388:	2201      	movs	r2, #1
 800338a:	701a      	strb	r2, [r3, #0]
    goto error;
 800338c:	e11c      	b.n	80035c8 <HAL_SPI_Transmit+0x2a8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	225d      	movs	r2, #93	@ 0x5d
 8003392:	2103      	movs	r1, #3
 8003394:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	2200      	movs	r2, #0
 800339a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	68ba      	ldr	r2, [r7, #8]
 80033a0:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	1dba      	adds	r2, r7, #6
 80033a6:	8812      	ldrh	r2, [r2, #0]
 80033a8:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	1dba      	adds	r2, r7, #6
 80033ae:	8812      	ldrh	r2, [r2, #0]
 80033b0:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	2200      	movs	r2, #0
 80033b6:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	2244      	movs	r2, #68	@ 0x44
 80033bc:	2100      	movs	r1, #0
 80033be:	5299      	strh	r1, [r3, r2]
  hspi->RxXferCount = 0U;
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	2246      	movs	r2, #70	@ 0x46
 80033c4:	2100      	movs	r1, #0
 80033c6:	5299      	strh	r1, [r3, r2]
  hspi->TxISR       = NULL;
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	2200      	movs	r2, #0
 80033cc:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	2200      	movs	r2, #0
 80033d2:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	689a      	ldr	r2, [r3, #8]
 80033d8:	2380      	movs	r3, #128	@ 0x80
 80033da:	021b      	lsls	r3, r3, #8
 80033dc:	429a      	cmp	r2, r3
 80033de:	d110      	bne.n	8003402 <HAL_SPI_Transmit+0xe2>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	681a      	ldr	r2, [r3, #0]
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	2140      	movs	r1, #64	@ 0x40
 80033ec:	438a      	bics	r2, r1
 80033ee:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	681a      	ldr	r2, [r3, #0]
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	2180      	movs	r1, #128	@ 0x80
 80033fc:	01c9      	lsls	r1, r1, #7
 80033fe:	430a      	orrs	r2, r1
 8003400:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	2240      	movs	r2, #64	@ 0x40
 800340a:	4013      	ands	r3, r2
 800340c:	2b40      	cmp	r3, #64	@ 0x40
 800340e:	d007      	beq.n	8003420 <HAL_SPI_Transmit+0x100>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	681a      	ldr	r2, [r3, #0]
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	2140      	movs	r1, #64	@ 0x40
 800341c:	430a      	orrs	r2, r1
 800341e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	68da      	ldr	r2, [r3, #12]
 8003424:	23e0      	movs	r3, #224	@ 0xe0
 8003426:	00db      	lsls	r3, r3, #3
 8003428:	429a      	cmp	r2, r3
 800342a:	d952      	bls.n	80034d2 <HAL_SPI_Transmit+0x1b2>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	685b      	ldr	r3, [r3, #4]
 8003430:	2b00      	cmp	r3, #0
 8003432:	d004      	beq.n	800343e <HAL_SPI_Transmit+0x11e>
 8003434:	2316      	movs	r3, #22
 8003436:	18fb      	adds	r3, r7, r3
 8003438:	881b      	ldrh	r3, [r3, #0]
 800343a:	2b01      	cmp	r3, #1
 800343c:	d143      	bne.n	80034c6 <HAL_SPI_Transmit+0x1a6>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003442:	881a      	ldrh	r2, [r3, #0]
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800344e:	1c9a      	adds	r2, r3, #2
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003458:	b29b      	uxth	r3, r3
 800345a:	3b01      	subs	r3, #1
 800345c:	b29a      	uxth	r2, r3
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003462:	e030      	b.n	80034c6 <HAL_SPI_Transmit+0x1a6>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	689b      	ldr	r3, [r3, #8]
 800346a:	2202      	movs	r2, #2
 800346c:	4013      	ands	r3, r2
 800346e:	2b02      	cmp	r3, #2
 8003470:	d112      	bne.n	8003498 <HAL_SPI_Transmit+0x178>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003476:	881a      	ldrh	r2, [r3, #0]
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003482:	1c9a      	adds	r2, r3, #2
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800348c:	b29b      	uxth	r3, r3
 800348e:	3b01      	subs	r3, #1
 8003490:	b29a      	uxth	r2, r3
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003496:	e016      	b.n	80034c6 <HAL_SPI_Transmit+0x1a6>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003498:	f7fd fcd4 	bl	8000e44 <HAL_GetTick>
 800349c:	0002      	movs	r2, r0
 800349e:	69bb      	ldr	r3, [r7, #24]
 80034a0:	1ad3      	subs	r3, r2, r3
 80034a2:	683a      	ldr	r2, [r7, #0]
 80034a4:	429a      	cmp	r2, r3
 80034a6:	d802      	bhi.n	80034ae <HAL_SPI_Transmit+0x18e>
 80034a8:	683b      	ldr	r3, [r7, #0]
 80034aa:	3301      	adds	r3, #1
 80034ac:	d102      	bne.n	80034b4 <HAL_SPI_Transmit+0x194>
 80034ae:	683b      	ldr	r3, [r7, #0]
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d108      	bne.n	80034c6 <HAL_SPI_Transmit+0x1a6>
        {
          errorcode = HAL_TIMEOUT;
 80034b4:	231f      	movs	r3, #31
 80034b6:	18fb      	adds	r3, r7, r3
 80034b8:	2203      	movs	r2, #3
 80034ba:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	225d      	movs	r2, #93	@ 0x5d
 80034c0:	2101      	movs	r1, #1
 80034c2:	5499      	strb	r1, [r3, r2]
          goto error;
 80034c4:	e080      	b.n	80035c8 <HAL_SPI_Transmit+0x2a8>
    while (hspi->TxXferCount > 0U)
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80034ca:	b29b      	uxth	r3, r3
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d1c9      	bne.n	8003464 <HAL_SPI_Transmit+0x144>
 80034d0:	e053      	b.n	800357a <HAL_SPI_Transmit+0x25a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	685b      	ldr	r3, [r3, #4]
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d004      	beq.n	80034e4 <HAL_SPI_Transmit+0x1c4>
 80034da:	2316      	movs	r3, #22
 80034dc:	18fb      	adds	r3, r7, r3
 80034de:	881b      	ldrh	r3, [r3, #0]
 80034e0:	2b01      	cmp	r3, #1
 80034e2:	d145      	bne.n	8003570 <HAL_SPI_Transmit+0x250>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	330c      	adds	r3, #12
 80034ee:	7812      	ldrb	r2, [r2, #0]
 80034f0:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80034f6:	1c5a      	adds	r2, r3, #1
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003500:	b29b      	uxth	r3, r3
 8003502:	3b01      	subs	r3, #1
 8003504:	b29a      	uxth	r2, r3
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    while (hspi->TxXferCount > 0U)
 800350a:	e031      	b.n	8003570 <HAL_SPI_Transmit+0x250>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	689b      	ldr	r3, [r3, #8]
 8003512:	2202      	movs	r2, #2
 8003514:	4013      	ands	r3, r2
 8003516:	2b02      	cmp	r3, #2
 8003518:	d113      	bne.n	8003542 <HAL_SPI_Transmit+0x222>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	330c      	adds	r3, #12
 8003524:	7812      	ldrb	r2, [r2, #0]
 8003526:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800352c:	1c5a      	adds	r2, r3, #1
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003536:	b29b      	uxth	r3, r3
 8003538:	3b01      	subs	r3, #1
 800353a:	b29a      	uxth	r2, r3
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003540:	e016      	b.n	8003570 <HAL_SPI_Transmit+0x250>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003542:	f7fd fc7f 	bl	8000e44 <HAL_GetTick>
 8003546:	0002      	movs	r2, r0
 8003548:	69bb      	ldr	r3, [r7, #24]
 800354a:	1ad3      	subs	r3, r2, r3
 800354c:	683a      	ldr	r2, [r7, #0]
 800354e:	429a      	cmp	r2, r3
 8003550:	d802      	bhi.n	8003558 <HAL_SPI_Transmit+0x238>
 8003552:	683b      	ldr	r3, [r7, #0]
 8003554:	3301      	adds	r3, #1
 8003556:	d102      	bne.n	800355e <HAL_SPI_Transmit+0x23e>
 8003558:	683b      	ldr	r3, [r7, #0]
 800355a:	2b00      	cmp	r3, #0
 800355c:	d108      	bne.n	8003570 <HAL_SPI_Transmit+0x250>
        {
          errorcode = HAL_TIMEOUT;
 800355e:	231f      	movs	r3, #31
 8003560:	18fb      	adds	r3, r7, r3
 8003562:	2203      	movs	r2, #3
 8003564:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	225d      	movs	r2, #93	@ 0x5d
 800356a:	2101      	movs	r1, #1
 800356c:	5499      	strb	r1, [r3, r2]
          goto error;
 800356e:	e02b      	b.n	80035c8 <HAL_SPI_Transmit+0x2a8>
    while (hspi->TxXferCount > 0U)
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003574:	b29b      	uxth	r3, r3
 8003576:	2b00      	cmp	r3, #0
 8003578:	d1c8      	bne.n	800350c <HAL_SPI_Transmit+0x1ec>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800357a:	69ba      	ldr	r2, [r7, #24]
 800357c:	6839      	ldr	r1, [r7, #0]
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	0018      	movs	r0, r3
 8003582:	f000 fb3f 	bl	8003c04 <SPI_EndRxTxTransaction>
 8003586:	1e03      	subs	r3, r0, #0
 8003588:	d002      	beq.n	8003590 <HAL_SPI_Transmit+0x270>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	2220      	movs	r2, #32
 800358e:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	689b      	ldr	r3, [r3, #8]
 8003594:	2b00      	cmp	r3, #0
 8003596:	d10a      	bne.n	80035ae <HAL_SPI_Transmit+0x28e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003598:	2300      	movs	r3, #0
 800359a:	613b      	str	r3, [r7, #16]
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	68db      	ldr	r3, [r3, #12]
 80035a2:	613b      	str	r3, [r7, #16]
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	689b      	ldr	r3, [r3, #8]
 80035aa:	613b      	str	r3, [r7, #16]
 80035ac:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d004      	beq.n	80035c0 <HAL_SPI_Transmit+0x2a0>
  {
    errorcode = HAL_ERROR;
 80035b6:	231f      	movs	r3, #31
 80035b8:	18fb      	adds	r3, r7, r3
 80035ba:	2201      	movs	r2, #1
 80035bc:	701a      	strb	r2, [r3, #0]
 80035be:	e003      	b.n	80035c8 <HAL_SPI_Transmit+0x2a8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	225d      	movs	r2, #93	@ 0x5d
 80035c4:	2101      	movs	r1, #1
 80035c6:	5499      	strb	r1, [r3, r2]
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	225c      	movs	r2, #92	@ 0x5c
 80035cc:	2100      	movs	r1, #0
 80035ce:	5499      	strb	r1, [r3, r2]
  return errorcode;
 80035d0:	231f      	movs	r3, #31
 80035d2:	18fb      	adds	r3, r7, r3
 80035d4:	781b      	ldrb	r3, [r3, #0]
}
 80035d6:	0018      	movs	r0, r3
 80035d8:	46bd      	mov	sp, r7
 80035da:	b008      	add	sp, #32
 80035dc:	bd80      	pop	{r7, pc}
	...

080035e0 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80035e0:	b580      	push	{r7, lr}
 80035e2:	b08a      	sub	sp, #40	@ 0x28
 80035e4:	af00      	add	r7, sp, #0
 80035e6:	60f8      	str	r0, [r7, #12]
 80035e8:	60b9      	str	r1, [r7, #8]
 80035ea:	607a      	str	r2, [r7, #4]
 80035ec:	001a      	movs	r2, r3
 80035ee:	1cbb      	adds	r3, r7, #2
 80035f0:	801a      	strh	r2, [r3, #0]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80035f2:	2301      	movs	r3, #1
 80035f4:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80035f6:	2323      	movs	r3, #35	@ 0x23
 80035f8:	18fb      	adds	r3, r7, r3
 80035fa:	2200      	movs	r2, #0
 80035fc:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	225c      	movs	r2, #92	@ 0x5c
 8003602:	5c9b      	ldrb	r3, [r3, r2]
 8003604:	2b01      	cmp	r3, #1
 8003606:	d101      	bne.n	800360c <HAL_SPI_TransmitReceive+0x2c>
 8003608:	2302      	movs	r3, #2
 800360a:	e1c4      	b.n	8003996 <HAL_SPI_TransmitReceive+0x3b6>
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	225c      	movs	r2, #92	@ 0x5c
 8003610:	2101      	movs	r1, #1
 8003612:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003614:	f7fd fc16 	bl	8000e44 <HAL_GetTick>
 8003618:	0003      	movs	r3, r0
 800361a:	61fb      	str	r3, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800361c:	201b      	movs	r0, #27
 800361e:	183b      	adds	r3, r7, r0
 8003620:	68fa      	ldr	r2, [r7, #12]
 8003622:	215d      	movs	r1, #93	@ 0x5d
 8003624:	5c52      	ldrb	r2, [r2, r1]
 8003626:	701a      	strb	r2, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	685b      	ldr	r3, [r3, #4]
 800362c:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 800362e:	2312      	movs	r3, #18
 8003630:	18fb      	adds	r3, r7, r3
 8003632:	1cba      	adds	r2, r7, #2
 8003634:	8812      	ldrh	r2, [r2, #0]
 8003636:	801a      	strh	r2, [r3, #0]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003638:	183b      	adds	r3, r7, r0
 800363a:	781b      	ldrb	r3, [r3, #0]
 800363c:	2b01      	cmp	r3, #1
 800363e:	d011      	beq.n	8003664 <HAL_SPI_TransmitReceive+0x84>
 8003640:	697a      	ldr	r2, [r7, #20]
 8003642:	2382      	movs	r3, #130	@ 0x82
 8003644:	005b      	lsls	r3, r3, #1
 8003646:	429a      	cmp	r2, r3
 8003648:	d107      	bne.n	800365a <HAL_SPI_TransmitReceive+0x7a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	689b      	ldr	r3, [r3, #8]
 800364e:	2b00      	cmp	r3, #0
 8003650:	d103      	bne.n	800365a <HAL_SPI_TransmitReceive+0x7a>
 8003652:	183b      	adds	r3, r7, r0
 8003654:	781b      	ldrb	r3, [r3, #0]
 8003656:	2b04      	cmp	r3, #4
 8003658:	d004      	beq.n	8003664 <HAL_SPI_TransmitReceive+0x84>
  {
    errorcode = HAL_BUSY;
 800365a:	2323      	movs	r3, #35	@ 0x23
 800365c:	18fb      	adds	r3, r7, r3
 800365e:	2202      	movs	r2, #2
 8003660:	701a      	strb	r2, [r3, #0]
    goto error;
 8003662:	e191      	b.n	8003988 <HAL_SPI_TransmitReceive+0x3a8>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003664:	68bb      	ldr	r3, [r7, #8]
 8003666:	2b00      	cmp	r3, #0
 8003668:	d006      	beq.n	8003678 <HAL_SPI_TransmitReceive+0x98>
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	2b00      	cmp	r3, #0
 800366e:	d003      	beq.n	8003678 <HAL_SPI_TransmitReceive+0x98>
 8003670:	1cbb      	adds	r3, r7, #2
 8003672:	881b      	ldrh	r3, [r3, #0]
 8003674:	2b00      	cmp	r3, #0
 8003676:	d104      	bne.n	8003682 <HAL_SPI_TransmitReceive+0xa2>
  {
    errorcode = HAL_ERROR;
 8003678:	2323      	movs	r3, #35	@ 0x23
 800367a:	18fb      	adds	r3, r7, r3
 800367c:	2201      	movs	r2, #1
 800367e:	701a      	strb	r2, [r3, #0]
    goto error;
 8003680:	e182      	b.n	8003988 <HAL_SPI_TransmitReceive+0x3a8>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	225d      	movs	r2, #93	@ 0x5d
 8003686:	5c9b      	ldrb	r3, [r3, r2]
 8003688:	b2db      	uxtb	r3, r3
 800368a:	2b04      	cmp	r3, #4
 800368c:	d003      	beq.n	8003696 <HAL_SPI_TransmitReceive+0xb6>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	225d      	movs	r2, #93	@ 0x5d
 8003692:	2105      	movs	r1, #5
 8003694:	5499      	strb	r1, [r3, r2]
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	2200      	movs	r2, #0
 800369a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	687a      	ldr	r2, [r7, #4]
 80036a0:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	1cba      	adds	r2, r7, #2
 80036a6:	2146      	movs	r1, #70	@ 0x46
 80036a8:	8812      	ldrh	r2, [r2, #0]
 80036aa:	525a      	strh	r2, [r3, r1]
  hspi->RxXferSize  = Size;
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	1cba      	adds	r2, r7, #2
 80036b0:	2144      	movs	r1, #68	@ 0x44
 80036b2:	8812      	ldrh	r2, [r2, #0]
 80036b4:	525a      	strh	r2, [r3, r1]
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	68ba      	ldr	r2, [r7, #8]
 80036ba:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	1cba      	adds	r2, r7, #2
 80036c0:	8812      	ldrh	r2, [r2, #0]
 80036c2:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	1cba      	adds	r2, r7, #2
 80036c8:	8812      	ldrh	r2, [r2, #0]
 80036ca:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	2200      	movs	r2, #0
 80036d0:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	2200      	movs	r2, #0
 80036d6:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	68da      	ldr	r2, [r3, #12]
 80036dc:	23e0      	movs	r3, #224	@ 0xe0
 80036de:	00db      	lsls	r3, r3, #3
 80036e0:	429a      	cmp	r2, r3
 80036e2:	d908      	bls.n	80036f6 <HAL_SPI_TransmitReceive+0x116>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	685a      	ldr	r2, [r3, #4]
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	49ac      	ldr	r1, [pc, #688]	@ (80039a0 <HAL_SPI_TransmitReceive+0x3c0>)
 80036f0:	400a      	ands	r2, r1
 80036f2:	605a      	str	r2, [r3, #4]
 80036f4:	e008      	b.n	8003708 <HAL_SPI_TransmitReceive+0x128>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	685a      	ldr	r2, [r3, #4]
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	2180      	movs	r1, #128	@ 0x80
 8003702:	0149      	lsls	r1, r1, #5
 8003704:	430a      	orrs	r2, r1
 8003706:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	2240      	movs	r2, #64	@ 0x40
 8003710:	4013      	ands	r3, r2
 8003712:	2b40      	cmp	r3, #64	@ 0x40
 8003714:	d007      	beq.n	8003726 <HAL_SPI_TransmitReceive+0x146>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	681a      	ldr	r2, [r3, #0]
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	2140      	movs	r1, #64	@ 0x40
 8003722:	430a      	orrs	r2, r1
 8003724:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	68da      	ldr	r2, [r3, #12]
 800372a:	23e0      	movs	r3, #224	@ 0xe0
 800372c:	00db      	lsls	r3, r3, #3
 800372e:	429a      	cmp	r2, r3
 8003730:	d800      	bhi.n	8003734 <HAL_SPI_TransmitReceive+0x154>
 8003732:	e083      	b.n	800383c <HAL_SPI_TransmitReceive+0x25c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	685b      	ldr	r3, [r3, #4]
 8003738:	2b00      	cmp	r3, #0
 800373a:	d005      	beq.n	8003748 <HAL_SPI_TransmitReceive+0x168>
 800373c:	2312      	movs	r3, #18
 800373e:	18fb      	adds	r3, r7, r3
 8003740:	881b      	ldrh	r3, [r3, #0]
 8003742:	2b01      	cmp	r3, #1
 8003744:	d000      	beq.n	8003748 <HAL_SPI_TransmitReceive+0x168>
 8003746:	e06d      	b.n	8003824 <HAL_SPI_TransmitReceive+0x244>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800374c:	881a      	ldrh	r2, [r3, #0]
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003758:	1c9a      	adds	r2, r3, #2
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003762:	b29b      	uxth	r3, r3
 8003764:	3b01      	subs	r3, #1
 8003766:	b29a      	uxth	r2, r3
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800376c:	e05a      	b.n	8003824 <HAL_SPI_TransmitReceive+0x244>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	689b      	ldr	r3, [r3, #8]
 8003774:	2202      	movs	r2, #2
 8003776:	4013      	ands	r3, r2
 8003778:	2b02      	cmp	r3, #2
 800377a:	d11b      	bne.n	80037b4 <HAL_SPI_TransmitReceive+0x1d4>
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003780:	b29b      	uxth	r3, r3
 8003782:	2b00      	cmp	r3, #0
 8003784:	d016      	beq.n	80037b4 <HAL_SPI_TransmitReceive+0x1d4>
 8003786:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003788:	2b01      	cmp	r3, #1
 800378a:	d113      	bne.n	80037b4 <HAL_SPI_TransmitReceive+0x1d4>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003790:	881a      	ldrh	r2, [r3, #0]
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800379c:	1c9a      	adds	r2, r3, #2
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80037a6:	b29b      	uxth	r3, r3
 80037a8:	3b01      	subs	r3, #1
 80037aa:	b29a      	uxth	r2, r3
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80037b0:	2300      	movs	r3, #0
 80037b2:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	689b      	ldr	r3, [r3, #8]
 80037ba:	2201      	movs	r2, #1
 80037bc:	4013      	ands	r3, r2
 80037be:	2b01      	cmp	r3, #1
 80037c0:	d11c      	bne.n	80037fc <HAL_SPI_TransmitReceive+0x21c>
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	2246      	movs	r2, #70	@ 0x46
 80037c6:	5a9b      	ldrh	r3, [r3, r2]
 80037c8:	b29b      	uxth	r3, r3
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d016      	beq.n	80037fc <HAL_SPI_TransmitReceive+0x21c>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	68da      	ldr	r2, [r3, #12]
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037d8:	b292      	uxth	r2, r2
 80037da:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037e0:	1c9a      	adds	r2, r3, #2
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	2246      	movs	r2, #70	@ 0x46
 80037ea:	5a9b      	ldrh	r3, [r3, r2]
 80037ec:	b29b      	uxth	r3, r3
 80037ee:	3b01      	subs	r3, #1
 80037f0:	b299      	uxth	r1, r3
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	2246      	movs	r2, #70	@ 0x46
 80037f6:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80037f8:	2301      	movs	r3, #1
 80037fa:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80037fc:	f7fd fb22 	bl	8000e44 <HAL_GetTick>
 8003800:	0002      	movs	r2, r0
 8003802:	69fb      	ldr	r3, [r7, #28]
 8003804:	1ad3      	subs	r3, r2, r3
 8003806:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003808:	429a      	cmp	r2, r3
 800380a:	d80b      	bhi.n	8003824 <HAL_SPI_TransmitReceive+0x244>
 800380c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800380e:	3301      	adds	r3, #1
 8003810:	d008      	beq.n	8003824 <HAL_SPI_TransmitReceive+0x244>
      {
        errorcode = HAL_TIMEOUT;
 8003812:	2323      	movs	r3, #35	@ 0x23
 8003814:	18fb      	adds	r3, r7, r3
 8003816:	2203      	movs	r2, #3
 8003818:	701a      	strb	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	225d      	movs	r2, #93	@ 0x5d
 800381e:	2101      	movs	r1, #1
 8003820:	5499      	strb	r1, [r3, r2]
        goto error;
 8003822:	e0b1      	b.n	8003988 <HAL_SPI_TransmitReceive+0x3a8>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003828:	b29b      	uxth	r3, r3
 800382a:	2b00      	cmp	r3, #0
 800382c:	d19f      	bne.n	800376e <HAL_SPI_TransmitReceive+0x18e>
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	2246      	movs	r2, #70	@ 0x46
 8003832:	5a9b      	ldrh	r3, [r3, r2]
 8003834:	b29b      	uxth	r3, r3
 8003836:	2b00      	cmp	r3, #0
 8003838:	d199      	bne.n	800376e <HAL_SPI_TransmitReceive+0x18e>
 800383a:	e089      	b.n	8003950 <HAL_SPI_TransmitReceive+0x370>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	685b      	ldr	r3, [r3, #4]
 8003840:	2b00      	cmp	r3, #0
 8003842:	d005      	beq.n	8003850 <HAL_SPI_TransmitReceive+0x270>
 8003844:	2312      	movs	r3, #18
 8003846:	18fb      	adds	r3, r7, r3
 8003848:	881b      	ldrh	r3, [r3, #0]
 800384a:	2b01      	cmp	r3, #1
 800384c:	d000      	beq.n	8003850 <HAL_SPI_TransmitReceive+0x270>
 800384e:	e074      	b.n	800393a <HAL_SPI_TransmitReceive+0x35a>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	330c      	adds	r3, #12
 800385a:	7812      	ldrb	r2, [r2, #0]
 800385c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003862:	1c5a      	adds	r2, r3, #1
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800386c:	b29b      	uxth	r3, r3
 800386e:	3b01      	subs	r3, #1
 8003870:	b29a      	uxth	r2, r3
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003876:	e060      	b.n	800393a <HAL_SPI_TransmitReceive+0x35a>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	689b      	ldr	r3, [r3, #8]
 800387e:	2202      	movs	r2, #2
 8003880:	4013      	ands	r3, r2
 8003882:	2b02      	cmp	r3, #2
 8003884:	d11c      	bne.n	80038c0 <HAL_SPI_TransmitReceive+0x2e0>
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800388a:	b29b      	uxth	r3, r3
 800388c:	2b00      	cmp	r3, #0
 800388e:	d017      	beq.n	80038c0 <HAL_SPI_TransmitReceive+0x2e0>
 8003890:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003892:	2b01      	cmp	r3, #1
 8003894:	d114      	bne.n	80038c0 <HAL_SPI_TransmitReceive+0x2e0>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	330c      	adds	r3, #12
 80038a0:	7812      	ldrb	r2, [r2, #0]
 80038a2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80038a8:	1c5a      	adds	r2, r3, #1
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80038b2:	b29b      	uxth	r3, r3
 80038b4:	3b01      	subs	r3, #1
 80038b6:	b29a      	uxth	r2, r3
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80038bc:	2300      	movs	r3, #0
 80038be:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	689b      	ldr	r3, [r3, #8]
 80038c6:	2201      	movs	r2, #1
 80038c8:	4013      	ands	r3, r2
 80038ca:	2b01      	cmp	r3, #1
 80038cc:	d11e      	bne.n	800390c <HAL_SPI_TransmitReceive+0x32c>
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	2246      	movs	r2, #70	@ 0x46
 80038d2:	5a9b      	ldrh	r3, [r3, r2]
 80038d4:	b29b      	uxth	r3, r3
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d018      	beq.n	800390c <HAL_SPI_TransmitReceive+0x32c>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	330c      	adds	r3, #12
 80038e0:	001a      	movs	r2, r3
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038e6:	7812      	ldrb	r2, [r2, #0]
 80038e8:	b2d2      	uxtb	r2, r2
 80038ea:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038f0:	1c5a      	adds	r2, r3, #1
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	2246      	movs	r2, #70	@ 0x46
 80038fa:	5a9b      	ldrh	r3, [r3, r2]
 80038fc:	b29b      	uxth	r3, r3
 80038fe:	3b01      	subs	r3, #1
 8003900:	b299      	uxth	r1, r3
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	2246      	movs	r2, #70	@ 0x46
 8003906:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003908:	2301      	movs	r3, #1
 800390a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800390c:	f7fd fa9a 	bl	8000e44 <HAL_GetTick>
 8003910:	0002      	movs	r2, r0
 8003912:	69fb      	ldr	r3, [r7, #28]
 8003914:	1ad3      	subs	r3, r2, r3
 8003916:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003918:	429a      	cmp	r2, r3
 800391a:	d802      	bhi.n	8003922 <HAL_SPI_TransmitReceive+0x342>
 800391c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800391e:	3301      	adds	r3, #1
 8003920:	d102      	bne.n	8003928 <HAL_SPI_TransmitReceive+0x348>
 8003922:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003924:	2b00      	cmp	r3, #0
 8003926:	d108      	bne.n	800393a <HAL_SPI_TransmitReceive+0x35a>
      {
        errorcode = HAL_TIMEOUT;
 8003928:	2323      	movs	r3, #35	@ 0x23
 800392a:	18fb      	adds	r3, r7, r3
 800392c:	2203      	movs	r2, #3
 800392e:	701a      	strb	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	225d      	movs	r2, #93	@ 0x5d
 8003934:	2101      	movs	r1, #1
 8003936:	5499      	strb	r1, [r3, r2]
        goto error;
 8003938:	e026      	b.n	8003988 <HAL_SPI_TransmitReceive+0x3a8>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800393e:	b29b      	uxth	r3, r3
 8003940:	2b00      	cmp	r3, #0
 8003942:	d199      	bne.n	8003878 <HAL_SPI_TransmitReceive+0x298>
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	2246      	movs	r2, #70	@ 0x46
 8003948:	5a9b      	ldrh	r3, [r3, r2]
 800394a:	b29b      	uxth	r3, r3
 800394c:	2b00      	cmp	r3, #0
 800394e:	d193      	bne.n	8003878 <HAL_SPI_TransmitReceive+0x298>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003950:	69fa      	ldr	r2, [r7, #28]
 8003952:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	0018      	movs	r0, r3
 8003958:	f000 f954 	bl	8003c04 <SPI_EndRxTxTransaction>
 800395c:	1e03      	subs	r3, r0, #0
 800395e:	d006      	beq.n	800396e <HAL_SPI_TransmitReceive+0x38e>
  {
    errorcode = HAL_ERROR;
 8003960:	2323      	movs	r3, #35	@ 0x23
 8003962:	18fb      	adds	r3, r7, r3
 8003964:	2201      	movs	r2, #1
 8003966:	701a      	strb	r2, [r3, #0]
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	2220      	movs	r2, #32
 800396c:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003972:	2b00      	cmp	r3, #0
 8003974:	d004      	beq.n	8003980 <HAL_SPI_TransmitReceive+0x3a0>
  {
    errorcode = HAL_ERROR;
 8003976:	2323      	movs	r3, #35	@ 0x23
 8003978:	18fb      	adds	r3, r7, r3
 800397a:	2201      	movs	r2, #1
 800397c:	701a      	strb	r2, [r3, #0]
 800397e:	e003      	b.n	8003988 <HAL_SPI_TransmitReceive+0x3a8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	225d      	movs	r2, #93	@ 0x5d
 8003984:	2101      	movs	r1, #1
 8003986:	5499      	strb	r1, [r3, r2]
  }
  
error :
  __HAL_UNLOCK(hspi);
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	225c      	movs	r2, #92	@ 0x5c
 800398c:	2100      	movs	r1, #0
 800398e:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8003990:	2323      	movs	r3, #35	@ 0x23
 8003992:	18fb      	adds	r3, r7, r3
 8003994:	781b      	ldrb	r3, [r3, #0]
}
 8003996:	0018      	movs	r0, r3
 8003998:	46bd      	mov	sp, r7
 800399a:	b00a      	add	sp, #40	@ 0x28
 800399c:	bd80      	pop	{r7, pc}
 800399e:	46c0      	nop			@ (mov r8, r8)
 80039a0:	ffffefff 	.word	0xffffefff

080039a4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80039a4:	b580      	push	{r7, lr}
 80039a6:	b088      	sub	sp, #32
 80039a8:	af00      	add	r7, sp, #0
 80039aa:	60f8      	str	r0, [r7, #12]
 80039ac:	60b9      	str	r1, [r7, #8]
 80039ae:	603b      	str	r3, [r7, #0]
 80039b0:	1dfb      	adds	r3, r7, #7
 80039b2:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80039b4:	f7fd fa46 	bl	8000e44 <HAL_GetTick>
 80039b8:	0002      	movs	r2, r0
 80039ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80039bc:	1a9b      	subs	r3, r3, r2
 80039be:	683a      	ldr	r2, [r7, #0]
 80039c0:	18d3      	adds	r3, r2, r3
 80039c2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80039c4:	f7fd fa3e 	bl	8000e44 <HAL_GetTick>
 80039c8:	0003      	movs	r3, r0
 80039ca:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80039cc:	4b3a      	ldr	r3, [pc, #232]	@ (8003ab8 <SPI_WaitFlagStateUntilTimeout+0x114>)
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	015b      	lsls	r3, r3, #5
 80039d2:	0d1b      	lsrs	r3, r3, #20
 80039d4:	69fa      	ldr	r2, [r7, #28]
 80039d6:	4353      	muls	r3, r2
 80039d8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80039da:	e058      	b.n	8003a8e <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 80039dc:	683b      	ldr	r3, [r7, #0]
 80039de:	3301      	adds	r3, #1
 80039e0:	d055      	beq.n	8003a8e <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80039e2:	f7fd fa2f 	bl	8000e44 <HAL_GetTick>
 80039e6:	0002      	movs	r2, r0
 80039e8:	69bb      	ldr	r3, [r7, #24]
 80039ea:	1ad3      	subs	r3, r2, r3
 80039ec:	69fa      	ldr	r2, [r7, #28]
 80039ee:	429a      	cmp	r2, r3
 80039f0:	d902      	bls.n	80039f8 <SPI_WaitFlagStateUntilTimeout+0x54>
 80039f2:	69fb      	ldr	r3, [r7, #28]
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d142      	bne.n	8003a7e <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	685a      	ldr	r2, [r3, #4]
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	21e0      	movs	r1, #224	@ 0xe0
 8003a04:	438a      	bics	r2, r1
 8003a06:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	685a      	ldr	r2, [r3, #4]
 8003a0c:	2382      	movs	r3, #130	@ 0x82
 8003a0e:	005b      	lsls	r3, r3, #1
 8003a10:	429a      	cmp	r2, r3
 8003a12:	d113      	bne.n	8003a3c <SPI_WaitFlagStateUntilTimeout+0x98>
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	689a      	ldr	r2, [r3, #8]
 8003a18:	2380      	movs	r3, #128	@ 0x80
 8003a1a:	021b      	lsls	r3, r3, #8
 8003a1c:	429a      	cmp	r2, r3
 8003a1e:	d005      	beq.n	8003a2c <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	689a      	ldr	r2, [r3, #8]
 8003a24:	2380      	movs	r3, #128	@ 0x80
 8003a26:	00db      	lsls	r3, r3, #3
 8003a28:	429a      	cmp	r2, r3
 8003a2a:	d107      	bne.n	8003a3c <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	681a      	ldr	r2, [r3, #0]
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	2140      	movs	r1, #64	@ 0x40
 8003a38:	438a      	bics	r2, r1
 8003a3a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003a40:	2380      	movs	r3, #128	@ 0x80
 8003a42:	019b      	lsls	r3, r3, #6
 8003a44:	429a      	cmp	r2, r3
 8003a46:	d110      	bne.n	8003a6a <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	681a      	ldr	r2, [r3, #0]
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	491a      	ldr	r1, [pc, #104]	@ (8003abc <SPI_WaitFlagStateUntilTimeout+0x118>)
 8003a54:	400a      	ands	r2, r1
 8003a56:	601a      	str	r2, [r3, #0]
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	681a      	ldr	r2, [r3, #0]
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	2180      	movs	r1, #128	@ 0x80
 8003a64:	0189      	lsls	r1, r1, #6
 8003a66:	430a      	orrs	r2, r1
 8003a68:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	225d      	movs	r2, #93	@ 0x5d
 8003a6e:	2101      	movs	r1, #1
 8003a70:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	225c      	movs	r2, #92	@ 0x5c
 8003a76:	2100      	movs	r1, #0
 8003a78:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8003a7a:	2303      	movs	r3, #3
 8003a7c:	e017      	b.n	8003aae <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003a7e:	697b      	ldr	r3, [r7, #20]
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d101      	bne.n	8003a88 <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 8003a84:	2300      	movs	r3, #0
 8003a86:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003a88:	697b      	ldr	r3, [r7, #20]
 8003a8a:	3b01      	subs	r3, #1
 8003a8c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	689b      	ldr	r3, [r3, #8]
 8003a94:	68ba      	ldr	r2, [r7, #8]
 8003a96:	4013      	ands	r3, r2
 8003a98:	68ba      	ldr	r2, [r7, #8]
 8003a9a:	1ad3      	subs	r3, r2, r3
 8003a9c:	425a      	negs	r2, r3
 8003a9e:	4153      	adcs	r3, r2
 8003aa0:	b2db      	uxtb	r3, r3
 8003aa2:	001a      	movs	r2, r3
 8003aa4:	1dfb      	adds	r3, r7, #7
 8003aa6:	781b      	ldrb	r3, [r3, #0]
 8003aa8:	429a      	cmp	r2, r3
 8003aaa:	d197      	bne.n	80039dc <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003aac:	2300      	movs	r3, #0
}
 8003aae:	0018      	movs	r0, r3
 8003ab0:	46bd      	mov	sp, r7
 8003ab2:	b008      	add	sp, #32
 8003ab4:	bd80      	pop	{r7, pc}
 8003ab6:	46c0      	nop			@ (mov r8, r8)
 8003ab8:	20000000 	.word	0x20000000
 8003abc:	ffffdfff 	.word	0xffffdfff

08003ac0 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003ac0:	b580      	push	{r7, lr}
 8003ac2:	b08a      	sub	sp, #40	@ 0x28
 8003ac4:	af00      	add	r7, sp, #0
 8003ac6:	60f8      	str	r0, [r7, #12]
 8003ac8:	60b9      	str	r1, [r7, #8]
 8003aca:	607a      	str	r2, [r7, #4]
 8003acc:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8003ace:	2317      	movs	r3, #23
 8003ad0:	18fb      	adds	r3, r7, r3
 8003ad2:	2200      	movs	r2, #0
 8003ad4:	701a      	strb	r2, [r3, #0]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8003ad6:	f7fd f9b5 	bl	8000e44 <HAL_GetTick>
 8003ada:	0002      	movs	r2, r0
 8003adc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ade:	1a9b      	subs	r3, r3, r2
 8003ae0:	683a      	ldr	r2, [r7, #0]
 8003ae2:	18d3      	adds	r3, r2, r3
 8003ae4:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8003ae6:	f7fd f9ad 	bl	8000e44 <HAL_GetTick>
 8003aea:	0003      	movs	r3, r0
 8003aec:	623b      	str	r3, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	330c      	adds	r3, #12
 8003af4:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8003af6:	4b41      	ldr	r3, [pc, #260]	@ (8003bfc <SPI_WaitFifoStateUntilTimeout+0x13c>)
 8003af8:	681a      	ldr	r2, [r3, #0]
 8003afa:	0013      	movs	r3, r2
 8003afc:	009b      	lsls	r3, r3, #2
 8003afe:	189b      	adds	r3, r3, r2
 8003b00:	00da      	lsls	r2, r3, #3
 8003b02:	1ad3      	subs	r3, r2, r3
 8003b04:	0d1b      	lsrs	r3, r3, #20
 8003b06:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003b08:	4353      	muls	r3, r2
 8003b0a:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8003b0c:	e068      	b.n	8003be0 <SPI_WaitFifoStateUntilTimeout+0x120>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8003b0e:	68ba      	ldr	r2, [r7, #8]
 8003b10:	23c0      	movs	r3, #192	@ 0xc0
 8003b12:	00db      	lsls	r3, r3, #3
 8003b14:	429a      	cmp	r2, r3
 8003b16:	d10a      	bne.n	8003b2e <SPI_WaitFifoStateUntilTimeout+0x6e>
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d107      	bne.n	8003b2e <SPI_WaitFifoStateUntilTimeout+0x6e>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8003b1e:	69fb      	ldr	r3, [r7, #28]
 8003b20:	781b      	ldrb	r3, [r3, #0]
 8003b22:	b2da      	uxtb	r2, r3
 8003b24:	2117      	movs	r1, #23
 8003b26:	187b      	adds	r3, r7, r1
 8003b28:	701a      	strb	r2, [r3, #0]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8003b2a:	187b      	adds	r3, r7, r1
 8003b2c:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 8003b2e:	683b      	ldr	r3, [r7, #0]
 8003b30:	3301      	adds	r3, #1
 8003b32:	d055      	beq.n	8003be0 <SPI_WaitFifoStateUntilTimeout+0x120>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003b34:	f7fd f986 	bl	8000e44 <HAL_GetTick>
 8003b38:	0002      	movs	r2, r0
 8003b3a:	6a3b      	ldr	r3, [r7, #32]
 8003b3c:	1ad3      	subs	r3, r2, r3
 8003b3e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003b40:	429a      	cmp	r2, r3
 8003b42:	d902      	bls.n	8003b4a <SPI_WaitFifoStateUntilTimeout+0x8a>
 8003b44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d142      	bne.n	8003bd0 <SPI_WaitFifoStateUntilTimeout+0x110>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	685a      	ldr	r2, [r3, #4]
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	21e0      	movs	r1, #224	@ 0xe0
 8003b56:	438a      	bics	r2, r1
 8003b58:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	685a      	ldr	r2, [r3, #4]
 8003b5e:	2382      	movs	r3, #130	@ 0x82
 8003b60:	005b      	lsls	r3, r3, #1
 8003b62:	429a      	cmp	r2, r3
 8003b64:	d113      	bne.n	8003b8e <SPI_WaitFifoStateUntilTimeout+0xce>
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	689a      	ldr	r2, [r3, #8]
 8003b6a:	2380      	movs	r3, #128	@ 0x80
 8003b6c:	021b      	lsls	r3, r3, #8
 8003b6e:	429a      	cmp	r2, r3
 8003b70:	d005      	beq.n	8003b7e <SPI_WaitFifoStateUntilTimeout+0xbe>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	689a      	ldr	r2, [r3, #8]
 8003b76:	2380      	movs	r3, #128	@ 0x80
 8003b78:	00db      	lsls	r3, r3, #3
 8003b7a:	429a      	cmp	r2, r3
 8003b7c:	d107      	bne.n	8003b8e <SPI_WaitFifoStateUntilTimeout+0xce>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	681a      	ldr	r2, [r3, #0]
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	2140      	movs	r1, #64	@ 0x40
 8003b8a:	438a      	bics	r2, r1
 8003b8c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003b92:	2380      	movs	r3, #128	@ 0x80
 8003b94:	019b      	lsls	r3, r3, #6
 8003b96:	429a      	cmp	r2, r3
 8003b98:	d110      	bne.n	8003bbc <SPI_WaitFifoStateUntilTimeout+0xfc>
        {
          SPI_RESET_CRC(hspi);
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	681a      	ldr	r2, [r3, #0]
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	4916      	ldr	r1, [pc, #88]	@ (8003c00 <SPI_WaitFifoStateUntilTimeout+0x140>)
 8003ba6:	400a      	ands	r2, r1
 8003ba8:	601a      	str	r2, [r3, #0]
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	681a      	ldr	r2, [r3, #0]
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	2180      	movs	r1, #128	@ 0x80
 8003bb6:	0189      	lsls	r1, r1, #6
 8003bb8:	430a      	orrs	r2, r1
 8003bba:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	225d      	movs	r2, #93	@ 0x5d
 8003bc0:	2101      	movs	r1, #1
 8003bc2:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	225c      	movs	r2, #92	@ 0x5c
 8003bc8:	2100      	movs	r1, #0
 8003bca:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8003bcc:	2303      	movs	r3, #3
 8003bce:	e010      	b.n	8003bf2 <SPI_WaitFifoStateUntilTimeout+0x132>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003bd0:	69bb      	ldr	r3, [r7, #24]
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d101      	bne.n	8003bda <SPI_WaitFifoStateUntilTimeout+0x11a>
      {
        tmp_timeout = 0U;
 8003bd6:	2300      	movs	r3, #0
 8003bd8:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8003bda:	69bb      	ldr	r3, [r7, #24]
 8003bdc:	3b01      	subs	r3, #1
 8003bde:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	689b      	ldr	r3, [r3, #8]
 8003be6:	68ba      	ldr	r2, [r7, #8]
 8003be8:	4013      	ands	r3, r2
 8003bea:	687a      	ldr	r2, [r7, #4]
 8003bec:	429a      	cmp	r2, r3
 8003bee:	d18e      	bne.n	8003b0e <SPI_WaitFifoStateUntilTimeout+0x4e>
    }
  }

  return HAL_OK;
 8003bf0:	2300      	movs	r3, #0
}
 8003bf2:	0018      	movs	r0, r3
 8003bf4:	46bd      	mov	sp, r7
 8003bf6:	b00a      	add	sp, #40	@ 0x28
 8003bf8:	bd80      	pop	{r7, pc}
 8003bfa:	46c0      	nop			@ (mov r8, r8)
 8003bfc:	20000000 	.word	0x20000000
 8003c00:	ffffdfff 	.word	0xffffdfff

08003c04 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003c04:	b580      	push	{r7, lr}
 8003c06:	b086      	sub	sp, #24
 8003c08:	af02      	add	r7, sp, #8
 8003c0a:	60f8      	str	r0, [r7, #12]
 8003c0c:	60b9      	str	r1, [r7, #8]
 8003c0e:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003c10:	68ba      	ldr	r2, [r7, #8]
 8003c12:	23c0      	movs	r3, #192	@ 0xc0
 8003c14:	0159      	lsls	r1, r3, #5
 8003c16:	68f8      	ldr	r0, [r7, #12]
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	9300      	str	r3, [sp, #0]
 8003c1c:	0013      	movs	r3, r2
 8003c1e:	2200      	movs	r2, #0
 8003c20:	f7ff ff4e 	bl	8003ac0 <SPI_WaitFifoStateUntilTimeout>
 8003c24:	1e03      	subs	r3, r0, #0
 8003c26:	d007      	beq.n	8003c38 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003c2c:	2220      	movs	r2, #32
 8003c2e:	431a      	orrs	r2, r3
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8003c34:	2303      	movs	r3, #3
 8003c36:	e027      	b.n	8003c88 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003c38:	68ba      	ldr	r2, [r7, #8]
 8003c3a:	68f8      	ldr	r0, [r7, #12]
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	9300      	str	r3, [sp, #0]
 8003c40:	0013      	movs	r3, r2
 8003c42:	2200      	movs	r2, #0
 8003c44:	2180      	movs	r1, #128	@ 0x80
 8003c46:	f7ff fead 	bl	80039a4 <SPI_WaitFlagStateUntilTimeout>
 8003c4a:	1e03      	subs	r3, r0, #0
 8003c4c:	d007      	beq.n	8003c5e <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003c52:	2220      	movs	r2, #32
 8003c54:	431a      	orrs	r2, r3
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8003c5a:	2303      	movs	r3, #3
 8003c5c:	e014      	b.n	8003c88 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003c5e:	68ba      	ldr	r2, [r7, #8]
 8003c60:	23c0      	movs	r3, #192	@ 0xc0
 8003c62:	00d9      	lsls	r1, r3, #3
 8003c64:	68f8      	ldr	r0, [r7, #12]
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	9300      	str	r3, [sp, #0]
 8003c6a:	0013      	movs	r3, r2
 8003c6c:	2200      	movs	r2, #0
 8003c6e:	f7ff ff27 	bl	8003ac0 <SPI_WaitFifoStateUntilTimeout>
 8003c72:	1e03      	subs	r3, r0, #0
 8003c74:	d007      	beq.n	8003c86 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003c7a:	2220      	movs	r2, #32
 8003c7c:	431a      	orrs	r2, r3
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8003c82:	2303      	movs	r3, #3
 8003c84:	e000      	b.n	8003c88 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8003c86:	2300      	movs	r3, #0
}
 8003c88:	0018      	movs	r0, r3
 8003c8a:	46bd      	mov	sp, r7
 8003c8c:	b004      	add	sp, #16
 8003c8e:	bd80      	pop	{r7, pc}

08003c90 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003c90:	b580      	push	{r7, lr}
 8003c92:	b082      	sub	sp, #8
 8003c94:	af00      	add	r7, sp, #0
 8003c96:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d101      	bne.n	8003ca2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003c9e:	2301      	movs	r3, #1
 8003ca0:	e044      	b.n	8003d2c <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d107      	bne.n	8003cba <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	2278      	movs	r2, #120	@ 0x78
 8003cae:	2100      	movs	r1, #0
 8003cb0:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	0018      	movs	r0, r3
 8003cb6:	f7fc ff99 	bl	8000bec <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	2224      	movs	r2, #36	@ 0x24
 8003cbe:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	681a      	ldr	r2, [r3, #0]
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	2101      	movs	r1, #1
 8003ccc:	438a      	bics	r2, r1
 8003cce:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d003      	beq.n	8003ce0 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	0018      	movs	r0, r3
 8003cdc:	f000 f9b4 	bl	8004048 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	0018      	movs	r0, r3
 8003ce4:	f000 f828 	bl	8003d38 <UART_SetConfig>
 8003ce8:	0003      	movs	r3, r0
 8003cea:	2b01      	cmp	r3, #1
 8003cec:	d101      	bne.n	8003cf2 <HAL_UART_Init+0x62>
  {
    return HAL_ERROR;
 8003cee:	2301      	movs	r3, #1
 8003cf0:	e01c      	b.n	8003d2c <HAL_UART_Init+0x9c>

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	685a      	ldr	r2, [r3, #4]
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	490d      	ldr	r1, [pc, #52]	@ (8003d34 <HAL_UART_Init+0xa4>)
 8003cfe:	400a      	ands	r2, r1
 8003d00:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
#endif /* USART_CR2_LINEN */
#if defined (USART_CR3_SCEN)
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	689a      	ldr	r2, [r3, #8]
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	212a      	movs	r1, #42	@ 0x2a
 8003d0e:	438a      	bics	r2, r1
 8003d10:	609a      	str	r2, [r3, #8]
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	681a      	ldr	r2, [r3, #0]
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	2101      	movs	r1, #1
 8003d1e:	430a      	orrs	r2, r1
 8003d20:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	0018      	movs	r0, r3
 8003d26:	f000 fa43 	bl	80041b0 <UART_CheckIdleState>
 8003d2a:	0003      	movs	r3, r0
}
 8003d2c:	0018      	movs	r0, r3
 8003d2e:	46bd      	mov	sp, r7
 8003d30:	b002      	add	sp, #8
 8003d32:	bd80      	pop	{r7, pc}
 8003d34:	ffffb7ff 	.word	0xffffb7ff

08003d38 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003d38:	b580      	push	{r7, lr}
 8003d3a:	b088      	sub	sp, #32
 8003d3c:	af00      	add	r7, sp, #0
 8003d3e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003d40:	231e      	movs	r3, #30
 8003d42:	18fb      	adds	r3, r7, r3
 8003d44:	2200      	movs	r2, #0
 8003d46:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	689a      	ldr	r2, [r3, #8]
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	691b      	ldr	r3, [r3, #16]
 8003d50:	431a      	orrs	r2, r3
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	695b      	ldr	r3, [r3, #20]
 8003d56:	431a      	orrs	r2, r3
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	69db      	ldr	r3, [r3, #28]
 8003d5c:	4313      	orrs	r3, r2
 8003d5e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	4aaf      	ldr	r2, [pc, #700]	@ (8004024 <UART_SetConfig+0x2ec>)
 8003d68:	4013      	ands	r3, r2
 8003d6a:	0019      	movs	r1, r3
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	697a      	ldr	r2, [r7, #20]
 8003d72:	430a      	orrs	r2, r1
 8003d74:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	685b      	ldr	r3, [r3, #4]
 8003d7c:	4aaa      	ldr	r2, [pc, #680]	@ (8004028 <UART_SetConfig+0x2f0>)
 8003d7e:	4013      	ands	r3, r2
 8003d80:	0019      	movs	r1, r3
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	68da      	ldr	r2, [r3, #12]
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	430a      	orrs	r2, r1
 8003d8c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	699b      	ldr	r3, [r3, #24]
 8003d92:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	6a1b      	ldr	r3, [r3, #32]
 8003d98:	697a      	ldr	r2, [r7, #20]
 8003d9a:	4313      	orrs	r3, r2
 8003d9c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	689b      	ldr	r3, [r3, #8]
 8003da4:	4aa1      	ldr	r2, [pc, #644]	@ (800402c <UART_SetConfig+0x2f4>)
 8003da6:	4013      	ands	r3, r2
 8003da8:	0019      	movs	r1, r3
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	697a      	ldr	r2, [r7, #20]
 8003db0:	430a      	orrs	r2, r1
 8003db2:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	4a9d      	ldr	r2, [pc, #628]	@ (8004030 <UART_SetConfig+0x2f8>)
 8003dba:	4293      	cmp	r3, r2
 8003dbc:	d127      	bne.n	8003e0e <UART_SetConfig+0xd6>
 8003dbe:	4b9d      	ldr	r3, [pc, #628]	@ (8004034 <UART_SetConfig+0x2fc>)
 8003dc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003dc2:	2203      	movs	r2, #3
 8003dc4:	4013      	ands	r3, r2
 8003dc6:	2b03      	cmp	r3, #3
 8003dc8:	d00d      	beq.n	8003de6 <UART_SetConfig+0xae>
 8003dca:	d81b      	bhi.n	8003e04 <UART_SetConfig+0xcc>
 8003dcc:	2b02      	cmp	r3, #2
 8003dce:	d014      	beq.n	8003dfa <UART_SetConfig+0xc2>
 8003dd0:	d818      	bhi.n	8003e04 <UART_SetConfig+0xcc>
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d002      	beq.n	8003ddc <UART_SetConfig+0xa4>
 8003dd6:	2b01      	cmp	r3, #1
 8003dd8:	d00a      	beq.n	8003df0 <UART_SetConfig+0xb8>
 8003dda:	e013      	b.n	8003e04 <UART_SetConfig+0xcc>
 8003ddc:	231f      	movs	r3, #31
 8003dde:	18fb      	adds	r3, r7, r3
 8003de0:	2200      	movs	r2, #0
 8003de2:	701a      	strb	r2, [r3, #0]
 8003de4:	e065      	b.n	8003eb2 <UART_SetConfig+0x17a>
 8003de6:	231f      	movs	r3, #31
 8003de8:	18fb      	adds	r3, r7, r3
 8003dea:	2202      	movs	r2, #2
 8003dec:	701a      	strb	r2, [r3, #0]
 8003dee:	e060      	b.n	8003eb2 <UART_SetConfig+0x17a>
 8003df0:	231f      	movs	r3, #31
 8003df2:	18fb      	adds	r3, r7, r3
 8003df4:	2204      	movs	r2, #4
 8003df6:	701a      	strb	r2, [r3, #0]
 8003df8:	e05b      	b.n	8003eb2 <UART_SetConfig+0x17a>
 8003dfa:	231f      	movs	r3, #31
 8003dfc:	18fb      	adds	r3, r7, r3
 8003dfe:	2208      	movs	r2, #8
 8003e00:	701a      	strb	r2, [r3, #0]
 8003e02:	e056      	b.n	8003eb2 <UART_SetConfig+0x17a>
 8003e04:	231f      	movs	r3, #31
 8003e06:	18fb      	adds	r3, r7, r3
 8003e08:	2210      	movs	r2, #16
 8003e0a:	701a      	strb	r2, [r3, #0]
 8003e0c:	e051      	b.n	8003eb2 <UART_SetConfig+0x17a>
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	4a89      	ldr	r2, [pc, #548]	@ (8004038 <UART_SetConfig+0x300>)
 8003e14:	4293      	cmp	r3, r2
 8003e16:	d134      	bne.n	8003e82 <UART_SetConfig+0x14a>
 8003e18:	4b86      	ldr	r3, [pc, #536]	@ (8004034 <UART_SetConfig+0x2fc>)
 8003e1a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003e1c:	23c0      	movs	r3, #192	@ 0xc0
 8003e1e:	029b      	lsls	r3, r3, #10
 8003e20:	4013      	ands	r3, r2
 8003e22:	22c0      	movs	r2, #192	@ 0xc0
 8003e24:	0292      	lsls	r2, r2, #10
 8003e26:	4293      	cmp	r3, r2
 8003e28:	d017      	beq.n	8003e5a <UART_SetConfig+0x122>
 8003e2a:	22c0      	movs	r2, #192	@ 0xc0
 8003e2c:	0292      	lsls	r2, r2, #10
 8003e2e:	4293      	cmp	r3, r2
 8003e30:	d822      	bhi.n	8003e78 <UART_SetConfig+0x140>
 8003e32:	2280      	movs	r2, #128	@ 0x80
 8003e34:	0292      	lsls	r2, r2, #10
 8003e36:	4293      	cmp	r3, r2
 8003e38:	d019      	beq.n	8003e6e <UART_SetConfig+0x136>
 8003e3a:	2280      	movs	r2, #128	@ 0x80
 8003e3c:	0292      	lsls	r2, r2, #10
 8003e3e:	4293      	cmp	r3, r2
 8003e40:	d81a      	bhi.n	8003e78 <UART_SetConfig+0x140>
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d004      	beq.n	8003e50 <UART_SetConfig+0x118>
 8003e46:	2280      	movs	r2, #128	@ 0x80
 8003e48:	0252      	lsls	r2, r2, #9
 8003e4a:	4293      	cmp	r3, r2
 8003e4c:	d00a      	beq.n	8003e64 <UART_SetConfig+0x12c>
 8003e4e:	e013      	b.n	8003e78 <UART_SetConfig+0x140>
 8003e50:	231f      	movs	r3, #31
 8003e52:	18fb      	adds	r3, r7, r3
 8003e54:	2200      	movs	r2, #0
 8003e56:	701a      	strb	r2, [r3, #0]
 8003e58:	e02b      	b.n	8003eb2 <UART_SetConfig+0x17a>
 8003e5a:	231f      	movs	r3, #31
 8003e5c:	18fb      	adds	r3, r7, r3
 8003e5e:	2202      	movs	r2, #2
 8003e60:	701a      	strb	r2, [r3, #0]
 8003e62:	e026      	b.n	8003eb2 <UART_SetConfig+0x17a>
 8003e64:	231f      	movs	r3, #31
 8003e66:	18fb      	adds	r3, r7, r3
 8003e68:	2204      	movs	r2, #4
 8003e6a:	701a      	strb	r2, [r3, #0]
 8003e6c:	e021      	b.n	8003eb2 <UART_SetConfig+0x17a>
 8003e6e:	231f      	movs	r3, #31
 8003e70:	18fb      	adds	r3, r7, r3
 8003e72:	2208      	movs	r2, #8
 8003e74:	701a      	strb	r2, [r3, #0]
 8003e76:	e01c      	b.n	8003eb2 <UART_SetConfig+0x17a>
 8003e78:	231f      	movs	r3, #31
 8003e7a:	18fb      	adds	r3, r7, r3
 8003e7c:	2210      	movs	r2, #16
 8003e7e:	701a      	strb	r2, [r3, #0]
 8003e80:	e017      	b.n	8003eb2 <UART_SetConfig+0x17a>
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	4a6d      	ldr	r2, [pc, #436]	@ (800403c <UART_SetConfig+0x304>)
 8003e88:	4293      	cmp	r3, r2
 8003e8a:	d104      	bne.n	8003e96 <UART_SetConfig+0x15e>
 8003e8c:	231f      	movs	r3, #31
 8003e8e:	18fb      	adds	r3, r7, r3
 8003e90:	2200      	movs	r2, #0
 8003e92:	701a      	strb	r2, [r3, #0]
 8003e94:	e00d      	b.n	8003eb2 <UART_SetConfig+0x17a>
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	4a69      	ldr	r2, [pc, #420]	@ (8004040 <UART_SetConfig+0x308>)
 8003e9c:	4293      	cmp	r3, r2
 8003e9e:	d104      	bne.n	8003eaa <UART_SetConfig+0x172>
 8003ea0:	231f      	movs	r3, #31
 8003ea2:	18fb      	adds	r3, r7, r3
 8003ea4:	2200      	movs	r2, #0
 8003ea6:	701a      	strb	r2, [r3, #0]
 8003ea8:	e003      	b.n	8003eb2 <UART_SetConfig+0x17a>
 8003eaa:	231f      	movs	r3, #31
 8003eac:	18fb      	adds	r3, r7, r3
 8003eae:	2210      	movs	r2, #16
 8003eb0:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	69da      	ldr	r2, [r3, #28]
 8003eb6:	2380      	movs	r3, #128	@ 0x80
 8003eb8:	021b      	lsls	r3, r3, #8
 8003eba:	429a      	cmp	r2, r3
 8003ebc:	d15c      	bne.n	8003f78 <UART_SetConfig+0x240>
  {
    switch (clocksource)
 8003ebe:	231f      	movs	r3, #31
 8003ec0:	18fb      	adds	r3, r7, r3
 8003ec2:	781b      	ldrb	r3, [r3, #0]
 8003ec4:	2b08      	cmp	r3, #8
 8003ec6:	d015      	beq.n	8003ef4 <UART_SetConfig+0x1bc>
 8003ec8:	dc18      	bgt.n	8003efc <UART_SetConfig+0x1c4>
 8003eca:	2b04      	cmp	r3, #4
 8003ecc:	d00d      	beq.n	8003eea <UART_SetConfig+0x1b2>
 8003ece:	dc15      	bgt.n	8003efc <UART_SetConfig+0x1c4>
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	d002      	beq.n	8003eda <UART_SetConfig+0x1a2>
 8003ed4:	2b02      	cmp	r3, #2
 8003ed6:	d005      	beq.n	8003ee4 <UART_SetConfig+0x1ac>
 8003ed8:	e010      	b.n	8003efc <UART_SetConfig+0x1c4>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003eda:	f7ff f855 	bl	8002f88 <HAL_RCC_GetPCLK1Freq>
 8003ede:	0003      	movs	r3, r0
 8003ee0:	61bb      	str	r3, [r7, #24]
        break;
 8003ee2:	e012      	b.n	8003f0a <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003ee4:	4b57      	ldr	r3, [pc, #348]	@ (8004044 <UART_SetConfig+0x30c>)
 8003ee6:	61bb      	str	r3, [r7, #24]
        break;
 8003ee8:	e00f      	b.n	8003f0a <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003eea:	f7fe ffd1 	bl	8002e90 <HAL_RCC_GetSysClockFreq>
 8003eee:	0003      	movs	r3, r0
 8003ef0:	61bb      	str	r3, [r7, #24]
        break;
 8003ef2:	e00a      	b.n	8003f0a <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003ef4:	2380      	movs	r3, #128	@ 0x80
 8003ef6:	021b      	lsls	r3, r3, #8
 8003ef8:	61bb      	str	r3, [r7, #24]
        break;
 8003efa:	e006      	b.n	8003f0a <UART_SetConfig+0x1d2>
      default:
        pclk = 0U;
 8003efc:	2300      	movs	r3, #0
 8003efe:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003f00:	231e      	movs	r3, #30
 8003f02:	18fb      	adds	r3, r7, r3
 8003f04:	2201      	movs	r2, #1
 8003f06:	701a      	strb	r2, [r3, #0]
        break;
 8003f08:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003f0a:	69bb      	ldr	r3, [r7, #24]
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d100      	bne.n	8003f12 <UART_SetConfig+0x1da>
 8003f10:	e07a      	b.n	8004008 <UART_SetConfig+0x2d0>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003f12:	69bb      	ldr	r3, [r7, #24]
 8003f14:	005a      	lsls	r2, r3, #1
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	685b      	ldr	r3, [r3, #4]
 8003f1a:	085b      	lsrs	r3, r3, #1
 8003f1c:	18d2      	adds	r2, r2, r3
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	685b      	ldr	r3, [r3, #4]
 8003f22:	0019      	movs	r1, r3
 8003f24:	0010      	movs	r0, r2
 8003f26:	f7fc f8ef 	bl	8000108 <__udivsi3>
 8003f2a:	0003      	movs	r3, r0
 8003f2c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003f2e:	693b      	ldr	r3, [r7, #16]
 8003f30:	2b0f      	cmp	r3, #15
 8003f32:	d91c      	bls.n	8003f6e <UART_SetConfig+0x236>
 8003f34:	693a      	ldr	r2, [r7, #16]
 8003f36:	2380      	movs	r3, #128	@ 0x80
 8003f38:	025b      	lsls	r3, r3, #9
 8003f3a:	429a      	cmp	r2, r3
 8003f3c:	d217      	bcs.n	8003f6e <UART_SetConfig+0x236>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003f3e:	693b      	ldr	r3, [r7, #16]
 8003f40:	b29a      	uxth	r2, r3
 8003f42:	200e      	movs	r0, #14
 8003f44:	183b      	adds	r3, r7, r0
 8003f46:	210f      	movs	r1, #15
 8003f48:	438a      	bics	r2, r1
 8003f4a:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003f4c:	693b      	ldr	r3, [r7, #16]
 8003f4e:	085b      	lsrs	r3, r3, #1
 8003f50:	b29b      	uxth	r3, r3
 8003f52:	2207      	movs	r2, #7
 8003f54:	4013      	ands	r3, r2
 8003f56:	b299      	uxth	r1, r3
 8003f58:	183b      	adds	r3, r7, r0
 8003f5a:	183a      	adds	r2, r7, r0
 8003f5c:	8812      	ldrh	r2, [r2, #0]
 8003f5e:	430a      	orrs	r2, r1
 8003f60:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	183a      	adds	r2, r7, r0
 8003f68:	8812      	ldrh	r2, [r2, #0]
 8003f6a:	60da      	str	r2, [r3, #12]
 8003f6c:	e04c      	b.n	8004008 <UART_SetConfig+0x2d0>
      }
      else
      {
        ret = HAL_ERROR;
 8003f6e:	231e      	movs	r3, #30
 8003f70:	18fb      	adds	r3, r7, r3
 8003f72:	2201      	movs	r2, #1
 8003f74:	701a      	strb	r2, [r3, #0]
 8003f76:	e047      	b.n	8004008 <UART_SetConfig+0x2d0>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003f78:	231f      	movs	r3, #31
 8003f7a:	18fb      	adds	r3, r7, r3
 8003f7c:	781b      	ldrb	r3, [r3, #0]
 8003f7e:	2b08      	cmp	r3, #8
 8003f80:	d015      	beq.n	8003fae <UART_SetConfig+0x276>
 8003f82:	dc18      	bgt.n	8003fb6 <UART_SetConfig+0x27e>
 8003f84:	2b04      	cmp	r3, #4
 8003f86:	d00d      	beq.n	8003fa4 <UART_SetConfig+0x26c>
 8003f88:	dc15      	bgt.n	8003fb6 <UART_SetConfig+0x27e>
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d002      	beq.n	8003f94 <UART_SetConfig+0x25c>
 8003f8e:	2b02      	cmp	r3, #2
 8003f90:	d005      	beq.n	8003f9e <UART_SetConfig+0x266>
 8003f92:	e010      	b.n	8003fb6 <UART_SetConfig+0x27e>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003f94:	f7fe fff8 	bl	8002f88 <HAL_RCC_GetPCLK1Freq>
 8003f98:	0003      	movs	r3, r0
 8003f9a:	61bb      	str	r3, [r7, #24]
        break;
 8003f9c:	e012      	b.n	8003fc4 <UART_SetConfig+0x28c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003f9e:	4b29      	ldr	r3, [pc, #164]	@ (8004044 <UART_SetConfig+0x30c>)
 8003fa0:	61bb      	str	r3, [r7, #24]
        break;
 8003fa2:	e00f      	b.n	8003fc4 <UART_SetConfig+0x28c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003fa4:	f7fe ff74 	bl	8002e90 <HAL_RCC_GetSysClockFreq>
 8003fa8:	0003      	movs	r3, r0
 8003faa:	61bb      	str	r3, [r7, #24]
        break;
 8003fac:	e00a      	b.n	8003fc4 <UART_SetConfig+0x28c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003fae:	2380      	movs	r3, #128	@ 0x80
 8003fb0:	021b      	lsls	r3, r3, #8
 8003fb2:	61bb      	str	r3, [r7, #24]
        break;
 8003fb4:	e006      	b.n	8003fc4 <UART_SetConfig+0x28c>
      default:
        pclk = 0U;
 8003fb6:	2300      	movs	r3, #0
 8003fb8:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003fba:	231e      	movs	r3, #30
 8003fbc:	18fb      	adds	r3, r7, r3
 8003fbe:	2201      	movs	r2, #1
 8003fc0:	701a      	strb	r2, [r3, #0]
        break;
 8003fc2:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 8003fc4:	69bb      	ldr	r3, [r7, #24]
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d01e      	beq.n	8004008 <UART_SetConfig+0x2d0>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	685b      	ldr	r3, [r3, #4]
 8003fce:	085a      	lsrs	r2, r3, #1
 8003fd0:	69bb      	ldr	r3, [r7, #24]
 8003fd2:	18d2      	adds	r2, r2, r3
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	685b      	ldr	r3, [r3, #4]
 8003fd8:	0019      	movs	r1, r3
 8003fda:	0010      	movs	r0, r2
 8003fdc:	f7fc f894 	bl	8000108 <__udivsi3>
 8003fe0:	0003      	movs	r3, r0
 8003fe2:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003fe4:	693b      	ldr	r3, [r7, #16]
 8003fe6:	2b0f      	cmp	r3, #15
 8003fe8:	d90a      	bls.n	8004000 <UART_SetConfig+0x2c8>
 8003fea:	693a      	ldr	r2, [r7, #16]
 8003fec:	2380      	movs	r3, #128	@ 0x80
 8003fee:	025b      	lsls	r3, r3, #9
 8003ff0:	429a      	cmp	r2, r3
 8003ff2:	d205      	bcs.n	8004000 <UART_SetConfig+0x2c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003ff4:	693b      	ldr	r3, [r7, #16]
 8003ff6:	b29a      	uxth	r2, r3
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	60da      	str	r2, [r3, #12]
 8003ffe:	e003      	b.n	8004008 <UART_SetConfig+0x2d0>
      }
      else
      {
        ret = HAL_ERROR;
 8004000:	231e      	movs	r3, #30
 8004002:	18fb      	adds	r3, r7, r3
 8004004:	2201      	movs	r2, #1
 8004006:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	2200      	movs	r2, #0
 800400c:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	2200      	movs	r2, #0
 8004012:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8004014:	231e      	movs	r3, #30
 8004016:	18fb      	adds	r3, r7, r3
 8004018:	781b      	ldrb	r3, [r3, #0]
}
 800401a:	0018      	movs	r0, r3
 800401c:	46bd      	mov	sp, r7
 800401e:	b008      	add	sp, #32
 8004020:	bd80      	pop	{r7, pc}
 8004022:	46c0      	nop			@ (mov r8, r8)
 8004024:	efff69f3 	.word	0xefff69f3
 8004028:	ffffcfff 	.word	0xffffcfff
 800402c:	fffff4ff 	.word	0xfffff4ff
 8004030:	40013800 	.word	0x40013800
 8004034:	40021000 	.word	0x40021000
 8004038:	40004400 	.word	0x40004400
 800403c:	40004800 	.word	0x40004800
 8004040:	40004c00 	.word	0x40004c00
 8004044:	007a1200 	.word	0x007a1200

08004048 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004048:	b580      	push	{r7, lr}
 800404a:	b082      	sub	sp, #8
 800404c:	af00      	add	r7, sp, #0
 800404e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004054:	2208      	movs	r2, #8
 8004056:	4013      	ands	r3, r2
 8004058:	d00b      	beq.n	8004072 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	685b      	ldr	r3, [r3, #4]
 8004060:	4a4a      	ldr	r2, [pc, #296]	@ (800418c <UART_AdvFeatureConfig+0x144>)
 8004062:	4013      	ands	r3, r2
 8004064:	0019      	movs	r1, r3
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	430a      	orrs	r2, r1
 8004070:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004076:	2201      	movs	r2, #1
 8004078:	4013      	ands	r3, r2
 800407a:	d00b      	beq.n	8004094 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	685b      	ldr	r3, [r3, #4]
 8004082:	4a43      	ldr	r2, [pc, #268]	@ (8004190 <UART_AdvFeatureConfig+0x148>)
 8004084:	4013      	ands	r3, r2
 8004086:	0019      	movs	r1, r3
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	430a      	orrs	r2, r1
 8004092:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004098:	2202      	movs	r2, #2
 800409a:	4013      	ands	r3, r2
 800409c:	d00b      	beq.n	80040b6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	685b      	ldr	r3, [r3, #4]
 80040a4:	4a3b      	ldr	r2, [pc, #236]	@ (8004194 <UART_AdvFeatureConfig+0x14c>)
 80040a6:	4013      	ands	r3, r2
 80040a8:	0019      	movs	r1, r3
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	430a      	orrs	r2, r1
 80040b4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040ba:	2204      	movs	r2, #4
 80040bc:	4013      	ands	r3, r2
 80040be:	d00b      	beq.n	80040d8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	685b      	ldr	r3, [r3, #4]
 80040c6:	4a34      	ldr	r2, [pc, #208]	@ (8004198 <UART_AdvFeatureConfig+0x150>)
 80040c8:	4013      	ands	r3, r2
 80040ca:	0019      	movs	r1, r3
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	430a      	orrs	r2, r1
 80040d6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040dc:	2210      	movs	r2, #16
 80040de:	4013      	ands	r3, r2
 80040e0:	d00b      	beq.n	80040fa <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	689b      	ldr	r3, [r3, #8]
 80040e8:	4a2c      	ldr	r2, [pc, #176]	@ (800419c <UART_AdvFeatureConfig+0x154>)
 80040ea:	4013      	ands	r3, r2
 80040ec:	0019      	movs	r1, r3
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	430a      	orrs	r2, r1
 80040f8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040fe:	2220      	movs	r2, #32
 8004100:	4013      	ands	r3, r2
 8004102:	d00b      	beq.n	800411c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	689b      	ldr	r3, [r3, #8]
 800410a:	4a25      	ldr	r2, [pc, #148]	@ (80041a0 <UART_AdvFeatureConfig+0x158>)
 800410c:	4013      	ands	r3, r2
 800410e:	0019      	movs	r1, r3
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	430a      	orrs	r2, r1
 800411a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004120:	2240      	movs	r2, #64	@ 0x40
 8004122:	4013      	ands	r3, r2
 8004124:	d01d      	beq.n	8004162 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	685b      	ldr	r3, [r3, #4]
 800412c:	4a1d      	ldr	r2, [pc, #116]	@ (80041a4 <UART_AdvFeatureConfig+0x15c>)
 800412e:	4013      	ands	r3, r2
 8004130:	0019      	movs	r1, r3
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	430a      	orrs	r2, r1
 800413c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004142:	2380      	movs	r3, #128	@ 0x80
 8004144:	035b      	lsls	r3, r3, #13
 8004146:	429a      	cmp	r2, r3
 8004148:	d10b      	bne.n	8004162 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	685b      	ldr	r3, [r3, #4]
 8004150:	4a15      	ldr	r2, [pc, #84]	@ (80041a8 <UART_AdvFeatureConfig+0x160>)
 8004152:	4013      	ands	r3, r2
 8004154:	0019      	movs	r1, r3
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	430a      	orrs	r2, r1
 8004160:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004166:	2280      	movs	r2, #128	@ 0x80
 8004168:	4013      	ands	r3, r2
 800416a:	d00b      	beq.n	8004184 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	685b      	ldr	r3, [r3, #4]
 8004172:	4a0e      	ldr	r2, [pc, #56]	@ (80041ac <UART_AdvFeatureConfig+0x164>)
 8004174:	4013      	ands	r3, r2
 8004176:	0019      	movs	r1, r3
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	430a      	orrs	r2, r1
 8004182:	605a      	str	r2, [r3, #4]
  }
}
 8004184:	46c0      	nop			@ (mov r8, r8)
 8004186:	46bd      	mov	sp, r7
 8004188:	b002      	add	sp, #8
 800418a:	bd80      	pop	{r7, pc}
 800418c:	ffff7fff 	.word	0xffff7fff
 8004190:	fffdffff 	.word	0xfffdffff
 8004194:	fffeffff 	.word	0xfffeffff
 8004198:	fffbffff 	.word	0xfffbffff
 800419c:	ffffefff 	.word	0xffffefff
 80041a0:	ffffdfff 	.word	0xffffdfff
 80041a4:	ffefffff 	.word	0xffefffff
 80041a8:	ff9fffff 	.word	0xff9fffff
 80041ac:	fff7ffff 	.word	0xfff7ffff

080041b0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80041b0:	b580      	push	{r7, lr}
 80041b2:	b092      	sub	sp, #72	@ 0x48
 80041b4:	af02      	add	r7, sp, #8
 80041b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	2284      	movs	r2, #132	@ 0x84
 80041bc:	2100      	movs	r1, #0
 80041be:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80041c0:	f7fc fe40 	bl	8000e44 <HAL_GetTick>
 80041c4:	0003      	movs	r3, r0
 80041c6:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	2208      	movs	r2, #8
 80041d0:	4013      	ands	r3, r2
 80041d2:	2b08      	cmp	r3, #8
 80041d4:	d12c      	bne.n	8004230 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80041d6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80041d8:	2280      	movs	r2, #128	@ 0x80
 80041da:	0391      	lsls	r1, r2, #14
 80041dc:	6878      	ldr	r0, [r7, #4]
 80041de:	4a46      	ldr	r2, [pc, #280]	@ (80042f8 <UART_CheckIdleState+0x148>)
 80041e0:	9200      	str	r2, [sp, #0]
 80041e2:	2200      	movs	r2, #0
 80041e4:	f000 f88c 	bl	8004300 <UART_WaitOnFlagUntilTimeout>
 80041e8:	1e03      	subs	r3, r0, #0
 80041ea:	d021      	beq.n	8004230 <UART_CheckIdleState+0x80>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80041ec:	f3ef 8310 	mrs	r3, PRIMASK
 80041f0:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 80041f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80041f4:	63bb      	str	r3, [r7, #56]	@ 0x38
 80041f6:	2301      	movs	r3, #1
 80041f8:	62bb      	str	r3, [r7, #40]	@ 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80041fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80041fc:	f383 8810 	msr	PRIMASK, r3
}
 8004200:	46c0      	nop			@ (mov r8, r8)
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	681a      	ldr	r2, [r3, #0]
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	2180      	movs	r1, #128	@ 0x80
 800420e:	438a      	bics	r2, r1
 8004210:	601a      	str	r2, [r3, #0]
 8004212:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004214:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004216:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004218:	f383 8810 	msr	PRIMASK, r3
}
 800421c:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	2220      	movs	r2, #32
 8004222:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	2278      	movs	r2, #120	@ 0x78
 8004228:	2100      	movs	r1, #0
 800422a:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800422c:	2303      	movs	r3, #3
 800422e:	e05f      	b.n	80042f0 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	2204      	movs	r2, #4
 8004238:	4013      	ands	r3, r2
 800423a:	2b04      	cmp	r3, #4
 800423c:	d146      	bne.n	80042cc <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800423e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004240:	2280      	movs	r2, #128	@ 0x80
 8004242:	03d1      	lsls	r1, r2, #15
 8004244:	6878      	ldr	r0, [r7, #4]
 8004246:	4a2c      	ldr	r2, [pc, #176]	@ (80042f8 <UART_CheckIdleState+0x148>)
 8004248:	9200      	str	r2, [sp, #0]
 800424a:	2200      	movs	r2, #0
 800424c:	f000 f858 	bl	8004300 <UART_WaitOnFlagUntilTimeout>
 8004250:	1e03      	subs	r3, r0, #0
 8004252:	d03b      	beq.n	80042cc <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004254:	f3ef 8310 	mrs	r3, PRIMASK
 8004258:	60fb      	str	r3, [r7, #12]
  return(result);
 800425a:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800425c:	637b      	str	r3, [r7, #52]	@ 0x34
 800425e:	2301      	movs	r3, #1
 8004260:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004262:	693b      	ldr	r3, [r7, #16]
 8004264:	f383 8810 	msr	PRIMASK, r3
}
 8004268:	46c0      	nop			@ (mov r8, r8)
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	681a      	ldr	r2, [r3, #0]
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	4921      	ldr	r1, [pc, #132]	@ (80042fc <UART_CheckIdleState+0x14c>)
 8004276:	400a      	ands	r2, r1
 8004278:	601a      	str	r2, [r3, #0]
 800427a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800427c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800427e:	697b      	ldr	r3, [r7, #20]
 8004280:	f383 8810 	msr	PRIMASK, r3
}
 8004284:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004286:	f3ef 8310 	mrs	r3, PRIMASK
 800428a:	61bb      	str	r3, [r7, #24]
  return(result);
 800428c:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800428e:	633b      	str	r3, [r7, #48]	@ 0x30
 8004290:	2301      	movs	r3, #1
 8004292:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004294:	69fb      	ldr	r3, [r7, #28]
 8004296:	f383 8810 	msr	PRIMASK, r3
}
 800429a:	46c0      	nop			@ (mov r8, r8)
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	689a      	ldr	r2, [r3, #8]
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	2101      	movs	r1, #1
 80042a8:	438a      	bics	r2, r1
 80042aa:	609a      	str	r2, [r3, #8]
 80042ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80042ae:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80042b0:	6a3b      	ldr	r3, [r7, #32]
 80042b2:	f383 8810 	msr	PRIMASK, r3
}
 80042b6:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	2280      	movs	r2, #128	@ 0x80
 80042bc:	2120      	movs	r1, #32
 80042be:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	2278      	movs	r2, #120	@ 0x78
 80042c4:	2100      	movs	r1, #0
 80042c6:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80042c8:	2303      	movs	r3, #3
 80042ca:	e011      	b.n	80042f0 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	2220      	movs	r2, #32
 80042d0:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	2280      	movs	r2, #128	@ 0x80
 80042d6:	2120      	movs	r1, #32
 80042d8:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	2200      	movs	r2, #0
 80042de:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	2200      	movs	r2, #0
 80042e4:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	2278      	movs	r2, #120	@ 0x78
 80042ea:	2100      	movs	r1, #0
 80042ec:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80042ee:	2300      	movs	r3, #0
}
 80042f0:	0018      	movs	r0, r3
 80042f2:	46bd      	mov	sp, r7
 80042f4:	b010      	add	sp, #64	@ 0x40
 80042f6:	bd80      	pop	{r7, pc}
 80042f8:	01ffffff 	.word	0x01ffffff
 80042fc:	fffffedf 	.word	0xfffffedf

08004300 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004300:	b580      	push	{r7, lr}
 8004302:	b084      	sub	sp, #16
 8004304:	af00      	add	r7, sp, #0
 8004306:	60f8      	str	r0, [r7, #12]
 8004308:	60b9      	str	r1, [r7, #8]
 800430a:	603b      	str	r3, [r7, #0]
 800430c:	1dfb      	adds	r3, r7, #7
 800430e:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004310:	e051      	b.n	80043b6 <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004312:	69bb      	ldr	r3, [r7, #24]
 8004314:	3301      	adds	r3, #1
 8004316:	d04e      	beq.n	80043b6 <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004318:	f7fc fd94 	bl	8000e44 <HAL_GetTick>
 800431c:	0002      	movs	r2, r0
 800431e:	683b      	ldr	r3, [r7, #0]
 8004320:	1ad3      	subs	r3, r2, r3
 8004322:	69ba      	ldr	r2, [r7, #24]
 8004324:	429a      	cmp	r2, r3
 8004326:	d302      	bcc.n	800432e <UART_WaitOnFlagUntilTimeout+0x2e>
 8004328:	69bb      	ldr	r3, [r7, #24]
 800432a:	2b00      	cmp	r3, #0
 800432c:	d101      	bne.n	8004332 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 800432e:	2303      	movs	r3, #3
 8004330:	e051      	b.n	80043d6 <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	2204      	movs	r2, #4
 800433a:	4013      	ands	r3, r2
 800433c:	d03b      	beq.n	80043b6 <UART_WaitOnFlagUntilTimeout+0xb6>
 800433e:	68bb      	ldr	r3, [r7, #8]
 8004340:	2b80      	cmp	r3, #128	@ 0x80
 8004342:	d038      	beq.n	80043b6 <UART_WaitOnFlagUntilTimeout+0xb6>
 8004344:	68bb      	ldr	r3, [r7, #8]
 8004346:	2b40      	cmp	r3, #64	@ 0x40
 8004348:	d035      	beq.n	80043b6 <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	69db      	ldr	r3, [r3, #28]
 8004350:	2208      	movs	r2, #8
 8004352:	4013      	ands	r3, r2
 8004354:	2b08      	cmp	r3, #8
 8004356:	d111      	bne.n	800437c <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	2208      	movs	r2, #8
 800435e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	0018      	movs	r0, r3
 8004364:	f000 f83c 	bl	80043e0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	2284      	movs	r2, #132	@ 0x84
 800436c:	2108      	movs	r1, #8
 800436e:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	2278      	movs	r2, #120	@ 0x78
 8004374:	2100      	movs	r1, #0
 8004376:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8004378:	2301      	movs	r3, #1
 800437a:	e02c      	b.n	80043d6 <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	69da      	ldr	r2, [r3, #28]
 8004382:	2380      	movs	r3, #128	@ 0x80
 8004384:	011b      	lsls	r3, r3, #4
 8004386:	401a      	ands	r2, r3
 8004388:	2380      	movs	r3, #128	@ 0x80
 800438a:	011b      	lsls	r3, r3, #4
 800438c:	429a      	cmp	r2, r3
 800438e:	d112      	bne.n	80043b6 <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	2280      	movs	r2, #128	@ 0x80
 8004396:	0112      	lsls	r2, r2, #4
 8004398:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	0018      	movs	r0, r3
 800439e:	f000 f81f 	bl	80043e0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	2284      	movs	r2, #132	@ 0x84
 80043a6:	2120      	movs	r1, #32
 80043a8:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	2278      	movs	r2, #120	@ 0x78
 80043ae:	2100      	movs	r1, #0
 80043b0:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80043b2:	2303      	movs	r3, #3
 80043b4:	e00f      	b.n	80043d6 <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	69db      	ldr	r3, [r3, #28]
 80043bc:	68ba      	ldr	r2, [r7, #8]
 80043be:	4013      	ands	r3, r2
 80043c0:	68ba      	ldr	r2, [r7, #8]
 80043c2:	1ad3      	subs	r3, r2, r3
 80043c4:	425a      	negs	r2, r3
 80043c6:	4153      	adcs	r3, r2
 80043c8:	b2db      	uxtb	r3, r3
 80043ca:	001a      	movs	r2, r3
 80043cc:	1dfb      	adds	r3, r7, #7
 80043ce:	781b      	ldrb	r3, [r3, #0]
 80043d0:	429a      	cmp	r2, r3
 80043d2:	d09e      	beq.n	8004312 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80043d4:	2300      	movs	r3, #0
}
 80043d6:	0018      	movs	r0, r3
 80043d8:	46bd      	mov	sp, r7
 80043da:	b004      	add	sp, #16
 80043dc:	bd80      	pop	{r7, pc}
	...

080043e0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80043e0:	b580      	push	{r7, lr}
 80043e2:	b08e      	sub	sp, #56	@ 0x38
 80043e4:	af00      	add	r7, sp, #0
 80043e6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80043e8:	f3ef 8310 	mrs	r3, PRIMASK
 80043ec:	617b      	str	r3, [r7, #20]
  return(result);
 80043ee:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80043f0:	637b      	str	r3, [r7, #52]	@ 0x34
 80043f2:	2301      	movs	r3, #1
 80043f4:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80043f6:	69bb      	ldr	r3, [r7, #24]
 80043f8:	f383 8810 	msr	PRIMASK, r3
}
 80043fc:	46c0      	nop			@ (mov r8, r8)
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	681a      	ldr	r2, [r3, #0]
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	4926      	ldr	r1, [pc, #152]	@ (80044a4 <UART_EndRxTransfer+0xc4>)
 800440a:	400a      	ands	r2, r1
 800440c:	601a      	str	r2, [r3, #0]
 800440e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004410:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004412:	69fb      	ldr	r3, [r7, #28]
 8004414:	f383 8810 	msr	PRIMASK, r3
}
 8004418:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800441a:	f3ef 8310 	mrs	r3, PRIMASK
 800441e:	623b      	str	r3, [r7, #32]
  return(result);
 8004420:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004422:	633b      	str	r3, [r7, #48]	@ 0x30
 8004424:	2301      	movs	r3, #1
 8004426:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004428:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800442a:	f383 8810 	msr	PRIMASK, r3
}
 800442e:	46c0      	nop			@ (mov r8, r8)
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	689a      	ldr	r2, [r3, #8]
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	2101      	movs	r1, #1
 800443c:	438a      	bics	r2, r1
 800443e:	609a      	str	r2, [r3, #8]
 8004440:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004442:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004444:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004446:	f383 8810 	msr	PRIMASK, r3
}
 800444a:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004450:	2b01      	cmp	r3, #1
 8004452:	d118      	bne.n	8004486 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004454:	f3ef 8310 	mrs	r3, PRIMASK
 8004458:	60bb      	str	r3, [r7, #8]
  return(result);
 800445a:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800445c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800445e:	2301      	movs	r3, #1
 8004460:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	f383 8810 	msr	PRIMASK, r3
}
 8004468:	46c0      	nop			@ (mov r8, r8)
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	681a      	ldr	r2, [r3, #0]
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	2110      	movs	r1, #16
 8004476:	438a      	bics	r2, r1
 8004478:	601a      	str	r2, [r3, #0]
 800447a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800447c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800447e:	693b      	ldr	r3, [r7, #16]
 8004480:	f383 8810 	msr	PRIMASK, r3
}
 8004484:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	2280      	movs	r2, #128	@ 0x80
 800448a:	2120      	movs	r1, #32
 800448c:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	2200      	movs	r2, #0
 8004492:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	2200      	movs	r2, #0
 8004498:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800449a:	46c0      	nop			@ (mov r8, r8)
 800449c:	46bd      	mov	sp, r7
 800449e:	b00e      	add	sp, #56	@ 0x38
 80044a0:	bd80      	pop	{r7, pc}
 80044a2:	46c0      	nop			@ (mov r8, r8)
 80044a4:	fffffedf 	.word	0xfffffedf

080044a8 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 80044a8:	b580      	push	{r7, lr}
 80044aa:	b084      	sub	sp, #16
 80044ac:	af00      	add	r7, sp, #0
 80044ae:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 80044b0:	4b09      	ldr	r3, [pc, #36]	@ (80044d8 <USB_DisableGlobalInt+0x30>)
 80044b2:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	2240      	movs	r2, #64	@ 0x40
 80044b8:	5a9b      	ldrh	r3, [r3, r2]
 80044ba:	b29b      	uxth	r3, r3
 80044bc:	68fa      	ldr	r2, [r7, #12]
 80044be:	b292      	uxth	r2, r2
 80044c0:	43d2      	mvns	r2, r2
 80044c2:	b292      	uxth	r2, r2
 80044c4:	4013      	ands	r3, r2
 80044c6:	b299      	uxth	r1, r3
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	2240      	movs	r2, #64	@ 0x40
 80044cc:	5299      	strh	r1, [r3, r2]

  return HAL_OK;
 80044ce:	2300      	movs	r3, #0
}
 80044d0:	0018      	movs	r0, r3
 80044d2:	46bd      	mov	sp, r7
 80044d4:	b004      	add	sp, #16
 80044d6:	bd80      	pop	{r7, pc}
 80044d8:	0000bf80 	.word	0x0000bf80

080044dc <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 80044dc:	b580      	push	{r7, lr}
 80044de:	b084      	sub	sp, #16
 80044e0:	af00      	add	r7, sp, #0
 80044e2:	60f8      	str	r0, [r7, #12]
 80044e4:	1d3b      	adds	r3, r7, #4
 80044e6:	6019      	str	r1, [r3, #0]
 80044e8:	605a      	str	r2, [r3, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	2240      	movs	r2, #64	@ 0x40
 80044ee:	2101      	movs	r1, #1
 80044f0:	5299      	strh	r1, [r3, r2]

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	2240      	movs	r2, #64	@ 0x40
 80044f6:	2100      	movs	r1, #0
 80044f8:	5299      	strh	r1, [r3, r2]

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	2244      	movs	r2, #68	@ 0x44
 80044fe:	2100      	movs	r1, #0
 8004500:	5299      	strh	r1, [r3, r2]

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	2250      	movs	r2, #80	@ 0x50
 8004506:	2100      	movs	r1, #0
 8004508:	5299      	strh	r1, [r3, r2]

  return HAL_OK;
 800450a:	2300      	movs	r3, #0
}
 800450c:	0018      	movs	r0, r3
 800450e:	46bd      	mov	sp, r7
 8004510:	b004      	add	sp, #16
 8004512:	bd80      	pop	{r7, pc}

08004514 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8004514:	b580      	push	{r7, lr}
 8004516:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 8004518:	4a06      	ldr	r2, [pc, #24]	@ (8004534 <MX_FATFS_Init+0x20>)
 800451a:	4b07      	ldr	r3, [pc, #28]	@ (8004538 <MX_FATFS_Init+0x24>)
 800451c:	0011      	movs	r1, r2
 800451e:	0018      	movs	r0, r3
 8004520:	f001 fbb2 	bl	8005c88 <FATFS_LinkDriver>
 8004524:	0003      	movs	r3, r0
 8004526:	001a      	movs	r2, r3
 8004528:	4b04      	ldr	r3, [pc, #16]	@ (800453c <MX_FATFS_Init+0x28>)
 800452a:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800452c:	46c0      	nop			@ (mov r8, r8)
 800452e:	46bd      	mov	sp, r7
 8004530:	bd80      	pop	{r7, pc}
 8004532:	46c0      	nop			@ (mov r8, r8)
 8004534:	20000f54 	.word	0x20000f54
 8004538:	2000000c 	.word	0x2000000c
 800453c:	20000f50 	.word	0x20000f50

08004540 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 8004540:	b580      	push	{r7, lr}
 8004542:	b082      	sub	sp, #8
 8004544:	af00      	add	r7, sp, #0
 8004546:	0002      	movs	r2, r0
 8004548:	1dfb      	adds	r3, r7, #7
 800454a:	701a      	strb	r2, [r3, #0]
  /* USER CODE BEGIN INIT */
	return USER_SPI_initialize(pdrv);
 800454c:	1dfb      	adds	r3, r7, #7
 800454e:	781b      	ldrb	r3, [r3, #0]
 8004550:	0018      	movs	r0, r3
 8004552:	f000 fa19 	bl	8004988 <USER_SPI_initialize>
 8004556:	0003      	movs	r3, r0
  /* USER CODE END INIT */
}
 8004558:	0018      	movs	r0, r3
 800455a:	46bd      	mov	sp, r7
 800455c:	b002      	add	sp, #8
 800455e:	bd80      	pop	{r7, pc}

08004560 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 8004560:	b580      	push	{r7, lr}
 8004562:	b082      	sub	sp, #8
 8004564:	af00      	add	r7, sp, #0
 8004566:	0002      	movs	r2, r0
 8004568:	1dfb      	adds	r3, r7, #7
 800456a:	701a      	strb	r2, [r3, #0]
  /* USER CODE BEGIN STATUS */
	return USER_SPI_status(pdrv);
 800456c:	1dfb      	adds	r3, r7, #7
 800456e:	781b      	ldrb	r3, [r3, #0]
 8004570:	0018      	movs	r0, r3
 8004572:	f000 fb1d 	bl	8004bb0 <USER_SPI_status>
 8004576:	0003      	movs	r3, r0
  /* USER CODE END STATUS */
}
 8004578:	0018      	movs	r0, r3
 800457a:	46bd      	mov	sp, r7
 800457c:	b002      	add	sp, #8
 800457e:	bd80      	pop	{r7, pc}

08004580 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 8004580:	b5b0      	push	{r4, r5, r7, lr}
 8004582:	b084      	sub	sp, #16
 8004584:	af00      	add	r7, sp, #0
 8004586:	60b9      	str	r1, [r7, #8]
 8004588:	607a      	str	r2, [r7, #4]
 800458a:	603b      	str	r3, [r7, #0]
 800458c:	250f      	movs	r5, #15
 800458e:	197b      	adds	r3, r7, r5
 8004590:	1c02      	adds	r2, r0, #0
 8004592:	701a      	strb	r2, [r3, #0]
  /* USER CODE BEGIN READ */
	return USER_SPI_read(pdrv, buff, sector, count);
 8004594:	683c      	ldr	r4, [r7, #0]
 8004596:	687a      	ldr	r2, [r7, #4]
 8004598:	68b9      	ldr	r1, [r7, #8]
 800459a:	197b      	adds	r3, r7, r5
 800459c:	7818      	ldrb	r0, [r3, #0]
 800459e:	0023      	movs	r3, r4
 80045a0:	f000 fb1c 	bl	8004bdc <USER_SPI_read>
 80045a4:	0003      	movs	r3, r0
  /* USER CODE END READ */
}
 80045a6:	0018      	movs	r0, r3
 80045a8:	46bd      	mov	sp, r7
 80045aa:	b004      	add	sp, #16
 80045ac:	bdb0      	pop	{r4, r5, r7, pc}

080045ae <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 80045ae:	b5b0      	push	{r4, r5, r7, lr}
 80045b0:	b084      	sub	sp, #16
 80045b2:	af00      	add	r7, sp, #0
 80045b4:	60b9      	str	r1, [r7, #8]
 80045b6:	607a      	str	r2, [r7, #4]
 80045b8:	603b      	str	r3, [r7, #0]
 80045ba:	250f      	movs	r5, #15
 80045bc:	197b      	adds	r3, r7, r5
 80045be:	1c02      	adds	r2, r0, #0
 80045c0:	701a      	strb	r2, [r3, #0]
  /* USER CODE BEGIN WRITE */
	  /* USER CODE HERE */
	  return USER_SPI_write(pdrv, buff, sector, count);
 80045c2:	683c      	ldr	r4, [r7, #0]
 80045c4:	687a      	ldr	r2, [r7, #4]
 80045c6:	68b9      	ldr	r1, [r7, #8]
 80045c8:	197b      	adds	r3, r7, r5
 80045ca:	7818      	ldrb	r0, [r3, #0]
 80045cc:	0023      	movs	r3, r4
 80045ce:	f000 fb71 	bl	8004cb4 <USER_SPI_write>
 80045d2:	0003      	movs	r3, r0
  /* USER CODE END WRITE */
}
 80045d4:	0018      	movs	r0, r3
 80045d6:	46bd      	mov	sp, r7
 80045d8:	b004      	add	sp, #16
 80045da:	bdb0      	pop	{r4, r5, r7, pc}

080045dc <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 80045dc:	b580      	push	{r7, lr}
 80045de:	b082      	sub	sp, #8
 80045e0:	af00      	add	r7, sp, #0
 80045e2:	603a      	str	r2, [r7, #0]
 80045e4:	1dfb      	adds	r3, r7, #7
 80045e6:	1c02      	adds	r2, r0, #0
 80045e8:	701a      	strb	r2, [r3, #0]
 80045ea:	1dbb      	adds	r3, r7, #6
 80045ec:	1c0a      	adds	r2, r1, #0
 80045ee:	701a      	strb	r2, [r3, #0]
  /* USER CODE BEGIN IOCTL */
	  return USER_SPI_ioctl(pdrv, cmd, buff);
 80045f0:	683a      	ldr	r2, [r7, #0]
 80045f2:	1dbb      	adds	r3, r7, #6
 80045f4:	7819      	ldrb	r1, [r3, #0]
 80045f6:	1dfb      	adds	r3, r7, #7
 80045f8:	781b      	ldrb	r3, [r3, #0]
 80045fa:	0018      	movs	r0, r3
 80045fc:	f000 fbda 	bl	8004db4 <USER_SPI_ioctl>
 8004600:	0003      	movs	r3, r0
  /* USER CODE END IOCTL */
}
 8004602:	0018      	movs	r0, r3
 8004604:	46bd      	mov	sp, r7
 8004606:	b002      	add	sp, #8
 8004608:	bd80      	pop	{r7, pc}
	...

0800460c <SPI_Timer_On>:
BYTE CardType;			/* Card type flags */

uint32_t spiTimerTickStart;
uint32_t spiTimerTickDelay;

void SPI_Timer_On(uint32_t waitTicks) {
 800460c:	b580      	push	{r7, lr}
 800460e:	b082      	sub	sp, #8
 8004610:	af00      	add	r7, sp, #0
 8004612:	6078      	str	r0, [r7, #4]
    spiTimerTickStart = HAL_GetTick();
 8004614:	f7fc fc16 	bl	8000e44 <HAL_GetTick>
 8004618:	0002      	movs	r2, r0
 800461a:	4b04      	ldr	r3, [pc, #16]	@ (800462c <SPI_Timer_On+0x20>)
 800461c:	601a      	str	r2, [r3, #0]
    spiTimerTickDelay = waitTicks;
 800461e:	4b04      	ldr	r3, [pc, #16]	@ (8004630 <SPI_Timer_On+0x24>)
 8004620:	687a      	ldr	r2, [r7, #4]
 8004622:	601a      	str	r2, [r3, #0]
}
 8004624:	46c0      	nop			@ (mov r8, r8)
 8004626:	46bd      	mov	sp, r7
 8004628:	b002      	add	sp, #8
 800462a:	bd80      	pop	{r7, pc}
 800462c:	20000f5c 	.word	0x20000f5c
 8004630:	20000f60 	.word	0x20000f60

08004634 <SPI_Timer_Status>:

uint8_t SPI_Timer_Status() {
 8004634:	b580      	push	{r7, lr}
 8004636:	af00      	add	r7, sp, #0
    return ((HAL_GetTick() - spiTimerTickStart) < spiTimerTickDelay);
 8004638:	f7fc fc04 	bl	8000e44 <HAL_GetTick>
 800463c:	0002      	movs	r2, r0
 800463e:	4b06      	ldr	r3, [pc, #24]	@ (8004658 <SPI_Timer_Status+0x24>)
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	1ad2      	subs	r2, r2, r3
 8004644:	4b05      	ldr	r3, [pc, #20]	@ (800465c <SPI_Timer_Status+0x28>)
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	429a      	cmp	r2, r3
 800464a:	419b      	sbcs	r3, r3
 800464c:	425b      	negs	r3, r3
 800464e:	b2db      	uxtb	r3, r3
}
 8004650:	0018      	movs	r0, r3
 8004652:	46bd      	mov	sp, r7
 8004654:	bd80      	pop	{r7, pc}
 8004656:	46c0      	nop			@ (mov r8, r8)
 8004658:	20000f5c 	.word	0x20000f5c
 800465c:	20000f60 	.word	0x20000f60

08004660 <xchg_spi>:
/* Exchange a byte */
static
BYTE xchg_spi (
	BYTE dat	/* Data to send */
)
{
 8004660:	b590      	push	{r4, r7, lr}
 8004662:	b087      	sub	sp, #28
 8004664:	af02      	add	r7, sp, #8
 8004666:	0002      	movs	r2, r0
 8004668:	1dfb      	adds	r3, r7, #7
 800466a:	701a      	strb	r2, [r3, #0]
	BYTE rxDat;
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 800466c:	240f      	movs	r4, #15
 800466e:	193a      	adds	r2, r7, r4
 8004670:	1df9      	adds	r1, r7, #7
 8004672:	4806      	ldr	r0, [pc, #24]	@ (800468c <xchg_spi+0x2c>)
 8004674:	2332      	movs	r3, #50	@ 0x32
 8004676:	9300      	str	r3, [sp, #0]
 8004678:	2301      	movs	r3, #1
 800467a:	f7fe ffb1 	bl	80035e0 <HAL_SPI_TransmitReceive>
    return rxDat;
 800467e:	193b      	adds	r3, r7, r4
 8004680:	781b      	ldrb	r3, [r3, #0]
}
 8004682:	0018      	movs	r0, r3
 8004684:	46bd      	mov	sp, r7
 8004686:	b005      	add	sp, #20
 8004688:	bd90      	pop	{r4, r7, pc}
 800468a:	46c0      	nop			@ (mov r8, r8)
 800468c:	200008c8 	.word	0x200008c8

08004690 <rcvr_spi_multi>:
static
void rcvr_spi_multi (
	BYTE *buff,		/* Pointer to data buffer */
	UINT btr		/* Number of bytes to receive (even number) */
)
{
 8004690:	b590      	push	{r4, r7, lr}
 8004692:	b085      	sub	sp, #20
 8004694:	af00      	add	r7, sp, #0
 8004696:	6078      	str	r0, [r7, #4]
 8004698:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btr; i++) {
 800469a:	2300      	movs	r3, #0
 800469c:	60fb      	str	r3, [r7, #12]
 800469e:	e00a      	b.n	80046b6 <rcvr_spi_multi+0x26>
		*(buff+i) = xchg_spi(0xFF);
 80046a0:	687a      	ldr	r2, [r7, #4]
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	18d4      	adds	r4, r2, r3
 80046a6:	20ff      	movs	r0, #255	@ 0xff
 80046a8:	f7ff ffda 	bl	8004660 <xchg_spi>
 80046ac:	0003      	movs	r3, r0
 80046ae:	7023      	strb	r3, [r4, #0]
	for(UINT i=0; i<btr; i++) {
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	3301      	adds	r3, #1
 80046b4:	60fb      	str	r3, [r7, #12]
 80046b6:	68fa      	ldr	r2, [r7, #12]
 80046b8:	683b      	ldr	r3, [r7, #0]
 80046ba:	429a      	cmp	r2, r3
 80046bc:	d3f0      	bcc.n	80046a0 <rcvr_spi_multi+0x10>
	}
}
 80046be:	46c0      	nop			@ (mov r8, r8)
 80046c0:	46c0      	nop			@ (mov r8, r8)
 80046c2:	46bd      	mov	sp, r7
 80046c4:	b005      	add	sp, #20
 80046c6:	bd90      	pop	{r4, r7, pc}

080046c8 <xmit_spi_multi>:
static
void xmit_spi_multi (
	const BYTE *buff,	/* Pointer to the data */
	UINT btx			/* Number of bytes to send (even number) */
)
{
 80046c8:	b580      	push	{r7, lr}
 80046ca:	b082      	sub	sp, #8
 80046cc:	af00      	add	r7, sp, #0
 80046ce:	6078      	str	r0, [r7, #4]
 80046d0:	6039      	str	r1, [r7, #0]
	HAL_SPI_Transmit(&SD_SPI_HANDLE, buff, btx, HAL_MAX_DELAY);
 80046d2:	683b      	ldr	r3, [r7, #0]
 80046d4:	b29a      	uxth	r2, r3
 80046d6:	2301      	movs	r3, #1
 80046d8:	425b      	negs	r3, r3
 80046da:	6879      	ldr	r1, [r7, #4]
 80046dc:	4803      	ldr	r0, [pc, #12]	@ (80046ec <xmit_spi_multi+0x24>)
 80046de:	f7fe fe1f 	bl	8003320 <HAL_SPI_Transmit>
}
 80046e2:	46c0      	nop			@ (mov r8, r8)
 80046e4:	46bd      	mov	sp, r7
 80046e6:	b002      	add	sp, #8
 80046e8:	bd80      	pop	{r7, pc}
 80046ea:	46c0      	nop			@ (mov r8, r8)
 80046ec:	200008c8 	.word	0x200008c8

080046f0 <wait_ready>:

static
int wait_ready (	/* 1:Ready, 0:Timeout */
	UINT wt			/* Timeout [ms] */
)
{
 80046f0:	b5b0      	push	{r4, r5, r7, lr}
 80046f2:	b086      	sub	sp, #24
 80046f4:	af00      	add	r7, sp, #0
 80046f6:	6078      	str	r0, [r7, #4]
	//wait_ready needs its own timer, unfortunately, so it can't use the
	//spi_timer functions
	uint32_t waitSpiTimerTickStart;
	uint32_t waitSpiTimerTickDelay;

	waitSpiTimerTickStart = HAL_GetTick();
 80046f8:	f7fc fba4 	bl	8000e44 <HAL_GetTick>
 80046fc:	0003      	movs	r3, r0
 80046fe:	617b      	str	r3, [r7, #20]
	waitSpiTimerTickDelay = (uint32_t)wt;
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	613b      	str	r3, [r7, #16]
	do {
		d = xchg_spi(0xFF);
 8004704:	250f      	movs	r5, #15
 8004706:	197c      	adds	r4, r7, r5
 8004708:	20ff      	movs	r0, #255	@ 0xff
 800470a:	f7ff ffa9 	bl	8004660 <xchg_spi>
 800470e:	0003      	movs	r3, r0
 8004710:	7023      	strb	r3, [r4, #0]
		/* This loop takes a time. Insert rot_rdq() here for multitask envilonment. */
	} while (d != 0xFF && ((HAL_GetTick() - waitSpiTimerTickStart) < waitSpiTimerTickDelay));	/* Wait for card goes ready or timeout */
 8004712:	197b      	adds	r3, r7, r5
 8004714:	781b      	ldrb	r3, [r3, #0]
 8004716:	2bff      	cmp	r3, #255	@ 0xff
 8004718:	d007      	beq.n	800472a <wait_ready+0x3a>
 800471a:	f7fc fb93 	bl	8000e44 <HAL_GetTick>
 800471e:	0002      	movs	r2, r0
 8004720:	697b      	ldr	r3, [r7, #20]
 8004722:	1ad3      	subs	r3, r2, r3
 8004724:	693a      	ldr	r2, [r7, #16]
 8004726:	429a      	cmp	r2, r3
 8004728:	d8ec      	bhi.n	8004704 <wait_ready+0x14>

	return (d == 0xFF) ? 1 : 0;
 800472a:	230f      	movs	r3, #15
 800472c:	18fb      	adds	r3, r7, r3
 800472e:	781b      	ldrb	r3, [r3, #0]
 8004730:	3bff      	subs	r3, #255	@ 0xff
 8004732:	425a      	negs	r2, r3
 8004734:	4153      	adcs	r3, r2
 8004736:	b2db      	uxtb	r3, r3
}
 8004738:	0018      	movs	r0, r3
 800473a:	46bd      	mov	sp, r7
 800473c:	b006      	add	sp, #24
 800473e:	bdb0      	pop	{r4, r5, r7, pc}

08004740 <despiselect>:
/* Despiselect card and release SPI                                         */
/*-----------------------------------------------------------------------*/

static
void despiselect (void)
{
 8004740:	b580      	push	{r7, lr}
 8004742:	af00      	add	r7, sp, #0
	CS_HIGH();		/* Set CS# high */
 8004744:	2380      	movs	r3, #128	@ 0x80
 8004746:	0219      	lsls	r1, r3, #8
 8004748:	2390      	movs	r3, #144	@ 0x90
 800474a:	05db      	lsls	r3, r3, #23
 800474c:	2201      	movs	r2, #1
 800474e:	0018      	movs	r0, r3
 8004750:	f7fd fddc 	bl	800230c <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO hi-z for multiple slave SPI) */
 8004754:	20ff      	movs	r0, #255	@ 0xff
 8004756:	f7ff ff83 	bl	8004660 <xchg_spi>

}
 800475a:	46c0      	nop			@ (mov r8, r8)
 800475c:	46bd      	mov	sp, r7
 800475e:	bd80      	pop	{r7, pc}

08004760 <spiselect>:
/* Select card and wait for ready                                        */
/*-----------------------------------------------------------------------*/

static
int spiselect (void)	/* 1:OK, 0:Timeout */
{
 8004760:	b580      	push	{r7, lr}
 8004762:	af00      	add	r7, sp, #0
	CS_LOW();		/* Set CS# low */
 8004764:	2380      	movs	r3, #128	@ 0x80
 8004766:	0219      	lsls	r1, r3, #8
 8004768:	2390      	movs	r3, #144	@ 0x90
 800476a:	05db      	lsls	r3, r3, #23
 800476c:	2200      	movs	r2, #0
 800476e:	0018      	movs	r0, r3
 8004770:	f7fd fdcc 	bl	800230c <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO enabled) */
 8004774:	20ff      	movs	r0, #255	@ 0xff
 8004776:	f7ff ff73 	bl	8004660 <xchg_spi>
	if (wait_ready(500)) return 1;	/* Wait for card ready */
 800477a:	23fa      	movs	r3, #250	@ 0xfa
 800477c:	005b      	lsls	r3, r3, #1
 800477e:	0018      	movs	r0, r3
 8004780:	f7ff ffb6 	bl	80046f0 <wait_ready>
 8004784:	1e03      	subs	r3, r0, #0
 8004786:	d001      	beq.n	800478c <spiselect+0x2c>
 8004788:	2301      	movs	r3, #1
 800478a:	e002      	b.n	8004792 <spiselect+0x32>

	despiselect();
 800478c:	f7ff ffd8 	bl	8004740 <despiselect>
	return 0;	/* Timeout */
 8004790:	2300      	movs	r3, #0
}
 8004792:	0018      	movs	r0, r3
 8004794:	46bd      	mov	sp, r7
 8004796:	bd80      	pop	{r7, pc}

08004798 <rcvr_datablock>:
static
int rcvr_datablock (	/* 1:OK, 0:Error */
	BYTE *buff,			/* Data buffer */
	UINT btr			/* Data block length (byte) */
)
{
 8004798:	b5b0      	push	{r4, r5, r7, lr}
 800479a:	b084      	sub	sp, #16
 800479c:	af00      	add	r7, sp, #0
 800479e:	6078      	str	r0, [r7, #4]
 80047a0:	6039      	str	r1, [r7, #0]
	BYTE token;


	SPI_Timer_On(200);
 80047a2:	20c8      	movs	r0, #200	@ 0xc8
 80047a4:	f7ff ff32 	bl	800460c <SPI_Timer_On>
	do {							/* Wait for DataStart token in timeout of 200ms */
		token = xchg_spi(0xFF);
 80047a8:	250f      	movs	r5, #15
 80047aa:	197c      	adds	r4, r7, r5
 80047ac:	20ff      	movs	r0, #255	@ 0xff
 80047ae:	f7ff ff57 	bl	8004660 <xchg_spi>
 80047b2:	0003      	movs	r3, r0
 80047b4:	7023      	strb	r3, [r4, #0]
		/* This loop will take a time. Insert rot_rdq() here for multitask envilonment. */
	} while ((token == 0xFF) && SPI_Timer_Status());
 80047b6:	197b      	adds	r3, r7, r5
 80047b8:	781b      	ldrb	r3, [r3, #0]
 80047ba:	2bff      	cmp	r3, #255	@ 0xff
 80047bc:	d103      	bne.n	80047c6 <rcvr_datablock+0x2e>
 80047be:	f7ff ff39 	bl	8004634 <SPI_Timer_Status>
 80047c2:	1e03      	subs	r3, r0, #0
 80047c4:	d1f0      	bne.n	80047a8 <rcvr_datablock+0x10>
	if(token != 0xFE) return 0;		/* Function fails if invalid DataStart token or timeout */
 80047c6:	230f      	movs	r3, #15
 80047c8:	18fb      	adds	r3, r7, r3
 80047ca:	781b      	ldrb	r3, [r3, #0]
 80047cc:	2bfe      	cmp	r3, #254	@ 0xfe
 80047ce:	d001      	beq.n	80047d4 <rcvr_datablock+0x3c>
 80047d0:	2300      	movs	r3, #0
 80047d2:	e00c      	b.n	80047ee <rcvr_datablock+0x56>

	rcvr_spi_multi(buff, btr);		/* Store trailing data to the buffer */
 80047d4:	683a      	ldr	r2, [r7, #0]
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	0011      	movs	r1, r2
 80047da:	0018      	movs	r0, r3
 80047dc:	f7ff ff58 	bl	8004690 <rcvr_spi_multi>
	xchg_spi(0xFF); xchg_spi(0xFF);			/* Discard CRC */
 80047e0:	20ff      	movs	r0, #255	@ 0xff
 80047e2:	f7ff ff3d 	bl	8004660 <xchg_spi>
 80047e6:	20ff      	movs	r0, #255	@ 0xff
 80047e8:	f7ff ff3a 	bl	8004660 <xchg_spi>

	return 1;						/* Function succeeded */
 80047ec:	2301      	movs	r3, #1
}
 80047ee:	0018      	movs	r0, r3
 80047f0:	46bd      	mov	sp, r7
 80047f2:	b004      	add	sp, #16
 80047f4:	bdb0      	pop	{r4, r5, r7, pc}

080047f6 <xmit_datablock>:
static
int xmit_datablock (	/* 1:OK, 0:Failed */
	const BYTE *buff,	/* Ponter to 512 byte data to be sent */
	BYTE token			/* Token */
)
{
 80047f6:	b5b0      	push	{r4, r5, r7, lr}
 80047f8:	b084      	sub	sp, #16
 80047fa:	af00      	add	r7, sp, #0
 80047fc:	6078      	str	r0, [r7, #4]
 80047fe:	000a      	movs	r2, r1
 8004800:	1cfb      	adds	r3, r7, #3
 8004802:	701a      	strb	r2, [r3, #0]
	BYTE resp;


	if (!wait_ready(500)) return 0;		/* Wait for card ready */
 8004804:	23fa      	movs	r3, #250	@ 0xfa
 8004806:	005b      	lsls	r3, r3, #1
 8004808:	0018      	movs	r0, r3
 800480a:	f7ff ff71 	bl	80046f0 <wait_ready>
 800480e:	1e03      	subs	r3, r0, #0
 8004810:	d101      	bne.n	8004816 <xmit_datablock+0x20>
 8004812:	2300      	movs	r3, #0
 8004814:	e025      	b.n	8004862 <xmit_datablock+0x6c>

	xchg_spi(token);					/* Send token */
 8004816:	1cfb      	adds	r3, r7, #3
 8004818:	781b      	ldrb	r3, [r3, #0]
 800481a:	0018      	movs	r0, r3
 800481c:	f7ff ff20 	bl	8004660 <xchg_spi>
	if (token != 0xFD) {				/* Send data if token is other than StopTran */
 8004820:	1cfb      	adds	r3, r7, #3
 8004822:	781b      	ldrb	r3, [r3, #0]
 8004824:	2bfd      	cmp	r3, #253	@ 0xfd
 8004826:	d01b      	beq.n	8004860 <xmit_datablock+0x6a>
		xmit_spi_multi(buff, 512);		/* Data */
 8004828:	2380      	movs	r3, #128	@ 0x80
 800482a:	009a      	lsls	r2, r3, #2
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	0011      	movs	r1, r2
 8004830:	0018      	movs	r0, r3
 8004832:	f7ff ff49 	bl	80046c8 <xmit_spi_multi>
		xchg_spi(0xFF); xchg_spi(0xFF);	/* Dummy CRC */
 8004836:	20ff      	movs	r0, #255	@ 0xff
 8004838:	f7ff ff12 	bl	8004660 <xchg_spi>
 800483c:	20ff      	movs	r0, #255	@ 0xff
 800483e:	f7ff ff0f 	bl	8004660 <xchg_spi>

		resp = xchg_spi(0xFF);				/* Receive data resp */
 8004842:	250f      	movs	r5, #15
 8004844:	197c      	adds	r4, r7, r5
 8004846:	20ff      	movs	r0, #255	@ 0xff
 8004848:	f7ff ff0a 	bl	8004660 <xchg_spi>
 800484c:	0003      	movs	r3, r0
 800484e:	7023      	strb	r3, [r4, #0]
		if ((resp & 0x1F) != 0x05) return 0;	/* Function fails if the data packet was not accepted */
 8004850:	197b      	adds	r3, r7, r5
 8004852:	781b      	ldrb	r3, [r3, #0]
 8004854:	221f      	movs	r2, #31
 8004856:	4013      	ands	r3, r2
 8004858:	2b05      	cmp	r3, #5
 800485a:	d001      	beq.n	8004860 <xmit_datablock+0x6a>
 800485c:	2300      	movs	r3, #0
 800485e:	e000      	b.n	8004862 <xmit_datablock+0x6c>
	}
	return 1;
 8004860:	2301      	movs	r3, #1
}
 8004862:	0018      	movs	r0, r3
 8004864:	46bd      	mov	sp, r7
 8004866:	b004      	add	sp, #16
 8004868:	bdb0      	pop	{r4, r5, r7, pc}

0800486a <send_cmd>:
static
BYTE send_cmd (		/* Return value: R1 resp (bit7==1:Failed to send) */
	BYTE cmd,		/* Command index */
	DWORD arg		/* Argument */
)
{
 800486a:	b5b0      	push	{r4, r5, r7, lr}
 800486c:	b084      	sub	sp, #16
 800486e:	af00      	add	r7, sp, #0
 8004870:	0002      	movs	r2, r0
 8004872:	6039      	str	r1, [r7, #0]
 8004874:	1dfb      	adds	r3, r7, #7
 8004876:	701a      	strb	r2, [r3, #0]
	BYTE n, res;


	if (cmd & 0x80) {	/* Send a CMD55 prior to ACMD<n> */
 8004878:	1dfb      	adds	r3, r7, #7
 800487a:	781b      	ldrb	r3, [r3, #0]
 800487c:	b25b      	sxtb	r3, r3
 800487e:	2b00      	cmp	r3, #0
 8004880:	da15      	bge.n	80048ae <send_cmd+0x44>
		cmd &= 0x7F;
 8004882:	1dfb      	adds	r3, r7, #7
 8004884:	1dfa      	adds	r2, r7, #7
 8004886:	7812      	ldrb	r2, [r2, #0]
 8004888:	217f      	movs	r1, #127	@ 0x7f
 800488a:	400a      	ands	r2, r1
 800488c:	701a      	strb	r2, [r3, #0]
		res = send_cmd(CMD55, 0);
 800488e:	250e      	movs	r5, #14
 8004890:	197c      	adds	r4, r7, r5
 8004892:	2100      	movs	r1, #0
 8004894:	2037      	movs	r0, #55	@ 0x37
 8004896:	f7ff ffe8 	bl	800486a <send_cmd>
 800489a:	0003      	movs	r3, r0
 800489c:	7023      	strb	r3, [r4, #0]
		if (res > 1) return res;
 800489e:	002a      	movs	r2, r5
 80048a0:	18bb      	adds	r3, r7, r2
 80048a2:	781b      	ldrb	r3, [r3, #0]
 80048a4:	2b01      	cmp	r3, #1
 80048a6:	d902      	bls.n	80048ae <send_cmd+0x44>
 80048a8:	18bb      	adds	r3, r7, r2
 80048aa:	781b      	ldrb	r3, [r3, #0]
 80048ac:	e067      	b.n	800497e <send_cmd+0x114>
	}

	/* Select the card and wait for ready except to stop multiple block read */
	if (cmd != CMD12) {
 80048ae:	1dfb      	adds	r3, r7, #7
 80048b0:	781b      	ldrb	r3, [r3, #0]
 80048b2:	2b0c      	cmp	r3, #12
 80048b4:	d007      	beq.n	80048c6 <send_cmd+0x5c>
		despiselect();
 80048b6:	f7ff ff43 	bl	8004740 <despiselect>
		if (!spiselect()) return 0xFF;
 80048ba:	f7ff ff51 	bl	8004760 <spiselect>
 80048be:	1e03      	subs	r3, r0, #0
 80048c0:	d101      	bne.n	80048c6 <send_cmd+0x5c>
 80048c2:	23ff      	movs	r3, #255	@ 0xff
 80048c4:	e05b      	b.n	800497e <send_cmd+0x114>
	}

	/* Send command packet */
	xchg_spi(0x40 | cmd);				/* Start + command index */
 80048c6:	1dfb      	adds	r3, r7, #7
 80048c8:	781b      	ldrb	r3, [r3, #0]
 80048ca:	2240      	movs	r2, #64	@ 0x40
 80048cc:	4313      	orrs	r3, r2
 80048ce:	b2db      	uxtb	r3, r3
 80048d0:	0018      	movs	r0, r3
 80048d2:	f7ff fec5 	bl	8004660 <xchg_spi>
	xchg_spi((BYTE)(arg >> 24));		/* Argument[31..24] */
 80048d6:	683b      	ldr	r3, [r7, #0]
 80048d8:	0e1b      	lsrs	r3, r3, #24
 80048da:	b2db      	uxtb	r3, r3
 80048dc:	0018      	movs	r0, r3
 80048de:	f7ff febf 	bl	8004660 <xchg_spi>
	xchg_spi((BYTE)(arg >> 16));		/* Argument[23..16] */
 80048e2:	683b      	ldr	r3, [r7, #0]
 80048e4:	0c1b      	lsrs	r3, r3, #16
 80048e6:	b2db      	uxtb	r3, r3
 80048e8:	0018      	movs	r0, r3
 80048ea:	f7ff feb9 	bl	8004660 <xchg_spi>
	xchg_spi((BYTE)(arg >> 8));			/* Argument[15..8] */
 80048ee:	683b      	ldr	r3, [r7, #0]
 80048f0:	0a1b      	lsrs	r3, r3, #8
 80048f2:	b2db      	uxtb	r3, r3
 80048f4:	0018      	movs	r0, r3
 80048f6:	f7ff feb3 	bl	8004660 <xchg_spi>
	xchg_spi((BYTE)arg);				/* Argument[7..0] */
 80048fa:	683b      	ldr	r3, [r7, #0]
 80048fc:	b2db      	uxtb	r3, r3
 80048fe:	0018      	movs	r0, r3
 8004900:	f7ff feae 	bl	8004660 <xchg_spi>
	n = 0x01;							/* Dummy CRC + Stop */
 8004904:	210f      	movs	r1, #15
 8004906:	187b      	adds	r3, r7, r1
 8004908:	2201      	movs	r2, #1
 800490a:	701a      	strb	r2, [r3, #0]
	if (cmd == CMD0) n = 0x95;			/* Valid CRC for CMD0(0) */
 800490c:	1dfb      	adds	r3, r7, #7
 800490e:	781b      	ldrb	r3, [r3, #0]
 8004910:	2b00      	cmp	r3, #0
 8004912:	d102      	bne.n	800491a <send_cmd+0xb0>
 8004914:	187b      	adds	r3, r7, r1
 8004916:	2295      	movs	r2, #149	@ 0x95
 8004918:	701a      	strb	r2, [r3, #0]
	if (cmd == CMD8) n = 0x87;			/* Valid CRC for CMD8(0x1AA) */
 800491a:	1dfb      	adds	r3, r7, #7
 800491c:	781b      	ldrb	r3, [r3, #0]
 800491e:	2b08      	cmp	r3, #8
 8004920:	d103      	bne.n	800492a <send_cmd+0xc0>
 8004922:	230f      	movs	r3, #15
 8004924:	18fb      	adds	r3, r7, r3
 8004926:	2287      	movs	r2, #135	@ 0x87
 8004928:	701a      	strb	r2, [r3, #0]
	xchg_spi(n);
 800492a:	230f      	movs	r3, #15
 800492c:	18fb      	adds	r3, r7, r3
 800492e:	781b      	ldrb	r3, [r3, #0]
 8004930:	0018      	movs	r0, r3
 8004932:	f7ff fe95 	bl	8004660 <xchg_spi>

	/* Receive command resp */
	if (cmd == CMD12) xchg_spi(0xFF);	/* Diacard following one byte when CMD12 */
 8004936:	1dfb      	adds	r3, r7, #7
 8004938:	781b      	ldrb	r3, [r3, #0]
 800493a:	2b0c      	cmp	r3, #12
 800493c:	d102      	bne.n	8004944 <send_cmd+0xda>
 800493e:	20ff      	movs	r0, #255	@ 0xff
 8004940:	f7ff fe8e 	bl	8004660 <xchg_spi>
	n = 10;								/* Wait for response (10 bytes max) */
 8004944:	230f      	movs	r3, #15
 8004946:	18fb      	adds	r3, r7, r3
 8004948:	220a      	movs	r2, #10
 800494a:	701a      	strb	r2, [r3, #0]
	do {
		res = xchg_spi(0xFF);
 800494c:	250e      	movs	r5, #14
 800494e:	197c      	adds	r4, r7, r5
 8004950:	20ff      	movs	r0, #255	@ 0xff
 8004952:	f7ff fe85 	bl	8004660 <xchg_spi>
 8004956:	0003      	movs	r3, r0
 8004958:	7023      	strb	r3, [r4, #0]
	} while ((res & 0x80) && --n);
 800495a:	197b      	adds	r3, r7, r5
 800495c:	781b      	ldrb	r3, [r3, #0]
 800495e:	b25b      	sxtb	r3, r3
 8004960:	2b00      	cmp	r3, #0
 8004962:	da09      	bge.n	8004978 <send_cmd+0x10e>
 8004964:	210f      	movs	r1, #15
 8004966:	187b      	adds	r3, r7, r1
 8004968:	187a      	adds	r2, r7, r1
 800496a:	7812      	ldrb	r2, [r2, #0]
 800496c:	3a01      	subs	r2, #1
 800496e:	701a      	strb	r2, [r3, #0]
 8004970:	187b      	adds	r3, r7, r1
 8004972:	781b      	ldrb	r3, [r3, #0]
 8004974:	2b00      	cmp	r3, #0
 8004976:	d1e9      	bne.n	800494c <send_cmd+0xe2>

	return res;							/* Return received response */
 8004978:	230e      	movs	r3, #14
 800497a:	18fb      	adds	r3, r7, r3
 800497c:	781b      	ldrb	r3, [r3, #0]
}
 800497e:	0018      	movs	r0, r3
 8004980:	46bd      	mov	sp, r7
 8004982:	b004      	add	sp, #16
 8004984:	bdb0      	pop	{r4, r5, r7, pc}
	...

08004988 <USER_SPI_initialize>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_initialize (
	BYTE drv		/* Physical drive number (0) */
)
{
 8004988:	b5b0      	push	{r4, r5, r7, lr}
 800498a:	b084      	sub	sp, #16
 800498c:	af00      	add	r7, sp, #0
 800498e:	0002      	movs	r2, r0
 8004990:	1dfb      	adds	r3, r7, #7
 8004992:	701a      	strb	r2, [r3, #0]
	BYTE n, cmd, ty, ocr[4];

	if (drv != 0) return STA_NOINIT;		/* Supports only drive 0 */
 8004994:	1dfb      	adds	r3, r7, #7
 8004996:	781b      	ldrb	r3, [r3, #0]
 8004998:	2b00      	cmp	r3, #0
 800499a:	d001      	beq.n	80049a0 <USER_SPI_initialize+0x18>
 800499c:	2301      	movs	r3, #1
 800499e:	e0fd      	b.n	8004b9c <USER_SPI_initialize+0x214>
	//assume SPI already init init_spi();	/* Initialize SPI */

	if (Stat & STA_NODISK) return Stat;	/* Is card existing in the soket? */
 80049a0:	4b80      	ldr	r3, [pc, #512]	@ (8004ba4 <USER_SPI_initialize+0x21c>)
 80049a2:	781b      	ldrb	r3, [r3, #0]
 80049a4:	b2db      	uxtb	r3, r3
 80049a6:	001a      	movs	r2, r3
 80049a8:	2302      	movs	r3, #2
 80049aa:	4013      	ands	r3, r2
 80049ac:	d003      	beq.n	80049b6 <USER_SPI_initialize+0x2e>
 80049ae:	4b7d      	ldr	r3, [pc, #500]	@ (8004ba4 <USER_SPI_initialize+0x21c>)
 80049b0:	781b      	ldrb	r3, [r3, #0]
 80049b2:	b2db      	uxtb	r3, r3
 80049b4:	e0f2      	b.n	8004b9c <USER_SPI_initialize+0x214>

	FCLK_SLOW();
 80049b6:	4b7c      	ldr	r3, [pc, #496]	@ (8004ba8 <USER_SPI_initialize+0x220>)
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	681a      	ldr	r2, [r3, #0]
 80049bc:	4b7a      	ldr	r3, [pc, #488]	@ (8004ba8 <USER_SPI_initialize+0x220>)
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	2138      	movs	r1, #56	@ 0x38
 80049c2:	430a      	orrs	r2, r1
 80049c4:	601a      	str	r2, [r3, #0]
	for (n = 10; n; n--) xchg_spi(0xFF);	/* Send 80 dummy clocks */
 80049c6:	230f      	movs	r3, #15
 80049c8:	18fb      	adds	r3, r7, r3
 80049ca:	220a      	movs	r2, #10
 80049cc:	701a      	strb	r2, [r3, #0]
 80049ce:	e008      	b.n	80049e2 <USER_SPI_initialize+0x5a>
 80049d0:	20ff      	movs	r0, #255	@ 0xff
 80049d2:	f7ff fe45 	bl	8004660 <xchg_spi>
 80049d6:	210f      	movs	r1, #15
 80049d8:	187b      	adds	r3, r7, r1
 80049da:	781a      	ldrb	r2, [r3, #0]
 80049dc:	187b      	adds	r3, r7, r1
 80049de:	3a01      	subs	r2, #1
 80049e0:	701a      	strb	r2, [r3, #0]
 80049e2:	240f      	movs	r4, #15
 80049e4:	193b      	adds	r3, r7, r4
 80049e6:	781b      	ldrb	r3, [r3, #0]
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d1f1      	bne.n	80049d0 <USER_SPI_initialize+0x48>

	ty = 0;
 80049ec:	230d      	movs	r3, #13
 80049ee:	18fb      	adds	r3, r7, r3
 80049f0:	2200      	movs	r2, #0
 80049f2:	701a      	strb	r2, [r3, #0]
	if (send_cmd(CMD0, 0) == 1) {			/* Put the card SPI/Idle state */
 80049f4:	2100      	movs	r1, #0
 80049f6:	2000      	movs	r0, #0
 80049f8:	f7ff ff37 	bl	800486a <send_cmd>
 80049fc:	0003      	movs	r3, r0
 80049fe:	2b01      	cmp	r3, #1
 8004a00:	d000      	beq.n	8004a04 <USER_SPI_initialize+0x7c>
 8004a02:	e0a6      	b.n	8004b52 <USER_SPI_initialize+0x1ca>
		SPI_Timer_On(1000);					/* Initialization timeout = 1 sec */
 8004a04:	23fa      	movs	r3, #250	@ 0xfa
 8004a06:	009b      	lsls	r3, r3, #2
 8004a08:	0018      	movs	r0, r3
 8004a0a:	f7ff fdff 	bl	800460c <SPI_Timer_On>
		if (send_cmd(CMD8, 0x1AA) == 1) {	/* SDv2? */
 8004a0e:	23d5      	movs	r3, #213	@ 0xd5
 8004a10:	005b      	lsls	r3, r3, #1
 8004a12:	0019      	movs	r1, r3
 8004a14:	2008      	movs	r0, #8
 8004a16:	f7ff ff28 	bl	800486a <send_cmd>
 8004a1a:	0003      	movs	r3, r0
 8004a1c:	2b01      	cmp	r3, #1
 8004a1e:	d162      	bne.n	8004ae6 <USER_SPI_initialize+0x15e>
			for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);	/* Get 32 bit return value of R7 resp */
 8004a20:	193b      	adds	r3, r7, r4
 8004a22:	2200      	movs	r2, #0
 8004a24:	701a      	strb	r2, [r3, #0]
 8004a26:	e00f      	b.n	8004a48 <USER_SPI_initialize+0xc0>
 8004a28:	250f      	movs	r5, #15
 8004a2a:	197b      	adds	r3, r7, r5
 8004a2c:	781c      	ldrb	r4, [r3, #0]
 8004a2e:	20ff      	movs	r0, #255	@ 0xff
 8004a30:	f7ff fe16 	bl	8004660 <xchg_spi>
 8004a34:	0003      	movs	r3, r0
 8004a36:	001a      	movs	r2, r3
 8004a38:	2308      	movs	r3, #8
 8004a3a:	18fb      	adds	r3, r7, r3
 8004a3c:	551a      	strb	r2, [r3, r4]
 8004a3e:	197b      	adds	r3, r7, r5
 8004a40:	781a      	ldrb	r2, [r3, #0]
 8004a42:	197b      	adds	r3, r7, r5
 8004a44:	3201      	adds	r2, #1
 8004a46:	701a      	strb	r2, [r3, #0]
 8004a48:	230f      	movs	r3, #15
 8004a4a:	18fb      	adds	r3, r7, r3
 8004a4c:	781b      	ldrb	r3, [r3, #0]
 8004a4e:	2b03      	cmp	r3, #3
 8004a50:	d9ea      	bls.n	8004a28 <USER_SPI_initialize+0xa0>
			if (ocr[2] == 0x01 && ocr[3] == 0xAA) {				/* Is the card supports vcc of 2.7-3.6V? */
 8004a52:	2208      	movs	r2, #8
 8004a54:	18bb      	adds	r3, r7, r2
 8004a56:	789b      	ldrb	r3, [r3, #2]
 8004a58:	2b01      	cmp	r3, #1
 8004a5a:	d000      	beq.n	8004a5e <USER_SPI_initialize+0xd6>
 8004a5c:	e079      	b.n	8004b52 <USER_SPI_initialize+0x1ca>
 8004a5e:	18bb      	adds	r3, r7, r2
 8004a60:	78db      	ldrb	r3, [r3, #3]
 8004a62:	2baa      	cmp	r3, #170	@ 0xaa
 8004a64:	d000      	beq.n	8004a68 <USER_SPI_initialize+0xe0>
 8004a66:	e074      	b.n	8004b52 <USER_SPI_initialize+0x1ca>
				while (SPI_Timer_Status() && send_cmd(ACMD41, 1UL << 30)) ;	/* Wait for end of initialization with ACMD41(HCS) */
 8004a68:	46c0      	nop			@ (mov r8, r8)
 8004a6a:	f7ff fde3 	bl	8004634 <SPI_Timer_Status>
 8004a6e:	1e03      	subs	r3, r0, #0
 8004a70:	d007      	beq.n	8004a82 <USER_SPI_initialize+0xfa>
 8004a72:	2380      	movs	r3, #128	@ 0x80
 8004a74:	05db      	lsls	r3, r3, #23
 8004a76:	0019      	movs	r1, r3
 8004a78:	20a9      	movs	r0, #169	@ 0xa9
 8004a7a:	f7ff fef6 	bl	800486a <send_cmd>
 8004a7e:	1e03      	subs	r3, r0, #0
 8004a80:	d1f3      	bne.n	8004a6a <USER_SPI_initialize+0xe2>
				if (SPI_Timer_Status() && send_cmd(CMD58, 0) == 0) {		/* Check CCS bit in the OCR */
 8004a82:	f7ff fdd7 	bl	8004634 <SPI_Timer_Status>
 8004a86:	1e03      	subs	r3, r0, #0
 8004a88:	d063      	beq.n	8004b52 <USER_SPI_initialize+0x1ca>
 8004a8a:	2100      	movs	r1, #0
 8004a8c:	203a      	movs	r0, #58	@ 0x3a
 8004a8e:	f7ff feec 	bl	800486a <send_cmd>
 8004a92:	1e03      	subs	r3, r0, #0
 8004a94:	d15d      	bne.n	8004b52 <USER_SPI_initialize+0x1ca>
					for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);
 8004a96:	230f      	movs	r3, #15
 8004a98:	18fb      	adds	r3, r7, r3
 8004a9a:	2200      	movs	r2, #0
 8004a9c:	701a      	strb	r2, [r3, #0]
 8004a9e:	e00f      	b.n	8004ac0 <USER_SPI_initialize+0x138>
 8004aa0:	250f      	movs	r5, #15
 8004aa2:	197b      	adds	r3, r7, r5
 8004aa4:	781c      	ldrb	r4, [r3, #0]
 8004aa6:	20ff      	movs	r0, #255	@ 0xff
 8004aa8:	f7ff fdda 	bl	8004660 <xchg_spi>
 8004aac:	0003      	movs	r3, r0
 8004aae:	001a      	movs	r2, r3
 8004ab0:	2308      	movs	r3, #8
 8004ab2:	18fb      	adds	r3, r7, r3
 8004ab4:	551a      	strb	r2, [r3, r4]
 8004ab6:	197b      	adds	r3, r7, r5
 8004ab8:	781a      	ldrb	r2, [r3, #0]
 8004aba:	197b      	adds	r3, r7, r5
 8004abc:	3201      	adds	r2, #1
 8004abe:	701a      	strb	r2, [r3, #0]
 8004ac0:	230f      	movs	r3, #15
 8004ac2:	18fb      	adds	r3, r7, r3
 8004ac4:	781b      	ldrb	r3, [r3, #0]
 8004ac6:	2b03      	cmp	r3, #3
 8004ac8:	d9ea      	bls.n	8004aa0 <USER_SPI_initialize+0x118>
					ty = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;	/* Card id SDv2 */
 8004aca:	2308      	movs	r3, #8
 8004acc:	18fb      	adds	r3, r7, r3
 8004ace:	781b      	ldrb	r3, [r3, #0]
 8004ad0:	001a      	movs	r2, r3
 8004ad2:	2340      	movs	r3, #64	@ 0x40
 8004ad4:	4013      	ands	r3, r2
 8004ad6:	d001      	beq.n	8004adc <USER_SPI_initialize+0x154>
 8004ad8:	220c      	movs	r2, #12
 8004ada:	e000      	b.n	8004ade <USER_SPI_initialize+0x156>
 8004adc:	2204      	movs	r2, #4
 8004ade:	230d      	movs	r3, #13
 8004ae0:	18fb      	adds	r3, r7, r3
 8004ae2:	701a      	strb	r2, [r3, #0]
 8004ae4:	e035      	b.n	8004b52 <USER_SPI_initialize+0x1ca>
				}
			}
		} else {	/* Not SDv2 card */
			if (send_cmd(ACMD41, 0) <= 1) 	{	/* SDv1 or MMC? */
 8004ae6:	2100      	movs	r1, #0
 8004ae8:	20a9      	movs	r0, #169	@ 0xa9
 8004aea:	f7ff febe 	bl	800486a <send_cmd>
 8004aee:	0003      	movs	r3, r0
 8004af0:	2b01      	cmp	r3, #1
 8004af2:	d808      	bhi.n	8004b06 <USER_SPI_initialize+0x17e>
				ty = CT_SD1; cmd = ACMD41;	/* SDv1 (ACMD41(0)) */
 8004af4:	230d      	movs	r3, #13
 8004af6:	18fb      	adds	r3, r7, r3
 8004af8:	2202      	movs	r2, #2
 8004afa:	701a      	strb	r2, [r3, #0]
 8004afc:	230e      	movs	r3, #14
 8004afe:	18fb      	adds	r3, r7, r3
 8004b00:	22a9      	movs	r2, #169	@ 0xa9
 8004b02:	701a      	strb	r2, [r3, #0]
 8004b04:	e007      	b.n	8004b16 <USER_SPI_initialize+0x18e>
			} else {
				ty = CT_MMC; cmd = CMD1;	/* MMCv3 (CMD1(0)) */
 8004b06:	230d      	movs	r3, #13
 8004b08:	18fb      	adds	r3, r7, r3
 8004b0a:	2201      	movs	r2, #1
 8004b0c:	701a      	strb	r2, [r3, #0]
 8004b0e:	230e      	movs	r3, #14
 8004b10:	18fb      	adds	r3, r7, r3
 8004b12:	2201      	movs	r2, #1
 8004b14:	701a      	strb	r2, [r3, #0]
			}
			while (SPI_Timer_Status() && send_cmd(cmd, 0)) ;		/* Wait for end of initialization */
 8004b16:	46c0      	nop			@ (mov r8, r8)
 8004b18:	f7ff fd8c 	bl	8004634 <SPI_Timer_Status>
 8004b1c:	1e03      	subs	r3, r0, #0
 8004b1e:	d008      	beq.n	8004b32 <USER_SPI_initialize+0x1aa>
 8004b20:	230e      	movs	r3, #14
 8004b22:	18fb      	adds	r3, r7, r3
 8004b24:	781b      	ldrb	r3, [r3, #0]
 8004b26:	2100      	movs	r1, #0
 8004b28:	0018      	movs	r0, r3
 8004b2a:	f7ff fe9e 	bl	800486a <send_cmd>
 8004b2e:	1e03      	subs	r3, r0, #0
 8004b30:	d1f2      	bne.n	8004b18 <USER_SPI_initialize+0x190>
			if (!SPI_Timer_Status() || send_cmd(CMD16, 512) != 0)	/* Set block length: 512 */
 8004b32:	f7ff fd7f 	bl	8004634 <SPI_Timer_Status>
 8004b36:	1e03      	subs	r3, r0, #0
 8004b38:	d007      	beq.n	8004b4a <USER_SPI_initialize+0x1c2>
 8004b3a:	2380      	movs	r3, #128	@ 0x80
 8004b3c:	009b      	lsls	r3, r3, #2
 8004b3e:	0019      	movs	r1, r3
 8004b40:	2010      	movs	r0, #16
 8004b42:	f7ff fe92 	bl	800486a <send_cmd>
 8004b46:	1e03      	subs	r3, r0, #0
 8004b48:	d003      	beq.n	8004b52 <USER_SPI_initialize+0x1ca>
				ty = 0;
 8004b4a:	230d      	movs	r3, #13
 8004b4c:	18fb      	adds	r3, r7, r3
 8004b4e:	2200      	movs	r2, #0
 8004b50:	701a      	strb	r2, [r3, #0]
		}
	}
	CardType = ty;	/* Card type */
 8004b52:	4b16      	ldr	r3, [pc, #88]	@ (8004bac <USER_SPI_initialize+0x224>)
 8004b54:	240d      	movs	r4, #13
 8004b56:	193a      	adds	r2, r7, r4
 8004b58:	7812      	ldrb	r2, [r2, #0]
 8004b5a:	701a      	strb	r2, [r3, #0]
	despiselect();
 8004b5c:	f7ff fdf0 	bl	8004740 <despiselect>

	if (ty) {			/* OK */
 8004b60:	193b      	adds	r3, r7, r4
 8004b62:	781b      	ldrb	r3, [r3, #0]
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d013      	beq.n	8004b90 <USER_SPI_initialize+0x208>
		FCLK_FAST();			/* Set fast clock */
 8004b68:	4b0f      	ldr	r3, [pc, #60]	@ (8004ba8 <USER_SPI_initialize+0x220>)
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	2238      	movs	r2, #56	@ 0x38
 8004b70:	4393      	bics	r3, r2
 8004b72:	001a      	movs	r2, r3
 8004b74:	4b0c      	ldr	r3, [pc, #48]	@ (8004ba8 <USER_SPI_initialize+0x220>)
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	2110      	movs	r1, #16
 8004b7a:	430a      	orrs	r2, r1
 8004b7c:	601a      	str	r2, [r3, #0]
		Stat &= ~STA_NOINIT;	/* Clear STA_NOINIT flag */
 8004b7e:	4b09      	ldr	r3, [pc, #36]	@ (8004ba4 <USER_SPI_initialize+0x21c>)
 8004b80:	781b      	ldrb	r3, [r3, #0]
 8004b82:	b2db      	uxtb	r3, r3
 8004b84:	2201      	movs	r2, #1
 8004b86:	4393      	bics	r3, r2
 8004b88:	b2da      	uxtb	r2, r3
 8004b8a:	4b06      	ldr	r3, [pc, #24]	@ (8004ba4 <USER_SPI_initialize+0x21c>)
 8004b8c:	701a      	strb	r2, [r3, #0]
 8004b8e:	e002      	b.n	8004b96 <USER_SPI_initialize+0x20e>
	} else {			/* Failed */
		Stat = STA_NOINIT;
 8004b90:	4b04      	ldr	r3, [pc, #16]	@ (8004ba4 <USER_SPI_initialize+0x21c>)
 8004b92:	2201      	movs	r2, #1
 8004b94:	701a      	strb	r2, [r3, #0]
	}

	return Stat;
 8004b96:	4b03      	ldr	r3, [pc, #12]	@ (8004ba4 <USER_SPI_initialize+0x21c>)
 8004b98:	781b      	ldrb	r3, [r3, #0]
 8004b9a:	b2db      	uxtb	r3, r3
}
 8004b9c:	0018      	movs	r0, r3
 8004b9e:	46bd      	mov	sp, r7
 8004ba0:	b004      	add	sp, #16
 8004ba2:	bdb0      	pop	{r4, r5, r7, pc}
 8004ba4:	20000020 	.word	0x20000020
 8004ba8:	200008c8 	.word	0x200008c8
 8004bac:	20000f58 	.word	0x20000f58

08004bb0 <USER_SPI_status>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_status (
	BYTE drv		/* Physical drive number (0) */
)
{
 8004bb0:	b580      	push	{r7, lr}
 8004bb2:	b082      	sub	sp, #8
 8004bb4:	af00      	add	r7, sp, #0
 8004bb6:	0002      	movs	r2, r0
 8004bb8:	1dfb      	adds	r3, r7, #7
 8004bba:	701a      	strb	r2, [r3, #0]
	if (drv) return STA_NOINIT;		/* Supports only drive 0 */
 8004bbc:	1dfb      	adds	r3, r7, #7
 8004bbe:	781b      	ldrb	r3, [r3, #0]
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	d001      	beq.n	8004bc8 <USER_SPI_status+0x18>
 8004bc4:	2301      	movs	r3, #1
 8004bc6:	e002      	b.n	8004bce <USER_SPI_status+0x1e>

	return Stat;	/* Return disk status */
 8004bc8:	4b03      	ldr	r3, [pc, #12]	@ (8004bd8 <USER_SPI_status+0x28>)
 8004bca:	781b      	ldrb	r3, [r3, #0]
 8004bcc:	b2db      	uxtb	r3, r3
}
 8004bce:	0018      	movs	r0, r3
 8004bd0:	46bd      	mov	sp, r7
 8004bd2:	b002      	add	sp, #8
 8004bd4:	bd80      	pop	{r7, pc}
 8004bd6:	46c0      	nop			@ (mov r8, r8)
 8004bd8:	20000020 	.word	0x20000020

08004bdc <USER_SPI_read>:
	BYTE drv,		/* Physical drive number (0) */
	BYTE *buff,		/* Pointer to the data buffer to store read data */
	DWORD sector,	/* Start sector number (LBA) */
	UINT count		/* Number of sectors to read (1..128) */
)
{
 8004bdc:	b580      	push	{r7, lr}
 8004bde:	b084      	sub	sp, #16
 8004be0:	af00      	add	r7, sp, #0
 8004be2:	60b9      	str	r1, [r7, #8]
 8004be4:	607a      	str	r2, [r7, #4]
 8004be6:	603b      	str	r3, [r7, #0]
 8004be8:	210f      	movs	r1, #15
 8004bea:	187b      	adds	r3, r7, r1
 8004bec:	1c02      	adds	r2, r0, #0
 8004bee:	701a      	strb	r2, [r3, #0]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 8004bf0:	187b      	adds	r3, r7, r1
 8004bf2:	781b      	ldrb	r3, [r3, #0]
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d102      	bne.n	8004bfe <USER_SPI_read+0x22>
 8004bf8:	683b      	ldr	r3, [r7, #0]
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d101      	bne.n	8004c02 <USER_SPI_read+0x26>
 8004bfe:	2304      	movs	r3, #4
 8004c00:	e04f      	b.n	8004ca2 <USER_SPI_read+0xc6>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 8004c02:	4b2a      	ldr	r3, [pc, #168]	@ (8004cac <USER_SPI_read+0xd0>)
 8004c04:	781b      	ldrb	r3, [r3, #0]
 8004c06:	b2db      	uxtb	r3, r3
 8004c08:	001a      	movs	r2, r3
 8004c0a:	2301      	movs	r3, #1
 8004c0c:	4013      	ands	r3, r2
 8004c0e:	d001      	beq.n	8004c14 <USER_SPI_read+0x38>
 8004c10:	2303      	movs	r3, #3
 8004c12:	e046      	b.n	8004ca2 <USER_SPI_read+0xc6>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ot BA conversion (byte addressing cards) */
 8004c14:	4b26      	ldr	r3, [pc, #152]	@ (8004cb0 <USER_SPI_read+0xd4>)
 8004c16:	781b      	ldrb	r3, [r3, #0]
 8004c18:	001a      	movs	r2, r3
 8004c1a:	2308      	movs	r3, #8
 8004c1c:	4013      	ands	r3, r2
 8004c1e:	d102      	bne.n	8004c26 <USER_SPI_read+0x4a>
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	025b      	lsls	r3, r3, #9
 8004c24:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector read */
 8004c26:	683b      	ldr	r3, [r7, #0]
 8004c28:	2b01      	cmp	r3, #1
 8004c2a:	d112      	bne.n	8004c52 <USER_SPI_read+0x76>
		if ((send_cmd(CMD17, sector) == 0)	/* READ_SINGLE_BLOCK */
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	0019      	movs	r1, r3
 8004c30:	2011      	movs	r0, #17
 8004c32:	f7ff fe1a 	bl	800486a <send_cmd>
 8004c36:	1e03      	subs	r3, r0, #0
 8004c38:	d12d      	bne.n	8004c96 <USER_SPI_read+0xba>
			&& rcvr_datablock(buff, 512)) {
 8004c3a:	2380      	movs	r3, #128	@ 0x80
 8004c3c:	009a      	lsls	r2, r3, #2
 8004c3e:	68bb      	ldr	r3, [r7, #8]
 8004c40:	0011      	movs	r1, r2
 8004c42:	0018      	movs	r0, r3
 8004c44:	f7ff fda8 	bl	8004798 <rcvr_datablock>
 8004c48:	1e03      	subs	r3, r0, #0
 8004c4a:	d024      	beq.n	8004c96 <USER_SPI_read+0xba>
			count = 0;
 8004c4c:	2300      	movs	r3, #0
 8004c4e:	603b      	str	r3, [r7, #0]
 8004c50:	e021      	b.n	8004c96 <USER_SPI_read+0xba>
		}
	}
	else {				/* Multiple sector read */
		if (send_cmd(CMD18, sector) == 0) {	/* READ_MULTIPLE_BLOCK */
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	0019      	movs	r1, r3
 8004c56:	2012      	movs	r0, #18
 8004c58:	f7ff fe07 	bl	800486a <send_cmd>
 8004c5c:	1e03      	subs	r3, r0, #0
 8004c5e:	d11a      	bne.n	8004c96 <USER_SPI_read+0xba>
			do {
				if (!rcvr_datablock(buff, 512)) break;
 8004c60:	2380      	movs	r3, #128	@ 0x80
 8004c62:	009a      	lsls	r2, r3, #2
 8004c64:	68bb      	ldr	r3, [r7, #8]
 8004c66:	0011      	movs	r1, r2
 8004c68:	0018      	movs	r0, r3
 8004c6a:	f7ff fd95 	bl	8004798 <rcvr_datablock>
 8004c6e:	1e03      	subs	r3, r0, #0
 8004c70:	d00c      	beq.n	8004c8c <USER_SPI_read+0xb0>
				buff += 512;
 8004c72:	68bb      	ldr	r3, [r7, #8]
 8004c74:	2280      	movs	r2, #128	@ 0x80
 8004c76:	0092      	lsls	r2, r2, #2
 8004c78:	4694      	mov	ip, r2
 8004c7a:	4463      	add	r3, ip
 8004c7c:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8004c7e:	683b      	ldr	r3, [r7, #0]
 8004c80:	3b01      	subs	r3, #1
 8004c82:	603b      	str	r3, [r7, #0]
 8004c84:	683b      	ldr	r3, [r7, #0]
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d1ea      	bne.n	8004c60 <USER_SPI_read+0x84>
 8004c8a:	e000      	b.n	8004c8e <USER_SPI_read+0xb2>
				if (!rcvr_datablock(buff, 512)) break;
 8004c8c:	46c0      	nop			@ (mov r8, r8)
			send_cmd(CMD12, 0);				/* STOP_TRANSMISSION */
 8004c8e:	2100      	movs	r1, #0
 8004c90:	200c      	movs	r0, #12
 8004c92:	f7ff fdea 	bl	800486a <send_cmd>
		}
	}
	despiselect();
 8004c96:	f7ff fd53 	bl	8004740 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 8004c9a:	683b      	ldr	r3, [r7, #0]
 8004c9c:	1e5a      	subs	r2, r3, #1
 8004c9e:	4193      	sbcs	r3, r2
 8004ca0:	b2db      	uxtb	r3, r3
}
 8004ca2:	0018      	movs	r0, r3
 8004ca4:	46bd      	mov	sp, r7
 8004ca6:	b004      	add	sp, #16
 8004ca8:	bd80      	pop	{r7, pc}
 8004caa:	46c0      	nop			@ (mov r8, r8)
 8004cac:	20000020 	.word	0x20000020
 8004cb0:	20000f58 	.word	0x20000f58

08004cb4 <USER_SPI_write>:
	BYTE drv,			/* Physical drive number (0) */
	const BYTE *buff,	/* Ponter to the data to write */
	DWORD sector,		/* Start sector number (LBA) */
	UINT count			/* Number of sectors to write (1..128) */
)
{
 8004cb4:	b580      	push	{r7, lr}
 8004cb6:	b084      	sub	sp, #16
 8004cb8:	af00      	add	r7, sp, #0
 8004cba:	60b9      	str	r1, [r7, #8]
 8004cbc:	607a      	str	r2, [r7, #4]
 8004cbe:	603b      	str	r3, [r7, #0]
 8004cc0:	210f      	movs	r1, #15
 8004cc2:	187b      	adds	r3, r7, r1
 8004cc4:	1c02      	adds	r2, r0, #0
 8004cc6:	701a      	strb	r2, [r3, #0]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 8004cc8:	187b      	adds	r3, r7, r1
 8004cca:	781b      	ldrb	r3, [r3, #0]
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d102      	bne.n	8004cd6 <USER_SPI_write+0x22>
 8004cd0:	683b      	ldr	r3, [r7, #0]
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d101      	bne.n	8004cda <USER_SPI_write+0x26>
 8004cd6:	2304      	movs	r3, #4
 8004cd8:	e063      	b.n	8004da2 <USER_SPI_write+0xee>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check drive status */
 8004cda:	4b34      	ldr	r3, [pc, #208]	@ (8004dac <USER_SPI_write+0xf8>)
 8004cdc:	781b      	ldrb	r3, [r3, #0]
 8004cde:	b2db      	uxtb	r3, r3
 8004ce0:	001a      	movs	r2, r3
 8004ce2:	2301      	movs	r3, #1
 8004ce4:	4013      	ands	r3, r2
 8004ce6:	d001      	beq.n	8004cec <USER_SPI_write+0x38>
 8004ce8:	2303      	movs	r3, #3
 8004cea:	e05a      	b.n	8004da2 <USER_SPI_write+0xee>
	if (Stat & STA_PROTECT) return RES_WRPRT;	/* Check write protect */
 8004cec:	4b2f      	ldr	r3, [pc, #188]	@ (8004dac <USER_SPI_write+0xf8>)
 8004cee:	781b      	ldrb	r3, [r3, #0]
 8004cf0:	b2db      	uxtb	r3, r3
 8004cf2:	001a      	movs	r2, r3
 8004cf4:	2304      	movs	r3, #4
 8004cf6:	4013      	ands	r3, r2
 8004cf8:	d001      	beq.n	8004cfe <USER_SPI_write+0x4a>
 8004cfa:	2302      	movs	r3, #2
 8004cfc:	e051      	b.n	8004da2 <USER_SPI_write+0xee>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ==> BA conversion (byte addressing cards) */
 8004cfe:	4b2c      	ldr	r3, [pc, #176]	@ (8004db0 <USER_SPI_write+0xfc>)
 8004d00:	781b      	ldrb	r3, [r3, #0]
 8004d02:	001a      	movs	r2, r3
 8004d04:	2308      	movs	r3, #8
 8004d06:	4013      	ands	r3, r2
 8004d08:	d102      	bne.n	8004d10 <USER_SPI_write+0x5c>
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	025b      	lsls	r3, r3, #9
 8004d0e:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector write */
 8004d10:	683b      	ldr	r3, [r7, #0]
 8004d12:	2b01      	cmp	r3, #1
 8004d14:	d110      	bne.n	8004d38 <USER_SPI_write+0x84>
		if ((send_cmd(CMD24, sector) == 0)	/* WRITE_BLOCK */
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	0019      	movs	r1, r3
 8004d1a:	2018      	movs	r0, #24
 8004d1c:	f7ff fda5 	bl	800486a <send_cmd>
 8004d20:	1e03      	subs	r3, r0, #0
 8004d22:	d138      	bne.n	8004d96 <USER_SPI_write+0xe2>
			&& xmit_datablock(buff, 0xFE)) {
 8004d24:	68bb      	ldr	r3, [r7, #8]
 8004d26:	21fe      	movs	r1, #254	@ 0xfe
 8004d28:	0018      	movs	r0, r3
 8004d2a:	f7ff fd64 	bl	80047f6 <xmit_datablock>
 8004d2e:	1e03      	subs	r3, r0, #0
 8004d30:	d031      	beq.n	8004d96 <USER_SPI_write+0xe2>
			count = 0;
 8004d32:	2300      	movs	r3, #0
 8004d34:	603b      	str	r3, [r7, #0]
 8004d36:	e02e      	b.n	8004d96 <USER_SPI_write+0xe2>
		}
	}
	else {				/* Multiple sector write */
		if (CardType & CT_SDC) send_cmd(ACMD23, count);	/* Predefine number of sectors */
 8004d38:	4b1d      	ldr	r3, [pc, #116]	@ (8004db0 <USER_SPI_write+0xfc>)
 8004d3a:	781b      	ldrb	r3, [r3, #0]
 8004d3c:	001a      	movs	r2, r3
 8004d3e:	2306      	movs	r3, #6
 8004d40:	4013      	ands	r3, r2
 8004d42:	d004      	beq.n	8004d4e <USER_SPI_write+0x9a>
 8004d44:	683b      	ldr	r3, [r7, #0]
 8004d46:	0019      	movs	r1, r3
 8004d48:	2097      	movs	r0, #151	@ 0x97
 8004d4a:	f7ff fd8e 	bl	800486a <send_cmd>
		if (send_cmd(CMD25, sector) == 0) {	/* WRITE_MULTIPLE_BLOCK */
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	0019      	movs	r1, r3
 8004d52:	2019      	movs	r0, #25
 8004d54:	f7ff fd89 	bl	800486a <send_cmd>
 8004d58:	1e03      	subs	r3, r0, #0
 8004d5a:	d11c      	bne.n	8004d96 <USER_SPI_write+0xe2>
			do {
				if (!xmit_datablock(buff, 0xFC)) break;
 8004d5c:	68bb      	ldr	r3, [r7, #8]
 8004d5e:	21fc      	movs	r1, #252	@ 0xfc
 8004d60:	0018      	movs	r0, r3
 8004d62:	f7ff fd48 	bl	80047f6 <xmit_datablock>
 8004d66:	1e03      	subs	r3, r0, #0
 8004d68:	d00c      	beq.n	8004d84 <USER_SPI_write+0xd0>
				buff += 512;
 8004d6a:	68bb      	ldr	r3, [r7, #8]
 8004d6c:	2280      	movs	r2, #128	@ 0x80
 8004d6e:	0092      	lsls	r2, r2, #2
 8004d70:	4694      	mov	ip, r2
 8004d72:	4463      	add	r3, ip
 8004d74:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8004d76:	683b      	ldr	r3, [r7, #0]
 8004d78:	3b01      	subs	r3, #1
 8004d7a:	603b      	str	r3, [r7, #0]
 8004d7c:	683b      	ldr	r3, [r7, #0]
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d1ec      	bne.n	8004d5c <USER_SPI_write+0xa8>
 8004d82:	e000      	b.n	8004d86 <USER_SPI_write+0xd2>
				if (!xmit_datablock(buff, 0xFC)) break;
 8004d84:	46c0      	nop			@ (mov r8, r8)
			if (!xmit_datablock(0, 0xFD)) count = 1;	/* STOP_TRAN token */
 8004d86:	21fd      	movs	r1, #253	@ 0xfd
 8004d88:	2000      	movs	r0, #0
 8004d8a:	f7ff fd34 	bl	80047f6 <xmit_datablock>
 8004d8e:	1e03      	subs	r3, r0, #0
 8004d90:	d101      	bne.n	8004d96 <USER_SPI_write+0xe2>
 8004d92:	2301      	movs	r3, #1
 8004d94:	603b      	str	r3, [r7, #0]
		}
	}
	despiselect();
 8004d96:	f7ff fcd3 	bl	8004740 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 8004d9a:	683b      	ldr	r3, [r7, #0]
 8004d9c:	1e5a      	subs	r2, r3, #1
 8004d9e:	4193      	sbcs	r3, r2
 8004da0:	b2db      	uxtb	r3, r3
}
 8004da2:	0018      	movs	r0, r3
 8004da4:	46bd      	mov	sp, r7
 8004da6:	b004      	add	sp, #16
 8004da8:	bd80      	pop	{r7, pc}
 8004daa:	46c0      	nop			@ (mov r8, r8)
 8004dac:	20000020 	.word	0x20000020
 8004db0:	20000f58 	.word	0x20000f58

08004db4 <USER_SPI_ioctl>:
inline DRESULT USER_SPI_ioctl (
	BYTE drv,		/* Physical drive number (0) */
	BYTE cmd,		/* Control command code */
	void *buff		/* Pointer to the conrtol data */
)
{
 8004db4:	b590      	push	{r4, r7, lr}
 8004db6:	b08d      	sub	sp, #52	@ 0x34
 8004db8:	af00      	add	r7, sp, #0
 8004dba:	603a      	str	r2, [r7, #0]
 8004dbc:	1dfb      	adds	r3, r7, #7
 8004dbe:	1c02      	adds	r2, r0, #0
 8004dc0:	701a      	strb	r2, [r3, #0]
 8004dc2:	1dbb      	adds	r3, r7, #6
 8004dc4:	1c0a      	adds	r2, r1, #0
 8004dc6:	701a      	strb	r2, [r3, #0]
	DRESULT res;
	BYTE n, csd[16];
	DWORD *dp, st, ed, csize;


	if (drv) return RES_PARERR;					/* Check parameter */
 8004dc8:	1dfb      	adds	r3, r7, #7
 8004dca:	781b      	ldrb	r3, [r3, #0]
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	d001      	beq.n	8004dd4 <USER_SPI_ioctl+0x20>
 8004dd0:	2304      	movs	r3, #4
 8004dd2:	e178      	b.n	80050c6 <USER_SPI_ioctl+0x312>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 8004dd4:	4bbe      	ldr	r3, [pc, #760]	@ (80050d0 <USER_SPI_ioctl+0x31c>)
 8004dd6:	781b      	ldrb	r3, [r3, #0]
 8004dd8:	b2db      	uxtb	r3, r3
 8004dda:	001a      	movs	r2, r3
 8004ddc:	2301      	movs	r3, #1
 8004dde:	4013      	ands	r3, r2
 8004de0:	d001      	beq.n	8004de6 <USER_SPI_ioctl+0x32>
 8004de2:	2303      	movs	r3, #3
 8004de4:	e16f      	b.n	80050c6 <USER_SPI_ioctl+0x312>

	res = RES_ERROR;
 8004de6:	232f      	movs	r3, #47	@ 0x2f
 8004de8:	18fb      	adds	r3, r7, r3
 8004dea:	2201      	movs	r2, #1
 8004dec:	701a      	strb	r2, [r3, #0]

	switch (cmd) {
 8004dee:	1dbb      	adds	r3, r7, #6
 8004df0:	781b      	ldrb	r3, [r3, #0]
 8004df2:	2b04      	cmp	r3, #4
 8004df4:	d100      	bne.n	8004df8 <USER_SPI_ioctl+0x44>
 8004df6:	e100      	b.n	8004ffa <USER_SPI_ioctl+0x246>
 8004df8:	dd00      	ble.n	8004dfc <USER_SPI_ioctl+0x48>
 8004dfa:	e14d      	b.n	8005098 <USER_SPI_ioctl+0x2e4>
 8004dfc:	2b03      	cmp	r3, #3
 8004dfe:	d100      	bne.n	8004e02 <USER_SPI_ioctl+0x4e>
 8004e00:	e074      	b.n	8004eec <USER_SPI_ioctl+0x138>
 8004e02:	dd00      	ble.n	8004e06 <USER_SPI_ioctl+0x52>
 8004e04:	e148      	b.n	8005098 <USER_SPI_ioctl+0x2e4>
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d002      	beq.n	8004e10 <USER_SPI_ioctl+0x5c>
 8004e0a:	2b01      	cmp	r3, #1
 8004e0c:	d00a      	beq.n	8004e24 <USER_SPI_ioctl+0x70>
 8004e0e:	e143      	b.n	8005098 <USER_SPI_ioctl+0x2e4>
	case CTRL_SYNC :		/* Wait for end of internal write process of the drive */
		if (spiselect()) res = RES_OK;
 8004e10:	f7ff fca6 	bl	8004760 <spiselect>
 8004e14:	1e03      	subs	r3, r0, #0
 8004e16:	d100      	bne.n	8004e1a <USER_SPI_ioctl+0x66>
 8004e18:	e143      	b.n	80050a2 <USER_SPI_ioctl+0x2ee>
 8004e1a:	232f      	movs	r3, #47	@ 0x2f
 8004e1c:	18fb      	adds	r3, r7, r3
 8004e1e:	2200      	movs	r2, #0
 8004e20:	701a      	strb	r2, [r3, #0]
		break;
 8004e22:	e13e      	b.n	80050a2 <USER_SPI_ioctl+0x2ee>

	case GET_SECTOR_COUNT :	/* Get drive capacity in unit of sector (DWORD) */
		if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {
 8004e24:	2100      	movs	r1, #0
 8004e26:	2009      	movs	r0, #9
 8004e28:	f7ff fd1f 	bl	800486a <send_cmd>
 8004e2c:	1e03      	subs	r3, r0, #0
 8004e2e:	d000      	beq.n	8004e32 <USER_SPI_ioctl+0x7e>
 8004e30:	e139      	b.n	80050a6 <USER_SPI_ioctl+0x2f2>
 8004e32:	240c      	movs	r4, #12
 8004e34:	193b      	adds	r3, r7, r4
 8004e36:	2110      	movs	r1, #16
 8004e38:	0018      	movs	r0, r3
 8004e3a:	f7ff fcad 	bl	8004798 <rcvr_datablock>
 8004e3e:	1e03      	subs	r3, r0, #0
 8004e40:	d100      	bne.n	8004e44 <USER_SPI_ioctl+0x90>
 8004e42:	e130      	b.n	80050a6 <USER_SPI_ioctl+0x2f2>
			if ((csd[0] >> 6) == 1) {	/* SDC ver 2.00 */
 8004e44:	0020      	movs	r0, r4
 8004e46:	183b      	adds	r3, r7, r0
 8004e48:	781b      	ldrb	r3, [r3, #0]
 8004e4a:	099b      	lsrs	r3, r3, #6
 8004e4c:	b2db      	uxtb	r3, r3
 8004e4e:	2b01      	cmp	r3, #1
 8004e50:	d115      	bne.n	8004e7e <USER_SPI_ioctl+0xca>
				csize = csd[9] + ((WORD)csd[8] << 8) + ((DWORD)(csd[7] & 63) << 16) + 1;
 8004e52:	183b      	adds	r3, r7, r0
 8004e54:	7a5b      	ldrb	r3, [r3, #9]
 8004e56:	001a      	movs	r2, r3
 8004e58:	183b      	adds	r3, r7, r0
 8004e5a:	7a1b      	ldrb	r3, [r3, #8]
 8004e5c:	021b      	lsls	r3, r3, #8
 8004e5e:	18d3      	adds	r3, r2, r3
 8004e60:	0019      	movs	r1, r3
 8004e62:	183b      	adds	r3, r7, r0
 8004e64:	79db      	ldrb	r3, [r3, #7]
 8004e66:	041a      	lsls	r2, r3, #16
 8004e68:	23fc      	movs	r3, #252	@ 0xfc
 8004e6a:	039b      	lsls	r3, r3, #14
 8004e6c:	4013      	ands	r3, r2
 8004e6e:	18cb      	adds	r3, r1, r3
 8004e70:	3301      	adds	r3, #1
 8004e72:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << 10;
 8004e74:	69fb      	ldr	r3, [r7, #28]
 8004e76:	029a      	lsls	r2, r3, #10
 8004e78:	683b      	ldr	r3, [r7, #0]
 8004e7a:	601a      	str	r2, [r3, #0]
 8004e7c:	e031      	b.n	8004ee2 <USER_SPI_ioctl+0x12e>
			} else {					/* SDC ver 1.XX or MMC ver 3 */
				n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 8004e7e:	200c      	movs	r0, #12
 8004e80:	183b      	adds	r3, r7, r0
 8004e82:	795b      	ldrb	r3, [r3, #5]
 8004e84:	220f      	movs	r2, #15
 8004e86:	4013      	ands	r3, r2
 8004e88:	b2da      	uxtb	r2, r3
 8004e8a:	183b      	adds	r3, r7, r0
 8004e8c:	7a9b      	ldrb	r3, [r3, #10]
 8004e8e:	09db      	lsrs	r3, r3, #7
 8004e90:	b2db      	uxtb	r3, r3
 8004e92:	18d3      	adds	r3, r2, r3
 8004e94:	b2da      	uxtb	r2, r3
 8004e96:	183b      	adds	r3, r7, r0
 8004e98:	7a5b      	ldrb	r3, [r3, #9]
 8004e9a:	18db      	adds	r3, r3, r3
 8004e9c:	b2db      	uxtb	r3, r3
 8004e9e:	2106      	movs	r1, #6
 8004ea0:	400b      	ands	r3, r1
 8004ea2:	b2db      	uxtb	r3, r3
 8004ea4:	18d3      	adds	r3, r2, r3
 8004ea6:	b2da      	uxtb	r2, r3
 8004ea8:	242e      	movs	r4, #46	@ 0x2e
 8004eaa:	193b      	adds	r3, r7, r4
 8004eac:	3202      	adds	r2, #2
 8004eae:	701a      	strb	r2, [r3, #0]
				csize = (csd[8] >> 6) + ((WORD)csd[7] << 2) + ((WORD)(csd[6] & 3) << 10) + 1;
 8004eb0:	183b      	adds	r3, r7, r0
 8004eb2:	7a1b      	ldrb	r3, [r3, #8]
 8004eb4:	099b      	lsrs	r3, r3, #6
 8004eb6:	b2db      	uxtb	r3, r3
 8004eb8:	001a      	movs	r2, r3
 8004eba:	183b      	adds	r3, r7, r0
 8004ebc:	79db      	ldrb	r3, [r3, #7]
 8004ebe:	009b      	lsls	r3, r3, #2
 8004ec0:	18d2      	adds	r2, r2, r3
 8004ec2:	183b      	adds	r3, r7, r0
 8004ec4:	799b      	ldrb	r3, [r3, #6]
 8004ec6:	0299      	lsls	r1, r3, #10
 8004ec8:	23c0      	movs	r3, #192	@ 0xc0
 8004eca:	011b      	lsls	r3, r3, #4
 8004ecc:	400b      	ands	r3, r1
 8004ece:	18d3      	adds	r3, r2, r3
 8004ed0:	3301      	adds	r3, #1
 8004ed2:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << (n - 9);
 8004ed4:	193b      	adds	r3, r7, r4
 8004ed6:	781b      	ldrb	r3, [r3, #0]
 8004ed8:	3b09      	subs	r3, #9
 8004eda:	69fa      	ldr	r2, [r7, #28]
 8004edc:	409a      	lsls	r2, r3
 8004ede:	683b      	ldr	r3, [r7, #0]
 8004ee0:	601a      	str	r2, [r3, #0]
			}
			res = RES_OK;
 8004ee2:	232f      	movs	r3, #47	@ 0x2f
 8004ee4:	18fb      	adds	r3, r7, r3
 8004ee6:	2200      	movs	r2, #0
 8004ee8:	701a      	strb	r2, [r3, #0]
		}
		break;
 8004eea:	e0dc      	b.n	80050a6 <USER_SPI_ioctl+0x2f2>

	case GET_BLOCK_SIZE :	/* Get erase block size in unit of sector (DWORD) */
		if (CardType & CT_SD2) {	/* SDC ver 2.00 */
 8004eec:	4b79      	ldr	r3, [pc, #484]	@ (80050d4 <USER_SPI_ioctl+0x320>)
 8004eee:	781b      	ldrb	r3, [r3, #0]
 8004ef0:	001a      	movs	r2, r3
 8004ef2:	2304      	movs	r3, #4
 8004ef4:	4013      	ands	r3, r2
 8004ef6:	d035      	beq.n	8004f64 <USER_SPI_ioctl+0x1b0>
			if (send_cmd(ACMD13, 0) == 0) {	/* Read SD status */
 8004ef8:	2100      	movs	r1, #0
 8004efa:	208d      	movs	r0, #141	@ 0x8d
 8004efc:	f7ff fcb5 	bl	800486a <send_cmd>
 8004f00:	1e03      	subs	r3, r0, #0
 8004f02:	d000      	beq.n	8004f06 <USER_SPI_ioctl+0x152>
 8004f04:	e0d1      	b.n	80050aa <USER_SPI_ioctl+0x2f6>
				xchg_spi(0xFF);
 8004f06:	20ff      	movs	r0, #255	@ 0xff
 8004f08:	f7ff fbaa 	bl	8004660 <xchg_spi>
				if (rcvr_datablock(csd, 16)) {				/* Read partial block */
 8004f0c:	230c      	movs	r3, #12
 8004f0e:	18fb      	adds	r3, r7, r3
 8004f10:	2110      	movs	r1, #16
 8004f12:	0018      	movs	r0, r3
 8004f14:	f7ff fc40 	bl	8004798 <rcvr_datablock>
 8004f18:	1e03      	subs	r3, r0, #0
 8004f1a:	d100      	bne.n	8004f1e <USER_SPI_ioctl+0x16a>
 8004f1c:	e0c5      	b.n	80050aa <USER_SPI_ioctl+0x2f6>
					for (n = 64 - 16; n; n--) xchg_spi(0xFF);	/* Purge trailing data */
 8004f1e:	232e      	movs	r3, #46	@ 0x2e
 8004f20:	18fb      	adds	r3, r7, r3
 8004f22:	2230      	movs	r2, #48	@ 0x30
 8004f24:	701a      	strb	r2, [r3, #0]
 8004f26:	e008      	b.n	8004f3a <USER_SPI_ioctl+0x186>
 8004f28:	20ff      	movs	r0, #255	@ 0xff
 8004f2a:	f7ff fb99 	bl	8004660 <xchg_spi>
 8004f2e:	212e      	movs	r1, #46	@ 0x2e
 8004f30:	187b      	adds	r3, r7, r1
 8004f32:	781a      	ldrb	r2, [r3, #0]
 8004f34:	187b      	adds	r3, r7, r1
 8004f36:	3a01      	subs	r2, #1
 8004f38:	701a      	strb	r2, [r3, #0]
 8004f3a:	232e      	movs	r3, #46	@ 0x2e
 8004f3c:	18fb      	adds	r3, r7, r3
 8004f3e:	781b      	ldrb	r3, [r3, #0]
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	d1f1      	bne.n	8004f28 <USER_SPI_ioctl+0x174>
					*(DWORD*)buff = 16UL << (csd[10] >> 4);
 8004f44:	230c      	movs	r3, #12
 8004f46:	18fb      	adds	r3, r7, r3
 8004f48:	7a9b      	ldrb	r3, [r3, #10]
 8004f4a:	091b      	lsrs	r3, r3, #4
 8004f4c:	b2db      	uxtb	r3, r3
 8004f4e:	001a      	movs	r2, r3
 8004f50:	2310      	movs	r3, #16
 8004f52:	4093      	lsls	r3, r2
 8004f54:	001a      	movs	r2, r3
 8004f56:	683b      	ldr	r3, [r7, #0]
 8004f58:	601a      	str	r2, [r3, #0]
					res = RES_OK;
 8004f5a:	232f      	movs	r3, #47	@ 0x2f
 8004f5c:	18fb      	adds	r3, r7, r3
 8004f5e:	2200      	movs	r2, #0
 8004f60:	701a      	strb	r2, [r3, #0]
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
				}
				res = RES_OK;
			}
		}
		break;
 8004f62:	e0a2      	b.n	80050aa <USER_SPI_ioctl+0x2f6>
			if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {	/* Read CSD */
 8004f64:	2100      	movs	r1, #0
 8004f66:	2009      	movs	r0, #9
 8004f68:	f7ff fc7f 	bl	800486a <send_cmd>
 8004f6c:	1e03      	subs	r3, r0, #0
 8004f6e:	d000      	beq.n	8004f72 <USER_SPI_ioctl+0x1be>
 8004f70:	e09b      	b.n	80050aa <USER_SPI_ioctl+0x2f6>
 8004f72:	240c      	movs	r4, #12
 8004f74:	193b      	adds	r3, r7, r4
 8004f76:	2110      	movs	r1, #16
 8004f78:	0018      	movs	r0, r3
 8004f7a:	f7ff fc0d 	bl	8004798 <rcvr_datablock>
 8004f7e:	1e03      	subs	r3, r0, #0
 8004f80:	d100      	bne.n	8004f84 <USER_SPI_ioctl+0x1d0>
 8004f82:	e092      	b.n	80050aa <USER_SPI_ioctl+0x2f6>
				if (CardType & CT_SD1) {	/* SDC ver 1.XX */
 8004f84:	4b53      	ldr	r3, [pc, #332]	@ (80050d4 <USER_SPI_ioctl+0x320>)
 8004f86:	781b      	ldrb	r3, [r3, #0]
 8004f88:	001a      	movs	r2, r3
 8004f8a:	2302      	movs	r3, #2
 8004f8c:	4013      	ands	r3, r2
 8004f8e:	d016      	beq.n	8004fbe <USER_SPI_ioctl+0x20a>
					*(DWORD*)buff = (((csd[10] & 63) << 1) + ((WORD)(csd[11] & 128) >> 7) + 1) << ((csd[13] >> 6) - 1);
 8004f90:	0021      	movs	r1, r4
 8004f92:	187b      	adds	r3, r7, r1
 8004f94:	7a9b      	ldrb	r3, [r3, #10]
 8004f96:	005b      	lsls	r3, r3, #1
 8004f98:	227e      	movs	r2, #126	@ 0x7e
 8004f9a:	4013      	ands	r3, r2
 8004f9c:	187a      	adds	r2, r7, r1
 8004f9e:	7ad2      	ldrb	r2, [r2, #11]
 8004fa0:	09d2      	lsrs	r2, r2, #7
 8004fa2:	b2d2      	uxtb	r2, r2
 8004fa4:	189b      	adds	r3, r3, r2
 8004fa6:	1c5a      	adds	r2, r3, #1
 8004fa8:	187b      	adds	r3, r7, r1
 8004faa:	7b5b      	ldrb	r3, [r3, #13]
 8004fac:	099b      	lsrs	r3, r3, #6
 8004fae:	b2db      	uxtb	r3, r3
 8004fb0:	3b01      	subs	r3, #1
 8004fb2:	409a      	lsls	r2, r3
 8004fb4:	0013      	movs	r3, r2
 8004fb6:	001a      	movs	r2, r3
 8004fb8:	683b      	ldr	r3, [r7, #0]
 8004fba:	601a      	str	r2, [r3, #0]
 8004fbc:	e018      	b.n	8004ff0 <USER_SPI_ioctl+0x23c>
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
 8004fbe:	210c      	movs	r1, #12
 8004fc0:	187b      	adds	r3, r7, r1
 8004fc2:	7a9b      	ldrb	r3, [r3, #10]
 8004fc4:	109b      	asrs	r3, r3, #2
 8004fc6:	b29b      	uxth	r3, r3
 8004fc8:	001a      	movs	r2, r3
 8004fca:	231f      	movs	r3, #31
 8004fcc:	4013      	ands	r3, r2
 8004fce:	3301      	adds	r3, #1
 8004fd0:	0008      	movs	r0, r1
 8004fd2:	187a      	adds	r2, r7, r1
 8004fd4:	7ad2      	ldrb	r2, [r2, #11]
 8004fd6:	00d2      	lsls	r2, r2, #3
 8004fd8:	2118      	movs	r1, #24
 8004fda:	400a      	ands	r2, r1
 8004fdc:	1839      	adds	r1, r7, r0
 8004fde:	7ac9      	ldrb	r1, [r1, #11]
 8004fe0:	0949      	lsrs	r1, r1, #5
 8004fe2:	b2c9      	uxtb	r1, r1
 8004fe4:	1852      	adds	r2, r2, r1
 8004fe6:	3201      	adds	r2, #1
 8004fe8:	4353      	muls	r3, r2
 8004fea:	001a      	movs	r2, r3
 8004fec:	683b      	ldr	r3, [r7, #0]
 8004fee:	601a      	str	r2, [r3, #0]
				res = RES_OK;
 8004ff0:	232f      	movs	r3, #47	@ 0x2f
 8004ff2:	18fb      	adds	r3, r7, r3
 8004ff4:	2200      	movs	r2, #0
 8004ff6:	701a      	strb	r2, [r3, #0]
		break;
 8004ff8:	e057      	b.n	80050aa <USER_SPI_ioctl+0x2f6>

	case CTRL_TRIM :	/* Erase a block of sectors (used when _USE_ERASE == 1) */
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 8004ffa:	4b36      	ldr	r3, [pc, #216]	@ (80050d4 <USER_SPI_ioctl+0x320>)
 8004ffc:	781b      	ldrb	r3, [r3, #0]
 8004ffe:	001a      	movs	r2, r3
 8005000:	2306      	movs	r3, #6
 8005002:	4013      	ands	r3, r2
 8005004:	d053      	beq.n	80050ae <USER_SPI_ioctl+0x2fa>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 8005006:	240c      	movs	r4, #12
 8005008:	193a      	adds	r2, r7, r4
 800500a:	1dfb      	adds	r3, r7, #7
 800500c:	781b      	ldrb	r3, [r3, #0]
 800500e:	210b      	movs	r1, #11
 8005010:	0018      	movs	r0, r3
 8005012:	f7ff fecf 	bl	8004db4 <USER_SPI_ioctl>
 8005016:	1e03      	subs	r3, r0, #0
 8005018:	d14b      	bne.n	80050b2 <USER_SPI_ioctl+0x2fe>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 800501a:	193b      	adds	r3, r7, r4
 800501c:	781b      	ldrb	r3, [r3, #0]
 800501e:	099b      	lsrs	r3, r3, #6
 8005020:	b2db      	uxtb	r3, r3
 8005022:	2b00      	cmp	r3, #0
 8005024:	d105      	bne.n	8005032 <USER_SPI_ioctl+0x27e>
 8005026:	193b      	adds	r3, r7, r4
 8005028:	7a9b      	ldrb	r3, [r3, #10]
 800502a:	001a      	movs	r2, r3
 800502c:	2340      	movs	r3, #64	@ 0x40
 800502e:	4013      	ands	r3, r2
 8005030:	d041      	beq.n	80050b6 <USER_SPI_ioctl+0x302>
		dp = buff; st = dp[0]; ed = dp[1];				/* Load sector block */
 8005032:	683b      	ldr	r3, [r7, #0]
 8005034:	623b      	str	r3, [r7, #32]
 8005036:	6a3b      	ldr	r3, [r7, #32]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800503c:	6a3b      	ldr	r3, [r7, #32]
 800503e:	685b      	ldr	r3, [r3, #4]
 8005040:	627b      	str	r3, [r7, #36]	@ 0x24
		if (!(CardType & CT_BLOCK)) {
 8005042:	4b24      	ldr	r3, [pc, #144]	@ (80050d4 <USER_SPI_ioctl+0x320>)
 8005044:	781b      	ldrb	r3, [r3, #0]
 8005046:	001a      	movs	r2, r3
 8005048:	2308      	movs	r3, #8
 800504a:	4013      	ands	r3, r2
 800504c:	d105      	bne.n	800505a <USER_SPI_ioctl+0x2a6>
			st *= 512; ed *= 512;
 800504e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005050:	025b      	lsls	r3, r3, #9
 8005052:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005054:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005056:	025b      	lsls	r3, r3, #9
 8005058:	627b      	str	r3, [r7, #36]	@ 0x24
		}
		if (send_cmd(CMD32, st) == 0 && send_cmd(CMD33, ed) == 0 && send_cmd(CMD38, 0) == 0 && wait_ready(30000)) {	/* Erase sector block */
 800505a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800505c:	0019      	movs	r1, r3
 800505e:	2020      	movs	r0, #32
 8005060:	f7ff fc03 	bl	800486a <send_cmd>
 8005064:	1e03      	subs	r3, r0, #0
 8005066:	d128      	bne.n	80050ba <USER_SPI_ioctl+0x306>
 8005068:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800506a:	0019      	movs	r1, r3
 800506c:	2021      	movs	r0, #33	@ 0x21
 800506e:	f7ff fbfc 	bl	800486a <send_cmd>
 8005072:	1e03      	subs	r3, r0, #0
 8005074:	d121      	bne.n	80050ba <USER_SPI_ioctl+0x306>
 8005076:	2100      	movs	r1, #0
 8005078:	2026      	movs	r0, #38	@ 0x26
 800507a:	f7ff fbf6 	bl	800486a <send_cmd>
 800507e:	1e03      	subs	r3, r0, #0
 8005080:	d11b      	bne.n	80050ba <USER_SPI_ioctl+0x306>
 8005082:	4b15      	ldr	r3, [pc, #84]	@ (80050d8 <USER_SPI_ioctl+0x324>)
 8005084:	0018      	movs	r0, r3
 8005086:	f7ff fb33 	bl	80046f0 <wait_ready>
 800508a:	1e03      	subs	r3, r0, #0
 800508c:	d015      	beq.n	80050ba <USER_SPI_ioctl+0x306>
			res = RES_OK;	/* FatFs does not check result of this command */
 800508e:	232f      	movs	r3, #47	@ 0x2f
 8005090:	18fb      	adds	r3, r7, r3
 8005092:	2200      	movs	r2, #0
 8005094:	701a      	strb	r2, [r3, #0]
		}
		break;
 8005096:	e010      	b.n	80050ba <USER_SPI_ioctl+0x306>

	default:
		res = RES_PARERR;
 8005098:	232f      	movs	r3, #47	@ 0x2f
 800509a:	18fb      	adds	r3, r7, r3
 800509c:	2204      	movs	r2, #4
 800509e:	701a      	strb	r2, [r3, #0]
 80050a0:	e00c      	b.n	80050bc <USER_SPI_ioctl+0x308>
		break;
 80050a2:	46c0      	nop			@ (mov r8, r8)
 80050a4:	e00a      	b.n	80050bc <USER_SPI_ioctl+0x308>
		break;
 80050a6:	46c0      	nop			@ (mov r8, r8)
 80050a8:	e008      	b.n	80050bc <USER_SPI_ioctl+0x308>
		break;
 80050aa:	46c0      	nop			@ (mov r8, r8)
 80050ac:	e006      	b.n	80050bc <USER_SPI_ioctl+0x308>
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 80050ae:	46c0      	nop			@ (mov r8, r8)
 80050b0:	e004      	b.n	80050bc <USER_SPI_ioctl+0x308>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 80050b2:	46c0      	nop			@ (mov r8, r8)
 80050b4:	e002      	b.n	80050bc <USER_SPI_ioctl+0x308>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 80050b6:	46c0      	nop			@ (mov r8, r8)
 80050b8:	e000      	b.n	80050bc <USER_SPI_ioctl+0x308>
		break;
 80050ba:	46c0      	nop			@ (mov r8, r8)
	}

	despiselect();
 80050bc:	f7ff fb40 	bl	8004740 <despiselect>

	return res;
 80050c0:	232f      	movs	r3, #47	@ 0x2f
 80050c2:	18fb      	adds	r3, r7, r3
 80050c4:	781b      	ldrb	r3, [r3, #0]
}
 80050c6:	0018      	movs	r0, r3
 80050c8:	46bd      	mov	sp, r7
 80050ca:	b00d      	add	sp, #52	@ 0x34
 80050cc:	bd90      	pop	{r4, r7, pc}
 80050ce:	46c0      	nop			@ (mov r8, r8)
 80050d0:	20000020 	.word	0x20000020
 80050d4:	20000f58 	.word	0x20000f58
 80050d8:	00007530 	.word	0x00007530

080050dc <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive nmuber to identify the drive */
)
{
 80050dc:	b5b0      	push	{r4, r5, r7, lr}
 80050de:	b084      	sub	sp, #16
 80050e0:	af00      	add	r7, sp, #0
 80050e2:	0002      	movs	r2, r0
 80050e4:	1dfb      	adds	r3, r7, #7
 80050e6:	701a      	strb	r2, [r3, #0]
  DSTATUS stat;
  
  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 80050e8:	1dfb      	adds	r3, r7, #7
 80050ea:	781b      	ldrb	r3, [r3, #0]
 80050ec:	4a0b      	ldr	r2, [pc, #44]	@ (800511c <disk_status+0x40>)
 80050ee:	009b      	lsls	r3, r3, #2
 80050f0:	18d3      	adds	r3, r2, r3
 80050f2:	3304      	adds	r3, #4
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	685b      	ldr	r3, [r3, #4]
 80050f8:	1dfa      	adds	r2, r7, #7
 80050fa:	7812      	ldrb	r2, [r2, #0]
 80050fc:	4907      	ldr	r1, [pc, #28]	@ (800511c <disk_status+0x40>)
 80050fe:	188a      	adds	r2, r1, r2
 8005100:	7a12      	ldrb	r2, [r2, #8]
 8005102:	250f      	movs	r5, #15
 8005104:	197c      	adds	r4, r7, r5
 8005106:	0010      	movs	r0, r2
 8005108:	4798      	blx	r3
 800510a:	0003      	movs	r3, r0
 800510c:	7023      	strb	r3, [r4, #0]
  return stat;
 800510e:	197b      	adds	r3, r7, r5
 8005110:	781b      	ldrb	r3, [r3, #0]
}
 8005112:	0018      	movs	r0, r3
 8005114:	46bd      	mov	sp, r7
 8005116:	b004      	add	sp, #16
 8005118:	bdb0      	pop	{r4, r5, r7, pc}
 800511a:	46c0      	nop			@ (mov r8, r8)
 800511c:	20000f84 	.word	0x20000f84

08005120 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8005120:	b590      	push	{r4, r7, lr}
 8005122:	b085      	sub	sp, #20
 8005124:	af00      	add	r7, sp, #0
 8005126:	0002      	movs	r2, r0
 8005128:	1dfb      	adds	r3, r7, #7
 800512a:	701a      	strb	r2, [r3, #0]
  DSTATUS stat = RES_OK;
 800512c:	200f      	movs	r0, #15
 800512e:	183b      	adds	r3, r7, r0
 8005130:	2200      	movs	r2, #0
 8005132:	701a      	strb	r2, [r3, #0]
  
  if(disk.is_initialized[pdrv] == 0)
 8005134:	1dfb      	adds	r3, r7, #7
 8005136:	781b      	ldrb	r3, [r3, #0]
 8005138:	4a10      	ldr	r2, [pc, #64]	@ (800517c <disk_initialize+0x5c>)
 800513a:	5cd3      	ldrb	r3, [r2, r3]
 800513c:	2b00      	cmp	r3, #0
 800513e:	d116      	bne.n	800516e <disk_initialize+0x4e>
  { 
    disk.is_initialized[pdrv] = 1;
 8005140:	1dfb      	adds	r3, r7, #7
 8005142:	781b      	ldrb	r3, [r3, #0]
 8005144:	4a0d      	ldr	r2, [pc, #52]	@ (800517c <disk_initialize+0x5c>)
 8005146:	2101      	movs	r1, #1
 8005148:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800514a:	1dfb      	adds	r3, r7, #7
 800514c:	781b      	ldrb	r3, [r3, #0]
 800514e:	4a0b      	ldr	r2, [pc, #44]	@ (800517c <disk_initialize+0x5c>)
 8005150:	009b      	lsls	r3, r3, #2
 8005152:	18d3      	adds	r3, r2, r3
 8005154:	3304      	adds	r3, #4
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	1dfa      	adds	r2, r7, #7
 800515c:	7812      	ldrb	r2, [r2, #0]
 800515e:	4907      	ldr	r1, [pc, #28]	@ (800517c <disk_initialize+0x5c>)
 8005160:	188a      	adds	r2, r1, r2
 8005162:	7a12      	ldrb	r2, [r2, #8]
 8005164:	183c      	adds	r4, r7, r0
 8005166:	0010      	movs	r0, r2
 8005168:	4798      	blx	r3
 800516a:	0003      	movs	r3, r0
 800516c:	7023      	strb	r3, [r4, #0]
  }
  return stat;
 800516e:	230f      	movs	r3, #15
 8005170:	18fb      	adds	r3, r7, r3
 8005172:	781b      	ldrb	r3, [r3, #0]
}
 8005174:	0018      	movs	r0, r3
 8005176:	46bd      	mov	sp, r7
 8005178:	b005      	add	sp, #20
 800517a:	bd90      	pop	{r4, r7, pc}
 800517c:	20000f84 	.word	0x20000f84

08005180 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8005180:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005182:	b087      	sub	sp, #28
 8005184:	af00      	add	r7, sp, #0
 8005186:	60b9      	str	r1, [r7, #8]
 8005188:	607a      	str	r2, [r7, #4]
 800518a:	603b      	str	r3, [r7, #0]
 800518c:	210f      	movs	r1, #15
 800518e:	187b      	adds	r3, r7, r1
 8005190:	1c02      	adds	r2, r0, #0
 8005192:	701a      	strb	r2, [r3, #0]
  DRESULT res;
 
  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8005194:	187b      	adds	r3, r7, r1
 8005196:	781b      	ldrb	r3, [r3, #0]
 8005198:	4a0c      	ldr	r2, [pc, #48]	@ (80051cc <disk_read+0x4c>)
 800519a:	009b      	lsls	r3, r3, #2
 800519c:	18d3      	adds	r3, r2, r3
 800519e:	3304      	adds	r3, #4
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	689d      	ldr	r5, [r3, #8]
 80051a4:	187b      	adds	r3, r7, r1
 80051a6:	781b      	ldrb	r3, [r3, #0]
 80051a8:	4a08      	ldr	r2, [pc, #32]	@ (80051cc <disk_read+0x4c>)
 80051aa:	18d3      	adds	r3, r2, r3
 80051ac:	7a18      	ldrb	r0, [r3, #8]
 80051ae:	2617      	movs	r6, #23
 80051b0:	19bc      	adds	r4, r7, r6
 80051b2:	683b      	ldr	r3, [r7, #0]
 80051b4:	687a      	ldr	r2, [r7, #4]
 80051b6:	68b9      	ldr	r1, [r7, #8]
 80051b8:	47a8      	blx	r5
 80051ba:	0003      	movs	r3, r0
 80051bc:	7023      	strb	r3, [r4, #0]
  return res;
 80051be:	19bb      	adds	r3, r7, r6
 80051c0:	781b      	ldrb	r3, [r3, #0]
}
 80051c2:	0018      	movs	r0, r3
 80051c4:	46bd      	mov	sp, r7
 80051c6:	b007      	add	sp, #28
 80051c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80051ca:	46c0      	nop			@ (mov r8, r8)
 80051cc:	20000f84 	.word	0x20000f84

080051d0 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 80051d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80051d2:	b087      	sub	sp, #28
 80051d4:	af00      	add	r7, sp, #0
 80051d6:	60b9      	str	r1, [r7, #8]
 80051d8:	607a      	str	r2, [r7, #4]
 80051da:	603b      	str	r3, [r7, #0]
 80051dc:	210f      	movs	r1, #15
 80051de:	187b      	adds	r3, r7, r1
 80051e0:	1c02      	adds	r2, r0, #0
 80051e2:	701a      	strb	r2, [r3, #0]
  DRESULT res;
  
  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 80051e4:	187b      	adds	r3, r7, r1
 80051e6:	781b      	ldrb	r3, [r3, #0]
 80051e8:	4a0c      	ldr	r2, [pc, #48]	@ (800521c <disk_write+0x4c>)
 80051ea:	009b      	lsls	r3, r3, #2
 80051ec:	18d3      	adds	r3, r2, r3
 80051ee:	3304      	adds	r3, #4
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	68dd      	ldr	r5, [r3, #12]
 80051f4:	187b      	adds	r3, r7, r1
 80051f6:	781b      	ldrb	r3, [r3, #0]
 80051f8:	4a08      	ldr	r2, [pc, #32]	@ (800521c <disk_write+0x4c>)
 80051fa:	18d3      	adds	r3, r2, r3
 80051fc:	7a18      	ldrb	r0, [r3, #8]
 80051fe:	2617      	movs	r6, #23
 8005200:	19bc      	adds	r4, r7, r6
 8005202:	683b      	ldr	r3, [r7, #0]
 8005204:	687a      	ldr	r2, [r7, #4]
 8005206:	68b9      	ldr	r1, [r7, #8]
 8005208:	47a8      	blx	r5
 800520a:	0003      	movs	r3, r0
 800520c:	7023      	strb	r3, [r4, #0]
  return res;
 800520e:	19bb      	adds	r3, r7, r6
 8005210:	781b      	ldrb	r3, [r3, #0]
}
 8005212:	0018      	movs	r0, r3
 8005214:	46bd      	mov	sp, r7
 8005216:	b007      	add	sp, #28
 8005218:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800521a:	46c0      	nop			@ (mov r8, r8)
 800521c:	20000f84 	.word	0x20000f84

08005220 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8005220:	b580      	push	{r7, lr}
 8005222:	b084      	sub	sp, #16
 8005224:	af00      	add	r7, sp, #0
 8005226:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8005228:	2300      	movs	r3, #0
 800522a:	60fb      	str	r3, [r7, #12]
 800522c:	e014      	b.n	8005258 <clear_lock+0x38>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800522e:	490e      	ldr	r1, [pc, #56]	@ (8005268 <clear_lock+0x48>)
 8005230:	68fa      	ldr	r2, [r7, #12]
 8005232:	0013      	movs	r3, r2
 8005234:	005b      	lsls	r3, r3, #1
 8005236:	189b      	adds	r3, r3, r2
 8005238:	009b      	lsls	r3, r3, #2
 800523a:	585b      	ldr	r3, [r3, r1]
 800523c:	687a      	ldr	r2, [r7, #4]
 800523e:	429a      	cmp	r2, r3
 8005240:	d107      	bne.n	8005252 <clear_lock+0x32>
 8005242:	4909      	ldr	r1, [pc, #36]	@ (8005268 <clear_lock+0x48>)
 8005244:	68fa      	ldr	r2, [r7, #12]
 8005246:	0013      	movs	r3, r2
 8005248:	005b      	lsls	r3, r3, #1
 800524a:	189b      	adds	r3, r3, r2
 800524c:	009b      	lsls	r3, r3, #2
 800524e:	2200      	movs	r2, #0
 8005250:	505a      	str	r2, [r3, r1]
	for (i = 0; i < _FS_LOCK; i++) {
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	3301      	adds	r3, #1
 8005256:	60fb      	str	r3, [r7, #12]
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	2b01      	cmp	r3, #1
 800525c:	d9e7      	bls.n	800522e <clear_lock+0xe>
	}
}
 800525e:	46c0      	nop			@ (mov r8, r8)
 8005260:	46c0      	nop			@ (mov r8, r8)
 8005262:	46bd      	mov	sp, r7
 8005264:	b004      	add	sp, #16
 8005266:	bd80      	pop	{r7, pc}
 8005268:	20000f6c 	.word	0x20000f6c

0800526c <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (
	FATFS* fs		/* File system object */
)
{
 800526c:	b590      	push	{r4, r7, lr}
 800526e:	b087      	sub	sp, #28
 8005270:	af00      	add	r7, sp, #0
 8005272:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8005274:	240f      	movs	r4, #15
 8005276:	193b      	adds	r3, r7, r4
 8005278:	2200      	movs	r2, #0
 800527a:	701a      	strb	r2, [r3, #0]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800527c:	687a      	ldr	r2, [r7, #4]
 800527e:	2381      	movs	r3, #129	@ 0x81
 8005280:	009b      	lsls	r3, r3, #2
 8005282:	5cd3      	ldrb	r3, [r2, r3]
 8005284:	2b00      	cmp	r3, #0
 8005286:	d03d      	beq.n	8005304 <sync_window+0x98>
		wsect = fs->winsect;	/* Current sector number */
 8005288:	687a      	ldr	r2, [r7, #4]
 800528a:	238b      	movs	r3, #139	@ 0x8b
 800528c:	009b      	lsls	r3, r3, #2
 800528e:	58d3      	ldr	r3, [r2, r3]
 8005290:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win.d8, wsect, 1) != RES_OK) {
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	4a1f      	ldr	r2, [pc, #124]	@ (8005314 <sync_window+0xa8>)
 8005296:	5c98      	ldrb	r0, [r3, r2]
 8005298:	6879      	ldr	r1, [r7, #4]
 800529a:	697a      	ldr	r2, [r7, #20]
 800529c:	2301      	movs	r3, #1
 800529e:	f7ff ff97 	bl	80051d0 <disk_write>
 80052a2:	1e03      	subs	r3, r0, #0
 80052a4:	d003      	beq.n	80052ae <sync_window+0x42>
			res = FR_DISK_ERR;
 80052a6:	193b      	adds	r3, r7, r4
 80052a8:	2201      	movs	r2, #1
 80052aa:	701a      	strb	r2, [r3, #0]
 80052ac:	e02a      	b.n	8005304 <sync_window+0x98>
		} else {
			fs->wflag = 0;
 80052ae:	687a      	ldr	r2, [r7, #4]
 80052b0:	2381      	movs	r3, #129	@ 0x81
 80052b2:	009b      	lsls	r3, r3, #2
 80052b4:	2100      	movs	r1, #0
 80052b6:	54d1      	strb	r1, [r2, r3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 80052b8:	687a      	ldr	r2, [r7, #4]
 80052ba:	2388      	movs	r3, #136	@ 0x88
 80052bc:	009b      	lsls	r3, r3, #2
 80052be:	58d3      	ldr	r3, [r2, r3]
 80052c0:	697a      	ldr	r2, [r7, #20]
 80052c2:	1ad2      	subs	r2, r2, r3
 80052c4:	6879      	ldr	r1, [r7, #4]
 80052c6:	2386      	movs	r3, #134	@ 0x86
 80052c8:	009b      	lsls	r3, r3, #2
 80052ca:	58cb      	ldr	r3, [r1, r3]
 80052cc:	429a      	cmp	r2, r3
 80052ce:	d219      	bcs.n	8005304 <sync_window+0x98>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	4a11      	ldr	r2, [pc, #68]	@ (8005318 <sync_window+0xac>)
 80052d4:	5c9b      	ldrb	r3, [r3, r2]
 80052d6:	613b      	str	r3, [r7, #16]
 80052d8:	e011      	b.n	80052fe <sync_window+0x92>
					wsect += fs->fsize;
 80052da:	687a      	ldr	r2, [r7, #4]
 80052dc:	2386      	movs	r3, #134	@ 0x86
 80052de:	009b      	lsls	r3, r3, #2
 80052e0:	58d3      	ldr	r3, [r2, r3]
 80052e2:	697a      	ldr	r2, [r7, #20]
 80052e4:	18d3      	adds	r3, r2, r3
 80052e6:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win.d8, wsect, 1);
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	4a0a      	ldr	r2, [pc, #40]	@ (8005314 <sync_window+0xa8>)
 80052ec:	5c98      	ldrb	r0, [r3, r2]
 80052ee:	6879      	ldr	r1, [r7, #4]
 80052f0:	697a      	ldr	r2, [r7, #20]
 80052f2:	2301      	movs	r3, #1
 80052f4:	f7ff ff6c 	bl	80051d0 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 80052f8:	693b      	ldr	r3, [r7, #16]
 80052fa:	3b01      	subs	r3, #1
 80052fc:	613b      	str	r3, [r7, #16]
 80052fe:	693b      	ldr	r3, [r7, #16]
 8005300:	2b01      	cmp	r3, #1
 8005302:	d8ea      	bhi.n	80052da <sync_window+0x6e>
				}
			}
		}
	}
	return res;
 8005304:	230f      	movs	r3, #15
 8005306:	18fb      	adds	r3, r7, r3
 8005308:	781b      	ldrb	r3, [r3, #0]
}
 800530a:	0018      	movs	r0, r3
 800530c:	46bd      	mov	sp, r7
 800530e:	b007      	add	sp, #28
 8005310:	bd90      	pop	{r4, r7, pc}
 8005312:	46c0      	nop			@ (mov r8, r8)
 8005314:	00000201 	.word	0x00000201
 8005318:	00000203 	.word	0x00000203

0800531c <move_window>:
static
FRESULT move_window (
	FATFS* fs,		/* File system object */
	DWORD sector	/* Sector number to make appearance in the fs->win[].d8 */
)
{
 800531c:	b5b0      	push	{r4, r5, r7, lr}
 800531e:	b084      	sub	sp, #16
 8005320:	af00      	add	r7, sp, #0
 8005322:	6078      	str	r0, [r7, #4]
 8005324:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8005326:	240f      	movs	r4, #15
 8005328:	193b      	adds	r3, r7, r4
 800532a:	2200      	movs	r2, #0
 800532c:	701a      	strb	r2, [r3, #0]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800532e:	687a      	ldr	r2, [r7, #4]
 8005330:	238b      	movs	r3, #139	@ 0x8b
 8005332:	009b      	lsls	r3, r3, #2
 8005334:	58d3      	ldr	r3, [r2, r3]
 8005336:	683a      	ldr	r2, [r7, #0]
 8005338:	429a      	cmp	r2, r3
 800533a:	d021      	beq.n	8005380 <move_window+0x64>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800533c:	0025      	movs	r5, r4
 800533e:	193c      	adds	r4, r7, r4
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	0018      	movs	r0, r3
 8005344:	f7ff ff92 	bl	800526c <sync_window>
 8005348:	0003      	movs	r3, r0
 800534a:	7023      	strb	r3, [r4, #0]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800534c:	002c      	movs	r4, r5
 800534e:	193b      	adds	r3, r7, r4
 8005350:	781b      	ldrb	r3, [r3, #0]
 8005352:	2b00      	cmp	r3, #0
 8005354:	d114      	bne.n	8005380 <move_window+0x64>
			if (disk_read(fs->drv, fs->win.d8, sector, 1) != RES_OK) {
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	4a0d      	ldr	r2, [pc, #52]	@ (8005390 <move_window+0x74>)
 800535a:	5c98      	ldrb	r0, [r3, r2]
 800535c:	6879      	ldr	r1, [r7, #4]
 800535e:	683a      	ldr	r2, [r7, #0]
 8005360:	2301      	movs	r3, #1
 8005362:	f7ff ff0d 	bl	8005180 <disk_read>
 8005366:	1e03      	subs	r3, r0, #0
 8005368:	d005      	beq.n	8005376 <move_window+0x5a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800536a:	2301      	movs	r3, #1
 800536c:	425b      	negs	r3, r3
 800536e:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8005370:	193b      	adds	r3, r7, r4
 8005372:	2201      	movs	r2, #1
 8005374:	701a      	strb	r2, [r3, #0]
			}
			fs->winsect = sector;
 8005376:	687a      	ldr	r2, [r7, #4]
 8005378:	238b      	movs	r3, #139	@ 0x8b
 800537a:	009b      	lsls	r3, r3, #2
 800537c:	6839      	ldr	r1, [r7, #0]
 800537e:	50d1      	str	r1, [r2, r3]
		}
	}
	return res;
 8005380:	230f      	movs	r3, #15
 8005382:	18fb      	adds	r3, r7, r3
 8005384:	781b      	ldrb	r3, [r3, #0]
}
 8005386:	0018      	movs	r0, r3
 8005388:	46bd      	mov	sp, r7
 800538a:	b004      	add	sp, #16
 800538c:	bdb0      	pop	{r4, r5, r7, pc}
 800538e:	46c0      	nop			@ (mov r8, r8)
 8005390:	00000201 	.word	0x00000201

08005394 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 8005394:	b580      	push	{r7, lr}
 8005396:	b086      	sub	sp, #24
 8005398:	af00      	add	r7, sp, #0
 800539a:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800539c:	2301      	movs	r3, #1
 800539e:	425b      	negs	r3, r3
 80053a0:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d031      	beq.n	800540e <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	617b      	str	r3, [r7, #20]
 80053b0:	e002      	b.n	80053b8 <get_ldnumber+0x24>
 80053b2:	697b      	ldr	r3, [r7, #20]
 80053b4:	3301      	adds	r3, #1
 80053b6:	617b      	str	r3, [r7, #20]
 80053b8:	697b      	ldr	r3, [r7, #20]
 80053ba:	781b      	ldrb	r3, [r3, #0]
 80053bc:	2b20      	cmp	r3, #32
 80053be:	d903      	bls.n	80053c8 <get_ldnumber+0x34>
 80053c0:	697b      	ldr	r3, [r7, #20]
 80053c2:	781b      	ldrb	r3, [r3, #0]
 80053c4:	2b3a      	cmp	r3, #58	@ 0x3a
 80053c6:	d1f4      	bne.n	80053b2 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 80053c8:	697b      	ldr	r3, [r7, #20]
 80053ca:	781b      	ldrb	r3, [r3, #0]
 80053cc:	2b3a      	cmp	r3, #58	@ 0x3a
 80053ce:	d11c      	bne.n	800540a <get_ldnumber+0x76>
			tp = *path;
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0'; 
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	1c5a      	adds	r2, r3, #1
 80053da:	60fa      	str	r2, [r7, #12]
 80053dc:	781b      	ldrb	r3, [r3, #0]
 80053de:	3b30      	subs	r3, #48	@ 0x30
 80053e0:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 80053e2:	68bb      	ldr	r3, [r7, #8]
 80053e4:	2b09      	cmp	r3, #9
 80053e6:	d80e      	bhi.n	8005406 <get_ldnumber+0x72>
 80053e8:	68fa      	ldr	r2, [r7, #12]
 80053ea:	697b      	ldr	r3, [r7, #20]
 80053ec:	429a      	cmp	r2, r3
 80053ee:	d10a      	bne.n	8005406 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 80053f0:	68bb      	ldr	r3, [r7, #8]
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d107      	bne.n	8005406 <get_ldnumber+0x72>
					vol = (int)i;
 80053f6:	68bb      	ldr	r3, [r7, #8]
 80053f8:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 80053fa:	697b      	ldr	r3, [r7, #20]
 80053fc:	3301      	adds	r3, #1
 80053fe:	617b      	str	r3, [r7, #20]
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	697a      	ldr	r2, [r7, #20]
 8005404:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 8005406:	693b      	ldr	r3, [r7, #16]
 8005408:	e002      	b.n	8005410 <get_ldnumber+0x7c>
		}
#if _FS_RPATH && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800540a:	2300      	movs	r3, #0
 800540c:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800540e:	693b      	ldr	r3, [r7, #16]
}
 8005410:	0018      	movs	r0, r3
 8005412:	46bd      	mov	sp, r7
 8005414:	b006      	add	sp, #24
 8005416:	bd80      	pop	{r7, pc}

08005418 <check_fs>:
static
BYTE check_fs (	/* 0:FAT boor sector, 1:Valid boor sector but not FAT, 2:Not a boot sector, 3:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to check if it is an FAT boot record or not */
)
{
 8005418:	b580      	push	{r7, lr}
 800541a:	b082      	sub	sp, #8
 800541c:	af00      	add	r7, sp, #0
 800541e:	6078      	str	r0, [r7, #4]
 8005420:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;	/* Invaidate window */
 8005422:	687a      	ldr	r2, [r7, #4]
 8005424:	2381      	movs	r3, #129	@ 0x81
 8005426:	009b      	lsls	r3, r3, #2
 8005428:	2100      	movs	r1, #0
 800542a:	54d1      	strb	r1, [r2, r3]
 800542c:	687a      	ldr	r2, [r7, #4]
 800542e:	238b      	movs	r3, #139	@ 0x8b
 8005430:	009b      	lsls	r3, r3, #2
 8005432:	2101      	movs	r1, #1
 8005434:	4249      	negs	r1, r1
 8005436:	50d1      	str	r1, [r2, r3]
	if (move_window(fs, sect) != FR_OK)			/* Load boot record */
 8005438:	683a      	ldr	r2, [r7, #0]
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	0011      	movs	r1, r2
 800543e:	0018      	movs	r0, r3
 8005440:	f7ff ff6c 	bl	800531c <move_window>
 8005444:	1e03      	subs	r3, r0, #0
 8005446:	d001      	beq.n	800544c <check_fs+0x34>
		return 3;
 8005448:	2303      	movs	r3, #3
 800544a:	e04c      	b.n	80054e6 <check_fs+0xce>

	if (LD_WORD(&fs->win.d8[BS_55AA]) != 0xAA55)	/* Check boot record signature (always placed at offset 510 even if the sector size is >512) */
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	33ff      	adds	r3, #255	@ 0xff
 8005450:	33ff      	adds	r3, #255	@ 0xff
 8005452:	3301      	adds	r3, #1
 8005454:	781b      	ldrb	r3, [r3, #0]
 8005456:	b21b      	sxth	r3, r3
 8005458:	021b      	lsls	r3, r3, #8
 800545a:	b21a      	sxth	r2, r3
 800545c:	6879      	ldr	r1, [r7, #4]
 800545e:	23ff      	movs	r3, #255	@ 0xff
 8005460:	005b      	lsls	r3, r3, #1
 8005462:	5ccb      	ldrb	r3, [r1, r3]
 8005464:	b21b      	sxth	r3, r3
 8005466:	4313      	orrs	r3, r2
 8005468:	b21b      	sxth	r3, r3
 800546a:	4a21      	ldr	r2, [pc, #132]	@ (80054f0 <check_fs+0xd8>)
 800546c:	4293      	cmp	r3, r2
 800546e:	d001      	beq.n	8005474 <check_fs+0x5c>
		return 2;
 8005470:	2302      	movs	r3, #2
 8005472:	e038      	b.n	80054e6 <check_fs+0xce>

	if ((LD_DWORD(&fs->win.d8[BS_FilSysType]) & 0xFFFFFF) == 0x544146)		/* Check "FAT" string */
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	3336      	adds	r3, #54	@ 0x36
 8005478:	3303      	adds	r3, #3
 800547a:	781b      	ldrb	r3, [r3, #0]
 800547c:	061a      	lsls	r2, r3, #24
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	3336      	adds	r3, #54	@ 0x36
 8005482:	3302      	adds	r3, #2
 8005484:	781b      	ldrb	r3, [r3, #0]
 8005486:	041b      	lsls	r3, r3, #16
 8005488:	431a      	orrs	r2, r3
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	3336      	adds	r3, #54	@ 0x36
 800548e:	3301      	adds	r3, #1
 8005490:	781b      	ldrb	r3, [r3, #0]
 8005492:	021b      	lsls	r3, r3, #8
 8005494:	4313      	orrs	r3, r2
 8005496:	687a      	ldr	r2, [r7, #4]
 8005498:	2136      	movs	r1, #54	@ 0x36
 800549a:	5c52      	ldrb	r2, [r2, r1]
 800549c:	4313      	orrs	r3, r2
 800549e:	021b      	lsls	r3, r3, #8
 80054a0:	0a1b      	lsrs	r3, r3, #8
 80054a2:	4a14      	ldr	r2, [pc, #80]	@ (80054f4 <check_fs+0xdc>)
 80054a4:	4293      	cmp	r3, r2
 80054a6:	d101      	bne.n	80054ac <check_fs+0x94>
		return 0;
 80054a8:	2300      	movs	r3, #0
 80054aa:	e01c      	b.n	80054e6 <check_fs+0xce>
	if ((LD_DWORD(&fs->win.d8[BS_FilSysType32]) & 0xFFFFFF) == 0x544146)	/* Check "FAT" string */
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	3352      	adds	r3, #82	@ 0x52
 80054b0:	3303      	adds	r3, #3
 80054b2:	781b      	ldrb	r3, [r3, #0]
 80054b4:	061a      	lsls	r2, r3, #24
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	3352      	adds	r3, #82	@ 0x52
 80054ba:	3302      	adds	r3, #2
 80054bc:	781b      	ldrb	r3, [r3, #0]
 80054be:	041b      	lsls	r3, r3, #16
 80054c0:	431a      	orrs	r2, r3
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	3352      	adds	r3, #82	@ 0x52
 80054c6:	3301      	adds	r3, #1
 80054c8:	781b      	ldrb	r3, [r3, #0]
 80054ca:	021b      	lsls	r3, r3, #8
 80054cc:	4313      	orrs	r3, r2
 80054ce:	687a      	ldr	r2, [r7, #4]
 80054d0:	2152      	movs	r1, #82	@ 0x52
 80054d2:	5c52      	ldrb	r2, [r2, r1]
 80054d4:	4313      	orrs	r3, r2
 80054d6:	021b      	lsls	r3, r3, #8
 80054d8:	0a1b      	lsrs	r3, r3, #8
 80054da:	4a06      	ldr	r2, [pc, #24]	@ (80054f4 <check_fs+0xdc>)
 80054dc:	4293      	cmp	r3, r2
 80054de:	d101      	bne.n	80054e4 <check_fs+0xcc>
		return 0;
 80054e0:	2300      	movs	r3, #0
 80054e2:	e000      	b.n	80054e6 <check_fs+0xce>

	return 1;
 80054e4:	2301      	movs	r3, #1
}
 80054e6:	0018      	movs	r0, r3
 80054e8:	46bd      	mov	sp, r7
 80054ea:	b002      	add	sp, #8
 80054ec:	bd80      	pop	{r7, pc}
 80054ee:	46c0      	nop			@ (mov r8, r8)
 80054f0:	ffffaa55 	.word	0xffffaa55
 80054f4:	00544146 	.word	0x00544146

080054f8 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	BYTE wmode			/* !=0: Check write protection for write access */
)
{
 80054f8:	b5b0      	push	{r4, r5, r7, lr}
 80054fa:	b096      	sub	sp, #88	@ 0x58
 80054fc:	af00      	add	r7, sp, #0
 80054fe:	60f8      	str	r0, [r7, #12]
 8005500:	60b9      	str	r1, [r7, #8]
 8005502:	1dfb      	adds	r3, r7, #7
 8005504:	701a      	strb	r2, [r3, #0]
	FATFS *fs;
	UINT i;


	/* Get logical drive number from the path name */
	*rfs = 0;
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	2200      	movs	r2, #0
 800550a:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800550c:	68bb      	ldr	r3, [r7, #8]
 800550e:	0018      	movs	r0, r3
 8005510:	f7ff ff40 	bl	8005394 <get_ldnumber>
 8005514:	0003      	movs	r3, r0
 8005516:	63fb      	str	r3, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8005518:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800551a:	2b00      	cmp	r3, #0
 800551c:	da01      	bge.n	8005522 <find_volume+0x2a>
 800551e:	230b      	movs	r3, #11
 8005520:	e2f8      	b.n	8005b14 <find_volume+0x61c>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8005522:	4bd1      	ldr	r3, [pc, #836]	@ (8005868 <find_volume+0x370>)
 8005524:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8005526:	0092      	lsls	r2, r2, #2
 8005528:	58d3      	ldr	r3, [r2, r3]
 800552a:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800552c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800552e:	2b00      	cmp	r3, #0
 8005530:	d101      	bne.n	8005536 <find_volume+0x3e>
 8005532:	230c      	movs	r3, #12
 8005534:	e2ee      	b.n	8005b14 <find_volume+0x61c>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800553a:	601a      	str	r2, [r3, #0]

	if (fs->fs_type) {					/* If the volume has been mounted */
 800553c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800553e:	2380      	movs	r3, #128	@ 0x80
 8005540:	009b      	lsls	r3, r3, #2
 8005542:	5cd3      	ldrb	r3, [r2, r3]
 8005544:	2b00      	cmp	r3, #0
 8005546:	d01c      	beq.n	8005582 <find_volume+0x8a>
		stat = disk_status(fs->drv);
 8005548:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800554a:	4ac8      	ldr	r2, [pc, #800]	@ (800586c <find_volume+0x374>)
 800554c:	5c9b      	ldrb	r3, [r3, r2]
 800554e:	2537      	movs	r5, #55	@ 0x37
 8005550:	197c      	adds	r4, r7, r5
 8005552:	0018      	movs	r0, r3
 8005554:	f7ff fdc2 	bl	80050dc <disk_status>
 8005558:	0003      	movs	r3, r0
 800555a:	7023      	strb	r3, [r4, #0]
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800555c:	0029      	movs	r1, r5
 800555e:	187b      	adds	r3, r7, r1
 8005560:	781b      	ldrb	r3, [r3, #0]
 8005562:	2201      	movs	r2, #1
 8005564:	4013      	ands	r3, r2
 8005566:	d10c      	bne.n	8005582 <find_volume+0x8a>
			if (!_FS_READONLY && wmode && (stat & STA_PROTECT))	/* Check write protection if needed */
 8005568:	1dfb      	adds	r3, r7, #7
 800556a:	781b      	ldrb	r3, [r3, #0]
 800556c:	2b00      	cmp	r3, #0
 800556e:	d006      	beq.n	800557e <find_volume+0x86>
 8005570:	187b      	adds	r3, r7, r1
 8005572:	781b      	ldrb	r3, [r3, #0]
 8005574:	2204      	movs	r2, #4
 8005576:	4013      	ands	r3, r2
 8005578:	d001      	beq.n	800557e <find_volume+0x86>
				return FR_WRITE_PROTECTED;
 800557a:	230a      	movs	r3, #10
 800557c:	e2ca      	b.n	8005b14 <find_volume+0x61c>
			return FR_OK;				/* The file system object is valid */
 800557e:	2300      	movs	r3, #0
 8005580:	e2c8      	b.n	8005b14 <find_volume+0x61c>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 8005582:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005584:	2380      	movs	r3, #128	@ 0x80
 8005586:	009b      	lsls	r3, r3, #2
 8005588:	2100      	movs	r1, #0
 800558a:	54d1      	strb	r1, [r2, r3]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800558c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800558e:	b2d9      	uxtb	r1, r3
 8005590:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005592:	4ab6      	ldr	r2, [pc, #728]	@ (800586c <find_volume+0x374>)
 8005594:	5499      	strb	r1, [r3, r2]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8005596:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005598:	4ab4      	ldr	r2, [pc, #720]	@ (800586c <find_volume+0x374>)
 800559a:	5c9b      	ldrb	r3, [r3, r2]
 800559c:	2537      	movs	r5, #55	@ 0x37
 800559e:	197c      	adds	r4, r7, r5
 80055a0:	0018      	movs	r0, r3
 80055a2:	f7ff fdbd 	bl	8005120 <disk_initialize>
 80055a6:	0003      	movs	r3, r0
 80055a8:	7023      	strb	r3, [r4, #0]
	if (stat & STA_NOINIT)				/* Check if the initialization succeeded */
 80055aa:	197b      	adds	r3, r7, r5
 80055ac:	781b      	ldrb	r3, [r3, #0]
 80055ae:	2201      	movs	r2, #1
 80055b0:	4013      	ands	r3, r2
 80055b2:	d001      	beq.n	80055b8 <find_volume+0xc0>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 80055b4:	2303      	movs	r3, #3
 80055b6:	e2ad      	b.n	8005b14 <find_volume+0x61c>
	if (!_FS_READONLY && wmode && (stat & STA_PROTECT))	/* Check disk write protection if needed */
 80055b8:	1dfb      	adds	r3, r7, #7
 80055ba:	781b      	ldrb	r3, [r3, #0]
 80055bc:	2b00      	cmp	r3, #0
 80055be:	d007      	beq.n	80055d0 <find_volume+0xd8>
 80055c0:	2337      	movs	r3, #55	@ 0x37
 80055c2:	18fb      	adds	r3, r7, r3
 80055c4:	781b      	ldrb	r3, [r3, #0]
 80055c6:	2204      	movs	r2, #4
 80055c8:	4013      	ands	r3, r2
 80055ca:	d001      	beq.n	80055d0 <find_volume+0xd8>
		return FR_WRITE_PROTECTED;
 80055cc:	230a      	movs	r3, #10
 80055ce:	e2a1      	b.n	8005b14 <find_volume+0x61c>
#if _MAX_SS != _MIN_SS						/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK
		|| SS(fs) < _MIN_SS || SS(fs) > _MAX_SS) return FR_DISK_ERR;
#endif
	/* Find an FAT partition on the drive. Supports only generic partitioning, FDISK and SFD. */
	bsect = 0;
 80055d0:	2300      	movs	r3, #0
 80055d2:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);					/* Load sector 0 and check if it is an FAT boot sector as SFD */
 80055d4:	2557      	movs	r5, #87	@ 0x57
 80055d6:	197c      	adds	r4, r7, r5
 80055d8:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80055da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80055dc:	0011      	movs	r1, r2
 80055de:	0018      	movs	r0, r3
 80055e0:	f7ff ff1a 	bl	8005418 <check_fs>
 80055e4:	0003      	movs	r3, r0
 80055e6:	7023      	strb	r3, [r4, #0]
	if (fmt == 1 || (!fmt && (LD2PT(vol)))) {	/* Not an FAT boot sector or forced partition number */
 80055e8:	197b      	adds	r3, r7, r5
 80055ea:	781b      	ldrb	r3, [r3, #0]
 80055ec:	2b01      	cmp	r3, #1
 80055ee:	d155      	bne.n	800569c <find_volume+0x1a4>
		for (i = 0; i < 4; i++) {			/* Get partition offset */
 80055f0:	2300      	movs	r3, #0
 80055f2:	643b      	str	r3, [r7, #64]	@ 0x40
 80055f4:	e027      	b.n	8005646 <find_volume+0x14e>
			pt = fs->win.d8 + MBR_Table + i * SZ_PTE;
 80055f6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80055f8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80055fa:	011b      	lsls	r3, r3, #4
 80055fc:	33bf      	adds	r3, #191	@ 0xbf
 80055fe:	33ff      	adds	r3, #255	@ 0xff
 8005600:	18d3      	adds	r3, r2, r3
 8005602:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[4] ? LD_DWORD(&pt[8]) : 0;
 8005604:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005606:	3304      	adds	r3, #4
 8005608:	781b      	ldrb	r3, [r3, #0]
 800560a:	2b00      	cmp	r3, #0
 800560c:	d012      	beq.n	8005634 <find_volume+0x13c>
 800560e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005610:	330b      	adds	r3, #11
 8005612:	781b      	ldrb	r3, [r3, #0]
 8005614:	061a      	lsls	r2, r3, #24
 8005616:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005618:	330a      	adds	r3, #10
 800561a:	781b      	ldrb	r3, [r3, #0]
 800561c:	041b      	lsls	r3, r3, #16
 800561e:	431a      	orrs	r2, r3
 8005620:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005622:	3309      	adds	r3, #9
 8005624:	781b      	ldrb	r3, [r3, #0]
 8005626:	021b      	lsls	r3, r3, #8
 8005628:	4313      	orrs	r3, r2
 800562a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800562c:	3208      	adds	r2, #8
 800562e:	7812      	ldrb	r2, [r2, #0]
 8005630:	4313      	orrs	r3, r2
 8005632:	e000      	b.n	8005636 <find_volume+0x13e>
 8005634:	2300      	movs	r3, #0
 8005636:	2214      	movs	r2, #20
 8005638:	18ba      	adds	r2, r7, r2
 800563a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800563c:	0089      	lsls	r1, r1, #2
 800563e:	508b      	str	r3, [r1, r2]
		for (i = 0; i < 4; i++) {			/* Get partition offset */
 8005640:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005642:	3301      	adds	r3, #1
 8005644:	643b      	str	r3, [r7, #64]	@ 0x40
 8005646:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005648:	2b03      	cmp	r3, #3
 800564a:	d9d4      	bls.n	80055f6 <find_volume+0xfe>
		}
		i = LD2PT(vol);						/* Partition number: 0:auto, 1-4:forced */
 800564c:	2300      	movs	r3, #0
 800564e:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 8005650:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005652:	2b00      	cmp	r3, #0
 8005654:	d002      	beq.n	800565c <find_volume+0x164>
 8005656:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005658:	3b01      	subs	r3, #1
 800565a:	643b      	str	r3, [r7, #64]	@ 0x40
		do {								/* Find an FAT volume */
			bsect = br[i];
 800565c:	2314      	movs	r3, #20
 800565e:	18fb      	adds	r3, r7, r3
 8005660:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005662:	0092      	lsls	r2, r2, #2
 8005664:	58d3      	ldr	r3, [r2, r3]
 8005666:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 2;	/* Check the partition */
 8005668:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800566a:	2b00      	cmp	r3, #0
 800566c:	d008      	beq.n	8005680 <find_volume+0x188>
 800566e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8005670:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005672:	0011      	movs	r1, r2
 8005674:	0018      	movs	r0, r3
 8005676:	f7ff fecf 	bl	8005418 <check_fs>
 800567a:	0003      	movs	r3, r0
 800567c:	001a      	movs	r2, r3
 800567e:	e000      	b.n	8005682 <find_volume+0x18a>
 8005680:	2202      	movs	r2, #2
 8005682:	2157      	movs	r1, #87	@ 0x57
 8005684:	187b      	adds	r3, r7, r1
 8005686:	701a      	strb	r2, [r3, #0]
		} while (!LD2PT(vol) && fmt && ++i < 4);
 8005688:	187b      	adds	r3, r7, r1
 800568a:	781b      	ldrb	r3, [r3, #0]
 800568c:	2b00      	cmp	r3, #0
 800568e:	d005      	beq.n	800569c <find_volume+0x1a4>
 8005690:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005692:	3301      	adds	r3, #1
 8005694:	643b      	str	r3, [r7, #64]	@ 0x40
 8005696:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005698:	2b03      	cmp	r3, #3
 800569a:	d9df      	bls.n	800565c <find_volume+0x164>
	}
	if (fmt == 3) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800569c:	2357      	movs	r3, #87	@ 0x57
 800569e:	18fb      	adds	r3, r7, r3
 80056a0:	781b      	ldrb	r3, [r3, #0]
 80056a2:	2b03      	cmp	r3, #3
 80056a4:	d101      	bne.n	80056aa <find_volume+0x1b2>
 80056a6:	2301      	movs	r3, #1
 80056a8:	e234      	b.n	8005b14 <find_volume+0x61c>
	if (fmt) return FR_NO_FILESYSTEM;		/* No FAT volume is found */
 80056aa:	2357      	movs	r3, #87	@ 0x57
 80056ac:	18fb      	adds	r3, r7, r3
 80056ae:	781b      	ldrb	r3, [r3, #0]
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d001      	beq.n	80056b8 <find_volume+0x1c0>
 80056b4:	230d      	movs	r3, #13
 80056b6:	e22d      	b.n	8005b14 <find_volume+0x61c>

	/* An FAT volume is found. Following code initializes the file system object */

	if (LD_WORD(fs->win.d8 + BPB_BytsPerSec) != SS(fs))	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 80056b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80056ba:	7b1b      	ldrb	r3, [r3, #12]
 80056bc:	b21b      	sxth	r3, r3
 80056be:	021b      	lsls	r3, r3, #8
 80056c0:	b21a      	sxth	r2, r3
 80056c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80056c4:	7adb      	ldrb	r3, [r3, #11]
 80056c6:	b21b      	sxth	r3, r3
 80056c8:	4313      	orrs	r3, r2
 80056ca:	b21a      	sxth	r2, r3
 80056cc:	2380      	movs	r3, #128	@ 0x80
 80056ce:	009b      	lsls	r3, r3, #2
 80056d0:	429a      	cmp	r2, r3
 80056d2:	d001      	beq.n	80056d8 <find_volume+0x1e0>
		return FR_NO_FILESYSTEM;
 80056d4:	230d      	movs	r3, #13
 80056d6:	e21d      	b.n	8005b14 <find_volume+0x61c>

	fasize = LD_WORD(fs->win.d8 + BPB_FATSz16);			/* Number of sectors per FAT */
 80056d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80056da:	7ddb      	ldrb	r3, [r3, #23]
 80056dc:	b21b      	sxth	r3, r3
 80056de:	021b      	lsls	r3, r3, #8
 80056e0:	b21a      	sxth	r2, r3
 80056e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80056e4:	7d9b      	ldrb	r3, [r3, #22]
 80056e6:	b21b      	sxth	r3, r3
 80056e8:	4313      	orrs	r3, r2
 80056ea:	b21b      	sxth	r3, r3
 80056ec:	b29b      	uxth	r3, r3
 80056ee:	64fb      	str	r3, [r7, #76]	@ 0x4c
	if (!fasize) fasize = LD_DWORD(fs->win.d8 + BPB_FATSz32);
 80056f0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d112      	bne.n	800571c <find_volume+0x224>
 80056f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80056f8:	2227      	movs	r2, #39	@ 0x27
 80056fa:	5c9b      	ldrb	r3, [r3, r2]
 80056fc:	061a      	lsls	r2, r3, #24
 80056fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005700:	2126      	movs	r1, #38	@ 0x26
 8005702:	5c5b      	ldrb	r3, [r3, r1]
 8005704:	041b      	lsls	r3, r3, #16
 8005706:	431a      	orrs	r2, r3
 8005708:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800570a:	2125      	movs	r1, #37	@ 0x25
 800570c:	5c5b      	ldrb	r3, [r3, r1]
 800570e:	021b      	lsls	r3, r3, #8
 8005710:	4313      	orrs	r3, r2
 8005712:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005714:	2124      	movs	r1, #36	@ 0x24
 8005716:	5c52      	ldrb	r2, [r2, r1]
 8005718:	4313      	orrs	r3, r2
 800571a:	64fb      	str	r3, [r7, #76]	@ 0x4c
	fs->fsize = fasize;
 800571c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800571e:	2386      	movs	r3, #134	@ 0x86
 8005720:	009b      	lsls	r3, r3, #2
 8005722:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8005724:	50d1      	str	r1, [r2, r3]

	fs->n_fats = fs->win.d8[BPB_NumFATs];					/* Number of FAT copies */
 8005726:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005728:	7c19      	ldrb	r1, [r3, #16]
 800572a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800572c:	4a50      	ldr	r2, [pc, #320]	@ (8005870 <find_volume+0x378>)
 800572e:	5499      	strb	r1, [r3, r2]
	if (fs->n_fats != 1 && fs->n_fats != 2)				/* (Must be 1 or 2) */
 8005730:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005732:	4a4f      	ldr	r2, [pc, #316]	@ (8005870 <find_volume+0x378>)
 8005734:	5c9b      	ldrb	r3, [r3, r2]
 8005736:	2b01      	cmp	r3, #1
 8005738:	d006      	beq.n	8005748 <find_volume+0x250>
 800573a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800573c:	4a4c      	ldr	r2, [pc, #304]	@ (8005870 <find_volume+0x378>)
 800573e:	5c9b      	ldrb	r3, [r3, r2]
 8005740:	2b02      	cmp	r3, #2
 8005742:	d001      	beq.n	8005748 <find_volume+0x250>
		return FR_NO_FILESYSTEM;
 8005744:	230d      	movs	r3, #13
 8005746:	e1e5      	b.n	8005b14 <find_volume+0x61c>
	fasize *= fs->n_fats;								/* Number of sectors for FAT area */
 8005748:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800574a:	4a49      	ldr	r2, [pc, #292]	@ (8005870 <find_volume+0x378>)
 800574c:	5c9b      	ldrb	r3, [r3, r2]
 800574e:	001a      	movs	r2, r3
 8005750:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005752:	4353      	muls	r3, r2
 8005754:	64fb      	str	r3, [r7, #76]	@ 0x4c

	fs->csize = fs->win.d8[BPB_SecPerClus];				/* Number of sectors per cluster */
 8005756:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005758:	7b59      	ldrb	r1, [r3, #13]
 800575a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800575c:	4a45      	ldr	r2, [pc, #276]	@ (8005874 <find_volume+0x37c>)
 800575e:	5499      	strb	r1, [r3, r2]
	if (!fs->csize || (fs->csize & (fs->csize - 1)))	/* (Must be power of 2) */
 8005760:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005762:	4a44      	ldr	r2, [pc, #272]	@ (8005874 <find_volume+0x37c>)
 8005764:	5c9b      	ldrb	r3, [r3, r2]
 8005766:	2b00      	cmp	r3, #0
 8005768:	d009      	beq.n	800577e <find_volume+0x286>
 800576a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800576c:	4a41      	ldr	r2, [pc, #260]	@ (8005874 <find_volume+0x37c>)
 800576e:	5c9b      	ldrb	r3, [r3, r2]
 8005770:	0019      	movs	r1, r3
 8005772:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005774:	4a3f      	ldr	r2, [pc, #252]	@ (8005874 <find_volume+0x37c>)
 8005776:	5c9b      	ldrb	r3, [r3, r2]
 8005778:	3b01      	subs	r3, #1
 800577a:	400b      	ands	r3, r1
 800577c:	d001      	beq.n	8005782 <find_volume+0x28a>
		return FR_NO_FILESYSTEM;
 800577e:	230d      	movs	r3, #13
 8005780:	e1c8      	b.n	8005b14 <find_volume+0x61c>

	fs->n_rootdir = LD_WORD(fs->win.d8 + BPB_RootEntCnt);	/* Number of root directory entries */
 8005782:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005784:	7c9b      	ldrb	r3, [r3, #18]
 8005786:	b21b      	sxth	r3, r3
 8005788:	021b      	lsls	r3, r3, #8
 800578a:	b21a      	sxth	r2, r3
 800578c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800578e:	7c5b      	ldrb	r3, [r3, #17]
 8005790:	b21b      	sxth	r3, r3
 8005792:	4313      	orrs	r3, r2
 8005794:	b21b      	sxth	r3, r3
 8005796:	b299      	uxth	r1, r3
 8005798:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800579a:	2382      	movs	r3, #130	@ 0x82
 800579c:	009b      	lsls	r3, r3, #2
 800579e:	52d1      	strh	r1, [r2, r3]
	if (fs->n_rootdir % (SS(fs) / SZ_DIRE))				/* (Must be sector aligned) */
 80057a0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80057a2:	2382      	movs	r3, #130	@ 0x82
 80057a4:	009b      	lsls	r3, r3, #2
 80057a6:	5ad3      	ldrh	r3, [r2, r3]
 80057a8:	220f      	movs	r2, #15
 80057aa:	4013      	ands	r3, r2
 80057ac:	b29b      	uxth	r3, r3
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	d001      	beq.n	80057b6 <find_volume+0x2be>
		return FR_NO_FILESYSTEM;
 80057b2:	230d      	movs	r3, #13
 80057b4:	e1ae      	b.n	8005b14 <find_volume+0x61c>

	tsect = LD_WORD(fs->win.d8 + BPB_TotSec16);			/* Number of sectors on the volume */
 80057b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80057b8:	7d1b      	ldrb	r3, [r3, #20]
 80057ba:	b21b      	sxth	r3, r3
 80057bc:	021b      	lsls	r3, r3, #8
 80057be:	b21a      	sxth	r2, r3
 80057c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80057c2:	7cdb      	ldrb	r3, [r3, #19]
 80057c4:	b21b      	sxth	r3, r3
 80057c6:	4313      	orrs	r3, r2
 80057c8:	b21b      	sxth	r3, r3
 80057ca:	b29b      	uxth	r3, r3
 80057cc:	64bb      	str	r3, [r7, #72]	@ 0x48
	if (!tsect) tsect = LD_DWORD(fs->win.d8 + BPB_TotSec32);
 80057ce:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	d112      	bne.n	80057fa <find_volume+0x302>
 80057d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80057d6:	2223      	movs	r2, #35	@ 0x23
 80057d8:	5c9b      	ldrb	r3, [r3, r2]
 80057da:	061a      	lsls	r2, r3, #24
 80057dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80057de:	2122      	movs	r1, #34	@ 0x22
 80057e0:	5c5b      	ldrb	r3, [r3, r1]
 80057e2:	041b      	lsls	r3, r3, #16
 80057e4:	431a      	orrs	r2, r3
 80057e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80057e8:	2121      	movs	r1, #33	@ 0x21
 80057ea:	5c5b      	ldrb	r3, [r3, r1]
 80057ec:	021b      	lsls	r3, r3, #8
 80057ee:	4313      	orrs	r3, r2
 80057f0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80057f2:	2120      	movs	r1, #32
 80057f4:	5c52      	ldrb	r2, [r2, r1]
 80057f6:	4313      	orrs	r3, r2
 80057f8:	64bb      	str	r3, [r7, #72]	@ 0x48

	nrsv = LD_WORD(fs->win.d8 + BPB_RsvdSecCnt);			/* Number of reserved sectors */
 80057fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80057fc:	7bdb      	ldrb	r3, [r3, #15]
 80057fe:	b21b      	sxth	r3, r3
 8005800:	021b      	lsls	r3, r3, #8
 8005802:	b21a      	sxth	r2, r3
 8005804:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005806:	7b9b      	ldrb	r3, [r3, #14]
 8005808:	b21b      	sxth	r3, r3
 800580a:	4313      	orrs	r3, r2
 800580c:	b21a      	sxth	r2, r3
 800580e:	212e      	movs	r1, #46	@ 0x2e
 8005810:	187b      	adds	r3, r7, r1
 8005812:	801a      	strh	r2, [r3, #0]
	if (!nrsv) return FR_NO_FILESYSTEM;					/* (Must not be 0) */
 8005814:	187b      	adds	r3, r7, r1
 8005816:	881b      	ldrh	r3, [r3, #0]
 8005818:	2b00      	cmp	r3, #0
 800581a:	d101      	bne.n	8005820 <find_volume+0x328>
 800581c:	230d      	movs	r3, #13
 800581e:	e179      	b.n	8005b14 <find_volume+0x61c>

	/* Determine the FAT sub type */
	sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZ_DIRE);	/* RSV + FAT + DIR */
 8005820:	232e      	movs	r3, #46	@ 0x2e
 8005822:	18fb      	adds	r3, r7, r3
 8005824:	881a      	ldrh	r2, [r3, #0]
 8005826:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005828:	18d3      	adds	r3, r2, r3
 800582a:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800582c:	2282      	movs	r2, #130	@ 0x82
 800582e:	0092      	lsls	r2, r2, #2
 8005830:	5a8a      	ldrh	r2, [r1, r2]
 8005832:	0912      	lsrs	r2, r2, #4
 8005834:	b292      	uxth	r2, r2
 8005836:	189b      	adds	r3, r3, r2
 8005838:	62bb      	str	r3, [r7, #40]	@ 0x28
	if (tsect < sysect) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800583a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800583c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800583e:	429a      	cmp	r2, r3
 8005840:	d201      	bcs.n	8005846 <find_volume+0x34e>
 8005842:	230d      	movs	r3, #13
 8005844:	e166      	b.n	8005b14 <find_volume+0x61c>
	nclst = (tsect - sysect) / fs->csize;				/* Number of clusters */
 8005846:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005848:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800584a:	1ad2      	subs	r2, r2, r3
 800584c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800584e:	4909      	ldr	r1, [pc, #36]	@ (8005874 <find_volume+0x37c>)
 8005850:	5c5b      	ldrb	r3, [r3, r1]
 8005852:	0019      	movs	r1, r3
 8005854:	0010      	movs	r0, r2
 8005856:	f7fa fc57 	bl	8000108 <__udivsi3>
 800585a:	0003      	movs	r3, r0
 800585c:	627b      	str	r3, [r7, #36]	@ 0x24
	if (!nclst) return FR_NO_FILESYSTEM;				/* (Invalid volume size) */
 800585e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005860:	2b00      	cmp	r3, #0
 8005862:	d109      	bne.n	8005878 <find_volume+0x380>
 8005864:	230d      	movs	r3, #13
 8005866:	e155      	b.n	8005b14 <find_volume+0x61c>
 8005868:	20000f64 	.word	0x20000f64
 800586c:	00000201 	.word	0x00000201
 8005870:	00000203 	.word	0x00000203
 8005874:	00000202 	.word	0x00000202
	fmt = FS_FAT12;
 8005878:	2157      	movs	r1, #87	@ 0x57
 800587a:	187b      	adds	r3, r7, r1
 800587c:	2201      	movs	r2, #1
 800587e:	701a      	strb	r2, [r3, #0]
	if (nclst >= MIN_FAT16) fmt = FS_FAT16;
 8005880:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005882:	4aa6      	ldr	r2, [pc, #664]	@ (8005b1c <find_volume+0x624>)
 8005884:	4293      	cmp	r3, r2
 8005886:	d902      	bls.n	800588e <find_volume+0x396>
 8005888:	187b      	adds	r3, r7, r1
 800588a:	2202      	movs	r2, #2
 800588c:	701a      	strb	r2, [r3, #0]
	if (nclst >= MIN_FAT32) fmt = FS_FAT32;
 800588e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005890:	4aa3      	ldr	r2, [pc, #652]	@ (8005b20 <find_volume+0x628>)
 8005892:	4293      	cmp	r3, r2
 8005894:	d903      	bls.n	800589e <find_volume+0x3a6>
 8005896:	2357      	movs	r3, #87	@ 0x57
 8005898:	18fb      	adds	r3, r7, r3
 800589a:	2203      	movs	r2, #3
 800589c:	701a      	strb	r2, [r3, #0]

	/* Boundaries and Limits */
	fs->n_fatent = nclst + 2;							/* Number of FAT entries */
 800589e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058a0:	1c99      	adds	r1, r3, #2
 80058a2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80058a4:	2385      	movs	r3, #133	@ 0x85
 80058a6:	009b      	lsls	r3, r3, #2
 80058a8:	50d1      	str	r1, [r2, r3]
	fs->volbase = bsect;								/* Volume start sector */
 80058aa:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80058ac:	2387      	movs	r3, #135	@ 0x87
 80058ae:	009b      	lsls	r3, r3, #2
 80058b0:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80058b2:	50d1      	str	r1, [r2, r3]
	fs->fatbase = bsect + nrsv; 						/* FAT start sector */
 80058b4:	232e      	movs	r3, #46	@ 0x2e
 80058b6:	18fb      	adds	r3, r7, r3
 80058b8:	881a      	ldrh	r2, [r3, #0]
 80058ba:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80058bc:	18d1      	adds	r1, r2, r3
 80058be:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80058c0:	2388      	movs	r3, #136	@ 0x88
 80058c2:	009b      	lsls	r3, r3, #2
 80058c4:	50d1      	str	r1, [r2, r3]
	fs->database = bsect + sysect;						/* Data start sector */
 80058c6:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80058c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80058ca:	18d1      	adds	r1, r2, r3
 80058cc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80058ce:	238a      	movs	r3, #138	@ 0x8a
 80058d0:	009b      	lsls	r3, r3, #2
 80058d2:	50d1      	str	r1, [r2, r3]
	if (fmt == FS_FAT32) {
 80058d4:	2357      	movs	r3, #87	@ 0x57
 80058d6:	18fb      	adds	r3, r7, r3
 80058d8:	781b      	ldrb	r3, [r3, #0]
 80058da:	2b03      	cmp	r3, #3
 80058dc:	d125      	bne.n	800592a <find_volume+0x432>
		if (fs->n_rootdir) return FR_NO_FILESYSTEM;		/* (BPB_RootEntCnt must be 0) */
 80058de:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80058e0:	2382      	movs	r3, #130	@ 0x82
 80058e2:	009b      	lsls	r3, r3, #2
 80058e4:	5ad3      	ldrh	r3, [r2, r3]
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	d001      	beq.n	80058ee <find_volume+0x3f6>
 80058ea:	230d      	movs	r3, #13
 80058ec:	e112      	b.n	8005b14 <find_volume+0x61c>
		fs->dirbase = LD_DWORD(fs->win.d8 + BPB_RootClus);	/* Root directory start cluster */
 80058ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80058f0:	222f      	movs	r2, #47	@ 0x2f
 80058f2:	5c9b      	ldrb	r3, [r3, r2]
 80058f4:	061a      	lsls	r2, r3, #24
 80058f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80058f8:	212e      	movs	r1, #46	@ 0x2e
 80058fa:	5c5b      	ldrb	r3, [r3, r1]
 80058fc:	041b      	lsls	r3, r3, #16
 80058fe:	431a      	orrs	r2, r3
 8005900:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005902:	212d      	movs	r1, #45	@ 0x2d
 8005904:	5c5b      	ldrb	r3, [r3, r1]
 8005906:	021b      	lsls	r3, r3, #8
 8005908:	4313      	orrs	r3, r2
 800590a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800590c:	212c      	movs	r1, #44	@ 0x2c
 800590e:	5c52      	ldrb	r2, [r2, r1]
 8005910:	4313      	orrs	r3, r2
 8005912:	0019      	movs	r1, r3
 8005914:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005916:	2389      	movs	r3, #137	@ 0x89
 8005918:	009b      	lsls	r3, r3, #2
 800591a:	50d1      	str	r1, [r2, r3]
		szbfat = fs->n_fatent * 4;						/* (Needed FAT size) */
 800591c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800591e:	2385      	movs	r3, #133	@ 0x85
 8005920:	009b      	lsls	r3, r3, #2
 8005922:	58d3      	ldr	r3, [r2, r3]
 8005924:	009b      	lsls	r3, r3, #2
 8005926:	647b      	str	r3, [r7, #68]	@ 0x44
 8005928:	e02c      	b.n	8005984 <find_volume+0x48c>
	} else {
		if (!fs->n_rootdir)	return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must not be 0) */
 800592a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800592c:	2382      	movs	r3, #130	@ 0x82
 800592e:	009b      	lsls	r3, r3, #2
 8005930:	5ad3      	ldrh	r3, [r2, r3]
 8005932:	2b00      	cmp	r3, #0
 8005934:	d101      	bne.n	800593a <find_volume+0x442>
 8005936:	230d      	movs	r3, #13
 8005938:	e0ec      	b.n	8005b14 <find_volume+0x61c>
		fs->dirbase = fs->fatbase + fasize;				/* Root directory start sector */
 800593a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800593c:	2388      	movs	r3, #136	@ 0x88
 800593e:	009b      	lsls	r3, r3, #2
 8005940:	58d2      	ldr	r2, [r2, r3]
 8005942:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005944:	18d1      	adds	r1, r2, r3
 8005946:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005948:	2389      	movs	r3, #137	@ 0x89
 800594a:	009b      	lsls	r3, r3, #2
 800594c:	50d1      	str	r1, [r2, r3]
		szbfat = (fmt == FS_FAT16) ?					/* (Needed FAT size) */
			fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800594e:	2357      	movs	r3, #87	@ 0x57
 8005950:	18fb      	adds	r3, r7, r3
 8005952:	781b      	ldrb	r3, [r3, #0]
 8005954:	2b02      	cmp	r3, #2
 8005956:	d105      	bne.n	8005964 <find_volume+0x46c>
 8005958:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800595a:	2385      	movs	r3, #133	@ 0x85
 800595c:	009b      	lsls	r3, r3, #2
 800595e:	58d3      	ldr	r3, [r2, r3]
 8005960:	005b      	lsls	r3, r3, #1
 8005962:	e00e      	b.n	8005982 <find_volume+0x48a>
 8005964:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005966:	2385      	movs	r3, #133	@ 0x85
 8005968:	009b      	lsls	r3, r3, #2
 800596a:	58d2      	ldr	r2, [r2, r3]
 800596c:	0013      	movs	r3, r2
 800596e:	005b      	lsls	r3, r3, #1
 8005970:	189b      	adds	r3, r3, r2
 8005972:	085a      	lsrs	r2, r3, #1
 8005974:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8005976:	2385      	movs	r3, #133	@ 0x85
 8005978:	009b      	lsls	r3, r3, #2
 800597a:	58cb      	ldr	r3, [r1, r3]
 800597c:	2101      	movs	r1, #1
 800597e:	400b      	ands	r3, r1
 8005980:	18d3      	adds	r3, r2, r3
		szbfat = (fmt == FS_FAT16) ?					/* (Needed FAT size) */
 8005982:	647b      	str	r3, [r7, #68]	@ 0x44
	}
	if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs))	/* (BPB_FATSz must not be less than the size needed) */
 8005984:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005986:	2386      	movs	r3, #134	@ 0x86
 8005988:	009b      	lsls	r3, r3, #2
 800598a:	58d2      	ldr	r2, [r2, r3]
 800598c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800598e:	4965      	ldr	r1, [pc, #404]	@ (8005b24 <find_volume+0x62c>)
 8005990:	468c      	mov	ip, r1
 8005992:	4463      	add	r3, ip
 8005994:	0a5b      	lsrs	r3, r3, #9
 8005996:	429a      	cmp	r2, r3
 8005998:	d201      	bcs.n	800599e <find_volume+0x4a6>
		return FR_NO_FILESYSTEM;
 800599a:	230d      	movs	r3, #13
 800599c:	e0ba      	b.n	8005b14 <find_volume+0x61c>

#if !_FS_READONLY
	/* Initialize cluster allocation information */
	fs->last_clust = fs->free_clust = 0xFFFFFFFF;
 800599e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80059a0:	2384      	movs	r3, #132	@ 0x84
 80059a2:	009b      	lsls	r3, r3, #2
 80059a4:	2101      	movs	r1, #1
 80059a6:	4249      	negs	r1, r1
 80059a8:	50d1      	str	r1, [r2, r3]
 80059aa:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80059ac:	2384      	movs	r3, #132	@ 0x84
 80059ae:	009b      	lsls	r3, r3, #2
 80059b0:	58d1      	ldr	r1, [r2, r3]
 80059b2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80059b4:	2383      	movs	r3, #131	@ 0x83
 80059b6:	009b      	lsls	r3, r3, #2
 80059b8:	50d1      	str	r1, [r2, r3]

	/* Get fsinfo if available */
	fs->fsi_flag = 0x80;
 80059ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80059bc:	4a5a      	ldr	r2, [pc, #360]	@ (8005b28 <find_volume+0x630>)
 80059be:	2180      	movs	r1, #128	@ 0x80
 80059c0:	5499      	strb	r1, [r3, r2]
#if (_FS_NOFSINFO & 3) != 3
	if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo is 1 */
 80059c2:	2357      	movs	r3, #87	@ 0x57
 80059c4:	18fb      	adds	r3, r7, r3
 80059c6:	781b      	ldrb	r3, [r3, #0]
 80059c8:	2b03      	cmp	r3, #3
 80059ca:	d000      	beq.n	80059ce <find_volume+0x4d6>
 80059cc:	e08b      	b.n	8005ae6 <find_volume+0x5ee>
		&& LD_WORD(fs->win.d8 + BPB_FSInfo) == 1
 80059ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80059d0:	2231      	movs	r2, #49	@ 0x31
 80059d2:	5c9b      	ldrb	r3, [r3, r2]
 80059d4:	b21b      	sxth	r3, r3
 80059d6:	021b      	lsls	r3, r3, #8
 80059d8:	b21a      	sxth	r2, r3
 80059da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80059dc:	2130      	movs	r1, #48	@ 0x30
 80059de:	5c5b      	ldrb	r3, [r3, r1]
 80059e0:	b21b      	sxth	r3, r3
 80059e2:	4313      	orrs	r3, r2
 80059e4:	b21b      	sxth	r3, r3
 80059e6:	2b01      	cmp	r3, #1
 80059e8:	d000      	beq.n	80059ec <find_volume+0x4f4>
 80059ea:	e07c      	b.n	8005ae6 <find_volume+0x5ee>
		&& move_window(fs, bsect + 1) == FR_OK)
 80059ec:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80059ee:	1c5a      	adds	r2, r3, #1
 80059f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80059f2:	0011      	movs	r1, r2
 80059f4:	0018      	movs	r0, r3
 80059f6:	f7ff fc91 	bl	800531c <move_window>
 80059fa:	1e03      	subs	r3, r0, #0
 80059fc:	d173      	bne.n	8005ae6 <find_volume+0x5ee>
	{
		fs->fsi_flag = 0;
 80059fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a00:	4a49      	ldr	r2, [pc, #292]	@ (8005b28 <find_volume+0x630>)
 8005a02:	2100      	movs	r1, #0
 8005a04:	5499      	strb	r1, [r3, r2]
		if (LD_WORD(fs->win.d8 + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8005a06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a08:	4a46      	ldr	r2, [pc, #280]	@ (8005b24 <find_volume+0x62c>)
 8005a0a:	5c9b      	ldrb	r3, [r3, r2]
 8005a0c:	b21b      	sxth	r3, r3
 8005a0e:	021b      	lsls	r3, r3, #8
 8005a10:	b21a      	sxth	r2, r3
 8005a12:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8005a14:	23ff      	movs	r3, #255	@ 0xff
 8005a16:	005b      	lsls	r3, r3, #1
 8005a18:	5ccb      	ldrb	r3, [r1, r3]
 8005a1a:	b21b      	sxth	r3, r3
 8005a1c:	4313      	orrs	r3, r2
 8005a1e:	b21b      	sxth	r3, r3
 8005a20:	4a42      	ldr	r2, [pc, #264]	@ (8005b2c <find_volume+0x634>)
 8005a22:	4293      	cmp	r3, r2
 8005a24:	d15f      	bne.n	8005ae6 <find_volume+0x5ee>
			&& LD_DWORD(fs->win.d8 + FSI_LeadSig) == 0x41615252
 8005a26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a28:	78db      	ldrb	r3, [r3, #3]
 8005a2a:	061a      	lsls	r2, r3, #24
 8005a2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a2e:	789b      	ldrb	r3, [r3, #2]
 8005a30:	041b      	lsls	r3, r3, #16
 8005a32:	431a      	orrs	r2, r3
 8005a34:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a36:	785b      	ldrb	r3, [r3, #1]
 8005a38:	021b      	lsls	r3, r3, #8
 8005a3a:	4313      	orrs	r3, r2
 8005a3c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005a3e:	7812      	ldrb	r2, [r2, #0]
 8005a40:	4313      	orrs	r3, r2
 8005a42:	4a3b      	ldr	r2, [pc, #236]	@ (8005b30 <find_volume+0x638>)
 8005a44:	4293      	cmp	r3, r2
 8005a46:	d14e      	bne.n	8005ae6 <find_volume+0x5ee>
			&& LD_DWORD(fs->win.d8 + FSI_StrucSig) == 0x61417272)
 8005a48:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005a4a:	23e8      	movs	r3, #232	@ 0xe8
 8005a4c:	33ff      	adds	r3, #255	@ 0xff
 8005a4e:	5cd3      	ldrb	r3, [r2, r3]
 8005a50:	061a      	lsls	r2, r3, #24
 8005a52:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8005a54:	23f3      	movs	r3, #243	@ 0xf3
 8005a56:	005b      	lsls	r3, r3, #1
 8005a58:	5ccb      	ldrb	r3, [r1, r3]
 8005a5a:	041b      	lsls	r3, r3, #16
 8005a5c:	431a      	orrs	r2, r3
 8005a5e:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8005a60:	23e6      	movs	r3, #230	@ 0xe6
 8005a62:	33ff      	adds	r3, #255	@ 0xff
 8005a64:	5ccb      	ldrb	r3, [r1, r3]
 8005a66:	021b      	lsls	r3, r3, #8
 8005a68:	4313      	orrs	r3, r2
 8005a6a:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8005a6c:	22f2      	movs	r2, #242	@ 0xf2
 8005a6e:	0052      	lsls	r2, r2, #1
 8005a70:	5c8a      	ldrb	r2, [r1, r2]
 8005a72:	4313      	orrs	r3, r2
 8005a74:	4a2f      	ldr	r2, [pc, #188]	@ (8005b34 <find_volume+0x63c>)
 8005a76:	4293      	cmp	r3, r2
 8005a78:	d135      	bne.n	8005ae6 <find_volume+0x5ee>
		{
#if (_FS_NOFSINFO & 1) == 0
			fs->free_clust = LD_DWORD(fs->win.d8 + FSI_Free_Count);
 8005a7a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005a7c:	23ec      	movs	r3, #236	@ 0xec
 8005a7e:	33ff      	adds	r3, #255	@ 0xff
 8005a80:	5cd3      	ldrb	r3, [r2, r3]
 8005a82:	061a      	lsls	r2, r3, #24
 8005a84:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8005a86:	23f5      	movs	r3, #245	@ 0xf5
 8005a88:	005b      	lsls	r3, r3, #1
 8005a8a:	5ccb      	ldrb	r3, [r1, r3]
 8005a8c:	041b      	lsls	r3, r3, #16
 8005a8e:	431a      	orrs	r2, r3
 8005a90:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8005a92:	23ea      	movs	r3, #234	@ 0xea
 8005a94:	33ff      	adds	r3, #255	@ 0xff
 8005a96:	5ccb      	ldrb	r3, [r1, r3]
 8005a98:	021b      	lsls	r3, r3, #8
 8005a9a:	4313      	orrs	r3, r2
 8005a9c:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8005a9e:	22f4      	movs	r2, #244	@ 0xf4
 8005aa0:	0052      	lsls	r2, r2, #1
 8005aa2:	5c8a      	ldrb	r2, [r1, r2]
 8005aa4:	4313      	orrs	r3, r2
 8005aa6:	0019      	movs	r1, r3
 8005aa8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005aaa:	2384      	movs	r3, #132	@ 0x84
 8005aac:	009b      	lsls	r3, r3, #2
 8005aae:	50d1      	str	r1, [r2, r3]
#endif
#if (_FS_NOFSINFO & 2) == 0
			fs->last_clust = LD_DWORD(fs->win.d8 + FSI_Nxt_Free);
 8005ab0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005ab2:	23f0      	movs	r3, #240	@ 0xf0
 8005ab4:	33ff      	adds	r3, #255	@ 0xff
 8005ab6:	5cd3      	ldrb	r3, [r2, r3]
 8005ab8:	061a      	lsls	r2, r3, #24
 8005aba:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8005abc:	23f7      	movs	r3, #247	@ 0xf7
 8005abe:	005b      	lsls	r3, r3, #1
 8005ac0:	5ccb      	ldrb	r3, [r1, r3]
 8005ac2:	041b      	lsls	r3, r3, #16
 8005ac4:	431a      	orrs	r2, r3
 8005ac6:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8005ac8:	23ee      	movs	r3, #238	@ 0xee
 8005aca:	33ff      	adds	r3, #255	@ 0xff
 8005acc:	5ccb      	ldrb	r3, [r1, r3]
 8005ace:	021b      	lsls	r3, r3, #8
 8005ad0:	4313      	orrs	r3, r2
 8005ad2:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8005ad4:	22f6      	movs	r2, #246	@ 0xf6
 8005ad6:	0052      	lsls	r2, r2, #1
 8005ad8:	5c8a      	ldrb	r2, [r1, r2]
 8005ada:	4313      	orrs	r3, r2
 8005adc:	0019      	movs	r1, r3
 8005ade:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005ae0:	2383      	movs	r3, #131	@ 0x83
 8005ae2:	009b      	lsls	r3, r3, #2
 8005ae4:	50d1      	str	r1, [r2, r3]
#endif
		}
	}
#endif
#endif
	fs->fs_type = fmt;	/* FAT sub-type */
 8005ae6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005ae8:	2357      	movs	r3, #87	@ 0x57
 8005aea:	18f9      	adds	r1, r7, r3
 8005aec:	2380      	movs	r3, #128	@ 0x80
 8005aee:	009b      	lsls	r3, r3, #2
 8005af0:	7809      	ldrb	r1, [r1, #0]
 8005af2:	54d1      	strb	r1, [r2, r3]
	fs->id = ++Fsid;	/* File system mount ID */
 8005af4:	4b10      	ldr	r3, [pc, #64]	@ (8005b38 <find_volume+0x640>)
 8005af6:	881b      	ldrh	r3, [r3, #0]
 8005af8:	3301      	adds	r3, #1
 8005afa:	b29a      	uxth	r2, r3
 8005afc:	4b0e      	ldr	r3, [pc, #56]	@ (8005b38 <find_volume+0x640>)
 8005afe:	801a      	strh	r2, [r3, #0]
 8005b00:	4b0d      	ldr	r3, [pc, #52]	@ (8005b38 <find_volume+0x640>)
 8005b02:	8819      	ldrh	r1, [r3, #0]
 8005b04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b06:	4a0d      	ldr	r2, [pc, #52]	@ (8005b3c <find_volume+0x644>)
 8005b08:	5299      	strh	r1, [r3, r2]
#if _FS_RPATH
	fs->cdir = 0;		/* Set current directory to root */
#endif
#if _FS_LOCK			/* Clear file lock semaphores */
	clear_lock(fs);
 8005b0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b0c:	0018      	movs	r0, r3
 8005b0e:	f7ff fb87 	bl	8005220 <clear_lock>
#endif

	return FR_OK;
 8005b12:	2300      	movs	r3, #0
}
 8005b14:	0018      	movs	r0, r3
 8005b16:	46bd      	mov	sp, r7
 8005b18:	b016      	add	sp, #88	@ 0x58
 8005b1a:	bdb0      	pop	{r4, r5, r7, pc}
 8005b1c:	00000ff5 	.word	0x00000ff5
 8005b20:	0000fff5 	.word	0x0000fff5
 8005b24:	000001ff 	.word	0x000001ff
 8005b28:	00000205 	.word	0x00000205
 8005b2c:	ffffaa55 	.word	0xffffaa55
 8005b30:	41615252 	.word	0x41615252
 8005b34:	61417272 	.word	0x61417272
 8005b38:	20000f68 	.word	0x20000f68
 8005b3c:	00000206 	.word	0x00000206

08005b40 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8005b40:	b5b0      	push	{r4, r5, r7, lr}
 8005b42:	b088      	sub	sp, #32
 8005b44:	af00      	add	r7, sp, #0
 8005b46:	60f8      	str	r0, [r7, #12]
 8005b48:	60b9      	str	r1, [r7, #8]
 8005b4a:	1dfb      	adds	r3, r7, #7
 8005b4c:	701a      	strb	r2, [r3, #0]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 8005b4e:	68bb      	ldr	r3, [r7, #8]
 8005b50:	613b      	str	r3, [r7, #16]


	vol = get_ldnumber(&rp);
 8005b52:	2310      	movs	r3, #16
 8005b54:	18fb      	adds	r3, r7, r3
 8005b56:	0018      	movs	r0, r3
 8005b58:	f7ff fc1c 	bl	8005394 <get_ldnumber>
 8005b5c:	0003      	movs	r3, r0
 8005b5e:	61fb      	str	r3, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 8005b60:	69fb      	ldr	r3, [r7, #28]
 8005b62:	2b00      	cmp	r3, #0
 8005b64:	da01      	bge.n	8005b6a <f_mount+0x2a>
 8005b66:	230b      	movs	r3, #11
 8005b68:	e034      	b.n	8005bd4 <f_mount+0x94>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8005b6a:	4b1c      	ldr	r3, [pc, #112]	@ (8005bdc <f_mount+0x9c>)
 8005b6c:	69fa      	ldr	r2, [r7, #28]
 8005b6e:	0092      	lsls	r2, r2, #2
 8005b70:	58d3      	ldr	r3, [r2, r3]
 8005b72:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 8005b74:	69bb      	ldr	r3, [r7, #24]
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	d008      	beq.n	8005b8c <f_mount+0x4c>
#if _FS_LOCK
		clear_lock(cfs);
 8005b7a:	69bb      	ldr	r3, [r7, #24]
 8005b7c:	0018      	movs	r0, r3
 8005b7e:	f7ff fb4f 	bl	8005220 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 8005b82:	69ba      	ldr	r2, [r7, #24]
 8005b84:	2380      	movs	r3, #128	@ 0x80
 8005b86:	009b      	lsls	r3, r3, #2
 8005b88:	2100      	movs	r1, #0
 8005b8a:	54d1      	strb	r1, [r2, r3]
	}

	if (fs) {
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d004      	beq.n	8005b9c <f_mount+0x5c>
		fs->fs_type = 0;				/* Clear new fs object */
 8005b92:	68fa      	ldr	r2, [r7, #12]
 8005b94:	2380      	movs	r3, #128	@ 0x80
 8005b96:	009b      	lsls	r3, r3, #2
 8005b98:	2100      	movs	r1, #0
 8005b9a:	54d1      	strb	r1, [r2, r3]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8005b9c:	68f9      	ldr	r1, [r7, #12]
 8005b9e:	4b0f      	ldr	r3, [pc, #60]	@ (8005bdc <f_mount+0x9c>)
 8005ba0:	69fa      	ldr	r2, [r7, #28]
 8005ba2:	0092      	lsls	r2, r2, #2
 8005ba4:	50d1      	str	r1, [r2, r3]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	2b00      	cmp	r3, #0
 8005baa:	d003      	beq.n	8005bb4 <f_mount+0x74>
 8005bac:	1dfb      	adds	r3, r7, #7
 8005bae:	781b      	ldrb	r3, [r3, #0]
 8005bb0:	2b01      	cmp	r3, #1
 8005bb2:	d001      	beq.n	8005bb8 <f_mount+0x78>
 8005bb4:	2300      	movs	r3, #0
 8005bb6:	e00d      	b.n	8005bd4 <f_mount+0x94>

	res = find_volume(&fs, &path, 0);	/* Force mounted the volume */
 8005bb8:	2517      	movs	r5, #23
 8005bba:	197c      	adds	r4, r7, r5
 8005bbc:	2308      	movs	r3, #8
 8005bbe:	18f9      	adds	r1, r7, r3
 8005bc0:	230c      	movs	r3, #12
 8005bc2:	18fb      	adds	r3, r7, r3
 8005bc4:	2200      	movs	r2, #0
 8005bc6:	0018      	movs	r0, r3
 8005bc8:	f7ff fc96 	bl	80054f8 <find_volume>
 8005bcc:	0003      	movs	r3, r0
 8005bce:	7023      	strb	r3, [r4, #0]
	LEAVE_FF(fs, res);
 8005bd0:	197b      	adds	r3, r7, r5
 8005bd2:	781b      	ldrb	r3, [r3, #0]
}
 8005bd4:	0018      	movs	r0, r3
 8005bd6:	46bd      	mov	sp, r7
 8005bd8:	b008      	add	sp, #32
 8005bda:	bdb0      	pop	{r4, r5, r7, pc}
 8005bdc:	20000f64 	.word	0x20000f64

08005be0 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the paramter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8005be0:	b590      	push	{r4, r7, lr}
 8005be2:	b087      	sub	sp, #28
 8005be4:	af00      	add	r7, sp, #0
 8005be6:	60f8      	str	r0, [r7, #12]
 8005be8:	60b9      	str	r1, [r7, #8]
 8005bea:	1dfb      	adds	r3, r7, #7
 8005bec:	701a      	strb	r2, [r3, #0]
  uint8_t ret = 1;
 8005bee:	2417      	movs	r4, #23
 8005bf0:	193b      	adds	r3, r7, r4
 8005bf2:	2201      	movs	r2, #1
 8005bf4:	701a      	strb	r2, [r3, #0]
  uint8_t DiskNum = 0;
 8005bf6:	2016      	movs	r0, #22
 8005bf8:	183b      	adds	r3, r7, r0
 8005bfa:	2200      	movs	r2, #0
 8005bfc:	701a      	strb	r2, [r3, #0]
  
  if(disk.nbr <= _VOLUMES)
 8005bfe:	4b21      	ldr	r3, [pc, #132]	@ (8005c84 <FATFS_LinkDriverEx+0xa4>)
 8005c00:	7a5b      	ldrb	r3, [r3, #9]
 8005c02:	b2db      	uxtb	r3, r3
 8005c04:	2b01      	cmp	r3, #1
 8005c06:	d836      	bhi.n	8005c76 <FATFS_LinkDriverEx+0x96>
  {
    disk.is_initialized[disk.nbr] = 0;
 8005c08:	4b1e      	ldr	r3, [pc, #120]	@ (8005c84 <FATFS_LinkDriverEx+0xa4>)
 8005c0a:	7a5b      	ldrb	r3, [r3, #9]
 8005c0c:	b2db      	uxtb	r3, r3
 8005c0e:	001a      	movs	r2, r3
 8005c10:	4b1c      	ldr	r3, [pc, #112]	@ (8005c84 <FATFS_LinkDriverEx+0xa4>)
 8005c12:	2100      	movs	r1, #0
 8005c14:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;  
 8005c16:	4b1b      	ldr	r3, [pc, #108]	@ (8005c84 <FATFS_LinkDriverEx+0xa4>)
 8005c18:	7a5b      	ldrb	r3, [r3, #9]
 8005c1a:	b2db      	uxtb	r3, r3
 8005c1c:	4a19      	ldr	r2, [pc, #100]	@ (8005c84 <FATFS_LinkDriverEx+0xa4>)
 8005c1e:	009b      	lsls	r3, r3, #2
 8005c20:	18d3      	adds	r3, r2, r3
 8005c22:	3304      	adds	r3, #4
 8005c24:	68fa      	ldr	r2, [r7, #12]
 8005c26:	601a      	str	r2, [r3, #0]
    disk.lun[disk.nbr] = lun;  
 8005c28:	4b16      	ldr	r3, [pc, #88]	@ (8005c84 <FATFS_LinkDriverEx+0xa4>)
 8005c2a:	7a5b      	ldrb	r3, [r3, #9]
 8005c2c:	b2db      	uxtb	r3, r3
 8005c2e:	001a      	movs	r2, r3
 8005c30:	4b14      	ldr	r3, [pc, #80]	@ (8005c84 <FATFS_LinkDriverEx+0xa4>)
 8005c32:	189b      	adds	r3, r3, r2
 8005c34:	1dfa      	adds	r2, r7, #7
 8005c36:	7812      	ldrb	r2, [r2, #0]
 8005c38:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8005c3a:	4b12      	ldr	r3, [pc, #72]	@ (8005c84 <FATFS_LinkDriverEx+0xa4>)
 8005c3c:	7a5b      	ldrb	r3, [r3, #9]
 8005c3e:	b2db      	uxtb	r3, r3
 8005c40:	1c5a      	adds	r2, r3, #1
 8005c42:	b2d1      	uxtb	r1, r2
 8005c44:	4a0f      	ldr	r2, [pc, #60]	@ (8005c84 <FATFS_LinkDriverEx+0xa4>)
 8005c46:	7251      	strb	r1, [r2, #9]
 8005c48:	183a      	adds	r2, r7, r0
 8005c4a:	7013      	strb	r3, [r2, #0]
    path[0] = DiskNum + '0';
 8005c4c:	183b      	adds	r3, r7, r0
 8005c4e:	781b      	ldrb	r3, [r3, #0]
 8005c50:	3330      	adds	r3, #48	@ 0x30
 8005c52:	b2da      	uxtb	r2, r3
 8005c54:	68bb      	ldr	r3, [r7, #8]
 8005c56:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8005c58:	68bb      	ldr	r3, [r7, #8]
 8005c5a:	3301      	adds	r3, #1
 8005c5c:	223a      	movs	r2, #58	@ 0x3a
 8005c5e:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8005c60:	68bb      	ldr	r3, [r7, #8]
 8005c62:	3302      	adds	r3, #2
 8005c64:	222f      	movs	r2, #47	@ 0x2f
 8005c66:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8005c68:	68bb      	ldr	r3, [r7, #8]
 8005c6a:	3303      	adds	r3, #3
 8005c6c:	2200      	movs	r2, #0
 8005c6e:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8005c70:	193b      	adds	r3, r7, r4
 8005c72:	2200      	movs	r2, #0
 8005c74:	701a      	strb	r2, [r3, #0]
  }
  
  return ret;
 8005c76:	2317      	movs	r3, #23
 8005c78:	18fb      	adds	r3, r7, r3
 8005c7a:	781b      	ldrb	r3, [r3, #0]
}
 8005c7c:	0018      	movs	r0, r3
 8005c7e:	46bd      	mov	sp, r7
 8005c80:	b007      	add	sp, #28
 8005c82:	bd90      	pop	{r4, r7, pc}
 8005c84:	20000f84 	.word	0x20000f84

08005c88 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path 
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(Diskio_drvTypeDef *drv, char *path)
{
 8005c88:	b580      	push	{r7, lr}
 8005c8a:	b082      	sub	sp, #8
 8005c8c:	af00      	add	r7, sp, #0
 8005c8e:	6078      	str	r0, [r7, #4]
 8005c90:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8005c92:	6839      	ldr	r1, [r7, #0]
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	2200      	movs	r2, #0
 8005c98:	0018      	movs	r0, r3
 8005c9a:	f7ff ffa1 	bl	8005be0 <FATFS_LinkDriverEx>
 8005c9e:	0003      	movs	r3, r0
}
 8005ca0:	0018      	movs	r0, r3
 8005ca2:	46bd      	mov	sp, r7
 8005ca4:	b002      	add	sp, #8
 8005ca6:	bd80      	pop	{r7, pc}

08005ca8 <memset>:
 8005ca8:	0003      	movs	r3, r0
 8005caa:	1882      	adds	r2, r0, r2
 8005cac:	4293      	cmp	r3, r2
 8005cae:	d100      	bne.n	8005cb2 <memset+0xa>
 8005cb0:	4770      	bx	lr
 8005cb2:	7019      	strb	r1, [r3, #0]
 8005cb4:	3301      	adds	r3, #1
 8005cb6:	e7f9      	b.n	8005cac <memset+0x4>

08005cb8 <__libc_init_array>:
 8005cb8:	b570      	push	{r4, r5, r6, lr}
 8005cba:	2600      	movs	r6, #0
 8005cbc:	4c0c      	ldr	r4, [pc, #48]	@ (8005cf0 <__libc_init_array+0x38>)
 8005cbe:	4d0d      	ldr	r5, [pc, #52]	@ (8005cf4 <__libc_init_array+0x3c>)
 8005cc0:	1b64      	subs	r4, r4, r5
 8005cc2:	10a4      	asrs	r4, r4, #2
 8005cc4:	42a6      	cmp	r6, r4
 8005cc6:	d109      	bne.n	8005cdc <__libc_init_array+0x24>
 8005cc8:	2600      	movs	r6, #0
 8005cca:	f000 f819 	bl	8005d00 <_init>
 8005cce:	4c0a      	ldr	r4, [pc, #40]	@ (8005cf8 <__libc_init_array+0x40>)
 8005cd0:	4d0a      	ldr	r5, [pc, #40]	@ (8005cfc <__libc_init_array+0x44>)
 8005cd2:	1b64      	subs	r4, r4, r5
 8005cd4:	10a4      	asrs	r4, r4, #2
 8005cd6:	42a6      	cmp	r6, r4
 8005cd8:	d105      	bne.n	8005ce6 <__libc_init_array+0x2e>
 8005cda:	bd70      	pop	{r4, r5, r6, pc}
 8005cdc:	00b3      	lsls	r3, r6, #2
 8005cde:	58eb      	ldr	r3, [r5, r3]
 8005ce0:	4798      	blx	r3
 8005ce2:	3601      	adds	r6, #1
 8005ce4:	e7ee      	b.n	8005cc4 <__libc_init_array+0xc>
 8005ce6:	00b3      	lsls	r3, r6, #2
 8005ce8:	58eb      	ldr	r3, [r5, r3]
 8005cea:	4798      	blx	r3
 8005cec:	3601      	adds	r6, #1
 8005cee:	e7f2      	b.n	8005cd6 <__libc_init_array+0x1e>
 8005cf0:	08005d54 	.word	0x08005d54
 8005cf4:	08005d54 	.word	0x08005d54
 8005cf8:	08005d58 	.word	0x08005d58
 8005cfc:	08005d54 	.word	0x08005d54

08005d00 <_init>:
 8005d00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005d02:	46c0      	nop			@ (mov r8, r8)
 8005d04:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005d06:	bc08      	pop	{r3}
 8005d08:	469e      	mov	lr, r3
 8005d0a:	4770      	bx	lr

08005d0c <_fini>:
 8005d0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005d0e:	46c0      	nop			@ (mov r8, r8)
 8005d10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005d12:	bc08      	pop	{r3}
 8005d14:	469e      	mov	lr, r3
 8005d16:	4770      	bx	lr
