# Changelog

2024-03-12 Version 0.1.0

Initial release. HDL design of RISC-V RT featuring
- N-CLIC
- Hardware time-stamping for all interrupt sources using a single monotonic timer
- CRS based peripherals
  - Timer peripheral with configurable precision
  - Example Led GPIO
