Release 14.7 Map P.20131013 (nt)
Xilinx Map Application Log File for Design 'top'

Design Information
------------------
Command Line   : map -intstyle ise -p xc6slx45-fgg484-2 -w -logic_opt off -ol
high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off
-pr off -lc off -power off -o top_map.ncd top.ngd top.pcf 
Target Device  : xc6slx45
Target Package : fgg484
Target Speed   : -2
Mapper Version : spartan6 -- $Revision: 1.55 $
Mapped Date    : Tue Nov 07 19:09:07 2017

Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
WARNING:Timing:3175 - e_gtxc does not clock data to e_txd<7>
WARNING:Timing:3225 - Timing constraint COMP "e_txd<7>" OFFSET = OUT 1 ns BEFORE COMP "e_gtxc" ignored during timing analysis
WARNING:Timing:3175 - e_gtxc does not clock data to e_txd<6>
WARNING:Timing:3225 - Timing constraint COMP "e_txd<6>" OFFSET = OUT 1 ns BEFORE COMP "e_gtxc" ignored during timing analysis
WARNING:Timing:3175 - e_gtxc does not clock data to e_txd<5>
WARNING:Timing:3225 - Timing constraint COMP "e_txd<5>" OFFSET = OUT 1 ns BEFORE COMP "e_gtxc" ignored during timing analysis
WARNING:Timing:3175 - e_gtxc does not clock data to e_txd<4>
WARNING:Timing:3225 - Timing constraint COMP "e_txd<4>" OFFSET = OUT 1 ns BEFORE COMP "e_gtxc" ignored during timing analysis
WARNING:Timing:3175 - e_gtxc does not clock data to e_txd<3>
WARNING:Timing:3225 - Timing constraint COMP "e_txd<3>" OFFSET = OUT 1 ns BEFORE COMP "e_gtxc" ignored during timing analysis
WARNING:Timing:3175 - e_gtxc does not clock data to e_txd<2>
WARNING:Timing:3225 - Timing constraint COMP "e_txd<2>" OFFSET = OUT 1 ns BEFORE COMP "e_gtxc" ignored during timing analysis
WARNING:Timing:3175 - e_gtxc does not clock data to e_txd<1>
WARNING:Timing:3225 - Timing constraint COMP "e_txd<1>" OFFSET = OUT 1 ns BEFORE COMP "e_gtxc" ignored during timing analysis
WARNING:Timing:3175 - e_gtxc does not clock data to e_txd<0>
WARNING:Timing:3225 - Timing constraint COMP "e_txd<0>" OFFSET = OUT 1 ns BEFORE COMP "e_gtxc" ignored during timing analysis
WARNING:Timing:3175 - e_gtxc does not clock data to e_txen
WARNING:Timing:3225 - Timing constraint COMP "e_txen" OFFSET = OUT 1 ns BEFORE COMP "e_gtxc" ignored during timing analysis
WARNING:Timing:3175 - e_gtxc does not clock data to e_txer
WARNING:Timing:3225 - Timing constraint COMP "e_txer" OFFSET = OUT 1 ns BEFORE COMP "e_gtxc" ignored during timing analysis
WARNING:Pack:1653 - At least one timing constraint is impossible to meet because component delays alone exceed the constraint. A timing
   constraint summary below shows the failing constraints (preceded with an Asterisk (*)). Please use the Timing Analyzer (GUI) or TRCE
   (command line) with the Mapped NCD and PCF files to identify which constraints and paths are failing because of the component delays
   alone. If the failing path(s) is mapped to Xilinx components as expected, consider relaxing the constraint. If it is not mapped to
   components as expected, re-evaluate your HDL and how synthesis is optimizing the path. To allow the tools to bypass this error, set the
   environment variable XIL_TIMING_ALLOW_IMPOSSIBLE to 1.


   For more information about the Timing Analyzer, consult the Xilinx Timing Analyzer Reference manual; for more information on TRCE,
   consult the Xilinx Command Line Tools User Guide "TRACE" chapter.
WARNING:Timing:3175 - e_gtxc does not clock data to e_txd<7>
WARNING:Timing:3225 - Timing constraint COMP "e_txd<7>" OFFSET = OUT 1 ns 
   BEFORE COMP "e_gtxc" ignored during timing analysis
WARNING:Timing:3175 - e_gtxc does not clock data to e_txd<6>
WARNING:Timing:3225 - Timing constraint COMP "e_txd<6>" OFFSET = OUT 1 ns 
   BEFORE COMP "e_gtxc" ignored during timing analysis
WARNING:Timing:3175 - e_gtxc does not clock data to e_txd<5>
WARNING:Timing:3225 - Timing constraint COMP "e_txd<5>" OFFSET = OUT 1 ns 
   BEFORE COMP "e_gtxc" ignored during timing analysis
WARNING:Timing:3175 - e_gtxc does not clock data to e_txd<4>
WARNING:Timing:3225 - Timing constraint COMP "e_txd<4>" OFFSET = OUT 1 ns 
   BEFORE COMP "e_gtxc" ignored during timing analysis
WARNING:Timing:3175 - e_gtxc does not clock data to e_txd<3>
WARNING:Timing:3225 - Timing constraint COMP "e_txd<3>" OFFSET = OUT 1 ns 
   BEFORE COMP "e_gtxc" ignored during timing analysis
WARNING:Timing:3175 - e_gtxc does not clock data to e_txd<2>
WARNING:Timing:3225 - Timing constraint COMP "e_txd<2>" OFFSET = OUT 1 ns 
   BEFORE COMP "e_gtxc" ignored during timing analysis
WARNING:Timing:3175 - e_gtxc does not clock data to e_txd<1>
WARNING:Timing:3225 - Timing constraint COMP "e_txd<1>" OFFSET = OUT 1 ns 
   BEFORE COMP "e_gtxc" ignored during timing analysis
WARNING:Timing:3175 - e_gtxc does not clock data to e_txd<0>
WARNING:Timing:3225 - Timing constraint COMP "e_txd<0>" OFFSET = OUT 1 ns 
   BEFORE COMP "e_gtxc" ignored during timing analysis
WARNING:Timing:3175 - e_gtxc does not clock data to e_txen
WARNING:Timing:3225 - Timing constraint COMP "e_txen" OFFSET = OUT 1 ns BEFORE 
   COMP "e_gtxc" ignored during timing analysis
WARNING:Timing:3175 - e_gtxc does not clock data to e_txer
WARNING:Timing:3225 - Timing constraint COMP "e_txer" OFFSET = OUT 1 ns BEFORE 
   COMP "e_gtxc" ignored during timing analysis
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3284 - This timing report was generated using estimated delay 
   information.  For accurate numbers, please refer to the post Place and Route 
   timing report.
Number of Timing Constraints that were not applied: 17

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
* TS_mem_ctrl_m0_ddr3_m0_memc3_infrastructu | SETUP       |    -0.770ns|    25.120ns|       1|         770
  re_inst_mcb_drp_clk_bufg_in = PERIOD TIME | HOLD        |     0.060ns|            |       0|           0
  GRP "mem_ctrl_m0_ddr3_m0_memc3_infrastruc |             |            |            |        |            
  ture_inst_mcb_drp_clk_bufg_in" TS_CLOCK_I |             |            |            |        |            
  N_50M * 1.5625 HIGH 50%                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_mem_ctrl_m0_ddr3_m0_memc3_infrastructu | MINPERIOD   |     0.101ns|     1.499ns|       0|           0
  re_inst_clk_2x_0 = PERIOD TIMEGRP "mem_ct |             |            |            |        |            
  rl_m0_ddr3_m0_memc3_infrastructure_inst_c |             |            |            |        |            
  lk_2x_0" TS_CLOCK_IN_50M * 12.5 HIGH 50%  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_mem_ctrl_m0_ddr3_m0_memc3_infrastructu | MINPERIOD   |     0.101ns|     1.499ns|       0|           0
  re_inst_clk_2x_180 = PERIOD TIMEGRP "mem_ |             |            |            |        |            
  ctrl_m0_ddr3_m0_memc3_infrastructure_inst |             |            |            |        |            
  _clk_2x_180" TS_CLOCK_IN_50M * 12.5 PHASE |             |            |            |        |            
   0.8 ns HIGH 50%                          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CLOCK_IN_50M = PERIOD TIMEGRP "CLOCK_I | MINLOWPULSE |    15.000ns|     5.000ns|       0|           0
  N_50M" 50 MHz HIGH 50%                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_grxc_clk_pin = PERIOD TIMEGRP "grxc_cl | SETUP       |     1.433ns|     5.134ns|       0|           0
  k_pin" 8 ns HIGH 50%                      | HOLD        |     0.060ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_Path_P_N = MAXDELAY FROM TIMEGRP "CVBS | SETUP       |     2.456ns|     0.544ns|       0|           0
  _CLKP" TO TIMEGRP "CVBS_CLKN" 3 ns DATAPA | HOLD        |     0.257ns|            |       0|           0
  THONLY                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_mem_ctrl_m0_ddr3_m0_memc3_infrastructu | SETUP       |     2.494ns|     3.906ns|       0|           0
  re_inst_clk0_bufg_in = PERIOD TIMEGRP "me | HOLD        |     0.071ns|            |       0|           0
  m_ctrl_m0_ddr3_m0_memc3_infrastructure_in |             |            |            |        |            
  st_clk0_bufg_in" TS_CLOCK_IN_50M * 3.125  |             |            |            |        |            
  HIGH 50%                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_pll_m0_clkfx = PERIOD TIMEGRP "pll_m0_ | SETUP       |     3.004ns|     3.730ns|       0|           0
  clkfx" TS_CLOCK_IN_27M * 5.5 HIGH 50%     | HOLD        |     0.071ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_CLOCK_IN_27M = PERIOD TIMEGRP "CLOCK_I | MINLOWPULSE |    21.036ns|    16.000ns|       0|           0
  N_27M" 27 MHz HIGH 50%                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CVBS_CLKP = PERIOD TIMEGRP "CVBS_CLKP" | SETUP       |     8.111ns|     1.184ns|       0|           0
   9.295 ns HIGH 50%                        | HOLD        |     0.257ns|            |       0|           0
                                            | MINPERIOD   |     6.629ns|     2.666ns|       0|           0
----------------------------------------------------------------------------------------------------------
  TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" | SETUP       |    13.808ns|     1.192ns|       0|           0
   TO TIMEGRP "J_CLK" 15 ns                 | HOLD        |     0.192ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" | SETUP       |    14.162ns|     0.838ns|       0|           0
   TO TIMEGRP "U_CLK" 15 ns                 | HOLD        |     0.413ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns H | SETUP       |    26.156ns|     3.844ns|       0|           0
  IGH 50%                                   | HOLD        |     0.071ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_CVBS_CLKN = PERIOD TIMEGRP "CVBS_CLKN" | SETUP       |    33.855ns|     3.325ns|       0|           0
   TS_CVBS_CLKP * 4 HIGH 50%                | HOLD        |     0.087ns|            |       0|           0
                                            | MINPERIOD   |    33.610ns|     3.570ns|       0|           0
----------------------------------------------------------------------------------------------------------
  COMP "e_txd<5>" OFFSET = OUT 1 ns BEFORE  | N/A         |         N/A|         N/A|     N/A|         N/A
  COMP "e_gtxc"                             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "e_txd<4>" OFFSET = OUT 1 ns BEFORE  | N/A         |         N/A|         N/A|     N/A|         N/A
  COMP "e_gtxc"                             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "e_txd<3>" OFFSET = OUT 1 ns BEFORE  | N/A         |         N/A|         N/A|     N/A|         N/A
  COMP "e_gtxc"                             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "e_txd<2>" OFFSET = OUT 1 ns BEFORE  | N/A         |         N/A|         N/A|     N/A|         N/A
  COMP "e_gtxc"                             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "e_txd<1>" OFFSET = OUT 1 ns BEFORE  | N/A         |         N/A|         N/A|     N/A|         N/A
  COMP "e_gtxc"                             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "e_txd<0>" OFFSET = OUT 1 ns BEFORE  | N/A         |         N/A|         N/A|     N/A|         N/A
  COMP "e_gtxc"                             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "e_txen" OFFSET = OUT 1 ns BEFORE CO | N/A         |         N/A|         N/A|     N/A|         N/A
  MP "e_gtxc"                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "e_txer" OFFSET = OUT 1 ns BEFORE CO | N/A         |         N/A|         N/A|     N/A|         N/A
  MP "e_gtxc"                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "e_txd<6>" OFFSET = OUT 1 ns BEFORE  | N/A         |         N/A|         N/A|     N/A|         N/A
  COMP "e_gtxc"                             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  COMP "e_txd<7>" OFFSET = OUT 1 ns BEFORE  | N/A         |         N/A|         N/A|     N/A|         N/A
  COMP "e_gtxc"                             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_gtxc_clk_pin = PERIOD TIMEGRP "gtxc_cl | N/A         |         N/A|         N/A|     N/A|         N/A
  k_pin" 8 ns HIGH 50%                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_D_TO_J_path" TIG                 | SETUP       |         N/A|     1.644ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_J_TO_D_path" TIG                 | SETUP       |         N/A|     2.362ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_J4_TO_D2_ila_pro_0_path" TIG     | SETUP       |         N/A|     1.467ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_J3_TO_D2_ila_pro_0_path" TIG     | N/A         |         N/A|         N/A|     N/A|         N/A
----------------------------------------------------------------------------------------------------------
  PATH "TS_J2_TO_D2_ila_pro_0_path" TIG     | N/A         |         N/A|         N/A|     N/A|         N/A
----------------------------------------------------------------------------------------------------------
  PATH "TS_D2_TO_T2_ila_pro_0_path" TIG     | SETUP       |         N/A|     1.728ns|     N/A|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_CLOCK_IN_27M
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+---
----------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths
Analyzed       |
|           Constraint          | Requirement
|-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    |
Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+---
----------+
|TS_CLOCK_IN_27M                |     37.037ns|     16.000ns|     20.515ns|            0|            0|            0|   
    19846|
| TS_pll_m0_clkfx               |      6.734ns|      3.730ns|          N/A|            0|            0|        19846|   
        0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+---
----------+

Derived Constraints for TS_CLOCK_IN_50M
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+---
----------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths
Analyzed       |
|           Constraint          | Requirement
|-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    |
Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+---
----------+
|TS_CLOCK_IN_50M                |     20.000ns|      5.000ns|     39.250ns|            0|            1|            0|   
    32933|
| TS_mem_ctrl_m0_ddr3_m0_memc3_i|     12.800ns|     25.120ns|          N/A|            1|            0|        24765|   
        0|
| nfrastructure_inst_mcb_drp_clk|             |             |             |             |             |             |   
         |
| _bufg_in                      |             |             |             |             |             |             |   
         |
| TS_mem_ctrl_m0_ddr3_m0_memc3_i|      1.600ns|      1.499ns|          N/A|            0|            0|            0|   
        0|
| nfrastructure_inst_clk_2x_180 |             |             |             |             |             |             |   
         |
| TS_mem_ctrl_m0_ddr3_m0_memc3_i|      1.600ns|      1.499ns|          N/A|            0|            0|            0|   
        0|
| nfrastructure_inst_clk_2x_0   |             |             |             |             |             |             |   
         |
| TS_mem_ctrl_m0_ddr3_m0_memc3_i|      6.400ns|      3.906ns|          N/A|            0|            0|         8168|   
        0|
| nfrastructure_inst_clk0_bufg_i|             |             |             |             |             |             |   
         |
| n                             |             |             |             |             |             |             |   
         |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+---
----------+

Derived Constraints for TS_CVBS_CLKP
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+---
----------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths
Analyzed       |
|           Constraint          | Requirement
|-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    |
Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+---
----------+
|TS_CVBS_CLKP                   |      9.295ns|      2.666ns|      0.893ns|            0|            0|          101|   
     9957|
| TS_CVBS_CLKN                  |     37.180ns|      3.570ns|          N/A|            0|            0|         9957|   
        0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+---
----------+

1 constraint not met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 13 secs 
Total CPU  time at the beginning of Placer: 13 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:5bdf6094) REAL time: 15 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:5bdf6094) REAL time: 15 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:8799dfd8) REAL time: 15 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:59e117fe) REAL time: 34 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:59e117fe) REAL time: 34 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:59e117fe) REAL time: 34 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:59e117fe) REAL time: 34 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:59e117fe) REAL time: 34 secs 

Phase 9.8  Global Placement
.....................
...........................................................................................................................................................................................
..............................
.....................
Phase 9.8  Global Placement (Checksum:64b569ec) REAL time: 52 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:64b569ec) REAL time: 53 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:cb6d4766) REAL time: 59 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:cb6d4766) REAL time: 59 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:7c5eb6d8) REAL time: 1 mins 

Total REAL time to Placer completion: 1 mins 3 secs 
Total CPU  time to Placer completion: 1 mins 3 secs 
Running post-placement packing...
Writing output files...
WARNING:PhysDesignRules:372 - Gated clock. Clock net icon_control0<13> is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:2410 - This design is using one or more 9K Block RAMs
   (RAMB8BWER).  9K Block RAM initialization data, both user defined and
   default, may be incorrect and should not be used.  For more information,
   please reference Xilinx Answer Record 39999.

Design Summary
--------------

Design Summary:
Number of errors:      0
Number of warnings:   23
Slice Logic Utilization:
  Number of Slice Registers:                 2,604 out of  54,576    4%
    Number used as Flip Flops:               2,593
    Number used as Latches:                      1
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:               10
  Number of Slice LUTs:                      2,837 out of  27,288   10%
    Number used as logic:                    2,534 out of  27,288    9%
      Number using O6 output only:           1,376
      Number using O5 output only:             450
      Number using O5 and O6:                  708
      Number used as ROM:                        0
    Number used as Memory:                     120 out of   6,408    1%
      Number used as Dual Port RAM:              0
      Number used as Single Port RAM:            0
      Number used as Shift Register:           120
        Number using O6 output only:           103
        Number using O5 output only:             1
        Number using O5 and O6:                 16
    Number used exclusively as route-thrus:    183
      Number with same-slice register load:    134
      Number with same-slice carry load:        49
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,156 out of   6,822   16%
  Number of MUXCYs used:                     1,040 out of  13,644    7%
  Number of LUT Flip Flop pairs used:        3,399
    Number with an unused Flip Flop:         1,140 out of   3,399   33%
    Number with an unused LUT:                 562 out of   3,399   16%
    Number of fully used LUT-FF pairs:       1,697 out of   3,399   49%
    Number of unique control sets:             187
    Number of slice register sites lost
      to control set restrictions:             742 out of  54,576    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                       136 out of     316   43%
    Number of LOCed IOBs:                      136 out of     136  100%
    IOB Flip Flops:                             17

Specific Feature Utilization:
  Number of RAMB16BWERs:                        66 out of     116   56%
  Number of RAMB8BWERs:                         11 out of     232    4%
  Number of BUFIO2/BUFIO2_2CLKs:                 2 out of      32    6%
    Number used as BUFIO2s:                      2
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             1 out of      32    3%
    Number used as BUFIO2FBs:                    1
    Number used as BUFIO2FB_2CLKs:               0
  Number of BUFG/BUFGMUXs:                       8 out of      16   50%
    Number used as BUFGs:                        7
    Number used as BUFGMUX:                      1
  Number of DCM/DCM_CLKGENs:                     1 out of       8   12%
    Number used as DCMs:                         1
    Number used as DCM_CLKGENs:                  0
  Number of ILOGIC2/ISERDES2s:                   0 out of     376    0%
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        24 out of     376    6%
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      2
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  64 out of     376   17%
    Number used as OLOGIC2s:                    17
    Number used as OSERDES2s:                   47
  Number of BSCANs:                              1 out of       4   25%
  Number of BUFHs:                               0 out of     256    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         1 out of       4   25%
  Number of DSP48A1s:                           19 out of      58   32%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                1 out of       2   50%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            1 out of       4   25%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%

  Number of RPM macros:            9
Average Fanout of Non-Clock Nets:                3.24

Peak Memory Usage:  469 MB
Total REAL time to MAP completion:  1 mins 6 secs 
Total CPU time to MAP completion:   1 mins 6 secs 

Mapping completed.
See MAP report file "top_map.mrp" for details.
