* PSpice Model Editor - Version 16.2.0

*$
* TPS22920L 
*****************************************************************************
* (C) Copyright 2013 Texas Instruments Incorporated. All rights reserved.
*****************************************************************************
** This model is designed as an aid for customers of Texas Instruments.
** TI and its licensors and suppliers make no warranties, either expressed
** or implied, with respect to this model, including the warranties of
** merchantability or fitness for a particular purpose. The model is
** provided solely on an "as is" basis. The entire risk as to its quality
** and performance is with the customer
*****************************************************************************
*
** Released by: WEBENCH Design Center, Texas Instruments Inc.
* Part: TPS22920L
* Date: 25JUL2013
* Model Type: Transient
* Simulator: PSpice
* Simulator Version: 16.2.0.p001
* EVM Order Number: 
* EVM Users Guide: 
* Datasheet: SLVSBT9 - APRIL 2013
* Model Version: Final 1.00
*
*****************************************************************************
*
* Updates:
*
* Final 1.00
* Release to Web
*
*****************************************************************************
*
* Model Usage Notes:
*
* 1. The following features have been modeled
*      a. Switching Characteristics and variation with VIN 
*      b. RON and variation with VIN 
*      c. Quiescent Current v/s VIN at room temperature
*      d. ON Threshold variation with VIN
* 2. Temperature effects have not been modeled. 
*
*****************************************************************************
.SUBCKT TPS22920L ON VIN VOUT GND
E_U1_ABM5         U1_N14588330 0 VALUE { IF(V(U1_ON_INT1) < 0.5, V(VIN),0)    }
X_U1_U44         U1_ON_INT1 ON_INT U1_N427944 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
E_U1_E2         U1_HYS 0 TABLE { V(VIN, 0) } 
+ ( (0,0.5)(2.49,0.5)(2.5,0.6)(3.6,0.6) )
X_U1_U2         ON U1_RISING_THRESH U1_HYS U1_N14585010 COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U1_S1    U1_N427964 0 U1_N427858 0 CONTROL_U1_S1 
R_U1_R3         U1_N14588330 U1_N14588266  10 TC=0,0 
E_U1_ABM4         U1_N14588176 0 VALUE { IF(V(U1_ON_INT1) >= 0.5, V(VIN),0)   
+  }
X_U1_S2    U1_N427944 0 U1_N427908 U1_N427858 CONTROL_U1_S2 
E_U1_E1         U1_RISING_THRESH 0 TABLE { V(VIN, 0) } 
+ ( (0,0.9)(2.49,0.9)(2.5,1.2)(3.6,1.2) )
X_U1_U47         U1_N14585010 U1_ON_INT1 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
C_U1_C4         0 U1_N14588266  1n  
X_U1_U46         ON_INT U1_ON_INT1 U1_N427964 NOR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
G_U1_G3         U1_N14507001 U1_N427858 TABLE { V(U1_N14588112, 0) } 
+ (
+  (0,0)(0.75,1.7u)(0.9,2.1u)(1.2,3.5u)(1.8,1.43u)(2.5,1.95u)(3.3,2.4u)(3.6,2.78u)
+  )
V_U1_V5         U1_N14507001 0 2
R_U1_R2         U1_N14588176 U1_N14588112  10 TC=0,0 
X_U1_U43         U1_N427858 ON_INT BUF_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
C_U1_C3         0 U1_N14588112  1n  
G_U1_G4         U1_N427858 0 TABLE { V(U1_N14588266, 0) } 
+ ( (0,0)(0.75, 19u)(0.9,
+  42u)(1.2,65u)(1.8,140u)(2.5,200u)(3.3,300u)(3.6,320u) )
C_U1_C1         0 U1_N427858  1n  
V_U1_V4         U1_N427908 0 1
E_U2_ABM3         U2_N14555347 0 VALUE { IF(V(ON_INT) >= 0.5, V(VIN),0)    }
C_U2_C4         0 U2_VGATE  1.3n IC=0 
G_U2_G2         U2_VGATE_CLAMP U2_VGATE TABLE { V(U2_N14555275, 0) } 
+ ( (0,0)(0.75, 1.4u)(0.9,2.3u)(1.2,4.05u)(1.7, 3.75u)(1.71,
+  2.07u)(1.8,2.22u)(2.5,3.56u)(3.3,5.47u)(3.6,5.95u) )
E_U2_ABM1         U2_VGATE_CLAMP 0 VALUE { 1.062 * V(VIN) + 1.407    }
R_U2_R1         U2_N14555347 U2_N14555275  10 TC=0,0 
C_U2_C1         0 U2_N14555275  1n  
M_U2_M1         VIN U2_VGATE VOUT VOUT NMOS01           
D_U2_D3         U2_VGATE U2_VGATE_CLAMP DD 
X_U2_S1    ON_INT 0 VOUT GND DRIVER_U2_S1 
X_U2_S2    ON_INT 0 U2_VGATE 0 DRIVER_U2_S2 
E_U3_ABM1         U3_N14549380 0 VALUE { IF (V(ON_INT) >= 0.5 , V(VIN) ,  0)   
+  }
C_U3_C1         0 U3_N14543258  1n  
R_U3_R1         U3_N14549380 U3_N14543258  10 TC=0,0 
G_U3_G1         VIN GND TABLE { V(U3_N14543258, 0) } 
+ ( (0,0)(0.69,0)(0.7,40u)(1.4,170u)(1.7, 25u)(3.6, 70u) )
.ENDS TPS22920L
*$
.subckt CONTROL_U1_S1 1 2 3 4  
S_U1_S1         3 4 1 2 _U1_S1
RS_U1_S1         1 2 1G
.MODEL         _U1_S1 VSWITCH Roff=100e6 Ron=1m Voff=0.2 Von=0.8
.ends CONTROL_U1_S1
*$
.subckt CONTROL_U1_S2 1 2 3 4  
S_U1_S2         3 4 1 2 _U1_S2
RS_U1_S2         1 2 1G
.MODEL         _U1_S2 VSWITCH Roff=100e6 Ron=1m Voff=0.2 Von=0.8
.ends CONTROL_U1_S2
*$
.subckt DRIVER_U2_S1 1 2 3 4  
S_U2_S1         3 4 1 2 _U2_S1
RS_U2_S1         1 2 1G
.MODEL         _U2_S1 VSWITCH Roff=10e6 Ron=1250 Voff=0.8 Von=0.2
.ends DRIVER_U2_S1
*$
.subckt DRIVER_U2_S2 1 2 3 4  
S_U2_S2         3 4 1 2 _U2_S2
RS_U2_S2         1 2 1G
.MODEL         _U2_S2 VSWITCH Roff=1e9 Ron=1 Voff=0.8 Von=0.2
.ends DRIVER_U2_S2
*$
.SUBCKT COMPHYS_BASIC_GEN INP INM HYS OUT PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
EIN INP1 INM1 INP INM 1 
EHYS INP1 INP2 VALUE { IF( V(1) > {VTHRESH},-V(HYS),0) }
EOUT OUT 0 VALUE { IF( V(INP2)>V(INM1), {VDD} ,{VSS}) }
R1 OUT 1 1
C1 1 0 5n
RINP1 INP1 0 1K
.ENDS COMPHYS_BASIC_GEN
*$
.MODEL DD D( IS=1F N=0.01 TT = 10p )
*$
.model NMOS01 NMOS
+ VTO     = 0.6
+ KP      = 180
+ LAMBDA  = 0.001
*$
.SUBCKT AND2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND2_BASIC_GEN
*$
.SUBCKT INV_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS INV_BASIC_GEN
*$
.SUBCKT BUF_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS BUF_BASIC_GEN
*$
.SUBCKT NOR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NOR2_BASIC_GEN
*$
