# SETTINGS ../simusched tareas.tsk 4 1 2 SchedRR 4 7 8 8 8
LOAD 0 0
LOAD 0 1
LOAD 0 2
LOAD 0 3
LOAD 0 4
LOAD 0 5
LOAD 0 6
LOAD 0 7
LOAD 0 8
LOAD 0 9
LOAD 0 10
LOAD 0 11
LOAD 0 12
LOAD 0 13
LOAD 0 14
# CONTEXT CPU 0 0
# CONTEXT CPU 1 0
# CONTEXT CPU 2 0
# CONTEXT CPU 3 0
CPU 1 0 0
CPU 1 1 1
CPU 1 2 2
CPU 1 3 3
CPU 2 0 0
CPU 2 1 1
CPU 2 2 2
CPU 2 3 3
BLOCK 3 1
CPU 3 0 0
# CONTEXT CPU 1 3
CPU 3 2 2
CPU 3 3 3
BLOCK 4 3
UNBLOCK 4 1
CPU 4 0 0
CPU 4 4 1
CPU 4 2 2
# CONTEXT CPU 3 4
UNBLOCK 5 3
CPU 5 0 0
CPU 5 4 1
CPU 5 2 2
CPU 5 5 3
BLOCK 6 0
# CONTEXT CPU 0 6
CPU 6 4 1
CPU 6 2 2
CPU 6 5 3
BLOCK 7 2
UNBLOCK 7 0
CPU 7 6 0
CPU 7 4 1
# CONTEXT CPU 2 7
CPU 7 5 3
UNBLOCK 8 2
# CONTEXT CPU 0 8
CPU 8 4 1
CPU 8 7 2
CPU 8 5 3
BLOCK 9 4
CPU 9 8 0
# CONTEXT CPU 1 9
CPU 9 7 2
CPU 9 5 3
BLOCK 10 8
UNBLOCK 10 4
# CONTEXT CPU 0 10
CPU 10 9 1
CPU 10 7 2
CPU 10 5 3
BLOCK 11 5
UNBLOCK 11 8
CPU 11 10 0
CPU 11 9 1
CPU 11 7 2
# CONTEXT CPU 3 11
BLOCK 12 9
UNBLOCK 12 5
CPU 12 10 0
# CONTEXT CPU 1 12
# CONTEXT CPU 2 12
CPU 12 11 3
UNBLOCK 13 9
CPU 13 10 0
CPU 13 12 1
CPU 13 13 2
CPU 13 11 3
BLOCK 14 10
# CONTEXT CPU 0 14
CPU 14 12 1
CPU 14 13 2
# CONTEXT CPU 3 14
BLOCK 15 12
UNBLOCK 15 10
CPU 15 14 0
# CONTEXT CPU 1 15
CPU 15 13 2
# CONTEXT CPU 3 15
BLOCK 16 14
BLOCK 16 13
UNBLOCK 16 12
# CONTEXT CPU 0 16
# CONTEXT CPU 1 16
# CONTEXT CPU 2 16
# CONTEXT CPU 3 16
UNBLOCK 17 13
UNBLOCK 17 14
CPU 17 0 0
# CONTEXT CPU 1 17
CPU 17 2 2
CPU 17 1 3
CPU 18 0 0
CPU 18 3 1
CPU 18 2 2
CPU 18 1 3
CPU 19 0 0
# CONTEXT CPU 1 19
CPU 19 2 2
CPU 19 1 3
EXIT 20 2 2
# CONTEXT CPU 0 20
# CONTEXT CPU 1 20
# CONTEXT CPU 2 20
CPU 20 1 3
# CONTEXT CPU 0 21
# CONTEXT CPU 1 21
# CONTEXT CPU 2 21
CPU 21 1 3
# CONTEXT CPU 0 22
CPU 22 6 1
# CONTEXT CPU 2 22
CPU 22 1 3
CPU 23 4 0
CPU 23 6 1
CPU 23 8 2
CPU 23 1 3
BLOCK 24 6
EXIT 24 1 3
CPU 24 4 0
# CONTEXT CPU 1 24
CPU 24 8 2
# CONTEXT CPU 3 24
UNBLOCK 25 6
CPU 25 4 0
# CONTEXT CPU 1 25
CPU 25 8 2
# CONTEXT CPU 3 25
CPU 26 4 0
# CONTEXT CPU 1 26
CPU 26 8 2
# CONTEXT CPU 3 26
EXIT 27 4 0
# CONTEXT CPU 0 27
CPU 27 5 1
CPU 27 8 2
CPU 27 7 3
BLOCK 28 8
BLOCK 28 7
# CONTEXT CPU 0 28
CPU 28 5 1
# CONTEXT CPU 2 28
# CONTEXT CPU 3 28
UNBLOCK 29 7
UNBLOCK 29 8
# CONTEXT CPU 0 29
CPU 29 5 1
# CONTEXT CPU 2 29
# CONTEXT CPU 3 29
EXIT 30 5 1
CPU 30 9 0
# CONTEXT CPU 1 30
# CONTEXT CPU 2 30
# CONTEXT CPU 3 30
CPU 31 9 0
CPU 31 12 1
CPU 31 11 2
CPU 31 10 3
BLOCK 32 12
BLOCK 32 11
CPU 32 9 0
# CONTEXT CPU 1 32
# CONTEXT CPU 2 32
CPU 32 10 3
BLOCK 33 10
UNBLOCK 33 11
UNBLOCK 33 12
CPU 33 9 0
# CONTEXT CPU 1 33
# CONTEXT CPU 2 33
# CONTEXT CPU 3 33
UNBLOCK 34 10
CPU 34 9 0
# CONTEXT CPU 1 34
# CONTEXT CPU 2 34
# CONTEXT CPU 3 34
# CONTEXT CPU 0 35
CPU 35 13 1
CPU 35 14 2
# CONTEXT CPU 3 35
BLOCK 36 14
CPU 36 0 0
CPU 36 13 1
# CONTEXT CPU 2 36
CPU 36 3 3
EXIT 37 0 0
BLOCK 37 13
UNBLOCK 37 14
# CONTEXT CPU 0 37
# CONTEXT CPU 1 37
# CONTEXT CPU 2 37
CPU 37 3 3
UNBLOCK 38 13
# CONTEXT CPU 0 38
# CONTEXT CPU 1 38
# CONTEXT CPU 2 38
CPU 38 3 3
# CONTEXT CPU 0 39
# CONTEXT CPU 1 39
CPU 39 6 2
CPU 39 3 3
CPU 40 7 0
CPU 40 8 1
CPU 40 6 2
CPU 40 3 3
EXIT 41 3 3
CPU 41 7 0
CPU 41 8 1
CPU 41 6 2
# CONTEXT CPU 3 41
CPU 42 7 0
CPU 42 8 1
CPU 42 6 2
# CONTEXT CPU 3 42
EXIT 43 8 1
CPU 43 7 0
# CONTEXT CPU 1 43
CPU 43 6 2
# CONTEXT CPU 3 43
EXIT 44 7 0
# CONTEXT CPU 0 44
CPU 44 12 1
# CONTEXT CPU 2 44
CPU 44 11 3
BLOCK 45 12
# CONTEXT CPU 0 45
# CONTEXT CPU 1 45
# CONTEXT CPU 2 45
CPU 45 11 3
BLOCK 46 11
UNBLOCK 46 12
# CONTEXT CPU 0 46
# CONTEXT CPU 1 46
# CONTEXT CPU 2 46
# CONTEXT CPU 3 46
UNBLOCK 47 11
CPU 47 10 0
# CONTEXT CPU 1 47
CPU 47 9 2
# CONTEXT CPU 3 47
BLOCK 48 9
CPU 48 10 0
CPU 48 14 1
# CONTEXT CPU 2 48
# CONTEXT CPU 3 48
BLOCK 49 14
UNBLOCK 49 9
CPU 49 10 0
# CONTEXT CPU 1 49
CPU 49 6 2
CPU 49 13 3
EXIT 50 6 2
BLOCK 50 13
UNBLOCK 50 14
CPU 50 10 0
CPU 50 12 1
# CONTEXT CPU 2 50
# CONTEXT CPU 3 50
EXIT 51 10 0
UNBLOCK 51 13
# CONTEXT CPU 0 51
CPU 51 12 1
# CONTEXT CPU 2 51
# CONTEXT CPU 3 51
BLOCK 52 12
# CONTEXT CPU 0 52
# CONTEXT CPU 1 52
# CONTEXT CPU 2 52
# CONTEXT CPU 3 52
UNBLOCK 53 12
# CONTEXT CPU 0 53
# CONTEXT CPU 1 53
CPU 53 11 2
CPU 53 9 3
EXIT 54 9 3
CPU 54 14 0
# CONTEXT CPU 1 54
CPU 54 11 2
# CONTEXT CPU 3 54
BLOCK 55 14
CPU 55 -1 0
CPU 55 13 1
CPU 55 11 2
# CONTEXT CPU 3 55
BLOCK 56 13
UNBLOCK 56 14
# CONTEXT CPU 0 56
CPU 56 -1 1
CPU 56 11 2
# CONTEXT CPU 3 56
EXIT 57 11 2
UNBLOCK 57 13
CPU 57 14 0
# CONTEXT CPU 1 57
CPU 57 -1 2
CPU 57 12 3
BLOCK 58 14
CPU 58 -1 0
CPU 58 13 1
CPU 58 -1 2
CPU 58 12 3
UNBLOCK 59 14
# CONTEXT CPU 0 59
CPU 59 13 1
CPU 59 -1 2
CPU 59 12 3
EXIT 60 13 1
EXIT 60 12 3
CPU 60 14 0
CPU 60 -1 1
CPU 60 -1 2
CPU 60 -1 3
BLOCK 61 14
CPU 61 -1 0
CPU 61 -1 1
CPU 61 -1 2
CPU 61 -1 3
UNBLOCK 62 14
# CONTEXT CPU 0 62
CPU 62 -1 1
CPU 62 -1 2
CPU 62 -1 3
CPU 63 14 0
CPU 63 -1 1
CPU 63 -1 2
CPU 63 -1 3
BLOCK 64 14
CPU 64 -1 0
CPU 64 -1 1
CPU 64 -1 2
CPU 64 -1 3
UNBLOCK 65 14
# CONTEXT CPU 0 65
CPU 65 -1 1
CPU 65 -1 2
CPU 65 -1 3
CPU 66 14 0
CPU 66 -1 1
CPU 66 -1 2
CPU 66 -1 3
BLOCK 67 14
CPU 67 -1 0
CPU 67 -1 1
CPU 67 -1 2
CPU 67 -1 3
UNBLOCK 68 14
# CONTEXT CPU 0 68
CPU 68 -1 1
CPU 68 -1 2
CPU 68 -1 3
CPU 69 14 0
CPU 69 -1 1
CPU 69 -1 2
CPU 69 -1 3
EXIT 70 14 0
CPU 70 -1 0
CPU 70 -1 1
CPU 70 -1 2
CPU 70 -1 3
