# Experiment--02-Implementation-of-combinational-logic
Implementation of combinational logic gates
 
## AIM:
To implement the given logic function verify its operation in Quartus using Verilog programming.
 F1= A’B’C’D’+AC’D’+B’CD’+A’BCD+BC’D
F2=xy’z+x’y’z+w’xy+wx’y+wxy
 
 
 
## Equipments Required:
## Hardware – PCs, Cyclone II , USB flasher
## Software – Quartus prime


## Theory
 

## Logic Diagram
## Procedure
## Program:
/*
Program to implement the given logic function and to verify its operations in quartus using Verilog programming.
Developed by: SAJITH AHAMED F
RegisterNumber: 23000083
*/
## RTL realization

## Output:

![exp2 ss](https://github.com/Sajith-28/Experiment--02-Implementation-of-combinational-logic-/assets/149937471/db617bbe-6206-4383-b718-81721079b0f5)



## RTL : 
![IMPLEMENTATION OF COMBINATIONAL CIRCUITS-DIAGRAM](https://github.com/Sajith-28/Experiment--02-Implementation-of-combinational-logic-/assets/149937471/d4ce4e2a-0343-4a2f-8508-0541b5a9c7c7)


## Timing Diagram :
![IMPLEMENTATION OF COMBINATIONAL CIRCUITS-WAVEFORM](https://github.com/Sajith-28/Experiment--02-Implementation-of-combinational-logic-/assets/149937471/3e2dcb71-c829-4485-97fb-7fd56b598e8c)

## Result:
Thus the given logic functions are implemented using  and their operations are verified using Verilog programming.
