{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Full Version " "Info: Version 8.1 Build 163 10/28/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 21 10:05:56 2019 " "Info: Processing started: Sat Sep 21 10:05:56 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off game -c game " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off game -c game" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "XIHAO.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file XIHAO.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 XIHAO-BEHAV " "Info: Found design unit 1: XIHAO-BEHAV" {  } { { "XIHAO.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/XIHAO.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 XIHAO " "Info: Found entity 1: XIHAO" {  } { { "XIHAO.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/XIHAO.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file VGA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA-ONE " "Info: Found design unit 1: VGA-ONE" {  } { { "VGA.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/VGA.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Info: Found entity 1: VGA" {  } { { "VGA.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/VGA.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file game.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 game-one " "Info: Found design unit 1: game-one" {  } { { "game.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/game.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 game " "Info: Found entity 1: game" {  } { { "game.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/game.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "over.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file over.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 over-SYN " "Info: Found design unit 1: over-SYN" {  } { { "over.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/over.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 over " "Info: Found entity 1: over" {  } { { "over.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/over.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "receiver.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file receiver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 receiver-behavioral " "Info: Found design unit 1: receiver-behavioral" {  } { { "receiver.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/receiver.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 receiver " "Info: Found entity 1: receiver" {  } { { "receiver.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/receiver.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga640480.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file vga640480.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga640480-ONE " "Info: Found design unit 1: vga640480-ONE" {  } { { "vga640480.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/vga640480.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 vga640480 " "Info: Found entity 1: vga640480" {  } { { "vga640480.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/vga640480.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mid.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mid.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mid-one " "Info: Found design unit 1: mid-one" {  } { { "mid.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/mid.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 mid " "Info: Found entity 1: mid" {  } { { "mid.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/mid.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file timg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timg-SYN " "Info: Found design unit 1: timg-SYN" {  } { { "timg.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/timg.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 timg " "Info: Found entity 1: timg" {  } { { "timg.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/timg.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "game " "Info: Elaborating entity \"game\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r0 game.vhd(171) " "Warning (10492): VHDL Process Statement warning at game.vhd(171): signal \"r0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "game.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/game.vhd" 171 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "g0 game.vhd(172) " "Warning (10492): VHDL Process Statement warning at game.vhd(172): signal \"g0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "game.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/game.vhd" 172 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b0 game.vhd(173) " "Warning (10492): VHDL Process Statement warning at game.vhd(173): signal \"b0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "game.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/game.vhd" 173 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hs0 game.vhd(174) " "Warning (10492): VHDL Process Statement warning at game.vhd(174): signal \"hs0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "game.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/game.vhd" 174 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vs0 game.vhd(175) " "Warning (10492): VHDL Process Statement warning at game.vhd(175): signal \"vs0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "game.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/game.vhd" 175 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gameover game.vhd(177) " "Warning (10492): VHDL Process Statement warning at game.vhd(177): signal \"gameover\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "game.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/game.vhd" 177 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r1 game.vhd(178) " "Warning (10492): VHDL Process Statement warning at game.vhd(178): signal \"r1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "game.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/game.vhd" 178 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "g1 game.vhd(179) " "Warning (10492): VHDL Process Statement warning at game.vhd(179): signal \"g1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "game.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/game.vhd" 179 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b1 game.vhd(180) " "Warning (10492): VHDL Process Statement warning at game.vhd(180): signal \"b1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "game.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/game.vhd" 180 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rgbover game.vhd(182) " "Warning (10492): VHDL Process Statement warning at game.vhd(182): signal \"rgbover\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "game.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/game.vhd" 182 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rgbover game.vhd(183) " "Warning (10492): VHDL Process Statement warning at game.vhd(183): signal \"rgbover\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "game.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/game.vhd" 183 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rgbover game.vhd(184) " "Warning (10492): VHDL Process Statement warning at game.vhd(184): signal \"rgbover\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "game.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/game.vhd" 184 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hs1 game.vhd(186) " "Warning (10492): VHDL Process Statement warning at game.vhd(186): signal \"hs1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "game.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/game.vhd" 186 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vs1 game.vhd(187) " "Warning (10492): VHDL Process Statement warning at game.vhd(187): signal \"vs1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "game.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/game.vhd" 187 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XIHAO XIHAO:xihao1 " "Info: Elaborating entity \"XIHAO\" for hierarchy \"XIHAO:xihao1\"" {  } { { "game.vhd" "xihao1" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/game.vhd" 191 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA VGA:vga1 " "Info: Elaborating entity \"VGA\" for hierarchy \"VGA:vga1\"" {  } { { "game.vhd" "vga1" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/game.vhd" 201 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "over VGA:vga1\|over:rom " "Info: Elaborating entity \"over\" for hierarchy \"VGA:vga1\|over:rom\"" {  } { { "VGA.vhd" "rom" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/VGA.vhd" 204 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram VGA:vga1\|over:rom\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"VGA:vga1\|over:rom\|altsyncram:altsyncram_component\"" {  } { { "over.vhd" "altsyncram_component" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/over.vhd" 85 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA:vga1\|over:rom\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"VGA:vga1\|over:rom\|altsyncram:altsyncram_component\"" {  } { { "over.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/over.vhd" 85 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA:vga1\|over:rom\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"VGA:vga1\|over:rom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Info: Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file over.mif " "Info: Parameter \"init_file\" = \"over.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Info: Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Info: Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Info: Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Info: Parameter \"widthad_a\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 3 " "Info: Parameter \"width_a\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "over.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/over.vhd" 85 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9591.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_9591.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9591 " "Info: Found entity 1: altsyncram_9591" {  } { { "db/altsyncram_9591.tdf" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/db/altsyncram_9591.tdf" 31 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9591 VGA:vga1\|over:rom\|altsyncram:altsyncram_component\|altsyncram_9591:auto_generated " "Info: Elaborating entity \"altsyncram_9591\" for hierarchy \"VGA:vga1\|over:rom\|altsyncram:altsyncram_component\|altsyncram_9591:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/quartusll8.1/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_b7a.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_b7a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_b7a " "Info: Found entity 1: decode_b7a" {  } { { "db/decode_b7a.tdf" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/db/decode_b7a.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_b7a VGA:vga1\|over:rom\|altsyncram:altsyncram_component\|altsyncram_9591:auto_generated\|decode_b7a:rden_decode " "Info: Elaborating entity \"decode_b7a\" for hierarchy \"VGA:vga1\|over:rom\|altsyncram:altsyncram_component\|altsyncram_9591:auto_generated\|decode_b7a:rden_decode\"" {  } { { "db/altsyncram_9591.tdf" "rden_decode" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/db/altsyncram_9591.tdf" 40 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tlb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_tlb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tlb " "Info: Found entity 1: mux_tlb" {  } { { "db/mux_tlb.tdf" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/db/mux_tlb.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_tlb VGA:vga1\|over:rom\|altsyncram:altsyncram_component\|altsyncram_9591:auto_generated\|mux_tlb:mux2 " "Info: Elaborating entity \"mux_tlb\" for hierarchy \"VGA:vga1\|over:rom\|altsyncram:altsyncram_component\|altsyncram_9591:auto_generated\|mux_tlb:mux2\"" {  } { { "db/altsyncram_9591.tdf" "mux2" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/db/altsyncram_9591.tdf" 41 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mid mid:i_mid " "Info: Elaborating entity \"mid\" for hierarchy \"mid:i_mid\"" {  } { { "game.vhd" "i_mid" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/game.vhd" 213 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vcnt mid.vhd(39) " "Warning (10492): VHDL Process Statement warning at mid.vhd(39): signal \"vcnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mid.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/mid.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hcnt mid.vhd(39) " "Warning (10492): VHDL Process Statement warning at mid.vhd(39): signal \"hcnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mid.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/mid.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vcnt mid.vhd(43) " "Warning (10492): VHDL Process Statement warning at mid.vhd(43): signal \"vcnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mid.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/mid.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hcnt mid.vhd(45) " "Warning (10492): VHDL Process Statement warning at mid.vhd(45): signal \"hcnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mid.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/mid.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "qin mid.vhd(46) " "Warning (10492): VHDL Process Statement warning at mid.vhd(46): signal \"qin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mid.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/mid.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vcnt mid.vhd(50) " "Warning (10492): VHDL Process Statement warning at mid.vhd(50): signal \"vcnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mid.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/mid.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "borderY mid.vhd(50) " "Warning (10492): VHDL Process Statement warning at mid.vhd(50): signal \"borderY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mid.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/mid.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hcnt mid.vhd(50) " "Warning (10492): VHDL Process Statement warning at mid.vhd(50): signal \"hcnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mid.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/mid.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "borderX mid.vhd(50) " "Warning (10492): VHDL Process Statement warning at mid.vhd(50): signal \"borderX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mid.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/mid.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "borderX mid.vhd(53) " "Warning (10492): VHDL Process Statement warning at mid.vhd(53): signal \"borderX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mid.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/mid.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "borderY mid.vhd(54) " "Warning (10492): VHDL Process Statement warning at mid.vhd(54): signal \"borderY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mid.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/mid.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "count_temph mid.vhd(37) " "Warning (10631): VHDL Process Statement warning at mid.vhd(37): inferring latch(es) for signal or variable \"count_temph\", which holds its previous value in one or more paths through the process" {  } { { "mid.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/mid.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "count_tempv mid.vhd(37) " "Warning (10631): VHDL Process Statement warning at mid.vhd(37): inferring latch(es) for signal or variable \"count_tempv\", which holds its previous value in one or more paths through the process" {  } { { "mid.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/mid.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_tempv\[0\] mid.vhd(37) " "Info (10041): Inferred latch for \"count_tempv\[0\]\" at mid.vhd(37)" {  } { { "mid.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/mid.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_tempv\[1\] mid.vhd(37) " "Info (10041): Inferred latch for \"count_tempv\[1\]\" at mid.vhd(37)" {  } { { "mid.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/mid.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_tempv\[2\] mid.vhd(37) " "Info (10041): Inferred latch for \"count_tempv\[2\]\" at mid.vhd(37)" {  } { { "mid.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/mid.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_tempv\[3\] mid.vhd(37) " "Info (10041): Inferred latch for \"count_tempv\[3\]\" at mid.vhd(37)" {  } { { "mid.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/mid.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_tempv\[4\] mid.vhd(37) " "Info (10041): Inferred latch for \"count_tempv\[4\]\" at mid.vhd(37)" {  } { { "mid.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/mid.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_tempv\[5\] mid.vhd(37) " "Info (10041): Inferred latch for \"count_tempv\[5\]\" at mid.vhd(37)" {  } { { "mid.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/mid.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_tempv\[6\] mid.vhd(37) " "Info (10041): Inferred latch for \"count_tempv\[6\]\" at mid.vhd(37)" {  } { { "mid.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/mid.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_temph\[0\] mid.vhd(37) " "Info (10041): Inferred latch for \"count_temph\[0\]\" at mid.vhd(37)" {  } { { "mid.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/mid.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_temph\[1\] mid.vhd(37) " "Info (10041): Inferred latch for \"count_temph\[1\]\" at mid.vhd(37)" {  } { { "mid.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/mid.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_temph\[2\] mid.vhd(37) " "Info (10041): Inferred latch for \"count_temph\[2\]\" at mid.vhd(37)" {  } { { "mid.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/mid.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_temph\[3\] mid.vhd(37) " "Info (10041): Inferred latch for \"count_temph\[3\]\" at mid.vhd(37)" {  } { { "mid.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/mid.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_temph\[4\] mid.vhd(37) " "Info (10041): Inferred latch for \"count_temph\[4\]\" at mid.vhd(37)" {  } { { "mid.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/mid.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_temph\[5\] mid.vhd(37) " "Info (10041): Inferred latch for \"count_temph\[5\]\" at mid.vhd(37)" {  } { { "mid.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/mid.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_temph\[6\] mid.vhd(37) " "Info (10041): Inferred latch for \"count_temph\[6\]\" at mid.vhd(37)" {  } { { "mid.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/mid.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga640480 vga640480:i_vga640480 " "Info: Elaborating entity \"vga640480\" for hierarchy \"vga640480:i_vga640480\"" {  } { { "game.vhd" "i_vga640480" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/game.vhd" 227 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timg timg:i_timg " "Info: Elaborating entity \"timg\" for hierarchy \"timg:i_timg\"" {  } { { "game.vhd" "i_timg" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/game.vhd" 239 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram timg:i_timg\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"timg:i_timg\|altsyncram:altsyncram_component\"" {  } { { "timg.vhd" "altsyncram_component" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/timg.vhd" 85 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "timg:i_timg\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"timg:i_timg\|altsyncram:altsyncram_component\"" {  } { { "timg.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/timg.vhd" 85 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "timg:i_timg\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"timg:i_timg\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Info: Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file timg.mif " "Info: Parameter \"init_file\" = \"timg.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Info: Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Info: Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Info: Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Info: Parameter \"widthad_a\" = \"14\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 3 " "Info: Parameter \"width_a\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "timg.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/timg.vhd" 85 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p491.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_p491.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p491 " "Info: Found entity 1: altsyncram_p491" {  } { { "db/altsyncram_p491.tdf" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/db/altsyncram_p491.tdf" 31 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_p491 timg:i_timg\|altsyncram:altsyncram_component\|altsyncram_p491:auto_generated " "Info: Elaborating entity \"altsyncram_p491\" for hierarchy \"timg:i_timg\|altsyncram:altsyncram_component\|altsyncram_p491:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/quartusll8.1/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_37a.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_37a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_37a " "Info: Found entity 1: decode_37a" {  } { { "db/decode_37a.tdf" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/db/decode_37a.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_37a timg:i_timg\|altsyncram:altsyncram_component\|altsyncram_p491:auto_generated\|decode_37a:rden_decode " "Info: Elaborating entity \"decode_37a\" for hierarchy \"timg:i_timg\|altsyncram:altsyncram_component\|altsyncram_p491:auto_generated\|decode_37a:rden_decode\"" {  } { { "db/altsyncram_p491.tdf" "rden_decode" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/db/altsyncram_p491.tdf" 40 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_llb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_llb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_llb " "Info: Found entity 1: mux_llb" {  } { { "db/mux_llb.tdf" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/db/mux_llb.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_llb timg:i_timg\|altsyncram:altsyncram_component\|altsyncram_p491:auto_generated\|mux_llb:mux2 " "Info: Elaborating entity \"mux_llb\" for hierarchy \"timg:i_timg\|altsyncram:altsyncram_component\|altsyncram_p491:auto_generated\|mux_llb:mux2\"" {  } { { "db/altsyncram_p491.tdf" "mux2" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/db/altsyncram_p491.tdf" 41 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "receiver receiver:i_receiver " "Info: Elaborating entity \"receiver\" for hierarchy \"receiver:i_receiver\"" {  } { { "game.vhd" "i_receiver" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/game.vhd" 252 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rec_shift_reg receiver.vhd(75) " "Warning (10492): VHDL Process Statement warning at receiver.vhd(75): signal \"rec_shift_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "receiver.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/receiver.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "key_code receiver.vhd(79) " "Warning (10631): VHDL Process Statement warning at receiver.vhd(79): inferring latch(es) for signal or variable \"key_code\", which holds its previous value in one or more paths through the process" {  } { { "receiver.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/receiver.vhd" 79 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_code\[0\] receiver.vhd(79) " "Info (10041): Inferred latch for \"key_code\[0\]\" at receiver.vhd(79)" {  } { { "receiver.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/receiver.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_code\[1\] receiver.vhd(79) " "Info (10041): Inferred latch for \"key_code\[1\]\" at receiver.vhd(79)" {  } { { "receiver.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/receiver.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_code\[2\] receiver.vhd(79) " "Info (10041): Inferred latch for \"key_code\[2\]\" at receiver.vhd(79)" {  } { { "receiver.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/receiver.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_code\[3\] receiver.vhd(79) " "Info (10041): Inferred latch for \"key_code\[3\]\" at receiver.vhd(79)" {  } { { "receiver.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/receiver.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_code\[4\] receiver.vhd(79) " "Info (10041): Inferred latch for \"key_code\[4\]\" at receiver.vhd(79)" {  } { { "receiver.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/receiver.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_code\[5\] receiver.vhd(79) " "Info (10041): Inferred latch for \"key_code\[5\]\" at receiver.vhd(79)" {  } { { "receiver.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/receiver.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_code\[6\] receiver.vhd(79) " "Info (10041): Inferred latch for \"key_code\[6\]\" at receiver.vhd(79)" {  } { { "receiver.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/receiver.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key_code\[7\] receiver.vhd(79) " "Info (10041): Inferred latch for \"key_code\[7\]\" at receiver.vhd(79)" {  } { { "receiver.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/receiver.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mid:i_mid\|count_tempv\[6\] " "Warning: Latch mid:i_mid\|count_tempv\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA conterY\[6\] " "Warning: Ports D and ENA on the latch are fed by the same signal conterY\[6\]" {  } { { "game.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/game.vhd" 108 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "mid.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/mid.vhd" 27 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mid:i_mid\|count_tempv\[5\] " "Warning: Latch mid:i_mid\|count_tempv\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA conterY\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal conterY\[5\]" {  } { { "game.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/game.vhd" 108 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "mid.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/mid.vhd" 27 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mid:i_mid\|count_tempv\[4\] " "Warning: Latch mid:i_mid\|count_tempv\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA conterY\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal conterY\[4\]" {  } { { "game.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/game.vhd" 108 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "mid.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/mid.vhd" 27 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mid:i_mid\|count_tempv\[3\] " "Warning: Latch mid:i_mid\|count_tempv\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA conterY\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal conterY\[3\]" {  } { { "game.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/game.vhd" 108 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "mid.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/mid.vhd" 27 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mid:i_mid\|count_tempv\[2\] " "Warning: Latch mid:i_mid\|count_tempv\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA conterY\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal conterY\[2\]" {  } { { "game.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/game.vhd" 108 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "mid.vhd" "" { Text "D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/mid.vhd" 27 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "629 " "Info: Implemented 629 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Info: Implemented 4 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Info: Implemented 5 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "566 " "Info: Implemented 566 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_RAMS" "54 " "Info: Implemented 54 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 39 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "282 " "Info: Peak virtual memory: 282 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 21 10:06:01 2019 " "Info: Processing ended: Sat Sep 21 10:06:01 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
