<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Robot: Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Robot
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_60925fc218da8ca7908795bf5f624060.html">Drivers</a></li><li class="navelem"><a class="el" href="dir_0f7073d6b1d1d49104212e142cbd4b45.html">STM32F4xx_HAL_Driver</a></li><li class="navelem"><a class="el" href="dir_fe70c8ad9f7ab4724b63ce89acbfa189.html">Inc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">stm32f4xx_hal_rcc.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="stm32f4xx__hal__rcc_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">/* Define to prevent recursive inclusion -------------------------------------*/</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#ifndef __STM32F4xx_HAL_RCC_H</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#define __STM32F4xx_HAL_RCC_H</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160; <span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">/* Includes ------------------------------------------------------------------*/</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="stm32f4xx__hal__def_8h.html">stm32f4xx_hal_def.h</a>&quot;</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">/* Include RCC HAL Extended module */</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">/* (include on top of file since RCC structures are defined in extended file) */</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="stm32f4xx__hal__rcc__ex_8h.html">stm32f4xx_hal_rcc_ex.h</a>&quot;</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">/* Exported types ------------------------------------------------------------*/</span></div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="struct_r_c_c___osc_init_type_def.html">   67</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;{</div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="struct_r_c_c___osc_init_type_def.html#a23b9d1da2a92936c618d2416406275a3">   69</a></span>&#160;  uint32_t <a class="code" href="struct_r_c_c___osc_init_type_def.html#a23b9d1da2a92936c618d2416406275a3">OscillatorType</a>;       </div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="struct_r_c_c___osc_init_type_def.html#ad499b1bbeeb8096235b534a9bfa53c9d">   72</a></span>&#160;  uint32_t <a class="code" href="struct_r_c_c___osc_init_type_def.html#ad499b1bbeeb8096235b534a9bfa53c9d">HSEState</a>;             </div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="struct_r_c_c___osc_init_type_def.html#abb72dd5bfb99667e36d99b6887f80a0a">   75</a></span>&#160;  uint32_t <a class="code" href="struct_r_c_c___osc_init_type_def.html#abb72dd5bfb99667e36d99b6887f80a0a">LSEState</a>;             </div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="struct_r_c_c___osc_init_type_def.html#a49183e0be5cf522de0fa1968df0bf0d7">   78</a></span>&#160;  uint32_t <a class="code" href="struct_r_c_c___osc_init_type_def.html#a49183e0be5cf522de0fa1968df0bf0d7">HSIState</a>;             </div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="struct_r_c_c___osc_init_type_def.html#ad28b977e258a3ee788cd6c2d72430c30">   81</a></span>&#160;  uint32_t <a class="code" href="struct_r_c_c___osc_init_type_def.html#ad28b977e258a3ee788cd6c2d72430c30">HSICalibrationValue</a>;  </div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="struct_r_c_c___osc_init_type_def.html#a9acc15f6278f950ef02d5d6f819f68e8">   84</a></span>&#160;  uint32_t <a class="code" href="struct_r_c_c___osc_init_type_def.html#a9acc15f6278f950ef02d5d6f819f68e8">LSIState</a>;             </div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="struct_r_c_c___osc_init_type_def.html#a7ec4025786fa81e2a4bfc42832c0eddf">   87</a></span>&#160;  <a class="code" href="struct_r_c_c___p_l_l_init_type_def.html">RCC_PLLInitTypeDef</a> <a class="code" href="struct_r_c_c___osc_init_type_def.html#a7ec4025786fa81e2a4bfc42832c0eddf">PLL</a>;        </div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;}<a class="code" href="struct_r_c_c___osc_init_type_def.html">RCC_OscInitTypeDef</a>;</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;</div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="struct_r_c_c___clk_init_type_def.html">   93</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;{</div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="struct_r_c_c___clk_init_type_def.html#afe92b105bff8e698233c286bb3018384">   95</a></span>&#160;  uint32_t <a class="code" href="struct_r_c_c___clk_init_type_def.html#afe92b105bff8e698233c286bb3018384">ClockType</a>;             </div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="struct_r_c_c___clk_init_type_def.html#a02b70c23b593a55814d887f483ea0871">   98</a></span>&#160;  uint32_t <a class="code" href="struct_r_c_c___clk_init_type_def.html#a02b70c23b593a55814d887f483ea0871">SYSCLKSource</a>;          </div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="struct_r_c_c___clk_init_type_def.html#a082c91ea9f270509aca7ae6ec42c2a54">  101</a></span>&#160;  uint32_t <a class="code" href="struct_r_c_c___clk_init_type_def.html#a082c91ea9f270509aca7ae6ec42c2a54">AHBCLKDivider</a>;         </div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="struct_r_c_c___clk_init_type_def.html#a994aca51c40decfc340e045da1a6ca19">  104</a></span>&#160;  uint32_t <a class="code" href="struct_r_c_c___clk_init_type_def.html#a994aca51c40decfc340e045da1a6ca19">APB1CLKDivider</a>;        </div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="struct_r_c_c___clk_init_type_def.html#a9bbc30e9f4ddf462bc1fa6ea273eb4db">  107</a></span>&#160;  uint32_t <a class="code" href="struct_r_c_c___clk_init_type_def.html#a9bbc30e9f4ddf462bc1fa6ea273eb4db">APB2CLKDivider</a>;        </div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;}<a class="code" href="struct_r_c_c___clk_init_type_def.html">RCC_ClkInitTypeDef</a>;</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="comment">/* Exported constants --------------------------------------------------------*/</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor">#define RCC_OSCILLATORTYPE_NONE            0x00000000U</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor">#define RCC_OSCILLATORTYPE_HSE             0x00000001U</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor">#define RCC_OSCILLATORTYPE_HSI             0x00000002U</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor">#define RCC_OSCILLATORTYPE_LSE             0x00000004U</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor">#define RCC_OSCILLATORTYPE_LSI             0x00000008U</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor">#define RCC_HSE_OFF                      0x00000000U</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor">#define RCC_HSE_ON                       RCC_CR_HSEON</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor">#define RCC_HSE_BYPASS                   ((uint32_t)(RCC_CR_HSEBYP | RCC_CR_HSEON))</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor">#define RCC_LSE_OFF                    0x00000000U</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor">#define RCC_LSE_ON                     RCC_BDCR_LSEON</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor">#define RCC_LSE_BYPASS                 ((uint32_t)(RCC_BDCR_LSEBYP | RCC_BDCR_LSEON))</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor">#define RCC_HSI_OFF                      ((uint8_t)0x00)</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor">#define RCC_HSI_ON                       ((uint8_t)0x01)</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor">#define RCC_HSICALIBRATION_DEFAULT       0x10U         </span><span class="comment">/* Default HSI calibration trimming value */</span><span class="preprocessor"></span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor">#define RCC_LSI_OFF                      ((uint8_t)0x00)</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor">#define RCC_LSI_ON                       ((uint8_t)0x01)</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor">#define RCC_PLL_NONE                      ((uint8_t)0x00)</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor">#define RCC_PLL_OFF                       ((uint8_t)0x01)</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor">#define RCC_PLL_ON                        ((uint8_t)0x02)</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor">#define RCC_PLLP_DIV2                  0x00000002U</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor">#define RCC_PLLP_DIV4                  0x00000004U</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor">#define RCC_PLLP_DIV6                  0x00000006U</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor">#define RCC_PLLP_DIV8                  0x00000008U</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor">#define RCC_PLLSOURCE_HSI                RCC_PLLCFGR_PLLSRC_HSI</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor">#define RCC_PLLSOURCE_HSE                RCC_PLLCFGR_PLLSRC_HSE</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor">#define RCC_CLOCKTYPE_SYSCLK             0x00000001U</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor">#define RCC_CLOCKTYPE_HCLK               0x00000002U</span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="preprocessor">#define RCC_CLOCKTYPE_PCLK1              0x00000004U</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="preprocessor">#define RCC_CLOCKTYPE_PCLK2              0x00000008U</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="preprocessor">#define RCC_SYSCLKSOURCE_HSI             RCC_CFGR_SW_HSI</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="preprocessor">#define RCC_SYSCLKSOURCE_HSE             RCC_CFGR_SW_HSE</span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="preprocessor">#define RCC_SYSCLKSOURCE_PLLCLK          RCC_CFGR_SW_PLL</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor">#define RCC_SYSCLKSOURCE_PLLRCLK         ((uint32_t)(RCC_CFGR_SW_0 | RCC_CFGR_SW_1))</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;</div><div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="group___r_c_c___system___clock___source___status.html#ga0d6c2b0b2d59e6591295649853bb2abd">  232</a></span>&#160;<span class="preprocessor">#define RCC_SYSCLKSOURCE_STATUS_HSI     RCC_CFGR_SWS_HSI   </span></div><div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="group___r_c_c___system___clock___source___status.html#ga3847769265bf19becf7b976a7e908a64">  233</a></span>&#160;<span class="preprocessor">#define RCC_SYSCLKSOURCE_STATUS_HSE     RCC_CFGR_SWS_HSE   </span></div><div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="group___r_c_c___system___clock___source___status.html#ga4f05019ec09da478d084f44dbaad7d6d">  234</a></span>&#160;<span class="preprocessor">#define RCC_SYSCLKSOURCE_STATUS_PLLCLK  RCC_CFGR_SWS_PLL   </span></div><div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="group___r_c_c___system___clock___source___status.html#gafb2aec046cc6759c3b290a3eeebe7d75">  235</a></span>&#160;<span class="preprocessor">#define RCC_SYSCLKSOURCE_STATUS_PLLRCLK ((uint32_t)(RCC_CFGR_SWS_0 | RCC_CFGR_SWS_1))   </span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor">#define RCC_SYSCLK_DIV1                  RCC_CFGR_HPRE_DIV1</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="preprocessor">#define RCC_SYSCLK_DIV2                  RCC_CFGR_HPRE_DIV2</span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="preprocessor">#define RCC_SYSCLK_DIV4                  RCC_CFGR_HPRE_DIV4</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="preprocessor">#define RCC_SYSCLK_DIV8                  RCC_CFGR_HPRE_DIV8</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="preprocessor">#define RCC_SYSCLK_DIV16                 RCC_CFGR_HPRE_DIV16</span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="preprocessor">#define RCC_SYSCLK_DIV64                 RCC_CFGR_HPRE_DIV64</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="preprocessor">#define RCC_SYSCLK_DIV128                RCC_CFGR_HPRE_DIV128</span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="preprocessor">#define RCC_SYSCLK_DIV256                RCC_CFGR_HPRE_DIV256</span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="preprocessor">#define RCC_SYSCLK_DIV512                RCC_CFGR_HPRE_DIV512</span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="preprocessor">#define RCC_HCLK_DIV1                    RCC_CFGR_PPRE1_DIV1</span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="preprocessor">#define RCC_HCLK_DIV2                    RCC_CFGR_PPRE1_DIV2</span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="preprocessor">#define RCC_HCLK_DIV4                    RCC_CFGR_PPRE1_DIV4</span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="preprocessor">#define RCC_HCLK_DIV8                    RCC_CFGR_PPRE1_DIV8</span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="preprocessor">#define RCC_HCLK_DIV16                   RCC_CFGR_PPRE1_DIV16</span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="preprocessor">#define RCC_RTCCLKSOURCE_NO_CLK          0x00000000U</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="preprocessor">#define RCC_RTCCLKSOURCE_LSE             0x00000100U</span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="preprocessor">#define RCC_RTCCLKSOURCE_LSI             0x00000200U</span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="preprocessor">#define RCC_RTCCLKSOURCE_HSE_DIVX        0x00000300U</span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="preprocessor">#define RCC_RTCCLKSOURCE_HSE_DIV2        0x00020300U</span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="preprocessor">#define RCC_RTCCLKSOURCE_HSE_DIV3        0x00030300U</span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="preprocessor">#define RCC_RTCCLKSOURCE_HSE_DIV4        0x00040300U</span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="preprocessor">#define RCC_RTCCLKSOURCE_HSE_DIV5        0x00050300U</span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="preprocessor">#define RCC_RTCCLKSOURCE_HSE_DIV6        0x00060300U</span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="preprocessor">#define RCC_RTCCLKSOURCE_HSE_DIV7        0x00070300U</span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="preprocessor">#define RCC_RTCCLKSOURCE_HSE_DIV8        0x00080300U</span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="preprocessor">#define RCC_RTCCLKSOURCE_HSE_DIV9        0x00090300U</span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="preprocessor">#define RCC_RTCCLKSOURCE_HSE_DIV10       0x000A0300U</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="preprocessor">#define RCC_RTCCLKSOURCE_HSE_DIV11       0x000B0300U</span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="preprocessor">#define RCC_RTCCLKSOURCE_HSE_DIV12       0x000C0300U</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="preprocessor">#define RCC_RTCCLKSOURCE_HSE_DIV13       0x000D0300U</span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="preprocessor">#define RCC_RTCCLKSOURCE_HSE_DIV14       0x000E0300U</span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="preprocessor">#define RCC_RTCCLKSOURCE_HSE_DIV15       0x000F0300U</span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="preprocessor">#define RCC_RTCCLKSOURCE_HSE_DIV16       0x00100300U</span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="preprocessor">#define RCC_RTCCLKSOURCE_HSE_DIV17       0x00110300U</span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="preprocessor">#define RCC_RTCCLKSOURCE_HSE_DIV18       0x00120300U</span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="preprocessor">#define RCC_RTCCLKSOURCE_HSE_DIV19       0x00130300U</span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="preprocessor">#define RCC_RTCCLKSOURCE_HSE_DIV20       0x00140300U</span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="preprocessor">#define RCC_RTCCLKSOURCE_HSE_DIV21       0x00150300U</span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="preprocessor">#define RCC_RTCCLKSOURCE_HSE_DIV22       0x00160300U</span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="preprocessor">#define RCC_RTCCLKSOURCE_HSE_DIV23       0x00170300U</span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="preprocessor">#define RCC_RTCCLKSOURCE_HSE_DIV24       0x00180300U</span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="preprocessor">#define RCC_RTCCLKSOURCE_HSE_DIV25       0x00190300U</span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="preprocessor">#define RCC_RTCCLKSOURCE_HSE_DIV26       0x001A0300U</span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="preprocessor">#define RCC_RTCCLKSOURCE_HSE_DIV27       0x001B0300U</span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="preprocessor">#define RCC_RTCCLKSOURCE_HSE_DIV28       0x001C0300U</span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="preprocessor">#define RCC_RTCCLKSOURCE_HSE_DIV29       0x001D0300U</span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="preprocessor">#define RCC_RTCCLKSOURCE_HSE_DIV30       0x001E0300U</span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="preprocessor">#define RCC_RTCCLKSOURCE_HSE_DIV31       0x001F0300U</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="preprocessor">#define RCC_MCO1                         0x00000000U</span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="preprocessor">#define RCC_MCO2                         0x00000001U</span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="preprocessor">#define RCC_MCO1SOURCE_HSI               0x00000000U</span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="preprocessor">#define RCC_MCO1SOURCE_LSE               RCC_CFGR_MCO1_0</span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="preprocessor">#define RCC_MCO1SOURCE_HSE               RCC_CFGR_MCO1_1</span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="preprocessor">#define RCC_MCO1SOURCE_PLLCLK            RCC_CFGR_MCO1</span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="preprocessor">#define RCC_MCODIV_1                    0x00000000U</span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="preprocessor">#define RCC_MCODIV_2                    RCC_CFGR_MCO1PRE_2</span></div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="preprocessor">#define RCC_MCODIV_3                    ((uint32_t)RCC_CFGR_MCO1PRE_0 | RCC_CFGR_MCO1PRE_2)</span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="preprocessor">#define RCC_MCODIV_4                    ((uint32_t)RCC_CFGR_MCO1PRE_1 | RCC_CFGR_MCO1PRE_2)</span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="preprocessor">#define RCC_MCODIV_5                    RCC_CFGR_MCO1PRE</span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="preprocessor">#define RCC_IT_LSIRDY                    ((uint8_t)0x01)</span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="preprocessor">#define RCC_IT_LSERDY                    ((uint8_t)0x02)</span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="preprocessor">#define RCC_IT_HSIRDY                    ((uint8_t)0x04)</span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="preprocessor">#define RCC_IT_HSERDY                    ((uint8_t)0x08)</span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="preprocessor">#define RCC_IT_PLLRDY                    ((uint8_t)0x10)</span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="preprocessor">#define RCC_IT_PLLI2SRDY                 ((uint8_t)0x20)</span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="preprocessor">#define RCC_IT_CSS                       ((uint8_t)0x80)</span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="comment">/* Flags in the CR register */</span></div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="preprocessor">#define RCC_FLAG_HSIRDY                  ((uint8_t)0x21)</span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="preprocessor">#define RCC_FLAG_HSERDY                  ((uint8_t)0x31)</span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="preprocessor">#define RCC_FLAG_PLLRDY                  ((uint8_t)0x39)</span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="preprocessor">#define RCC_FLAG_PLLI2SRDY               ((uint8_t)0x3B)</span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="comment">/* Flags in the BDCR register */</span></div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="preprocessor">#define RCC_FLAG_LSERDY                  ((uint8_t)0x41)</span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="comment">/* Flags in the CSR register */</span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="preprocessor">#define RCC_FLAG_LSIRDY                  ((uint8_t)0x61)</span></div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="preprocessor">#define RCC_FLAG_BORRST                  ((uint8_t)0x79)</span></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="preprocessor">#define RCC_FLAG_PINRST                  ((uint8_t)0x7A)</span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="preprocessor">#define RCC_FLAG_PORRST                  ((uint8_t)0x7B)</span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="preprocessor">#define RCC_FLAG_SFTRST                  ((uint8_t)0x7C)</span></div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="preprocessor">#define RCC_FLAG_IWDGRST                 ((uint8_t)0x7D)</span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="preprocessor">#define RCC_FLAG_WWDGRST                 ((uint8_t)0x7E)</span></div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="preprocessor">#define RCC_FLAG_LPWRRST                 ((uint8_t)0x7F)</span></div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="comment">/* Exported macro ------------------------------------------------------------*/</span></div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOA_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOAEN);\</span></div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOAEN);\</span></div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="preprocessor">                                          } while(0U)</span></div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOB_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOBEN);\</span></div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOBEN);\</span></div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="preprocessor">                                          } while(0U)</span></div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOC_CLK_ENABLE()  do { \</span></div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOCEN);\</span></div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOCEN);\</span></div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="preprocessor">                                          } while(0U)</span></div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOH_CLK_ENABLE()  do { \</span></div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOHEN);\</span></div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOHEN);\</span></div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="preprocessor">                                         } while(0U)</span></div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="preprocessor">#define __HAL_RCC_DMA1_CLK_ENABLE()  do { \</span></div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_DMA1EN);\</span></div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_DMA1EN);\</span></div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="preprocessor">                                         } while(0U)</span></div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="preprocessor">#define __HAL_RCC_DMA2_CLK_ENABLE()     do { \</span></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_DMA2EN);\</span></div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_DMA2EN);\</span></div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="preprocessor">                                          } while(0U)</span></div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOA_CLK_DISABLE()        (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_GPIOAEN))</span></div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOB_CLK_DISABLE()        (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_GPIOBEN))</span></div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOC_CLK_DISABLE()        (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_GPIOCEN))</span></div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOH_CLK_DISABLE()        (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_GPIOHEN))</span></div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="preprocessor">#define __HAL_RCC_DMA1_CLK_DISABLE()         (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_DMA1EN))</span></div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="preprocessor">#define __HAL_RCC_DMA2_CLK_DISABLE()         (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_DMA2EN))</span></div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOA_IS_CLK_ENABLED()        ((RCC-&gt;AHB1ENR &amp;(RCC_AHB1ENR_GPIOAEN)) != RESET)</span></div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOB_IS_CLK_ENABLED()        ((RCC-&gt;AHB1ENR &amp;(RCC_AHB1ENR_GPIOBEN)) != RESET)</span></div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOC_IS_CLK_ENABLED()        ((RCC-&gt;AHB1ENR &amp;(RCC_AHB1ENR_GPIOCEN)) != RESET)</span></div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOH_IS_CLK_ENABLED()        ((RCC-&gt;AHB1ENR &amp;(RCC_AHB1ENR_GPIOHEN)) != RESET)</span></div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="preprocessor">#define __HAL_RCC_DMA1_IS_CLK_ENABLED()         ((RCC-&gt;AHB1ENR &amp;(RCC_AHB1ENR_DMA1EN)) != RESET)</span></div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="preprocessor">#define __HAL_RCC_DMA2_IS_CLK_ENABLED()         ((RCC-&gt;AHB1ENR &amp;(RCC_AHB1ENR_DMA2EN)) != RESET)</span></div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOA_IS_CLK_DISABLED()       ((RCC-&gt;AHB1ENR &amp;(RCC_AHB1ENR_GPIOAEN)) == RESET)</span></div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOB_IS_CLK_DISABLED()       ((RCC-&gt;AHB1ENR &amp;(RCC_AHB1ENR_GPIOBEN)) == RESET)</span></div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOC_IS_CLK_DISABLED()       ((RCC-&gt;AHB1ENR &amp;(RCC_AHB1ENR_GPIOCEN)) == RESET)</span></div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOH_IS_CLK_DISABLED()       ((RCC-&gt;AHB1ENR &amp;(RCC_AHB1ENR_GPIOHEN)) == RESET)</span></div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="preprocessor">#define __HAL_RCC_DMA1_IS_CLK_DISABLED()        ((RCC-&gt;AHB1ENR &amp;(RCC_AHB1ENR_DMA1EN)) == RESET)</span></div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="preprocessor">#define __HAL_RCC_DMA2_IS_CLK_DISABLED()        ((RCC-&gt;AHB1ENR &amp;(RCC_AHB1ENR_DMA2EN)) == RESET)</span></div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;</div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM5_CLK_ENABLE()     do { \</span></div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM5EN);\</span></div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM5EN);\</span></div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="preprocessor">                                          } while(0U)</span></div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="preprocessor">#define __HAL_RCC_WWDG_CLK_ENABLE()     do { \</span></div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_WWDGEN);\</span></div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_WWDGEN);\</span></div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="preprocessor">                                          } while(0U)</span></div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI2_CLK_ENABLE()     do { \</span></div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_SPI2EN);\</span></div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_SPI2EN);\</span></div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="preprocessor">                                          } while(0U)</span></div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="preprocessor">#define __HAL_RCC_USART2_CLK_ENABLE()     do { \</span></div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_USART2EN);\</span></div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_USART2EN);\</span></div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;<span class="preprocessor">                                          } while(0U)</span></div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C1_CLK_ENABLE()     do { \</span></div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_I2C1EN);\</span></div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_I2C1EN);\</span></div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="preprocessor">                                          } while(0U)</span></div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C2_CLK_ENABLE()     do { \</span></div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_I2C2EN);\</span></div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_I2C2EN);\</span></div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="preprocessor">                                          } while(0U)</span></div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="preprocessor">#define __HAL_RCC_PWR_CLK_ENABLE()     do { \</span></div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_PWREN);\</span></div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_PWREN);\</span></div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="preprocessor">                                          } while(0U)</span></div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;</div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM5_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM5EN))</span></div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="preprocessor">#define __HAL_RCC_WWDG_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_WWDGEN))</span></div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI2_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_SPI2EN))</span></div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="preprocessor">#define __HAL_RCC_USART2_CLK_DISABLE() (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_USART2EN))</span></div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C1_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_I2C1EN))</span></div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C2_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_I2C2EN))</span></div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="preprocessor">#define __HAL_RCC_PWR_CLK_DISABLE()    (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_PWREN))</span></div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM5_IS_CLK_ENABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM5EN)) != RESET)</span></div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;<span class="preprocessor">#define __HAL_RCC_WWDG_IS_CLK_ENABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_WWDGEN)) != RESET)</span></div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI2_IS_CLK_ENABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_SPI2EN)) != RESET)</span></div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;<span class="preprocessor">#define __HAL_RCC_USART2_IS_CLK_ENABLED() ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_USART2EN)) != RESET)</span></div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C1_IS_CLK_ENABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_I2C1EN)) != RESET)</span></div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C2_IS_CLK_ENABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_I2C2EN)) != RESET)</span></div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="preprocessor">#define __HAL_RCC_PWR_IS_CLK_ENABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_PWREN)) != RESET)</span></div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;</div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM5_IS_CLK_DISABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM5EN)) == RESET)</span></div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;<span class="preprocessor">#define __HAL_RCC_WWDG_IS_CLK_DISABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_WWDGEN)) == RESET)</span></div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI2_IS_CLK_DISABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_SPI2EN)) == RESET)</span></div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;<span class="preprocessor">#define __HAL_RCC_USART2_IS_CLK_DISABLED() ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_USART2EN)) == RESET)</span></div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C1_IS_CLK_DISABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_I2C1EN)) == RESET)</span></div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C2_IS_CLK_DISABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_I2C2EN)) == RESET)</span></div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="preprocessor">#define __HAL_RCC_PWR_IS_CLK_DISABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_PWREN)) == RESET)</span></div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;</div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM1_CLK_ENABLE()     do { \</span></div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM1EN);\</span></div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM1EN);\</span></div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;<span class="preprocessor">                                          } while(0U)</span></div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;<span class="preprocessor">#define __HAL_RCC_USART1_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_USART1EN);\</span></div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_USART1EN);\</span></div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="preprocessor">                                          } while(0U)</span></div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;<span class="preprocessor">#define __HAL_RCC_USART6_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_USART6EN);\</span></div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_USART6EN);\</span></div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;<span class="preprocessor">                                          } while(0U)</span></div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC1_CLK_ENABLE()     do { \</span></div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_ADC1EN);\</span></div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_ADC1EN);\</span></div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;<span class="preprocessor">                                          } while(0U)</span></div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI1_CLK_ENABLE()     do { \</span></div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SPI1EN);\</span></div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SPI1EN);\</span></div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;<span class="preprocessor">                                          } while(0U)</span></div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;<span class="preprocessor">#define __HAL_RCC_SYSCFG_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SYSCFGEN);\</span></div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SYSCFGEN);\</span></div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;<span class="preprocessor">                                          } while(0U)</span></div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM9_CLK_ENABLE()     do { \</span></div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM9EN);\</span></div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM9EN);\</span></div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;<span class="preprocessor">                                          } while(0U)</span></div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM11_CLK_ENABLE()    do { \</span></div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM11EN);\</span></div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM11EN);\</span></div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;<span class="preprocessor">                                          } while(0U)</span></div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;</div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM1_CLK_DISABLE()   (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_TIM1EN))</span></div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;<span class="preprocessor">#define __HAL_RCC_USART1_CLK_DISABLE() (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_USART1EN))</span></div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;<span class="preprocessor">#define __HAL_RCC_USART6_CLK_DISABLE() (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_USART6EN))</span></div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC1_CLK_DISABLE()   (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_ADC1EN))</span></div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI1_CLK_DISABLE()   (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_SPI1EN))</span></div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;<span class="preprocessor">#define __HAL_RCC_SYSCFG_CLK_DISABLE() (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_SYSCFGEN))</span></div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM9_CLK_DISABLE()   (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_TIM9EN))</span></div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM11_CLK_DISABLE()  (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_TIM11EN))</span></div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;</div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM1_IS_CLK_ENABLED()   ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_TIM1EN)) != RESET)</span></div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;<span class="preprocessor">#define __HAL_RCC_USART1_IS_CLK_ENABLED() ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_USART1EN)) != RESET)</span></div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;<span class="preprocessor">#define __HAL_RCC_USART6_IS_CLK_ENABLED() ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_USART6EN)) != RESET)</span></div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC1_IS_CLK_ENABLED()   ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_ADC1EN)) != RESET)</span></div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI1_IS_CLK_ENABLED()   ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SPI1EN)) != RESET)</span></div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;<span class="preprocessor">#define __HAL_RCC_SYSCFG_IS_CLK_ENABLED() ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SYSCFGEN)) != RESET)</span></div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM9_IS_CLK_ENABLED()   ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_TIM9EN)) != RESET)</span></div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM11_IS_CLK_ENABLED()  ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_TIM11EN)) != RESET)</span></div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;</div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM1_IS_CLK_DISABLED()   ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_TIM1EN)) == RESET)</span></div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;<span class="preprocessor">#define __HAL_RCC_USART1_IS_CLK_DISABLED() ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_USART1EN)) == RESET)</span></div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;<span class="preprocessor">#define __HAL_RCC_USART6_IS_CLK_DISABLED() ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_USART6EN)) == RESET)</span></div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC1_IS_CLK_DISABLED()   ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_ADC1EN)) == RESET)</span></div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI1_IS_CLK_DISABLED()   ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SPI1EN)) == RESET)</span></div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;<span class="preprocessor">#define __HAL_RCC_SYSCFG_IS_CLK_DISABLED() ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SYSCFGEN)) == RESET)</span></div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM9_IS_CLK_DISABLED()   ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_TIM9EN)) == RESET)</span></div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM11_IS_CLK_DISABLED()  ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_TIM11EN)) == RESET)</span></div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;</div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;<span class="preprocessor">#define __HAL_RCC_AHB1_FORCE_RESET()    (RCC-&gt;AHB1RSTR = 0xFFFFFFFFU)</span></div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOA_FORCE_RESET()   (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_GPIOARST))</span></div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOB_FORCE_RESET()   (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_GPIOBRST))</span></div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOC_FORCE_RESET()   (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_GPIOCRST))</span></div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOH_FORCE_RESET()   (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_GPIOHRST))</span></div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;<span class="preprocessor">#define __HAL_RCC_DMA1_FORCE_RESET()    (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_DMA1RST))</span></div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;<span class="preprocessor">#define __HAL_RCC_DMA2_FORCE_RESET()    (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_DMA2RST))</span></div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;</div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;<span class="preprocessor">#define __HAL_RCC_AHB1_RELEASE_RESET()  (RCC-&gt;AHB1RSTR = 0x00U)</span></div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOA_RELEASE_RESET() (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_GPIOARST))</span></div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOB_RELEASE_RESET() (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_GPIOBRST))</span></div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOC_RELEASE_RESET() (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_GPIOCRST))</span></div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOH_RELEASE_RESET() (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_GPIOHRST))</span></div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;<span class="preprocessor">#define __HAL_RCC_DMA1_RELEASE_RESET()  (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_DMA1RST))</span></div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;<span class="preprocessor">#define __HAL_RCC_DMA2_RELEASE_RESET()  (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_DMA2RST))</span></div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;</div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;<span class="preprocessor">#define __HAL_RCC_APB1_FORCE_RESET()     (RCC-&gt;APB1RSTR = 0xFFFFFFFFU)</span></div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM5_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM5RST))</span></div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;<span class="preprocessor">#define __HAL_RCC_WWDG_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_WWDGRST))</span></div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI2_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_SPI2RST))</span></div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;<span class="preprocessor">#define __HAL_RCC_USART2_FORCE_RESET()   (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_USART2RST))</span></div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C1_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_I2C1RST))</span></div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C2_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_I2C2RST))</span></div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;<span class="preprocessor">#define __HAL_RCC_PWR_FORCE_RESET()      (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_PWRRST))</span></div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;</div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;<span class="preprocessor">#define __HAL_RCC_APB1_RELEASE_RESET()   (RCC-&gt;APB1RSTR = 0x00U)</span></div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM5_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM5RST))</span></div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;<span class="preprocessor">#define __HAL_RCC_WWDG_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_WWDGRST))</span></div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI2_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_SPI2RST))</span></div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;<span class="preprocessor">#define __HAL_RCC_USART2_RELEASE_RESET() (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_USART2RST))</span></div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C1_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_I2C1RST))</span></div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C2_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_I2C2RST))</span></div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;<span class="preprocessor">#define __HAL_RCC_PWR_RELEASE_RESET()    (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_PWRRST))</span></div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;</div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;<span class="preprocessor">#define __HAL_RCC_APB2_FORCE_RESET()     (RCC-&gt;APB2RSTR = 0xFFFFFFFFU)</span></div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM1_FORCE_RESET()     (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_TIM1RST))</span></div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;<span class="preprocessor">#define __HAL_RCC_USART1_FORCE_RESET()   (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_USART1RST))</span></div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;<span class="preprocessor">#define __HAL_RCC_USART6_FORCE_RESET()   (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_USART6RST))</span></div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC_FORCE_RESET()      (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_ADCRST))</span></div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI1_FORCE_RESET()     (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_SPI1RST))</span></div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;<span class="preprocessor">#define __HAL_RCC_SYSCFG_FORCE_RESET()   (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_SYSCFGRST))</span></div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM9_FORCE_RESET()     (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_TIM9RST))</span></div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM11_FORCE_RESET()    (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_TIM11RST))</span></div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;</div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;<span class="preprocessor">#define __HAL_RCC_APB2_RELEASE_RESET()   (RCC-&gt;APB2RSTR = 0x00U)</span></div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM1_RELEASE_RESET()   (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_TIM1RST))</span></div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;<span class="preprocessor">#define __HAL_RCC_USART1_RELEASE_RESET() (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_USART1RST))</span></div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;<span class="preprocessor">#define __HAL_RCC_USART6_RELEASE_RESET() (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_USART6RST))</span></div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC_RELEASE_RESET()    (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_ADCRST))</span></div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI1_RELEASE_RESET()   (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_SPI1RST))</span></div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;<span class="preprocessor">#define __HAL_RCC_SYSCFG_RELEASE_RESET() (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_SYSCFGRST))</span></div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM9_RELEASE_RESET()   (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_TIM9RST))</span></div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM11_RELEASE_RESET()  (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_TIM11RST))</span></div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;</div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOA_CLK_SLEEP_ENABLE()    (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_GPIOALPEN))</span></div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOB_CLK_SLEEP_ENABLE()    (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_GPIOBLPEN))</span></div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOC_CLK_SLEEP_ENABLE()    (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_GPIOCLPEN))</span></div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOH_CLK_SLEEP_ENABLE()    (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_GPIOHLPEN))</span></div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;<span class="preprocessor">#define __HAL_RCC_DMA1_CLK_SLEEP_ENABLE()     (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_DMA1LPEN))</span></div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;<span class="preprocessor">#define __HAL_RCC_DMA2_CLK_SLEEP_ENABLE()     (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_DMA2LPEN))</span></div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;</div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOA_CLK_SLEEP_DISABLE()   (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_GPIOALPEN))</span></div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOB_CLK_SLEEP_DISABLE()   (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_GPIOBLPEN))</span></div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOC_CLK_SLEEP_DISABLE()   (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_GPIOCLPEN))</span></div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOH_CLK_SLEEP_DISABLE()   (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_GPIOHLPEN))</span></div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;<span class="preprocessor">#define __HAL_RCC_DMA1_CLK_SLEEP_DISABLE()    (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_DMA1LPEN))</span></div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;<span class="preprocessor">#define __HAL_RCC_DMA2_CLK_SLEEP_DISABLE()    (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_DMA2LPEN))</span></div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;</div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM5_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_TIM5LPEN))</span></div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;<span class="preprocessor">#define __HAL_RCC_WWDG_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_WWDGLPEN))</span></div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI2_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_SPI2LPEN))</span></div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;<span class="preprocessor">#define __HAL_RCC_USART2_CLK_SLEEP_ENABLE()  (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_USART2LPEN))</span></div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C1_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_I2C1LPEN))</span></div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C2_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_I2C2LPEN))</span></div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;<span class="preprocessor">#define __HAL_RCC_PWR_CLK_SLEEP_ENABLE()     (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_PWRLPEN))</span></div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;</div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM5_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_TIM5LPEN))</span></div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;<span class="preprocessor">#define __HAL_RCC_WWDG_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_WWDGLPEN))</span></div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI2_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_SPI2LPEN))</span></div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;<span class="preprocessor">#define __HAL_RCC_USART2_CLK_SLEEP_DISABLE() (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_USART2LPEN))</span></div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C1_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_I2C1LPEN))</span></div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C2_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_I2C2LPEN))</span></div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;<span class="preprocessor">#define __HAL_RCC_PWR_CLK_SLEEP_DISABLE()    (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_PWRLPEN))</span></div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;</div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM1_CLK_SLEEP_ENABLE()    (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_TIM1LPEN))</span></div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;<span class="preprocessor">#define __HAL_RCC_USART1_CLK_SLEEP_ENABLE()  (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_USART1LPEN))</span></div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;<span class="preprocessor">#define __HAL_RCC_USART6_CLK_SLEEP_ENABLE()  (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_USART6LPEN))</span></div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC1_CLK_SLEEP_ENABLE()    (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_ADC1LPEN))</span></div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI1_CLK_SLEEP_ENABLE()    (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_SPI1LPEN))</span></div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;<span class="preprocessor">#define __HAL_RCC_SYSCFG_CLK_SLEEP_ENABLE()  (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_SYSCFGLPEN))</span></div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM9_CLK_SLEEP_ENABLE()    (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_TIM9LPEN))</span></div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM11_CLK_SLEEP_ENABLE()   (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_TIM11LPEN))</span></div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;</div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM1_CLK_SLEEP_DISABLE()   (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_TIM1LPEN))</span></div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;<span class="preprocessor">#define __HAL_RCC_USART1_CLK_SLEEP_DISABLE() (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_USART1LPEN))</span></div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;<span class="preprocessor">#define __HAL_RCC_USART6_CLK_SLEEP_DISABLE() (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_USART6LPEN))</span></div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC1_CLK_SLEEP_DISABLE()   (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_ADC1LPEN))</span></div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI1_CLK_SLEEP_DISABLE()   (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_SPI1LPEN))</span></div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;<span class="preprocessor">#define __HAL_RCC_SYSCFG_CLK_SLEEP_DISABLE() (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_SYSCFGLPEN))</span></div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM9_CLK_SLEEP_DISABLE()   (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_TIM9LPEN))</span></div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM11_CLK_SLEEP_DISABLE()  (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_TIM11LPEN))</span></div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;</div><div class="line"><a name="l00852"></a><span class="lineno"><a class="line" href="group___r_c_c___h_s_i___configuration.html#gaab944f562b53fc74bcc0e4958388fd42">  852</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_HSI_ENABLE() (*(__IO uint32_t *) RCC_CR_HSION_BB = ENABLE)</span></div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;<span class="preprocessor">#define __HAL_RCC_HSI_DISABLE() (*(__IO uint32_t *) RCC_CR_HSION_BB = DISABLE)</span></div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;</div><div class="line"><a name="l00862"></a><span class="lineno"><a class="line" href="group___r_c_c___h_s_i___configuration.html#ga7bccced288554b8598110b465701fad0">  862</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(__HSICalibrationValue__) (MODIFY_REG(RCC-&gt;CR,\</span></div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;<span class="preprocessor">        RCC_CR_HSITRIM, (uint32_t)(__HSICalibrationValue__) &lt;&lt; RCC_CR_HSITRIM_Pos))</span></div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;</div><div class="line"><a name="l00880"></a><span class="lineno"><a class="line" href="group___r_c_c___l_s_i___configuration.html#ga560de8b8991db4a296de878a7a8aa58b">  880</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_LSI_ENABLE() (*(__IO uint32_t *) RCC_CSR_LSION_BB = ENABLE)</span></div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;<span class="preprocessor">#define __HAL_RCC_LSI_DISABLE() (*(__IO uint32_t *) RCC_CSR_LSION_BB = DISABLE)</span></div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;</div><div class="line"><a name="l00911"></a><span class="lineno"><a class="line" href="group___r_c_c___h_s_e___configuration.html#gaa3d98648399f15d02645ef84f6ca8e4b">  911</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_HSE_CONFIG(__STATE__)                         \</span></div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;<span class="preprocessor">                    do {                                        \</span></div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;<span class="preprocessor">                      if ((__STATE__) == RCC_HSE_ON)            \</span></div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;<span class="preprocessor">                      {                                         \</span></div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;<span class="preprocessor">                        SET_BIT(RCC-&gt;CR, RCC_CR_HSEON);         \</span></div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;<span class="preprocessor">                      }                                         \</span></div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;<span class="preprocessor">                      else if ((__STATE__) == RCC_HSE_BYPASS)   \</span></div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;<span class="preprocessor">                      {                                         \</span></div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;<span class="preprocessor">                        SET_BIT(RCC-&gt;CR, RCC_CR_HSEBYP);        \</span></div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;<span class="preprocessor">                        SET_BIT(RCC-&gt;CR, RCC_CR_HSEON);         \</span></div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;<span class="preprocessor">                      }                                         \</span></div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;<span class="preprocessor">                      else                                      \</span></div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;<span class="preprocessor">                      {                                         \</span></div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;<span class="preprocessor">                        CLEAR_BIT(RCC-&gt;CR, RCC_CR_HSEON);       \</span></div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;<span class="preprocessor">                        CLEAR_BIT(RCC-&gt;CR, RCC_CR_HSEBYP);      \</span></div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;<span class="preprocessor">                      }                                         \</span></div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;<span class="preprocessor">                    } while(0U)</span></div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;</div><div class="line"><a name="l00954"></a><span class="lineno"><a class="line" href="group___r_c_c___l_s_e___configuration.html#ga6b2b48f429e347c1c9c469122c64798b">  954</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_LSE_CONFIG(__STATE__) \</span></div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;<span class="preprocessor">                    do {                                       \</span></div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;<span class="preprocessor">                      if((__STATE__) == RCC_LSE_ON)            \</span></div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;<span class="preprocessor">                      {                                        \</span></div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;<span class="preprocessor">                        SET_BIT(RCC-&gt;BDCR, RCC_BDCR_LSEON);    \</span></div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;<span class="preprocessor">                      }                                        \</span></div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;<span class="preprocessor">                      else if((__STATE__) == RCC_LSE_BYPASS)   \</span></div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;<span class="preprocessor">                      {                                        \</span></div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;<span class="preprocessor">                        SET_BIT(RCC-&gt;BDCR, RCC_BDCR_LSEBYP);   \</span></div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;<span class="preprocessor">                        SET_BIT(RCC-&gt;BDCR, RCC_BDCR_LSEON);    \</span></div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;<span class="preprocessor">                      }                                        \</span></div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;<span class="preprocessor">                      else                                     \</span></div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;<span class="preprocessor">                      {                                        \</span></div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;<span class="preprocessor">                        CLEAR_BIT(RCC-&gt;BDCR, RCC_BDCR_LSEON);  \</span></div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;<span class="preprocessor">                        CLEAR_BIT(RCC-&gt;BDCR, RCC_BDCR_LSEBYP); \</span></div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;<span class="preprocessor">                      }                                        \</span></div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;<span class="preprocessor">                    } while(0U)</span></div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;</div><div class="line"><a name="l00982"></a><span class="lineno"><a class="line" href="group___r_c_c___internal___r_t_c___clock___configuration.html#gab7cc36427c31da645a0e38e181f8ce0f">  982</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_RTC_ENABLE() (*(__IO uint32_t *) RCC_BDCR_RTCEN_BB = ENABLE)</span></div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;<span class="preprocessor">#define __HAL_RCC_RTC_DISABLE() (*(__IO uint32_t *) RCC_BDCR_RTCEN_BB = DISABLE)</span></div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;</div><div class="line"><a name="l01007"></a><span class="lineno"><a class="line" href="group___r_c_c___internal___r_t_c___clock___configuration.html#ga7e10e306e7d9f3cd59d30dcb2c9cf61d"> 1007</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_RTC_CLKPRESCALER(__RTCCLKSource__) (((__RTCCLKSource__) &amp; RCC_BDCR_RTCSEL) == RCC_BDCR_RTCSEL) ?    \</span></div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;<span class="preprocessor">                                                 MODIFY_REG(RCC-&gt;CFGR, RCC_CFGR_RTCPRE, ((__RTCCLKSource__) &amp; 0xFFFFCFFU)) : CLEAR_BIT(RCC-&gt;CFGR, RCC_CFGR_RTCPRE)</span></div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;</div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;<span class="preprocessor">#define __HAL_RCC_RTC_CONFIG(__RTCCLKSource__) do { __HAL_RCC_RTC_CLKPRESCALER(__RTCCLKSource__);    \</span></div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;<span class="preprocessor">                                                    RCC-&gt;BDCR |= ((__RTCCLKSource__) &amp; 0x00000FFFU);  \</span></div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;<span class="preprocessor">                                                   } while(0U)</span></div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;</div><div class="line"><a name="l01021"></a><span class="lineno"><a class="line" href="group___r_c_c___internal___r_t_c___clock___configuration.html#gad40d00ff1c984ebd011ea9f6e7f93c44"> 1021</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GET_RTC_SOURCE() (READ_BIT(RCC-&gt;BDCR, RCC_BDCR_RTCSEL))</span></div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;</div><div class="line"><a name="l01029"></a><span class="lineno"><a class="line" href="group___r_c_c___internal___r_t_c___clock___configuration.html#ga85dc62f0fcb14981c47d7f7da25e26d6"> 1029</a></span>&#160;<span class="preprocessor">#define  __HAL_RCC_GET_RTC_HSE_PRESCALER() (READ_BIT(RCC-&gt;CFGR, RCC_CFGR_RTCPRE) | RCC_BDCR_RTCSEL)</span></div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;</div><div class="line"><a name="l01036"></a><span class="lineno"><a class="line" href="group___r_c_c___internal___r_t_c___clock___configuration.html#ga3bf7da608ff985873ca8e248fb1dc4f0"> 1036</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_BACKUPRESET_FORCE() (*(__IO uint32_t *) RCC_BDCR_BDRST_BB = ENABLE)</span></div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;<span class="preprocessor">#define __HAL_RCC_BACKUPRESET_RELEASE() (*(__IO uint32_t *) RCC_BDCR_BDRST_BB = DISABLE)</span></div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;</div><div class="line"><a name="l01053"></a><span class="lineno"><a class="line" href="group___r_c_c___p_l_l___configuration.html#gaaf196a2df41b0bcbc32745c2b218e696"> 1053</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_PLL_ENABLE() (*(__IO uint32_t *) RCC_CR_PLLON_BB = ENABLE)</span></div><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;<span class="preprocessor">#define __HAL_RCC_PLL_DISABLE() (*(__IO uint32_t *) RCC_CR_PLLON_BB = DISABLE)</span></div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;</div><div class="line"><a name="l01064"></a><span class="lineno"><a class="line" href="group___r_c_c___p_l_l___configuration.html#gaf9a8466f991888332ec978dc92c62d7d"> 1064</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_PLL_PLLSOURCE_CONFIG(__PLLSOURCE__) MODIFY_REG(RCC-&gt;PLLCFGR, RCC_PLLCFGR_PLLSRC, (__PLLSOURCE__))</span></div><div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;</div><div class="line"><a name="l01075"></a><span class="lineno"><a class="line" href="group___r_c_c___p_l_l___configuration.html#gabca62f581e6c2553cca7ef0d7a2a4b7f"> 1075</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_PLL_PLLM_CONFIG(__PLLM__) MODIFY_REG(RCC-&gt;PLLCFGR, RCC_PLLCFGR_PLLM, (__PLLM__))</span></div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;</div><div class="line"><a name="l01093"></a><span class="lineno"><a class="line" href="group___r_c_c___get___clock__source.html#ga32f72b8c5b7e97b415867c57f9fafed6"> 1093</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_SYSCLK_CONFIG(__RCC_SYSCLKSOURCE__) MODIFY_REG(RCC-&gt;CFGR, RCC_CFGR_SW, (__RCC_SYSCLKSOURCE__))</span></div><div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;</div><div class="line"><a name="l01104"></a><span class="lineno"><a class="line" href="group___r_c_c___get___clock__source.html#gac99c2453d9e77c8b457acc0210e754c2"> 1104</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GET_SYSCLK_SOURCE() (RCC-&gt;CFGR &amp; RCC_CFGR_SWS)</span></div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;</div><div class="line"><a name="l01112"></a><span class="lineno"><a class="line" href="group___r_c_c___get___clock__source.html#ga3ea1390f8124e2b3b8d53e95541d6e53"> 1112</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GET_PLL_OSCSOURCE() ((uint32_t)(RCC-&gt;PLLCFGR &amp; RCC_PLLCFGR_PLLSRC))</span></div><div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;</div><div class="line"><a name="l01136"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___m_c_ox___clock___config.html#ga7e5f7f1efc92794b6f0e96068240b45e"> 1136</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_MCO1_CONFIG(__MCOCLKSOURCE__, __MCODIV__) \</span></div><div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;<span class="preprocessor">                 MODIFY_REG(RCC-&gt;CFGR, (RCC_CFGR_MCO1 | RCC_CFGR_MCO1PRE), ((__MCOCLKSOURCE__) | (__MCODIV__)))</span></div><div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;</div><div class="line"><a name="l01157"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___m_c_ox___clock___config.html#gabb7360422910dd65312786fc49722d25"> 1157</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_MCO2_CONFIG(__MCOCLKSOURCE__, __MCODIV__) \</span></div><div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;<span class="preprocessor">    MODIFY_REG(RCC-&gt;CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), ((__MCOCLKSOURCE__) | ((__MCODIV__) &lt;&lt; 3U)));</span></div><div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;</div><div class="line"><a name="l01179"></a><span class="lineno"><a class="line" href="group___r_c_c___flags___interrupts___management.html#ga180fb20a37b31a6e4f7e59213a6c0405"> 1179</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_ENABLE_IT(__INTERRUPT__) (*(__IO uint8_t *) RCC_CIR_BYTE1_ADDRESS |= (__INTERRUPT__))</span></div><div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;</div><div class="line"><a name="l01192"></a><span class="lineno"><a class="line" href="group___r_c_c___flags___interrupts___management.html#gafc4df8cd4df0a529d11f18bf1f7e9f50"> 1192</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_DISABLE_IT(__INTERRUPT__) (*(__IO uint8_t *) RCC_CIR_BYTE1_ADDRESS &amp;= (uint8_t)(~(__INTERRUPT__)))</span></div><div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;</div><div class="line"><a name="l01206"></a><span class="lineno"><a class="line" href="group___r_c_c___flags___interrupts___management.html#ga9d8ab157f58045b8daf8136bee54f139"> 1206</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_CLEAR_IT(__INTERRUPT__) (*(__IO uint8_t *) RCC_CIR_BYTE2_ADDRESS = (__INTERRUPT__))</span></div><div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;</div><div class="line"><a name="l01220"></a><span class="lineno"><a class="line" href="group___r_c_c___flags___interrupts___management.html#ga134af980b892f362c05ae21922cd828d"> 1220</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GET_IT(__INTERRUPT__) ((RCC-&gt;CIR &amp; (__INTERRUPT__)) == (__INTERRUPT__))</span></div><div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;</div><div class="line"><a name="l01225"></a><span class="lineno"><a class="line" href="group___r_c_c___flags___interrupts___management.html#gaf28c11b36035ef1e27883ff7ee2c46b0"> 1225</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_CLEAR_RESET_FLAGS() (RCC-&gt;CSR |= RCC_CSR_RMVF)</span></div><div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;</div><div class="line"><a name="l01245"></a><span class="lineno"><a class="line" href="group___r_c_c___flags___interrupts___management.html#ga80017c6bf8a5c6f53a1a21bb8db93a82"> 1245</a></span>&#160;<span class="preprocessor">#define RCC_FLAG_MASK  ((uint8_t)0x1FU)</span></div><div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;<span class="preprocessor">#define __HAL_RCC_GET_FLAG(__FLAG__) (((((((__FLAG__) &gt;&gt; 5U) == 1U)? RCC-&gt;CR :((((__FLAG__) &gt;&gt; 5U) == 2U) ? RCC-&gt;BDCR :((((__FLAG__) &gt;&gt; 5U) == 3U)? RCC-&gt;CSR :RCC-&gt;CIR))) &amp; (1U &lt;&lt; ((__FLAG__) &amp; RCC_FLAG_MASK)))!= 0U)? 1U : 0U)</span></div><div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;</div><div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;<span class="comment">/* Exported functions --------------------------------------------------------*/</span></div><div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;<span class="comment">/* Initialization and de-initialization functions  ******************************/</span></div><div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;<a class="code" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> HAL_RCC_DeInit(<span class="keywordtype">void</span>);</div><div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;<a class="code" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> HAL_RCC_OscConfig(<a class="code" href="struct_r_c_c___osc_init_type_def.html">RCC_OscInitTypeDef</a> *RCC_OscInitStruct);</div><div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;<a class="code" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> HAL_RCC_ClockConfig(<a class="code" href="struct_r_c_c___clk_init_type_def.html">RCC_ClkInitTypeDef</a> *RCC_ClkInitStruct, uint32_t FLatency);</div><div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;<span class="comment">/* Peripheral Control functions  ************************************************/</span></div><div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;<span class="keywordtype">void</span>     HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv);</div><div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;<span class="keywordtype">void</span>     HAL_RCC_EnableCSS(<span class="keywordtype">void</span>);</div><div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;<span class="keywordtype">void</span>     HAL_RCC_DisableCSS(<span class="keywordtype">void</span>);</div><div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;uint32_t HAL_RCC_GetSysClockFreq(<span class="keywordtype">void</span>);</div><div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;uint32_t HAL_RCC_GetHCLKFreq(<span class="keywordtype">void</span>);</div><div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;uint32_t HAL_RCC_GetPCLK1Freq(<span class="keywordtype">void</span>);</div><div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;uint32_t HAL_RCC_GetPCLK2Freq(<span class="keywordtype">void</span>);</div><div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;<span class="keywordtype">void</span>     HAL_RCC_GetOscConfig(<a class="code" href="struct_r_c_c___osc_init_type_def.html">RCC_OscInitTypeDef</a> *RCC_OscInitStruct);</div><div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;<span class="keywordtype">void</span>     HAL_RCC_GetClockConfig(<a class="code" href="struct_r_c_c___clk_init_type_def.html">RCC_ClkInitTypeDef</a> *RCC_ClkInitStruct, uint32_t *pFLatency);</div><div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;</div><div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;<span class="comment">/* CSS NMI IRQ handler */</span></div><div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;<span class="keywordtype">void</span> HAL_RCC_NMI_IRQHandler(<span class="keywordtype">void</span>);</div><div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;</div><div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;<span class="comment">/* User Callbacks in non blocking mode (IT mode) */</span></div><div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;<span class="keywordtype">void</span> HAL_RCC_CSSCallback(<span class="keywordtype">void</span>);</div><div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;</div><div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;<span class="comment">/* Private types -------------------------------------------------------------*/</span></div><div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;<span class="comment">/* Private variables ---------------------------------------------------------*/</span></div><div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;<span class="comment">/* Private constants ---------------------------------------------------------*/</span></div><div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;<span class="preprocessor">#define RCC_OFFSET                 (RCC_BASE - PERIPH_BASE)</span></div><div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;<span class="comment">/* --- CR Register --- */</span></div><div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;<span class="comment">/* Alias word address of HSION bit */</span></div><div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;<span class="preprocessor">#define RCC_CR_OFFSET              (RCC_OFFSET + 0x00U)</span></div><div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160;<span class="preprocessor">#define RCC_HSION_BIT_NUMBER       0x00U</span></div><div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;<span class="preprocessor">#define RCC_CR_HSION_BB            (PERIPH_BB_BASE + (RCC_CR_OFFSET * 32U) + (RCC_HSION_BIT_NUMBER * 4U))</span></div><div class="line"><a name="l01317"></a><span class="lineno"> 1317</span>&#160;<span class="comment">/* Alias word address of CSSON bit */</span></div><div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;<span class="preprocessor">#define RCC_CSSON_BIT_NUMBER       0x13U</span></div><div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;<span class="preprocessor">#define RCC_CR_CSSON_BB            (PERIPH_BB_BASE + (RCC_CR_OFFSET * 32U) + (RCC_CSSON_BIT_NUMBER * 4U))</span></div><div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;<span class="comment">/* Alias word address of PLLON bit */</span></div><div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;<span class="preprocessor">#define RCC_PLLON_BIT_NUMBER       0x18U</span></div><div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;<span class="preprocessor">#define RCC_CR_PLLON_BB            (PERIPH_BB_BASE + (RCC_CR_OFFSET * 32U) + (RCC_PLLON_BIT_NUMBER * 4U))</span></div><div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;</div><div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;<span class="comment">/* --- BDCR Register --- */</span></div><div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;<span class="comment">/* Alias word address of RTCEN bit */</span></div><div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;<span class="preprocessor">#define RCC_BDCR_OFFSET            (RCC_OFFSET + 0x70U)</span></div><div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;<span class="preprocessor">#define RCC_RTCEN_BIT_NUMBER       0x0FU</span></div><div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;<span class="preprocessor">#define RCC_BDCR_RTCEN_BB          (PERIPH_BB_BASE + (RCC_BDCR_OFFSET * 32U) + (RCC_RTCEN_BIT_NUMBER * 4U))</span></div><div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;<span class="comment">/* Alias word address of BDRST bit */</span></div><div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;<span class="preprocessor">#define RCC_BDRST_BIT_NUMBER       0x10U</span></div><div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;<span class="preprocessor">#define RCC_BDCR_BDRST_BB          (PERIPH_BB_BASE + (RCC_BDCR_OFFSET * 32U) + (RCC_BDRST_BIT_NUMBER * 4U))</span></div><div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;</div><div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;<span class="comment">/* --- CSR Register --- */</span></div><div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;<span class="comment">/* Alias word address of LSION bit */</span></div><div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;<span class="preprocessor">#define RCC_CSR_OFFSET             (RCC_OFFSET + 0x74U)</span></div><div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;<span class="preprocessor">#define RCC_LSION_BIT_NUMBER        0x00U</span></div><div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;<span class="preprocessor">#define RCC_CSR_LSION_BB           (PERIPH_BB_BASE + (RCC_CSR_OFFSET * 32U) + (RCC_LSION_BIT_NUMBER * 4U))</span></div><div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;</div><div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;<span class="comment">/* CR register byte 3 (Bits[23:16]) base address */</span></div><div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;<span class="preprocessor">#define RCC_CR_BYTE2_ADDRESS       0x40023802U</span></div><div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;</div><div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;<span class="comment">/* CIR register byte 2 (Bits[15:8]) base address */</span></div><div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;<span class="preprocessor">#define RCC_CIR_BYTE1_ADDRESS      ((uint32_t)(RCC_BASE + 0x0CU + 0x01U))</span></div><div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;</div><div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;<span class="comment">/* CIR register byte 3 (Bits[23:16]) base address */</span></div><div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160;<span class="preprocessor">#define RCC_CIR_BYTE2_ADDRESS      ((uint32_t)(RCC_BASE + 0x0CU + 0x02U))</span></div><div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;</div><div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;<span class="comment">/* BDCR register base address */</span></div><div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;<span class="preprocessor">#define RCC_BDCR_BYTE0_ADDRESS     (PERIPH_BASE + RCC_BDCR_OFFSET)</span></div><div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;</div><div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;<span class="preprocessor">#define RCC_DBP_TIMEOUT_VALUE      2U</span></div><div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;<span class="preprocessor">#define RCC_LSE_TIMEOUT_VALUE      LSE_STARTUP_TIMEOUT</span></div><div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;</div><div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;<span class="preprocessor">#define HSE_TIMEOUT_VALUE          HSE_STARTUP_TIMEOUT</span></div><div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;<span class="preprocessor">#define HSI_TIMEOUT_VALUE          2U  </span><span class="comment">/* 2 ms */</span><span class="preprocessor"></span></div><div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;<span class="preprocessor">#define LSI_TIMEOUT_VALUE          2U  </span><span class="comment">/* 2 ms */</span><span class="preprocessor"></span></div><div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;<span class="preprocessor">#define CLOCKSWITCH_TIMEOUT_VALUE  5000U </span><span class="comment">/* 5 s */</span><span class="preprocessor"></span></div><div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;</div><div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;<span class="comment">/* Private macros ------------------------------------------------------------*/</span></div><div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;<span class="preprocessor">#define IS_RCC_OSCILLATORTYPE(OSCILLATOR) ((OSCILLATOR) &lt;= 15U)</span></div><div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;</div><div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;<span class="preprocessor">#define IS_RCC_HSE(HSE) (((HSE) == RCC_HSE_OFF) || ((HSE) == RCC_HSE_ON) || \</span></div><div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;<span class="preprocessor">                         ((HSE) == RCC_HSE_BYPASS))</span></div><div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;</div><div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;<span class="preprocessor">#define IS_RCC_LSE(LSE) (((LSE) == RCC_LSE_OFF) || ((LSE) == RCC_LSE_ON) || \</span></div><div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;<span class="preprocessor">                         ((LSE) == RCC_LSE_BYPASS))</span></div><div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;</div><div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;<span class="preprocessor">#define IS_RCC_HSI(HSI) (((HSI) == RCC_HSI_OFF) || ((HSI) == RCC_HSI_ON))</span></div><div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;</div><div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160;<span class="preprocessor">#define IS_RCC_LSI(LSI) (((LSI) == RCC_LSI_OFF) || ((LSI) == RCC_LSI_ON))</span></div><div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;</div><div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;<span class="preprocessor">#define IS_RCC_PLL(PLL) (((PLL) == RCC_PLL_NONE) ||((PLL) == RCC_PLL_OFF) || ((PLL) == RCC_PLL_ON))</span></div><div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;</div><div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;<span class="preprocessor">#define IS_RCC_PLLSOURCE(SOURCE) (((SOURCE) == RCC_PLLSOURCE_HSI) || \</span></div><div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;<span class="preprocessor">                                  ((SOURCE) == RCC_PLLSOURCE_HSE))</span></div><div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;</div><div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;<span class="preprocessor">#define IS_RCC_SYSCLKSOURCE(SOURCE) (((SOURCE) == RCC_SYSCLKSOURCE_HSI) || \</span></div><div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160;<span class="preprocessor">                                     ((SOURCE) == RCC_SYSCLKSOURCE_HSE) || \</span></div><div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;<span class="preprocessor">                                     ((SOURCE) == RCC_SYSCLKSOURCE_PLLCLK) || \</span></div><div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;<span class="preprocessor">                                     ((SOURCE) == RCC_SYSCLKSOURCE_PLLRCLK))</span></div><div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;</div><div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;<span class="preprocessor">#define IS_RCC_RTCCLKSOURCE(__SOURCE__) (((__SOURCE__) == RCC_RTCCLKSOURCE_LSE) || \</span></div><div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;<span class="preprocessor">                                         ((__SOURCE__) == RCC_RTCCLKSOURCE_LSI) || \</span></div><div class="line"><a name="l01399"></a><span class="lineno"> 1399</span>&#160;<span class="preprocessor">                                         ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV2) || \</span></div><div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160;<span class="preprocessor">                                         ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV3) || \</span></div><div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;<span class="preprocessor">                                         ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV4) || \</span></div><div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;<span class="preprocessor">                                         ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV5) || \</span></div><div class="line"><a name="l01403"></a><span class="lineno"> 1403</span>&#160;<span class="preprocessor">                                         ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV6) || \</span></div><div class="line"><a name="l01404"></a><span class="lineno"> 1404</span>&#160;<span class="preprocessor">                                         ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV7) || \</span></div><div class="line"><a name="l01405"></a><span class="lineno"> 1405</span>&#160;<span class="preprocessor">                                         ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV8) || \</span></div><div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;<span class="preprocessor">                                         ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV9) || \</span></div><div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;<span class="preprocessor">                                         ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV10) || \</span></div><div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;<span class="preprocessor">                                         ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV11) || \</span></div><div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160;<span class="preprocessor">                                         ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV12) || \</span></div><div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;<span class="preprocessor">                                         ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV13) || \</span></div><div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160;<span class="preprocessor">                                         ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV14) || \</span></div><div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;<span class="preprocessor">                                         ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV15) || \</span></div><div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;<span class="preprocessor">                                         ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV16) || \</span></div><div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;<span class="preprocessor">                                         ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV17) || \</span></div><div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;<span class="preprocessor">                                         ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV18) || \</span></div><div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;<span class="preprocessor">                                         ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV19) || \</span></div><div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;<span class="preprocessor">                                         ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV20) || \</span></div><div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;<span class="preprocessor">                                         ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV21) || \</span></div><div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;<span class="preprocessor">                                         ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV22) || \</span></div><div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;<span class="preprocessor">                                         ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV23) || \</span></div><div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;<span class="preprocessor">                                         ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV24) || \</span></div><div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160;<span class="preprocessor">                                         ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV25) || \</span></div><div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;<span class="preprocessor">                                         ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV26) || \</span></div><div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;<span class="preprocessor">                                         ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV27) || \</span></div><div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;<span class="preprocessor">                                         ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV28) || \</span></div><div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;<span class="preprocessor">                                         ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV29) || \</span></div><div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;<span class="preprocessor">                                         ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV30) || \</span></div><div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;<span class="preprocessor">                                         ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV31))</span></div><div class="line"><a name="l01429"></a><span class="lineno"> 1429</span>&#160;</div><div class="line"><a name="l01430"></a><span class="lineno"> 1430</span>&#160;<span class="preprocessor">#define IS_RCC_PLLM_VALUE(VALUE) ((VALUE) &lt;= 63U)</span></div><div class="line"><a name="l01431"></a><span class="lineno"> 1431</span>&#160;</div><div class="line"><a name="l01432"></a><span class="lineno"> 1432</span>&#160;<span class="preprocessor">#define IS_RCC_PLLP_VALUE(VALUE) (((VALUE) == 2U) || ((VALUE) == 4U) || ((VALUE) == 6U) || ((VALUE) == 8U))</span></div><div class="line"><a name="l01433"></a><span class="lineno"> 1433</span>&#160;</div><div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160;<span class="preprocessor">#define IS_RCC_PLLQ_VALUE(VALUE) ((2U &lt;= (VALUE)) &amp;&amp; ((VALUE) &lt;= 15U))</span></div><div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;</div><div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;<span class="preprocessor">#define IS_RCC_HCLK(HCLK) (((HCLK) == RCC_SYSCLK_DIV1)   || ((HCLK) == RCC_SYSCLK_DIV2)   || \</span></div><div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;<span class="preprocessor">                           ((HCLK) == RCC_SYSCLK_DIV4)   || ((HCLK) == RCC_SYSCLK_DIV8)   || \</span></div><div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;<span class="preprocessor">                           ((HCLK) == RCC_SYSCLK_DIV16)  || ((HCLK) == RCC_SYSCLK_DIV64)  || \</span></div><div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;<span class="preprocessor">                           ((HCLK) == RCC_SYSCLK_DIV128) || ((HCLK) == RCC_SYSCLK_DIV256) || \</span></div><div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;<span class="preprocessor">                           ((HCLK) == RCC_SYSCLK_DIV512))</span></div><div class="line"><a name="l01441"></a><span class="lineno"> 1441</span>&#160;</div><div class="line"><a name="l01442"></a><span class="lineno"> 1442</span>&#160;<span class="preprocessor">#define IS_RCC_CLOCKTYPE(CLK) ((1U &lt;= (CLK)) &amp;&amp; ((CLK) &lt;= 15U))</span></div><div class="line"><a name="l01443"></a><span class="lineno"> 1443</span>&#160;</div><div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160;<span class="preprocessor">#define IS_RCC_PCLK(PCLK) (((PCLK) == RCC_HCLK_DIV1) || ((PCLK) == RCC_HCLK_DIV2) || \</span></div><div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;<span class="preprocessor">                           ((PCLK) == RCC_HCLK_DIV4) || ((PCLK) == RCC_HCLK_DIV8) || \</span></div><div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160;<span class="preprocessor">                           ((PCLK) == RCC_HCLK_DIV16))</span></div><div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;</div><div class="line"><a name="l01448"></a><span class="lineno"> 1448</span>&#160;<span class="preprocessor">#define IS_RCC_MCO(MCOx) (((MCOx) == RCC_MCO1) || ((MCOx) == RCC_MCO2))</span></div><div class="line"><a name="l01449"></a><span class="lineno"> 1449</span>&#160;</div><div class="line"><a name="l01450"></a><span class="lineno"> 1450</span>&#160;<span class="preprocessor">#define IS_RCC_MCO1SOURCE(SOURCE) (((SOURCE) == RCC_MCO1SOURCE_HSI) || ((SOURCE) == RCC_MCO1SOURCE_LSE) || \</span></div><div class="line"><a name="l01451"></a><span class="lineno"> 1451</span>&#160;<span class="preprocessor">                                   ((SOURCE) == RCC_MCO1SOURCE_HSE) || ((SOURCE) == RCC_MCO1SOURCE_PLLCLK))</span></div><div class="line"><a name="l01452"></a><span class="lineno"> 1452</span>&#160;</div><div class="line"><a name="l01453"></a><span class="lineno"> 1453</span>&#160;<span class="preprocessor">#define IS_RCC_MCODIV(DIV) (((DIV) == RCC_MCODIV_1)  || ((DIV) == RCC_MCODIV_2) || \</span></div><div class="line"><a name="l01454"></a><span class="lineno"> 1454</span>&#160;<span class="preprocessor">                             ((DIV) == RCC_MCODIV_3) || ((DIV) == RCC_MCODIV_4) || \</span></div><div class="line"><a name="l01455"></a><span class="lineno"> 1455</span>&#160;<span class="preprocessor">                             ((DIV) == RCC_MCODIV_5))</span></div><div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160;<span class="preprocessor">#define IS_RCC_CALIBRATION_VALUE(VALUE) ((VALUE) &lt;= 0x1FU)</span></div><div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;</div><div class="line"><a name="l01474"></a><span class="lineno"> 1474</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l01475"></a><span class="lineno"> 1475</span>&#160;}</div><div class="line"><a name="l01476"></a><span class="lineno"> 1476</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01477"></a><span class="lineno"> 1477</span>&#160;</div><div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __STM32F4xx_HAL_RCC_H */</span><span class="preprocessor"></span></div><div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;</div><div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;<span class="comment">/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/</span></div><div class="ttc" id="struct_r_c_c___clk_init_type_def_html_a9bbc30e9f4ddf462bc1fa6ea273eb4db"><div class="ttname"><a href="struct_r_c_c___clk_init_type_def.html#a9bbc30e9f4ddf462bc1fa6ea273eb4db">RCC_ClkInitTypeDef::APB2CLKDivider</a></div><div class="ttdeci">uint32_t APB2CLKDivider</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_rcc.h:107</div></div>
<div class="ttc" id="struct_r_c_c___osc_init_type_def_html_ad28b977e258a3ee788cd6c2d72430c30"><div class="ttname"><a href="struct_r_c_c___osc_init_type_def.html#ad28b977e258a3ee788cd6c2d72430c30">RCC_OscInitTypeDef::HSICalibrationValue</a></div><div class="ttdeci">uint32_t HSICalibrationValue</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_rcc.h:81</div></div>
<div class="ttc" id="stm32f4xx__hal__rcc__ex_8h_html"><div class="ttname"><a href="stm32f4xx__hal__rcc__ex_8h.html">stm32f4xx_hal_rcc_ex.h</a></div><div class="ttdoc">Header file of RCC HAL Extension module. </div></div>
<div class="ttc" id="struct_r_c_c___clk_init_type_def_html_afe92b105bff8e698233c286bb3018384"><div class="ttname"><a href="struct_r_c_c___clk_init_type_def.html#afe92b105bff8e698233c286bb3018384">RCC_ClkInitTypeDef::ClockType</a></div><div class="ttdeci">uint32_t ClockType</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_rcc.h:95</div></div>
<div class="ttc" id="struct_r_c_c___clk_init_type_def_html"><div class="ttname"><a href="struct_r_c_c___clk_init_type_def.html">RCC_ClkInitTypeDef</a></div><div class="ttdoc">RCC System, AHB and APB busses clock configuration structure definition. </div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_rcc.h:93</div></div>
<div class="ttc" id="stm32f4xx__hal__def_8h_html"><div class="ttname"><a href="stm32f4xx__hal__def_8h.html">stm32f4xx_hal_def.h</a></div><div class="ttdoc">This file contains HAL common defines, enumeration, macros and structures definitions. </div></div>
<div class="ttc" id="struct_r_c_c___osc_init_type_def_html_a49183e0be5cf522de0fa1968df0bf0d7"><div class="ttname"><a href="struct_r_c_c___osc_init_type_def.html#a49183e0be5cf522de0fa1968df0bf0d7">RCC_OscInitTypeDef::HSIState</a></div><div class="ttdeci">uint32_t HSIState</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_rcc.h:78</div></div>
<div class="ttc" id="struct_r_c_c___clk_init_type_def_html_a02b70c23b593a55814d887f483ea0871"><div class="ttname"><a href="struct_r_c_c___clk_init_type_def.html#a02b70c23b593a55814d887f483ea0871">RCC_ClkInitTypeDef::SYSCLKSource</a></div><div class="ttdeci">uint32_t SYSCLKSource</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_rcc.h:98</div></div>
<div class="ttc" id="struct_r_c_c___p_l_l_init_type_def_html"><div class="ttname"><a href="struct_r_c_c___p_l_l_init_type_def.html">RCC_PLLInitTypeDef</a></div><div class="ttdoc">RCC PLL configuration structure definition. </div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_rcc_ex.h:63</div></div>
<div class="ttc" id="struct_r_c_c___osc_init_type_def_html_a7ec4025786fa81e2a4bfc42832c0eddf"><div class="ttname"><a href="struct_r_c_c___osc_init_type_def.html#a7ec4025786fa81e2a4bfc42832c0eddf">RCC_OscInitTypeDef::PLL</a></div><div class="ttdeci">RCC_PLLInitTypeDef PLL</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_rcc.h:87</div></div>
<div class="ttc" id="struct_r_c_c___osc_init_type_def_html_ad499b1bbeeb8096235b534a9bfa53c9d"><div class="ttname"><a href="struct_r_c_c___osc_init_type_def.html#ad499b1bbeeb8096235b534a9bfa53c9d">RCC_OscInitTypeDef::HSEState</a></div><div class="ttdeci">uint32_t HSEState</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_rcc.h:72</div></div>
<div class="ttc" id="struct_r_c_c___osc_init_type_def_html_abb72dd5bfb99667e36d99b6887f80a0a"><div class="ttname"><a href="struct_r_c_c___osc_init_type_def.html#abb72dd5bfb99667e36d99b6887f80a0a">RCC_OscInitTypeDef::LSEState</a></div><div class="ttdeci">uint32_t LSEState</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_rcc.h:75</div></div>
<div class="ttc" id="stm32f4xx__hal__def_8h_html_a63c0679d1cb8b8c684fbb0632743478f"><div class="ttname"><a href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a></div><div class="ttdeci">HAL_StatusTypeDef</div><div class="ttdoc">HAL Status structures definition   </div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_def.h:55</div></div>
<div class="ttc" id="struct_r_c_c___osc_init_type_def_html_a23b9d1da2a92936c618d2416406275a3"><div class="ttname"><a href="struct_r_c_c___osc_init_type_def.html#a23b9d1da2a92936c618d2416406275a3">RCC_OscInitTypeDef::OscillatorType</a></div><div class="ttdeci">uint32_t OscillatorType</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_rcc.h:69</div></div>
<div class="ttc" id="struct_r_c_c___osc_init_type_def_html"><div class="ttname"><a href="struct_r_c_c___osc_init_type_def.html">RCC_OscInitTypeDef</a></div><div class="ttdoc">RCC Internal/External Oscillator (HSE, HSI, LSE and LSI) configuration structure definition. </div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_rcc.h:67</div></div>
<div class="ttc" id="struct_r_c_c___osc_init_type_def_html_a9acc15f6278f950ef02d5d6f819f68e8"><div class="ttname"><a href="struct_r_c_c___osc_init_type_def.html#a9acc15f6278f950ef02d5d6f819f68e8">RCC_OscInitTypeDef::LSIState</a></div><div class="ttdeci">uint32_t LSIState</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_rcc.h:84</div></div>
<div class="ttc" id="struct_r_c_c___clk_init_type_def_html_a082c91ea9f270509aca7ae6ec42c2a54"><div class="ttname"><a href="struct_r_c_c___clk_init_type_def.html#a082c91ea9f270509aca7ae6ec42c2a54">RCC_ClkInitTypeDef::AHBCLKDivider</a></div><div class="ttdeci">uint32_t AHBCLKDivider</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_rcc.h:101</div></div>
<div class="ttc" id="struct_r_c_c___clk_init_type_def_html_a994aca51c40decfc340e045da1a6ca19"><div class="ttname"><a href="struct_r_c_c___clk_init_type_def.html#a994aca51c40decfc340e045da1a6ca19">RCC_ClkInitTypeDef::APB1CLKDivider</a></div><div class="ttdeci">uint32_t APB1CLKDivider</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_rcc.h:104</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
