# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.1 [s].
acom -work SeqMult -2002  $DSN/src/Sequential.vhd
# Compile...
# File: F:\VHDL\SequentialMultiplier\SeqMult\src\Sequential.vhd
# Compile Entity "seq_ent"
# Compile Architecture "behavior" of Entity "seq_ent"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -work SeqMult -2002  $DSN/src/TestBench/seq_ent_TB.vhd
# Compile...
# File: F:\VHDL\SequentialMultiplier\SeqMult\src\TestBench\seq_ent_TB.vhd
# Compile Entity "seq_ent_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "seq_ent_tb"
# Error: COMP96_0018: seq_ent_TB.vhd : (17, 2): Identifier expected.
# Error: COMP96_0015: seq_ent_TB.vhd : (17, 2): ')' expected.
# Error: COMP96_0015: seq_ent_TB.vhd : (17, 2): ';' expected.
# Error: COMP96_0018: seq_ent_TB.vhd : (17, 15): Identifier expected.
# Compile Configuration "TESTBENCH_FOR_seq_ent"
# Error: ELAB1_0030: seq_ent_TB.vhd : (51, 0): Port "clk" is on component "seq_ent" but not on the entity "seq_ent".
# Error: COMP96_0203: seq_ent_TB.vhd : (52, 4): Binding indication has neither a generic map aspect nor a port map aspect.
# Error: ELAB1_0030: seq_ent_TB.vhd : (52, 0): Port "clk" is on component "seq_ent" but not on the entity "seq_ent".
# Compile failure 7 Errors 0 Warnings  Analysis time :  62.0 [ms]
acom -work SeqMult -2002  $DSN/src/sequential.vhd $DSN/src/testbench/seq_ent_tb.vhd
# Compile...
# File: F:\VHDL\SequentialMultiplier\SeqMult\src\sequential.vhd
# Compile Entity "seq_ent"
# Compile Architecture "behavior" of Entity "seq_ent"
# File: F:\VHDL\SequentialMultiplier\SeqMult\src\testbench\seq_ent_tb.vhd
# Compile Entity "seq_ent_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "seq_ent_tb"
# Error: COMP96_0015: seq_ent_tb.vhd : (17, 2): ')' expected.
# Error: COMP96_0015: seq_ent_tb.vhd : (17, 2): ';' expected.
# Error: COMP96_0018: seq_ent_tb.vhd : (17, 15): Identifier expected.
# Compile Configuration "TESTBENCH_FOR_seq_ent"
# Error: ELAB1_0030: seq_ent_tb.vhd : (51, 0): Port "clk" is on component "seq_ent" but not on the entity "seq_ent".
# Error: COMP96_0203: seq_ent_tb.vhd : (52, 4): Binding indication has neither a generic map aspect nor a port map aspect.
# Error: ELAB1_0030: seq_ent_tb.vhd : (52, 0): Port "clk" is on component "seq_ent" but not on the entity "seq_ent".
# Compile failure 6 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -work SeqMult -2002  $DSN/src/sequential.vhd $DSN/src/testbench/seq_ent_tb.vhd
# Compile...
# File: F:\VHDL\SequentialMultiplier\SeqMult\src\sequential.vhd
# Compile Entity "seq_ent"
# Compile Architecture "behavior" of Entity "seq_ent"
# File: F:\VHDL\SequentialMultiplier\SeqMult\src\testbench\seq_ent_tb.vhd
# Compile Entity "seq_ent_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "seq_ent_tb"
# Compile Configuration "TESTBENCH_FOR_seq_ent"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -advdataflow  seq_ent_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 1747 kB (elbread=1023 elab2=453 kernel=270 sdf=0)
# KERNEL: ASDB file was created in location F:\VHDL\SequentialMultiplier\SeqMult\src\wave.asdb
#  6:54 PM, Saturday, April 28, 2018
#  Simulation has been initialized
#  Selected Top-Level: seq_ent_tb (tb_architecture)
# 3 signal(s) traced.
run 100 ns
# KERNEL: stopped at time: 100 ns
run
run 100 ns
run 100 ns
run
run
endsim
# KERNEL: stopped at time: 1357879400 ns
#  Simulation has been stopped
