<stg><name>lzBooster<255, 16384, 64></name>


<trans_list>

<trans id="64" from="1" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln601" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="65" from="1" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln601" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="66" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="68" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="70" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="71" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="72" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="73" from="7" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln601" val="0"/>
<literal name="icmp_ln669" val="0"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="64">
<![CDATA[
entry:0 %outValue_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="outValue_loc"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="8" op_0_bw="64">
<![CDATA[
entry:1 %p_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="p_loc"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_size, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3 %input_size_1 = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %input_size

]]></Node>
<StgValue><ssdm name="input_size_1"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_size_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:5 %write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %input_size_c, i32 %input_size_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:6 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %boosterStream, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %boosterStream, void @empty_3, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %bestMatchStream, void @empty_3, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="64">
<![CDATA[
entry:9 %local_mem = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_mem"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:10 %icmp_ln601 = icmp_eq  i32 %input_size_1, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln601"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:11 %br_ln601 = br i1 %icmp_ln601, void %if.end, void %return

]]></Node>
<StgValue><ssdm name="br_ln601"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
if.end:0 %specmemcore_ln603 = specmemcore void @_ssdm_op_SpecMemCore, i8 %local_mem, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln603"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1">
<![CDATA[
if.end:1 %guard_variable_for_void_lzBooster_stream_stream_unsigned_int_nextMatchCh_load = load i1 %guard_variable_for_void_lzBooster_stream_stream_unsigned_int_nextMatchCh

]]></Node>
<StgValue><ssdm name="guard_variable_for_void_lzBooster_stream_stream_unsigned_int_nextMatchCh_load"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="8">
<![CDATA[
if.end:2 %nextMatchCh_load = load i8 %nextMatchCh

]]></Node>
<StgValue><ssdm name="nextMatchCh_load"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end:3 %br_ln614 = br i1 %guard_variable_for_void_lzBooster_stream_stream_unsigned_int_nextMatchCh_load, void %init.check11, void %lz_booster

]]></Node>
<StgValue><ssdm name="br_ln614"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="guard_variable_for_void_lzBooster_stream_stream_unsigned_int_nextMatchCh_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32">
<![CDATA[
init.check11:0 %match_loc_reg_load = load i32 %match_loc_reg

]]></Node>
<StgValue><ssdm name="match_loc_reg_load"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="guard_variable_for_void_lzBooster_stream_stream_unsigned_int_nextMatchCh_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="14" op_0_bw="32">
<![CDATA[
init.check11:1 %trunc_ln614 = trunc i32 %match_loc_reg_load

]]></Node>
<StgValue><ssdm name="trunc_ln614"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="guard_variable_for_void_lzBooster_stream_stream_unsigned_int_nextMatchCh_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="14">
<![CDATA[
init.check11:2 %zext_ln614 = zext i14 %trunc_ln614

]]></Node>
<StgValue><ssdm name="zext_ln614"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="guard_variable_for_void_lzBooster_stream_stream_unsigned_int_nextMatchCh_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
init.check11:3 %local_mem_addr = getelementptr i8 %local_mem, i64 0, i64 %zext_ln614

]]></Node>
<StgValue><ssdm name="local_mem_addr"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="guard_variable_for_void_lzBooster_stream_stream_unsigned_int_nextMatchCh_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="14">
<![CDATA[
init.check11:4 %local_mem_load = load i14 %local_mem_addr

]]></Node>
<StgValue><ssdm name="local_mem_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="29" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="guard_variable_for_void_lzBooster_stream_stream_unsigned_int_nextMatchCh_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="14">
<![CDATA[
init.check11:4 %local_mem_load = load i14 %local_mem_addr

]]></Node>
<StgValue><ssdm name="local_mem_load"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="guard_variable_for_void_lzBooster_stream_stream_unsigned_int_nextMatchCh_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
init.check11:5 %store_ln614 = store i1 1, i1 %guard_variable_for_void_lzBooster_stream_stream_unsigned_int_nextMatchCh

]]></Node>
<StgValue><ssdm name="store_ln614"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="guard_variable_for_void_lzBooster_stream_stream_unsigned_int_nextMatchCh_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
init.check11:6 %br_ln614 = br void %lz_booster

]]></Node>
<StgValue><ssdm name="br_ln614"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
lz_booster:4 %fence_ln617 = fence void @_ssdm_op_Fence, i32 %input_size, i32 %input_size_c, i32 4294967295, i32 %bestMatchStream, i32 %boosterStream

]]></Node>
<StgValue><ssdm name="fence_ln617"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="33" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
lz_booster:1 %nextMatchCh_loc_0 = phi i8 %local_mem_load, void %init.check11, i8 %nextMatchCh_load, void %if.end

]]></Node>
<StgValue><ssdm name="nextMatchCh_loc_0"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
lz_booster:2 %sub = add i32 %input_size_1, i32 4294967232

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
lz_booster:3 %icmp_ln617 = icmp_eq  i32 %sub, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln617"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="32" op_5_bw="32" op_6_bw="8" op_7_bw="32" op_8_bw="16" op_9_bw="32" op_10_bw="1" op_11_bw="8" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
lz_booster:5 %call_ln614 = call void @lzBooster<255, 16384, 64>_Pipeline_lz_booster, i8 %nextMatchCh_loc_0, i32 %sub, i8 %local_mem, i32 %bestMatchStream, i32 %boosterStream, i8 %p_loc, i32 %outValue_loc, i16 %skip_len_reg, i32 %match_loc_reg, i1 %matchFlag_reg, i8 %match_len_reg

]]></Node>
<StgValue><ssdm name="call_ln614"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="37" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="32" op_5_bw="32" op_6_bw="8" op_7_bw="32" op_8_bw="16" op_9_bw="32" op_10_bw="1" op_11_bw="8" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
lz_booster:5 %call_ln614 = call void @lzBooster<255, 16384, 64>_Pipeline_lz_booster, i8 %nextMatchCh_loc_0, i32 %sub, i8 %local_mem, i32 %bestMatchStream, i32 %boosterStream, i8 %p_loc, i32 %outValue_loc, i16 %skip_len_reg, i32 %match_loc_reg, i1 %matchFlag_reg, i8 %match_len_reg

]]></Node>
<StgValue><ssdm name="call_ln614"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="38" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
lz_booster:0 %nextMatchCh_flag_0 = phi i1 1, void %init.check11, i1 0, void %if.end

]]></Node>
<StgValue><ssdm name="nextMatchCh_flag_0"/></StgValue>
</operation>

<operation id="39" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln617" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
lz_booster:6 %p_loc_load = load i8 %p_loc

]]></Node>
<StgValue><ssdm name="p_loc_load"/></StgValue>
</operation>

<operation id="40" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
lz_booster:7 %outValue_loc_load = load i32 %outValue_loc

]]></Node>
<StgValue><ssdm name="outValue_loc_load"/></StgValue>
</operation>

<operation id="41" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
lz_booster:8 %xor_ln617 = xor i1 %icmp_ln617, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln617"/></StgValue>
</operation>

<operation id="42" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
lz_booster:9 %or_ln617 = or i1 %nextMatchCh_flag_0, i1 %xor_ln617

]]></Node>
<StgValue><ssdm name="or_ln617"/></StgValue>
</operation>

<operation id="43" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
lz_booster:10 %select_ln617 = select i1 %icmp_ln617, i8 %nextMatchCh_loc_0, i8 %p_loc_load

]]></Node>
<StgValue><ssdm name="select_ln617"/></StgValue>
</operation>

<operation id="44" st_id="6" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
lz_booster:11 %write_ln667 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %boosterStream, i32 %outValue_loc_load

]]></Node>
<StgValue><ssdm name="write_ln667"/></StgValue>
</operation>

<operation id="45" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
lz_booster:12 %br_ln617 = br i1 %or_ln617, void %for.end.new, void %mergeST

]]></Node>
<StgValue><ssdm name="br_ln617"/></StgValue>
</operation>

<operation id="46" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln617" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
mergeST:0 %store_ln614 = store i8 %select_ln617, i8 %nextMatchCh

]]></Node>
<StgValue><ssdm name="store_ln614"/></StgValue>
</operation>

<operation id="47" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln617" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0">
<![CDATA[
mergeST:1 %br_ln0 = br void %for.end.new

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="48" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="7" op_0_bw="32">
<![CDATA[
for.end.new:0 %i_4 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="49" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.end.new:1 %store_ln669 = store i7 0, i7 %i_4

]]></Node>
<StgValue><ssdm name="store_ln669"/></StgValue>
</operation>

<operation id="50" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0">
<![CDATA[
for.end.new:2 %br_ln669 = br void %for.inc73

]]></Node>
<StgValue><ssdm name="br_ln669"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="51" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln601" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc73:0 %i = load i7 %i_4

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="52" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln601" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc73:1 %icmp_ln669 = icmp_eq  i7 %i, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln669"/></StgValue>
</operation>

<operation id="53" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln601" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc73:2 %i_6 = add i7 %i, i7 1

]]></Node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>

<operation id="54" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln601" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc73:3 %br_ln669 = br i1 %icmp_ln669, void %for.inc73.split, void %return.loopexit

]]></Node>
<StgValue><ssdm name="br_ln669"/></StgValue>
</operation>

<operation id="55" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln601" val="0"/>
<literal name="icmp_ln669" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc73.split:0 %specpipeline_ln670 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_4

]]></Node>
<StgValue><ssdm name="specpipeline_ln670"/></StgValue>
</operation>

<operation id="56" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln601" val="0"/>
<literal name="icmp_ln669" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc73.split:1 %speclooptripcount_ln669 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln669"/></StgValue>
</operation>

<operation id="57" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln601" val="0"/>
<literal name="icmp_ln669" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc73.split:2 %specloopname_ln669 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8

]]></Node>
<StgValue><ssdm name="specloopname_ln669"/></StgValue>
</operation>

<operation id="58" st_id="7" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln601" val="0"/>
<literal name="icmp_ln669" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc73.split:3 %bestMatchStream_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %bestMatchStream

]]></Node>
<StgValue><ssdm name="bestMatchStream_read"/></StgValue>
</operation>

<operation id="59" st_id="7" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln601" val="0"/>
<literal name="icmp_ln669" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
for.inc73.split:4 %write_ln671 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %boosterStream, i32 %bestMatchStream_read

]]></Node>
<StgValue><ssdm name="write_ln671"/></StgValue>
</operation>

<operation id="60" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln601" val="0"/>
<literal name="icmp_ln669" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc73.split:5 %store_ln669 = store i7 %i_6, i7 %i_4

]]></Node>
<StgValue><ssdm name="store_ln669"/></StgValue>
</operation>

<operation id="61" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln601" val="0"/>
<literal name="icmp_ln669" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0">
<![CDATA[
for.inc73.split:6 %br_ln669 = br void %for.inc73

]]></Node>
<StgValue><ssdm name="br_ln669"/></StgValue>
</operation>

<operation id="62" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln601" val="0"/>
<literal name="icmp_ln669" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0">
<![CDATA[
return.loopexit:0 %br_ln0 = br void %return

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="63" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln669" val="1"/>
</and_exp><and_exp><literal name="icmp_ln601" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0">
<![CDATA[
return:0 %ret_ln673 = ret

]]></Node>
<StgValue><ssdm name="ret_ln673"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
