# SPDX-FileCopyrightText: Copyright (C) 2026 Advanced Micro Devices, Inc. All rights reserved.
# SPDX-License-Identifier: Apache-2.0

import numpy as np
from ml_dtypes import bfloat16

import aie.dialects.index as index
from aie.dialects.aie import T
from aie.helpers.dialects.scf import _for as range_
from aie.helpers.taplib import TensorAccessPattern
from aie.iron import Kernel, ObjectFifo, Program, Runtime, TaskGroup, Worker
from iron.operators._trace import maybe_enable_trace

"""
Matrix-vector design

Calls into the mv.cc kernel code. That kernel computes `m_input` output rows per call.


 - cols: Number of AIE columns to split work across
 - M: number of rows in the matrix
 - K: number of columns in the matrix == number of rows in the vector
 - m_input: number of input rows stored on each AIE core == chunk size for data movement of input A
 - m_output: number of output rows stored on each AIE core == chunk size for data movement of output C
 - num_batches: number of iterations of this mat-vec to perform on contiguous matrices and vectors in memory (results concatenated)
"""


def my_matvec(
    dev,
    cols,
    M,
    K,
    m_input,
    m_output=None,
    num_batches=1,
    kernel_object="mv.o",
    func_prefix="",
    verbose=False,
    dtype_a="bf16",
    epilogue="none",
):
    if m_output is None:
        m_output = m_input

    if verbose:
        print(f"Device: {dev}")
        print(f"Matrix dimensions: M={M}, K={K}")
        print(f"Tiling: m_input={m_input}, m_output={m_output}")
        print(f"Columns: {cols}")

    # The reason for the following requirement is because we first acquire output rows from the C FIFO, then fill those acquiring rows of the A input.
    assert (
        m_output % m_input == 0 and m_output >= m_input
    ), "m_output must be a multiple of m_input"
    assert m_output <= M // cols, "m_output must be less than or equal to M/cols"
    assert (M // cols) % m_output == 0, "m_output must evenly divide M/cols"
    assert m_input <= M // cols, "m_input must be less than or equal to M/cols"
    assert (M // cols) % m_input == 0, "m_input must evenly divide M/cols"

    vectorized = True
    # B (vector) + C (output) are always bf16; A (matrix) may be int8 (a quantized resident K/V cache that
    # halves its LPDDR re-read) via dtype_a="int8" -> binds matvec_vectorized_i8_bf16 (widens int8 A to bf16,
    # MACs with bf16 B; per-tensor dequant scale folded host-side). bf16 path unchanged (default).
    dtype_in = np.dtype[bfloat16]  # B vector dtype
    dtype_in_str = "bf16"
    dtype_out = np.dtype[bfloat16]
    dtype_out_str = "bf16"
    # A (matrix) may be int8 (a quantized resident K/V cache that halves its LPDDR re-read). To avoid an
    # i8-typed MLIR buffer (the fusion arena is bf16 + reinterpret_cast can't change element type), the int8
    # bytes are STORED IN A bf16-TYPED buffer with HALF the inner dim (2 int8 per bf16 slot); the kernel
    # (matvec_vectorized_i8_bf16) reinterprets bf16->int8 at the C level. So A stays bf16 in MLIR (no fusion
    # change), DIM_K (the int8 contract length) stays K.
    if dtype_a == "int8":
        dtype_a_str = "i8"
        a_k = K // 2  # K int8 bytes per row = K//2 bf16 slots
    else:
        dtype_a_str = "bf16"
        a_k = K

    assert M % cols == 0

    L1_A_ty = np.ndarray[
        (
            m_input,
            a_k,
        ),
        dtype_in,
    ]
    L1_B_ty = np.ndarray[(K,), dtype_in]
    L1_C_ty = np.ndarray[(m_output,), dtype_out]
    L3_A_ty = np.ndarray[
        (num_batches * M * a_k,),
        dtype_in,
    ]
    L3_B_ty = np.ndarray[(num_batches * K,), dtype_in]
    L3_C_ty = np.ndarray[(num_batches * M,), dtype_out]

    func_type = "vectorized" if vectorized else "scalar"
    matvec = Kernel(
        f"{func_prefix}matvec_{func_type}_{dtype_a_str}_{dtype_out_str}",
        f"{func_prefix}{kernel_object}",
        [np.int32, np.int32, L1_A_ty, L1_B_ty, L1_C_ty],
    )
    # Optional fused activation over the full m_output C-tile, applied once per tile in core_body
    # (after the matvec inner-loop has filled all rows) rather than per matvec call, whose m_input
    # tile can be smaller than the 16-wide activation vector.
    assert epilogue in ("none", "gelu")
    gelu_kernel = None
    if epilogue == "gelu":
        # The activation kernel is bf16; the int8-A path binds a different matvec and is excluded.
        assert dtype_a_str == "bf16", "gelu epilogue is bf16-only"
        assert (
            m_output % 16 == 0
        ), f"gelu epilogue needs m_output % 16 == 0 (got {m_output})"
        gelu_kernel = Kernel(
            f"{func_prefix}gelu_tile_bf16",
            f"{func_prefix}{kernel_object}",
            [np.int32, L1_C_ty],
        )

    A_L3L1_fifos = [
        ObjectFifo(L1_A_ty, name=f"A_L3L1_{i}", depth=2) for i in range(cols)
    ]
    B_L3L1_fifos = [
        ObjectFifo(L1_B_ty, name=f"B_L3L1_{i}", depth=1) for i in range(cols)
    ]
    C_L1L3_fifos = [
        ObjectFifo(L1_C_ty, name=f"C_L1L3_{i}", depth=2) for i in range(cols)
    ]

    def core_body(A_L3L1_fifo, B_L3L1_fifo, C_L1L3_fifo, matvec, gelu_kernel=None):
        one_idx = index.constant(1)
        for _ in range_(0xFFFFFFFF):  # batch dim handled as part of this loop
            b = B_L3L1_fifo.acquire(1)
            # The kernel function computes m output rows; each core is responsible for (M/cols) output rows, so we need to call the kernel (M/cols)/m times.
            for i_idx in range_(M // m_output // cols):
                c = C_L1L3_fifo.acquire(1)
                i_i32 = index.casts(T.i32(), i_idx)
                for j_idx in range_(m_output // m_input):
                    j_i32 = index.casts(T.i32(), j_idx)
                    output_row_offset = j_i32 * m_input
                    a = A_L3L1_fifo.acquire(1)
                    matvec(m_input, output_row_offset, a, b, c)
                    A_L3L1_fifo.release(1)
                if gelu_kernel is not None:
                    gelu_kernel(m_output, c)
                C_L1L3_fifo.release(1)
            B_L3L1_fifo.release(1)

    workers = [
        Worker(
            core_body,
            [
                A_L3L1_fifos[i].cons(),
                B_L3L1_fifos[i].cons(),
                C_L1L3_fifos[i].prod(),
                matvec,
            ]
            + ([gelu_kernel] if epilogue == "gelu" else []),
        )
        for i in range(cols)
    ]

    # Distribution pattern for the input matrix A: each AIE core gets a contiguous chunk of rows.
    # The input matrix in DDR is MxK-sized (row-major); each core processes (M/cols)xK-sized matrices in chunks of mxK-sized tiles.
    # The chunking into mxK-sized tiles happens in the ObjectFIFO; the shim puts all data on the stream in sequence.
    A_taps = [
        [
            TensorAccessPattern(
                tensor_dims=L3_A_ty.__args__[0],
                # A is laid out in a_k-wide rows (a_k = K for bf16, K//2 for the int8-bytes-in-bf16 buffer).
                offset=col * (M // cols) * a_k + batch * M * a_k,
                sizes=[1, 1, 1, (M // cols) * a_k],
                strides=[0, 0, 0, 1],
            )
            for batch in range(num_batches)
        ]
        for col in range(cols)
    ]

    # Every column gets the entirety of the vector B.
    # This design assumes that all of B fits on the cores.
    B_tap = TensorAccessPattern(
        tensor_dims=L3_B_ty.__args__[0],
        offset=0,
        sizes=[1, 1, 1, num_batches * K],
        strides=[0, 0, 0, 1],
    )

    # Collection pattern for the output vector C: each AIE core writes back its contiguous chunk of rows.
    C_taps = [
        [
            TensorAccessPattern(
                tensor_dims=L3_C_ty.__args__[0],
                offset=col * (M // cols) + batch * M,
                sizes=[1, 1, 1, (M // cols)],
                strides=[0, 0, 0, 1],
            )
            for batch in range(num_batches)
        ]
        for col in range(cols)
    ]

    # Batch coalescing replaces the per-batch unroll with a single iterated BD.
    #
    # Within one batch the run is contiguous (A_run = (M//cols)*K elements).
    # The batch stride is the full matrix (A_bstride = M*K), so for cols>1 each column
    # gathers its own slice out of every batch with a gap in between.
    #
    # The contiguous run is then split into two wrap dims [run_hi, run_lo] ONLY to fit
    # the AIE shim's 10-bit (1023) wrap-size cap.
    #
    # FIXME: pull these shim BD bounds from the MLIR-AIE target model rather than
    # hard-coding them; they live in verifyStridesWraps in
    # https://github.com/Xilinx/mlir-aie/blob/main/lib/Dialect/AIEX/IR/AIEXDialect.cpp
    MAX_WRAP = 1023
    MAX_STRIDE = (1 << 20) - 1  # conservative element-stride bound for the wrap dims
    GRAN_ELEMS = 2  # 4-byte shim granularity / 2-byte bf16 element

    def split_run(run, lim=MAX_WRAP, gran=GRAN_ELEMS):
        """Factor a contiguous run into (hi, lo), both <= lim and lo a multiple of gran
        (the address-granularity-aligned inner size), lo maximal. None if no such
        split exists (caller then falls back to the per-batch path)."""
        lo_start = (lim // gran) * gran
        for lo in range(lo_start, 0, -gran):
            if run % lo == 0 and (run // lo) <= lim:
                return (run // lo, lo)
        return None

    A_run, A_bstride = (M // cols) * K, M * K
    C_run, C_bstride = (M // cols), M
    A_split, C_split = split_run(A_run), split_run(C_run)
    coalesce = (
        num_batches > 1
        and A_bstride <= MAX_STRIDE
        and C_bstride <= MAX_STRIDE
        and A_bstride % GRAN_ELEMS == 0
        and C_bstride % GRAN_ELEMS == 0
        and A_split is not None
        and C_split is not None
    )

    def coalesced_tap(L3_ty, col_off, split, bstride):
        run_hi, run_lo = split
        return TensorAccessPattern(
            tensor_dims=L3_ty.__args__[0],
            offset=col_off,
            sizes=[1, num_batches, run_hi, run_lo],
            strides=[0, bstride, run_lo, 1],
        )

    if coalesce:
        # Dropping the per-batch drain wait lets the single iterated fill BD run ahead of
        # the core. ObjectFifo lock backpressure keeps that safe: a producer that gets
        # ahead BLOCKS on the buffer lock (worst case a stall, never a corrupting
        # overrun). depth>=2 only buys OVERLAP of fill with compute, so it is a
        # performance guard here, not a correctness requirement (depth==1 is correct but
        # fully serial).
        assert all(f.depth >= 2 for f in A_L3L1_fifos) and all(
            f.depth >= 2 for f in C_L1L3_fifos
        ), "coalesced GEMV wants A/C ObjectFifo depth>=2 for fill/compute overlap"
        A_taps_coalesced = [
            coalesced_tap(L3_A_ty, col * (M // cols) * K, A_split, A_bstride)
            for col in range(cols)
        ]
        C_taps_coalesced = [
            coalesced_tap(L3_C_ty, col * (M // cols), C_split, C_bstride)
            for col in range(cols)
        ]

    def sequence(A, B, C, B_L3L1_fifos_prods, A_L3L1_fifos_prods, C_L1L3_fifos_conss):
        tg_b = TaskGroup()
        for col in range(cols):
            # Simple linear transfer of B, includes all batches in sequence
            B_L3L1_fifos_prods[col].fill(B, B_tap, group=tg_b)
        # Coalesced: one iterated BD per column covers all batches (num_waits==1, a
        # single drain wait for the whole column). Fallback (incl. num_batches==1): the
        # stock per-batch unroll (num_waits==num_batches, one wait per batch). The fills
        # and drains are otherwise identical; only the TAP and the wait count differ.
        num_waits = 1 if coalesce else num_batches
        for w in range(num_waits):
            tg_ac = TaskGroup()
            for col in range(cols):
                a_tap = A_taps_coalesced[col] if coalesce else A_taps[col][w]
                A_L3L1_fifos_prods[col].fill(A, a_tap, group=tg_ac)
            for col in range(cols):
                c_tap = C_taps_coalesced[col] if coalesce else C_taps[col][w]
                C_L1L3_fifos_conss[col].drain(
                    C,
                    c_tap,
                    group=tg_ac,
                    wait=True,
                )
            tg_ac.finish()
        tg_b.finish()

    rt = Runtime(
        sequence,
        [
            L3_A_ty,
            L3_B_ty,
            L3_C_ty,
            [of.prod() for of in B_L3L1_fifos],
            [of.prod() for of in A_L3L1_fifos],
            [of.cons() for of in C_L1L3_fifos],
        ],
    )
    prog = Program(dev, rt, workers=workers)
    # gemv takes no trace_size argument, so the IRON_TRACE_SIZE fallback is the whole knob.
    maybe_enable_trace(prog, None, workers)
    return prog.resolve_program()
