<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<HTML>
 <HEAD>
   <TITLE> [Haiku-commits] r23220 - in haiku/trunk:	headers/private/graphics/intel_extreme	src/add-ons/kernel/drivers/graphics/intel_extreme
   </TITLE>
   <LINK REL="Index" HREF="http://lists.berlios.de/pipermail/haiku-commits/2008-January/index.html" >
   <LINK REL="made" HREF="mailto:haiku-commits%40lists.berlios.de?Subject=Re%3A%20%5BHaiku-commits%5D%20r23220%20-%20in%20haiku/trunk%3A%0A%09headers/private/graphics/intel_extreme%0A%09src/add-ons/kernel/drivers/graphics/intel_extreme&In-Reply-To=%3C200801021844.m02IieRf031125%40sheep.berlios.de%3E">
   <META NAME="robots" CONTENT="index,nofollow">
   <style type="text/css">
       pre {
           white-space: pre-wrap;       /* css-2.1, curent FF, Opera, Safari */
           }
   </style>
   <META http-equiv="Content-Type" content="text/html; charset=us-ascii">
   <LINK REL="Previous"  HREF="005159.html">
   <LINK REL="Next"  HREF="005161.html">
 </HEAD>
 <BODY BGCOLOR="#ffffff">
   <H1>[Haiku-commits] r23220 - in haiku/trunk:	headers/private/graphics/intel_extreme	src/add-ons/kernel/drivers/graphics/intel_extreme</H1>
    <B>axeld at BerliOS</B> 
    <A HREF="mailto:haiku-commits%40lists.berlios.de?Subject=Re%3A%20%5BHaiku-commits%5D%20r23220%20-%20in%20haiku/trunk%3A%0A%09headers/private/graphics/intel_extreme%0A%09src/add-ons/kernel/drivers/graphics/intel_extreme&In-Reply-To=%3C200801021844.m02IieRf031125%40sheep.berlios.de%3E"
       TITLE="[Haiku-commits] r23220 - in haiku/trunk:	headers/private/graphics/intel_extreme	src/add-ons/kernel/drivers/graphics/intel_extreme">axeld at mail.berlios.de
       </A><BR>
    <I>Wed Jan  2 19:44:40 CET 2008</I>
    <P><UL>
        <LI>Previous message: <A HREF="005159.html">[Haiku-commits] r23219 - haiku/trunk/src/system/kernel
</A></li>
        <LI>Next message: <A HREF="005161.html">[Haiku-commits] r23221 - haiku/trunk/src/add-ons/kernel/bus_managers
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#5160">[ date ]</a>
              <a href="thread.html#5160">[ thread ]</a>
              <a href="subject.html#5160">[ subject ]</a>
              <a href="author.html#5160">[ author ]</a>
         </LI>
       </UL>
    <HR>  
<!--beginarticle-->
<PRE>Author: axeld
Date: 2008-01-02 19:44:39 +0100 (Wed, 02 Jan 2008)
New Revision: 23220
ViewCVS: <A HREF="http://svn.berlios.de/viewcvs/haiku?rev=23220&amp;view=rev">http://svn.berlios.de/viewcvs/haiku?rev=23220&amp;view=rev</A>

Modified:
   haiku/trunk/headers/private/graphics/intel_extreme/intel_extreme.h
   haiku/trunk/src/add-ons/kernel/drivers/graphics/intel_extreme/driver.cpp
   haiku/trunk/src/add-ons/kernel/drivers/graphics/intel_extreme/intel_extreme.cpp
   haiku/trunk/src/add-ons/kernel/drivers/graphics/intel_extreme/intel_extreme_private.h
Log:
* Added support for the G33 line of chips: mode setting and acceleration is working fine AFAICT.
* Implemented mapping the GTT area for i9xx chips other than the i965. This should also fix the
  driver working with these chips at all.
* The memory used by the driver now take the GTT area into account - before the GTT could be
  overwritten theoretically...
* Added fix for some i965 quirks from the X driver.
* Added some overlay definitions for the i965.
* Started support for G33 overlay (not complete yet).


Modified: haiku/trunk/headers/private/graphics/intel_extreme/intel_extreme.h
===================================================================
--- haiku/trunk/headers/private/graphics/intel_extreme/intel_extreme.h	2008-01-02 17:33:27 UTC (rev 23219)
+++ haiku/trunk/headers/private/graphics/intel_extreme/intel_extreme.h	2008-01-02 18:44:39 UTC (rev 23220)
@@ -27,9 +27,10 @@
 #define INTEL_TYPE_9xx			0x04
 #define INTEL_TYPE_83x			0x10
 #define INTEL_TYPE_85x			0x20
-#define INTEL_TYPE_915			0x10
+#define INTEL_TYPE_91x			0x10
 #define INTEL_TYPE_945			0x20
 #define INTEL_TYPE_965			0x40
+#define INTEL_TYPE_G33			0x80
 
 #define DEVICE_NAME				&quot;intel_extreme&quot;
 #define INTEL_ACCELERANT_NAME	&quot;intel_extreme.accelerant&quot;
@@ -84,6 +85,7 @@
 	bool			overlay_active;
 	uint32			overlay_token;
 	uint8*			physical_overlay_registers;
+	uint32			overlay_offset;
 
 	bool			hardware_cursor_enabled;
 	sem_id			vblank_sem;
@@ -138,13 +140,18 @@
 
 // PCI bridge memory management
 #define INTEL_GRAPHICS_MEMORY_CONTROL	0x52
+#define MEMORY_MASK						0x01
 #define STOLEN_MEMORY_MASK				0x70
+#define i965_GTT_MASK					0x000e
+#define G33_GTT_MASK					0x0300
 
 // models i830 and up
 #define i830_LOCAL_MEMORY_ONLY			0x10
 #define i830_STOLEN_512K				0x20
 #define i830_STOLEN_1M					0x30
 #define i830_STOLEN_8M					0x40
+#define i830_FRAME_BUFFER_64M			0x01
+#define i830_FRAME_BUFFER_128M			0x00
 
 // models i855 and up
 #define i855_STOLEN_MEMORY_1M			0x10
@@ -154,6 +161,8 @@
 #define i855_STOLEN_MEMORY_32M			0x50
 #define i855_STOLEN_MEMORY_48M			0x60
 #define i855_STOLEN_MEMORY_64M			0x70
+#define i855_STOLEN_MEMORY_128M			0x80
+#define i855_STOLEN_MEMORY_256M			0x90
 
 // graphics page translation table
 #define INTEL_PAGE_TABLE_CONTROL		0x02020
@@ -163,6 +172,11 @@
 #define i830_GTT_SIZE					0x20000
 #define i965_GTT_BASE					0x80000	// (- 0xfffff)
 #define i965_GTT_SIZE					0x80000
+#define i965_GTT_128K					(2 &lt;&lt; 1)
+#define i965_GTT_256K					(1 &lt;&lt; 1)
+#define i965_GTT_512K					(0 &lt;&lt; 1)
+#define G33_GTT_1M						(1 &lt;&lt; 8)
+#define G33_GTT_2M						(2 &lt;&lt; 8)
 #define GTT_ENTRY_VALID					0x01
 #define GTT_ENTRY_LOCAL_MEMORY			0x02
 
@@ -481,12 +495,21 @@
 
 	uint32 _reserved20;
 
+	uint32 start_0y;
+	uint32 start_1y;
+	uint32 start_0u;
+	uint32 start_0v;
+	uint32 start_1u;
+	uint32 start_1v;
+	uint32 _reserved21[6];
+#if 0
 	// (0x70) AWINPOS - alpha blend window position
 	uint32 awinpos;
 	// (0x74) AWINSZ - alpha blend window size
 	uint32 awinsz;
 
 	uint32 _reserved21[10];
+#endif
 
 	// (0xa0) FASTHSCALE - fast horizontal downscale (strangely enough,
 	// the next two registers switch the usual Y/RGB vs. UV order)
@@ -509,6 +532,10 @@
 	uint16 horizontal_coefficients_uv[128];
 };
 
+// i965 overlay support is currently realized using its 3D hardware
+#define INTEL_i965_OVERLAY_STATE_SIZE	36864
+#define INTEL_i965_3D_CONTEXT_SIZE		32768
+
 struct hardware_status {
 	uint32	interrupt_status_register;
 	uint32	_reserved0[3];

Modified: haiku/trunk/src/add-ons/kernel/drivers/graphics/intel_extreme/driver.cpp
===================================================================
--- haiku/trunk/src/add-ons/kernel/drivers/graphics/intel_extreme/driver.cpp	2008-01-02 17:33:27 UTC (rev 23219)
+++ haiku/trunk/src/add-ons/kernel/drivers/graphics/intel_extreme/driver.cpp	2008-01-02 18:44:39 UTC (rev 23220)
@@ -42,15 +42,16 @@
 	{0x2572, INTEL_TYPE_8xx | INTEL_TYPE_85x, &quot;i865G&quot;},
 	{0x3582, INTEL_TYPE_8xx | INTEL_TYPE_85x, &quot;i855G&quot;},
 
-#if 1
-	{0x2792, INTEL_TYPE_9xx, &quot;i910&quot;},
-	{0x258a, INTEL_TYPE_9xx, &quot;i915&quot;},
-	{0x2582, INTEL_TYPE_9xx, &quot;i915G&quot;},
-	{0x2592, INTEL_TYPE_9xx, &quot;i915GM&quot;},
-	{0x2772, INTEL_TYPE_9xx, &quot;i945G&quot;},
-	{0x27a2, INTEL_TYPE_9xx, &quot;i945GM&quot;},
-	{0x29a2, INTEL_TYPE_9xx | INTEL_TYPE_965, &quot;i965G&quot;}
-#endif
+	{0x2792, INTEL_TYPE_9xx | INTEL_TYPE_91x, &quot;i910&quot;},
+	{0x258a, INTEL_TYPE_9xx | INTEL_TYPE_91x, &quot;i915&quot;},
+	{0x2582, INTEL_TYPE_9xx | INTEL_TYPE_91x, &quot;i915G&quot;},
+	{0x2592, INTEL_TYPE_9xx | INTEL_TYPE_91x, &quot;i915GM&quot;},
+	{0x2772, INTEL_TYPE_9xx | INTEL_TYPE_945, &quot;i945G&quot;},
+	{0x27a2, INTEL_TYPE_9xx | INTEL_TYPE_945, &quot;i945GM&quot;},
+	{0x29a2, INTEL_TYPE_9xx | INTEL_TYPE_965, &quot;i965G&quot;},
+	{0x29b2, INTEL_TYPE_9xx | INTEL_TYPE_G33, &quot;G33G&quot;},
+	{0x29c2, INTEL_TYPE_9xx | INTEL_TYPE_G33, &quot;Q35G&quot;},
+	{0x29d2, INTEL_TYPE_9xx | INTEL_TYPE_G33, &quot;Q33G&quot;},
 };
 
 int32 api_version = B_CUR_DRIVER_API_VERSION;

Modified: haiku/trunk/src/add-ons/kernel/drivers/graphics/intel_extreme/intel_extreme.cpp
===================================================================
--- haiku/trunk/src/add-ons/kernel/drivers/graphics/intel_extreme/intel_extreme.cpp	2008-01-02 17:33:27 UTC (rev 23219)
+++ haiku/trunk/src/add-ons/kernel/drivers/graphics/intel_extreme/intel_extreme.cpp	2008-01-02 18:44:39 UTC (rev 23220)
@@ -104,7 +104,7 @@
 read_settings(size_t &amp;memorySize, bool &amp;hardwareCursor, bool &amp;ignoreAllocated)
 {
 	size_t size = 8; // 8 MB
-	hardwareCursor = true;
+	hardwareCursor = false;
 	ignoreAllocated = false;
 
 	void *settings = load_driver_settings(&quot;intel_extreme&quot;);
@@ -145,7 +145,46 @@
 	// read stolen memory from the PCI configuration of the PCI bridge
 	uint16 memoryConfig = gPCI-&gt;read_pci_config(0, 0, 0, INTEL_GRAPHICS_MEMORY_CONTROL, 2);
 	size_t memorySize = 1 &lt;&lt; 20; // 1 MB
+	size_t gttSize = 0;
 
+	// TODO: check if the GTT is really part of the stolen memory
+	if (info.device_type == (INTEL_TYPE_9xx | INTEL_TYPE_965)) {
+		switch (memoryConfig &amp; i965_GTT_MASK) {
+			case i965_GTT_128K:
+				gttSize = 128 &lt;&lt; 10;
+				break;
+			case i965_GTT_256K:
+				gttSize = 256 &lt;&lt; 10;
+				break;
+			case i965_GTT_512K:
+				gttSize = 512 &lt;&lt; 10;
+				break;
+		}
+	} else if (info.device_type == (INTEL_TYPE_9xx | INTEL_TYPE_G33)) {
+		switch (memoryConfig &amp; G33_GTT_MASK) {
+			case G33_GTT_1M:
+				gttSize = 1 &lt;&lt; 20;
+				break;
+			case G33_GTT_2M:
+				gttSize = 2 &lt;&lt; 20;
+				break;
+		}
+	} else {
+		// older models have the GTT as large as their frame buffer mapping
+		// TODO: check if the i9xx version works with the i8xx chips as well
+		size_t frameBufferSize = 0;
+		if ((info.device_type &amp; INTEL_TYPE_FAMILY_MASK) == INTEL_TYPE_8xx) {
+			if ((info.device_type &amp; INTEL_TYPE_83x) != 0
+				&amp;&amp; (memoryConfig &amp; MEMORY_MASK) == i830_FRAME_BUFFER_64M)
+				frameBufferSize = 64 &lt;&lt; 20;
+			else
+				frameBufferSize = 128 &lt;&lt; 20;
+		} else if ((info.device_type &amp; INTEL_TYPE_FAMILY_MASK) == INTEL_TYPE_9xx)
+			frameBufferSize = info.pci-&gt;u.h0.base_register_sizes[2];
+
+		gttSize = frameBufferSize / 1024;
+	}
+
 	// TODO: test with different models!
 
 	if (info.device_type == (INTEL_TYPE_8xx | INTEL_TYPE_83x)) {
@@ -181,10 +220,16 @@
 			case i855_STOLEN_MEMORY_64M:
 				memorySize *= 64;
 				break;
+			case i855_STOLEN_MEMORY_128M:
+				memorySize *= 128;
+				break;
+			case i855_STOLEN_MEMORY_256M:
+				memorySize *= 256;
+				break;
 		}
 	}
 
-	return memorySize;
+	return memorySize - gttSize - 4096;
 }
 
 
@@ -352,7 +397,7 @@
 	AreaKeeper graphicsMapper;
 	info.graphics_memory_area = graphicsMapper.Map(&quot;intel extreme graphics memory&quot;,
 		(void *)info.pci-&gt;u.h0.base_registers[fbIndex],
-		totalSize, B_ANY_KERNEL_BLOCK_ADDRESS | B_MTR_WC,
+		totalSize, B_ANY_KERNEL_BLOCK_ADDRESS /*| B_MTR_WC*/,
 		B_READ_AREA | B_WRITE_AREA, (void **)&amp;info.graphics_memory);
 	if (graphicsMapper.InitCheck() &lt; B_OK) {
 		// try again without write combining
@@ -386,26 +431,33 @@
 
 	// init graphics memory manager
 
-	info.memory_manager = mem_init(&quot;intel extreme memory manager&quot;, 0, totalSize, 1024, 
-		min_c(totalSize / 1024, 512));
-	if (info.memory_manager == NULL)
-		return B_NO_MEMORY;
+	AreaKeeper gttMapper;
+	info.gtt_area = -1;
 
 	if ((info.device_type &amp; INTEL_TYPE_9xx) != 0) {
 		if ((info.device_type &amp; INTEL_TYPE_GROUP_MASK) == INTEL_TYPE_965) {
 			info.gtt_base = info.registers + i965_GTT_BASE;
 			info.gtt_size = i965_GTT_SIZE;
 		} else {
-			// TODO: map it in???
-			info.gtt_base = (uint8*)info.pci-&gt;u.h0.base_register_sizes[3];
-			info.gtt_size = i830_GTT_SIZE;
-				// TODO: for now...
+			info.gtt_area = gttMapper.Map(&quot;intel extreme gtt&quot;,
+				(void *)info.pci-&gt;u.h0.base_registers[3], totalSize / 1024,
+				B_ANY_KERNEL_ADDRESS, 0, (void **)&amp;info.gtt_base);
+			if (gttMapper.InitCheck() &lt; B_OK) {
+				dprintf(DEVICE_NAME &quot;: could not map GTT area!\n&quot;);
+				return info.gtt_area;
+			}
+			info.gtt_size = totalSize / 1024;
 		}
 	} else {
 		info.gtt_base = info.registers + i830_GTT_BASE;
 		info.gtt_size = i830_GTT_SIZE;
 	}
 
+	info.memory_manager = mem_init(&quot;intel extreme memory manager&quot;, 0, totalSize, 1024, 
+		min_c(totalSize / 1024, 512));
+	if (info.memory_manager == NULL)
+		return B_NO_MEMORY;
+
 	// reserve ring buffer memory (currently, this memory is placed in
 	// the graphics memory), but this could bring us problems with
 	// write combining...
@@ -426,11 +478,23 @@
 		secondary.base = info.graphics_memory + secondary.offset;
 	}
 
+	// Fix some problems on certain chips (taken from X driver)
+	// TODO: clean this up
+	if (info.pci-&gt;device_id == 0x2a02 || info.pci-&gt;device_id == 0x2a12) {
+		dprintf(&quot;i965GM/i965GME quirk\n&quot;);
+		write32(info.registers + 0x6204, (1L &lt;&lt; 29));
+	} else {
+		dprintf(&quot;i965 quirk\n&quot;);
+		write32(info.registers + 0x6204, (1L &lt;&lt; 29) | (1L &lt;&lt; 23));
+	}
+	write32(info.registers + 0x7408, 0x10);
+
 	// no errors, so keep areas and mappings
 	sharedCreator.Detach();
 	additionalMemoryCreator.Detach();
 	graphicsMapper.Detach();
 	mmioMapper.Detach();
+	gttMapper.Detach();
 
 	info.shared_info-&gt;graphics_memory_area = info.graphics_memory_area;
 	info.shared_info-&gt;registers_area = info.registers_area;
@@ -463,8 +527,17 @@
 
 	// setup overlay registers
 
-	info.overlay_registers = (overlay_registers *)((uint8 *)info.shared_info
-		+ ROUND_TO_PAGE_SIZE(sizeof(intel_shared_info)));
+	if (info.device_type == (INTEL_TYPE_9xx | INTEL_TYPE_G33)) {
+		if (mem_alloc(info.memory_manager, B_PAGE_SIZE, &amp;info,
+				&amp;info.overlay_handle, &amp;info.overlay_offset) == B_OK) {
+			info.overlay_registers = (overlay_registers *)(info.graphics_memory
+				+ info.overlay_offset);
+			info.shared_info-&gt;overlay_offset = info.overlay_offset;
+		}
+	} else {
+		info.overlay_registers = (overlay_registers *)((uint8 *)info.shared_info
+			+ ROUND_TO_PAGE_SIZE(sizeof(intel_shared_info)));
+	}
 	init_overlay_registers(info.overlay_registers);
 
 	physical_entry physicalEntry;
@@ -474,12 +547,11 @@
 	// The hardware status page and the cursor memory share one area with
 	// the overlay registers and the shared info
 
-	get_memory_map((uint8 *)info.overlay_registers + B_PAGE_SIZE,
-		B_PAGE_SIZE, &amp;physicalEntry, 1);
+	uint8 *base = (uint8 *)info.shared_info + ROUND_TO_PAGE_SIZE(sizeof(intel_shared_info));
+	get_memory_map(base + B_PAGE_SIZE, B_PAGE_SIZE, &amp;physicalEntry, 1);
 	info.shared_info-&gt;physical_status_page = (uint8 *)physicalEntry.address;
 
-	get_memory_map((uint8 *)info.overlay_registers + 2 * B_PAGE_SIZE,
-		B_PAGE_SIZE, &amp;physicalEntry, 1);
+	get_memory_map(base + 2 * B_PAGE_SIZE, B_PAGE_SIZE, &amp;physicalEntry, 1);
 	info.shared_info-&gt;physical_cursor_memory = (uint8 *)physicalEntry.address;
 
 	// setup the GTT to point to include the additional memory
@@ -537,6 +609,7 @@
 	mem_destroy(info.memory_manager);
 
 	delete_area(info.graphics_memory_area);
+	delete_area(info.gtt_area);
 	delete_area(info.registers_area);
 	delete_area(info.shared_area);
 

Modified: haiku/trunk/src/add-ons/kernel/drivers/graphics/intel_extreme/intel_extreme_private.h
===================================================================
--- haiku/trunk/src/add-ons/kernel/drivers/graphics/intel_extreme/intel_extreme_private.h	2008-01-02 17:33:27 UTC (rev 23219)
+++ haiku/trunk/src/add-ons/kernel/drivers/graphics/intel_extreme/intel_extreme_private.h	2008-01-02 18:44:39 UTC (rev 23220)
@@ -26,11 +26,14 @@
 	struct intel_shared_info *shared_info;
 	area_id			shared_area;
 
+	uint32			overlay_handle;
+	uint32			overlay_offset;
 	struct overlay_registers *overlay_registers;
 		// update buffer, shares an area with shared_info
 
 	uint8			*gtt_base;
 	size_t			gtt_size;
+	area_id			gtt_area;
 	uint8			*graphics_memory;
 	area_id			graphics_memory_area;
 	area_id			additional_memory_area;


</PRE>

<!--endarticle-->
    <HR>
    <P><UL>
        <!--threads-->
	<LI>Previous message: <A HREF="005159.html">[Haiku-commits] r23219 - haiku/trunk/src/system/kernel
</A></li>
	<LI>Next message: <A HREF="005161.html">[Haiku-commits] r23221 - haiku/trunk/src/add-ons/kernel/bus_managers
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#5160">[ date ]</a>
              <a href="thread.html#5160">[ thread ]</a>
              <a href="subject.html#5160">[ subject ]</a>
              <a href="author.html#5160">[ author ]</a>
         </LI>
       </UL>

<hr>
<a href="https://lists.berlios.de/mailman/listinfo/haiku-commits">More information about the Haiku-commits
mailing list</a><br>
</body></html>
