// Seed: 4092378283
`timescale 1ps / 1 ps
module module_0 (
    input logic id_0,
    output logic id_1,
    input logic id_2,
    input logic id_3,
    input logic id_4
    , id_6,
    input id_5
);
  initial id_1 = 1 & 1;
endmodule
