ISim log file
Running: E:\projects\ISE\cpu\test_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb E:/projects/ISE/cpu/test_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
WARNING: For instance uut/u_mux1/, width 32 of formal port c is not equal to width 5 of actual.
WARNING: For instance uut/u_mux4/, width 32 of formal port c is not equal to width 6 of actual.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Finished circuit initialization process.
