Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (lin64) Build 1071353 Tue Nov 18 16:47:07 MST 2014
| Date              : Sun May  1 18:45:36 2016
| Host              : srihari running 64-bit Ubuntu 14.04.4 LTS
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file metastable_ro_wrapper_timing_summary_routed.rpt -rpx metastable_ro_wrapper_timing_summary_routed.rpx
| Design            : metastable_ro_wrapper
| Device            : 7z020-clg484
| Speed File        : -1  PRODUCTION 1.11 2014-09-11
| Temperature Grade : C
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.397       -8.458                      2                 6368       -9.566      -18.735                      2                 6368        2.833        0.000                       0                  3155  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                   ------------         ----------      --------------
clk_fpga_0                              {0.000 5.000}        10.000          100.000         
clk_fpga_1                              {0.000 10.000}       20.000          50.000          
metastable_ro_i/clk_wiz_0/inst/clk_in1  {0.000 10.000}       20.000          50.000          
  clk_out1_metastable_ro_clk_wiz_0_0    {0.000 3.333}        6.667           150.000         
  clk_out2_metastable_ro_clk_wiz_0_0    {0.000 5.000}        10.000          100.000         
  clkfbout_metastable_ro_clk_wiz_0_0    {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                    3.213        0.000                      0                 5720        0.053        0.000                      0                 5720        4.020        0.000                       0                  2749  
clk_fpga_1                                                                                                                                                                               17.845        0.000                       0                     1  
metastable_ro_i/clk_wiz_0/inst/clk_in1                                                                                                                                                   18.751        0.000                       0                     1  
  clk_out1_metastable_ro_clk_wiz_0_0         -4.397       -8.458                      2                    2       -9.566      -18.735                      2                    2        2.833        0.000                       0                     4  
  clk_out2_metastable_ro_clk_wiz_0_0          3.658        0.000                      0                  646        0.083        0.000                      0                  646        4.500        0.000                       0                   397  
  clkfbout_metastable_ro_clk_wiz_0_0                                                                                                                                                     17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.213ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.213ns  (required time - arrival time)
  Source:                 metastable_ro_i/fine_delay_ctrl/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            metastable_ro_i/fine_delay_ctrl/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.408ns  (logic 0.642ns (10.019%)  route 5.766ns (89.981%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  metastable_ro_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    metastable_ro_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.648     2.942    metastable_ro_i/fine_delay_ctrl/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X36Y87                                                      r  metastable_ro_i/fine_delay_ctrl/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.518     3.460 r  metastable_ro_i/fine_delay_ctrl/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=101, routed)         3.119     6.579    metastable_ro_i/fine_delay_ctrl/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr[1]
    SLICE_X32Y107        LUT6 (Prop_lut6_I3_O)        0.124     6.703 r  metastable_ro_i/fine_delay_ctrl/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio2_Data_Out[0]_i_1/O
                         net (fo=32, routed)          2.647     9.350    metastable_ro_i/fine_delay_ctrl/U0/gpio_core_1/I35[0]
    SLICE_X31Y80         FDRE                                         r  metastable_ro_i/fine_delay_ctrl/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  metastable_ro_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    metastable_ro_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.514    12.693    metastable_ro_i/fine_delay_ctrl/U0/gpio_core_1/s_axi_aclk
    SLICE_X31Y80                                                      r  metastable_ro_i/fine_delay_ctrl/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
                         clock pessimism              0.229    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X31Y80         FDRE (Setup_fdre_C_CE)      -0.205    12.563    metastable_ro_i/fine_delay_ctrl/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]
  -------------------------------------------------------------------
                         required time                         12.563    
                         arrival time                          -9.350    
  -------------------------------------------------------------------
                         slack                                  3.213    

Slack (MET) :             3.213ns  (required time - arrival time)
  Source:                 metastable_ro_i/fine_delay_ctrl/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            metastable_ro_i/fine_delay_ctrl/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.408ns  (logic 0.642ns (10.019%)  route 5.766ns (89.981%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  metastable_ro_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    metastable_ro_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.648     2.942    metastable_ro_i/fine_delay_ctrl/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X36Y87                                                      r  metastable_ro_i/fine_delay_ctrl/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.518     3.460 r  metastable_ro_i/fine_delay_ctrl/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=101, routed)         3.119     6.579    metastable_ro_i/fine_delay_ctrl/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr[1]
    SLICE_X32Y107        LUT6 (Prop_lut6_I3_O)        0.124     6.703 r  metastable_ro_i/fine_delay_ctrl/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio2_Data_Out[0]_i_1/O
                         net (fo=32, routed)          2.647     9.350    metastable_ro_i/fine_delay_ctrl/U0/gpio_core_1/I35[0]
    SLICE_X31Y80         FDRE                                         r  metastable_ro_i/fine_delay_ctrl/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  metastable_ro_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    metastable_ro_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.514    12.693    metastable_ro_i/fine_delay_ctrl/U0/gpio_core_1/s_axi_aclk
    SLICE_X31Y80                                                      r  metastable_ro_i/fine_delay_ctrl/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/C
                         clock pessimism              0.229    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X31Y80         FDRE (Setup_fdre_C_CE)      -0.205    12.563    metastable_ro_i/fine_delay_ctrl/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]
  -------------------------------------------------------------------
                         required time                         12.563    
                         arrival time                          -9.350    
  -------------------------------------------------------------------
                         slack                                  3.213    

Slack (MET) :             3.213ns  (required time - arrival time)
  Source:                 metastable_ro_i/fine_delay_ctrl/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            metastable_ro_i/fine_delay_ctrl/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.408ns  (logic 0.642ns (10.019%)  route 5.766ns (89.981%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  metastable_ro_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    metastable_ro_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.648     2.942    metastable_ro_i/fine_delay_ctrl/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X36Y87                                                      r  metastable_ro_i/fine_delay_ctrl/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.518     3.460 r  metastable_ro_i/fine_delay_ctrl/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=101, routed)         3.119     6.579    metastable_ro_i/fine_delay_ctrl/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr[1]
    SLICE_X32Y107        LUT6 (Prop_lut6_I3_O)        0.124     6.703 r  metastable_ro_i/fine_delay_ctrl/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio2_Data_Out[0]_i_1/O
                         net (fo=32, routed)          2.647     9.350    metastable_ro_i/fine_delay_ctrl/U0/gpio_core_1/I35[0]
    SLICE_X31Y80         FDRE                                         r  metastable_ro_i/fine_delay_ctrl/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  metastable_ro_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    metastable_ro_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.514    12.693    metastable_ro_i/fine_delay_ctrl/U0/gpio_core_1/s_axi_aclk
    SLICE_X31Y80                                                      r  metastable_ro_i/fine_delay_ctrl/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]/C
                         clock pessimism              0.229    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X31Y80         FDRE (Setup_fdre_C_CE)      -0.205    12.563    metastable_ro_i/fine_delay_ctrl/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]
  -------------------------------------------------------------------
                         required time                         12.563    
                         arrival time                          -9.350    
  -------------------------------------------------------------------
                         slack                                  3.213    

Slack (MET) :             3.213ns  (required time - arrival time)
  Source:                 metastable_ro_i/fine_delay_ctrl/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            metastable_ro_i/fine_delay_ctrl/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.408ns  (logic 0.642ns (10.019%)  route 5.766ns (89.981%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  metastable_ro_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    metastable_ro_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.648     2.942    metastable_ro_i/fine_delay_ctrl/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X36Y87                                                      r  metastable_ro_i/fine_delay_ctrl/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.518     3.460 r  metastable_ro_i/fine_delay_ctrl/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=101, routed)         3.119     6.579    metastable_ro_i/fine_delay_ctrl/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr[1]
    SLICE_X32Y107        LUT6 (Prop_lut6_I3_O)        0.124     6.703 r  metastable_ro_i/fine_delay_ctrl/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio2_Data_Out[0]_i_1/O
                         net (fo=32, routed)          2.647     9.350    metastable_ro_i/fine_delay_ctrl/U0/gpio_core_1/I35[0]
    SLICE_X31Y80         FDRE                                         r  metastable_ro_i/fine_delay_ctrl/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  metastable_ro_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    metastable_ro_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.514    12.693    metastable_ro_i/fine_delay_ctrl/U0/gpio_core_1/s_axi_aclk
    SLICE_X31Y80                                                      r  metastable_ro_i/fine_delay_ctrl/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]/C
                         clock pessimism              0.229    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X31Y80         FDRE (Setup_fdre_C_CE)      -0.205    12.563    metastable_ro_i/fine_delay_ctrl/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]
  -------------------------------------------------------------------
                         required time                         12.563    
                         arrival time                          -9.350    
  -------------------------------------------------------------------
                         slack                                  3.213    

Slack (MET) :             3.602ns  (required time - arrival time)
  Source:                 metastable_ro_i/fine_delay_ctrl/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            metastable_ro_i/fine_delay_ctrl/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.024ns  (logic 0.642ns (10.658%)  route 5.382ns (89.342%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  metastable_ro_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    metastable_ro_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.648     2.942    metastable_ro_i/fine_delay_ctrl/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X36Y87                                                      r  metastable_ro_i/fine_delay_ctrl/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.518     3.460 r  metastable_ro_i/fine_delay_ctrl/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=101, routed)         3.119     6.579    metastable_ro_i/fine_delay_ctrl/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr[1]
    SLICE_X32Y107        LUT6 (Prop_lut6_I3_O)        0.124     6.703 r  metastable_ro_i/fine_delay_ctrl/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio2_Data_Out[0]_i_1/O
                         net (fo=32, routed)          2.263     8.966    metastable_ro_i/fine_delay_ctrl/U0/gpio_core_1/I35[0]
    SLICE_X29Y84         FDRE                                         r  metastable_ro_i/fine_delay_ctrl/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  metastable_ro_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    metastable_ro_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.519    12.698    metastable_ro_i/fine_delay_ctrl/U0/gpio_core_1/s_axi_aclk
    SLICE_X29Y84                                                      r  metastable_ro_i/fine_delay_ctrl/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/C
                         clock pessimism              0.229    12.927    
                         clock uncertainty           -0.154    12.773    
    SLICE_X29Y84         FDRE (Setup_fdre_C_CE)      -0.205    12.568    metastable_ro_i/fine_delay_ctrl/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]
  -------------------------------------------------------------------
                         required time                         12.568    
                         arrival time                          -8.966    
  -------------------------------------------------------------------
                         slack                                  3.602    

Slack (MET) :             3.602ns  (required time - arrival time)
  Source:                 metastable_ro_i/fine_delay_ctrl/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            metastable_ro_i/fine_delay_ctrl/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.024ns  (logic 0.642ns (10.658%)  route 5.382ns (89.342%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  metastable_ro_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    metastable_ro_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.648     2.942    metastable_ro_i/fine_delay_ctrl/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X36Y87                                                      r  metastable_ro_i/fine_delay_ctrl/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.518     3.460 r  metastable_ro_i/fine_delay_ctrl/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=101, routed)         3.119     6.579    metastable_ro_i/fine_delay_ctrl/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr[1]
    SLICE_X32Y107        LUT6 (Prop_lut6_I3_O)        0.124     6.703 r  metastable_ro_i/fine_delay_ctrl/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio2_Data_Out[0]_i_1/O
                         net (fo=32, routed)          2.263     8.966    metastable_ro_i/fine_delay_ctrl/U0/gpio_core_1/I35[0]
    SLICE_X29Y84         FDRE                                         r  metastable_ro_i/fine_delay_ctrl/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  metastable_ro_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    metastable_ro_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.519    12.698    metastable_ro_i/fine_delay_ctrl/U0/gpio_core_1/s_axi_aclk
    SLICE_X29Y84                                                      r  metastable_ro_i/fine_delay_ctrl/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[7]/C
                         clock pessimism              0.229    12.927    
                         clock uncertainty           -0.154    12.773    
    SLICE_X29Y84         FDRE (Setup_fdre_C_CE)      -0.205    12.568    metastable_ro_i/fine_delay_ctrl/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[7]
  -------------------------------------------------------------------
                         required time                         12.568    
                         arrival time                          -8.966    
  -------------------------------------------------------------------
                         slack                                  3.602    

Slack (MET) :             3.602ns  (required time - arrival time)
  Source:                 metastable_ro_i/fine_delay_ctrl/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            metastable_ro_i/fine_delay_ctrl/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.024ns  (logic 0.642ns (10.658%)  route 5.382ns (89.342%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  metastable_ro_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    metastable_ro_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.648     2.942    metastable_ro_i/fine_delay_ctrl/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X36Y87                                                      r  metastable_ro_i/fine_delay_ctrl/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.518     3.460 r  metastable_ro_i/fine_delay_ctrl/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=101, routed)         3.119     6.579    metastable_ro_i/fine_delay_ctrl/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr[1]
    SLICE_X32Y107        LUT6 (Prop_lut6_I3_O)        0.124     6.703 r  metastable_ro_i/fine_delay_ctrl/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio2_Data_Out[0]_i_1/O
                         net (fo=32, routed)          2.263     8.966    metastable_ro_i/fine_delay_ctrl/U0/gpio_core_1/I35[0]
    SLICE_X29Y84         FDRE                                         r  metastable_ro_i/fine_delay_ctrl/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  metastable_ro_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    metastable_ro_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.519    12.698    metastable_ro_i/fine_delay_ctrl/U0/gpio_core_1/s_axi_aclk
    SLICE_X29Y84                                                      r  metastable_ro_i/fine_delay_ctrl/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[8]/C
                         clock pessimism              0.229    12.927    
                         clock uncertainty           -0.154    12.773    
    SLICE_X29Y84         FDRE (Setup_fdre_C_CE)      -0.205    12.568    metastable_ro_i/fine_delay_ctrl/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[8]
  -------------------------------------------------------------------
                         required time                         12.568    
                         arrival time                          -8.966    
  -------------------------------------------------------------------
                         slack                                  3.602    

Slack (MET) :             3.877ns  (required time - arrival time)
  Source:                 metastable_ro_i/coarse_delay_ctrl/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            metastable_ro_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.965ns  (logic 3.260ns (54.651%)  route 2.705ns (45.348%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.649ns = ( 12.649 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  metastable_ro_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    metastable_ro_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.650     2.944    metastable_ro_i/coarse_delay_ctrl/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X41Y92                                                      r  metastable_ro_i/coarse_delay_ctrl/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y92         FDRE (Prop_fdre_C_Q)         0.419     3.363 r  metastable_ro_i/coarse_delay_ctrl/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/Q
                         net (fo=6, routed)           0.829     4.192    metastable_ro_i/coarse_delay_ctrl/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/timeout
    SLICE_X42Y93         LUT2 (Prop_lut2_I0_O)        0.318     4.510 r  metastable_ro_i/coarse_delay_ctrl/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.844     5.354    metastable_ro_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X43Y83         LUT6 (Prop_lut6_I5_O)        0.328     5.682 r  metastable_ro_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=27, routed)          0.681     6.363    metastable_ro_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O3
    SLICE_X45Y80         LUT6 (Prop_lut6_I0_O)        0.124     6.487 r  metastable_ro_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr[0]_i_10/O
                         net (fo=1, routed)           0.000     6.487    metastable_ro_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/S[1]
    SLICE_X45Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.037 r  metastable_ro_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.037    metastable_ro_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/n_0_axaddr_incr_reg[0]_i_4
    SLICE_X45Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.371 r  metastable_ro_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_4/O[1]
                         net (fo=1, routed)           0.351     7.722    metastable_ro_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/data[5]
    SLICE_X44Y81         LUT3 (Prop_lut3_I0_O)        0.303     8.025 r  metastable_ro_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_2/O
                         net (fo=1, routed)           0.000     8.025    metastable_ro_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/n_0_axaddr_incr[5]_i_2
    SLICE_X44Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.575 r  metastable_ro_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.575    metastable_ro_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/n_0_axaddr_incr_reg[8]_i_3
    SLICE_X44Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.909 r  metastable_ro_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]_i_3_CARRY4/O[1]
                         net (fo=1, routed)           0.000     8.909    metastable_ro_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/n_0_axaddr_incr_reg[9]_i_1
    SLICE_X44Y82         FDRE                                         r  metastable_ro_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  metastable_ro_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    metastable_ro_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.470    12.649    metastable_ro_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X44Y82                                                      r  metastable_ro_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/C
                         clock pessimism              0.229    12.878    
                         clock uncertainty           -0.154    12.724    
    SLICE_X44Y82         FDRE (Setup_fdre_C_D)        0.062    12.786    metastable_ro_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]
  -------------------------------------------------------------------
                         required time                         12.786    
                         arrival time                          -8.909    
  -------------------------------------------------------------------
                         slack                                  3.877    

Slack (MET) :             3.900ns  (required time - arrival time)
  Source:                 metastable_ro_i/coarse_delay_ctrl/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            metastable_ro_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.942ns  (logic 3.237ns (54.476%)  route 2.705ns (45.524%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.649ns = ( 12.649 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  metastable_ro_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    metastable_ro_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.650     2.944    metastable_ro_i/coarse_delay_ctrl/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X41Y92                                                      r  metastable_ro_i/coarse_delay_ctrl/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y92         FDRE (Prop_fdre_C_Q)         0.419     3.363 r  metastable_ro_i/coarse_delay_ctrl/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/Q
                         net (fo=6, routed)           0.829     4.192    metastable_ro_i/coarse_delay_ctrl/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/timeout
    SLICE_X42Y93         LUT2 (Prop_lut2_I0_O)        0.318     4.510 r  metastable_ro_i/coarse_delay_ctrl/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.844     5.354    metastable_ro_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X43Y83         LUT6 (Prop_lut6_I5_O)        0.328     5.682 r  metastable_ro_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=27, routed)          0.681     6.363    metastable_ro_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O3
    SLICE_X45Y80         LUT6 (Prop_lut6_I0_O)        0.124     6.487 r  metastable_ro_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr[0]_i_10/O
                         net (fo=1, routed)           0.000     6.487    metastable_ro_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/S[1]
    SLICE_X45Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.037 r  metastable_ro_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.037    metastable_ro_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/n_0_axaddr_incr_reg[0]_i_4
    SLICE_X45Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.371 r  metastable_ro_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_4/O[1]
                         net (fo=1, routed)           0.351     7.722    metastable_ro_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/data[5]
    SLICE_X44Y81         LUT3 (Prop_lut3_I0_O)        0.303     8.025 r  metastable_ro_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_2/O
                         net (fo=1, routed)           0.000     8.025    metastable_ro_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/n_0_axaddr_incr[5]_i_2
    SLICE_X44Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.575 r  metastable_ro_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.575    metastable_ro_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/n_0_axaddr_incr_reg[8]_i_3
    SLICE_X44Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.311     8.886 r  metastable_ro_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]_i_3_CARRY4/O[3]
                         net (fo=1, routed)           0.000     8.886    metastable_ro_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/n_0_axaddr_incr_reg[11]_i_1
    SLICE_X44Y82         FDRE                                         r  metastable_ro_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  metastable_ro_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    metastable_ro_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.470    12.649    metastable_ro_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X44Y82                                                      r  metastable_ro_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/C
                         clock pessimism              0.229    12.878    
                         clock uncertainty           -0.154    12.724    
    SLICE_X44Y82         FDRE (Setup_fdre_C_D)        0.062    12.786    metastable_ro_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]
  -------------------------------------------------------------------
                         required time                         12.786    
                         arrival time                          -8.886    
  -------------------------------------------------------------------
                         slack                                  3.900    

Slack (MET) :             3.924ns  (required time - arrival time)
  Source:                 metastable_ro_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            metastable_ro_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.632ns  (logic 1.528ns (27.130%)  route 4.104ns (72.870%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 12.701 - 10.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  metastable_ro_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    metastable_ro_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.698     2.992    metastable_ro_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X30Y91                                                      r  metastable_ro_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y91         FDRE (Prop_fdre_C_Q)         0.478     3.470 f  metastable_ro_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_ready_i_reg/Q
                         net (fo=80, routed)          0.892     4.362    metastable_ro_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready
    SLICE_X32Y89         LUT2 (Prop_lut2_I0_O)        0.324     4.686 f  metastable_ro_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rready[3]_INST_0/O
                         net (fo=19, routed)          0.805     5.491    metastable_ro_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/s_axi_rready
    SLICE_X29Y83         LUT4 (Prop_lut4_I0_O)        0.328     5.819 f  metastable_ro_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_en_int_i_5/O
                         net (fo=2, routed)           0.632     6.451    metastable_ro_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_addr_inc8_out
    SLICE_X29Y84         LUT6 (Prop_lut6_I2_O)        0.124     6.575 f  metastable_ro_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[11]_i_5/O
                         net (fo=5, routed)           0.327     6.902    metastable_ro_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/O2
    SLICE_X28Y85         LUT4 (Prop_lut4_I0_O)        0.124     7.026 r  metastable_ro_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[2]_i_4/O
                         net (fo=22, routed)          0.925     7.951    metastable_ro_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/O1
    SLICE_X28Y88         LUT3 (Prop_lut3_I1_O)        0.150     8.101 r  metastable_ro_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[9]_i_1__0/O
                         net (fo=1, routed)           0.523     8.624    metastable_ro_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/RdChnl_BRAM_Addr_Ld[7]
    SLICE_X28Y88         FDRE                                         r  metastable_ro_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  metastable_ro_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    metastable_ro_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.522    12.701    metastable_ro_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/s_axi_aclk
    SLICE_X28Y88                                                      r  metastable_ro_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld_reg[9]/C
                         clock pessimism              0.264    12.965    
                         clock uncertainty           -0.154    12.811    
    SLICE_X28Y88         FDRE (Setup_fdre_C_D)       -0.263    12.548    metastable_ro_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld_reg[9]
  -------------------------------------------------------------------
                         required time                         12.548    
                         arrival time                          -8.624    
  -------------------------------------------------------------------
                         slack                                  3.924    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 metastable_ro_i/coarse_delay_ctrl/U0/ip2bus_data_i_D1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            metastable_ro_i/coarse_delay_ctrl/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.864%)  route 0.166ns (54.136%))
  Logic Levels:           0  
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  metastable_ro_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    metastable_ro_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        0.635     0.971    metastable_ro_i/coarse_delay_ctrl/U0/s_axi_aclk
    SLICE_X52Y100                                                     r  metastable_ro_i/coarse_delay_ctrl/U0/ip2bus_data_i_D1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y100        FDRE (Prop_fdre_C_Q)         0.141     1.112 r  metastable_ro_i/coarse_delay_ctrl/U0/ip2bus_data_i_D1_reg[5]/Q
                         net (fo=1, routed)           0.166     1.278    metastable_ro_i/coarse_delay_ctrl/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I2[26]
    SLICE_X49Y99         FDRE                                         r  metastable_ro_i/coarse_delay_ctrl/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  metastable_ro_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    metastable_ro_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        0.825     1.191    metastable_ro_i/coarse_delay_ctrl/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X49Y99                                                      r  metastable_ro_i/coarse_delay_ctrl/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[26]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X49Y99         FDRE (Hold_fdre_C_D)         0.070     1.226    metastable_ro_i/coarse_delay_ctrl/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 metastable_ro_i/fine_delay_ctrl/U0/ip2bus_data_i_D1_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            metastable_ro_i/fine_delay_ctrl/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.575%)  route 0.162ns (53.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  metastable_ro_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    metastable_ro_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        0.639     0.975    metastable_ro_i/fine_delay_ctrl/U0/s_axi_aclk
    SLICE_X37Y100                                                     r  metastable_ro_i/fine_delay_ctrl/U0/ip2bus_data_i_D1_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  metastable_ro_i/fine_delay_ctrl/U0/ip2bus_data_i_D1_reg[29]/Q
                         net (fo=1, routed)           0.162     1.278    metastable_ro_i/fine_delay_ctrl/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I2[2]
    SLICE_X39Y99         FDRE                                         r  metastable_ro_i/fine_delay_ctrl/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  metastable_ro_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    metastable_ro_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        0.825     1.191    metastable_ro_i/fine_delay_ctrl/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X39Y99                                                      r  metastable_ro_i/fine_delay_ctrl/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X39Y99         FDRE (Hold_fdre_C_D)         0.066     1.222    metastable_ro_i/fine_delay_ctrl/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 metastable_ro_i/fine_delay_ctrl/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            metastable_ro_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.913%)  route 0.212ns (60.087%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  metastable_ro_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    metastable_ro_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        0.639     0.975    metastable_ro_i/fine_delay_ctrl/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X39Y101                                                     r  metastable_ro_i/fine_delay_ctrl/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y101        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  metastable_ro_i/fine_delay_ctrl/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30]/Q
                         net (fo=1, routed)           0.212     1.328    metastable_ro_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[30]
    SLICE_X34Y99         SRLC32E                                      r  metastable_ro_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  metastable_ro_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    metastable_ro_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        0.826     1.192    metastable_ro_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y99                                                      r  metastable_ro_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
                         clock pessimism             -0.035     1.157    
    SLICE_X34Y99         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.272    metastable_ro_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.328    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 metastable_ro_i/fine_delay_ctrl/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            metastable_ro_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.026%)  route 0.115ns (44.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  metastable_ro_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    metastable_ro_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        0.640     0.976    metastable_ro_i/fine_delay_ctrl/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X35Y105                                                     r  metastable_ro_i/fine_delay_ctrl/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y105        FDRE (Prop_fdre_C_Q)         0.141     1.117 r  metastable_ro_i/fine_delay_ctrl/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]/Q
                         net (fo=1, routed)           0.115     1.232    metastable_ro_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[8]
    SLICE_X34Y103        SRLC32E                                      r  metastable_ro_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  metastable_ro_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    metastable_ro_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        0.911     1.277    metastable_ro_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y103                                                     r  metastable_ro_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.285     0.992    
    SLICE_X34Y103        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.175    metastable_ro_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.175    
                         arrival time                           1.232    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 metastable_ro_i/coarse_delay_ctrl/U0/ip2bus_data_i_D1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            metastable_ro_i/coarse_delay_ctrl/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.139%)  route 0.171ns (54.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  metastable_ro_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    metastable_ro_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        0.638     0.974    metastable_ro_i/coarse_delay_ctrl/U0/s_axi_aclk
    SLICE_X49Y101                                                     r  metastable_ro_i/coarse_delay_ctrl/U0/ip2bus_data_i_D1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y101        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  metastable_ro_i/coarse_delay_ctrl/U0/ip2bus_data_i_D1_reg[2]/Q
                         net (fo=1, routed)           0.171     1.286    metastable_ro_i/coarse_delay_ctrl/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I2[29]
    SLICE_X49Y98         FDRE                                         r  metastable_ro_i/coarse_delay_ctrl/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  metastable_ro_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    metastable_ro_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        0.825     1.191    metastable_ro_i/coarse_delay_ctrl/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X49Y98                                                      r  metastable_ro_i/coarse_delay_ctrl/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[29]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X49Y98         FDRE (Hold_fdre_C_D)         0.071     1.227    metastable_ro_i/coarse_delay_ctrl/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.286    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 metastable_ro_i/coarse_delay_ctrl/U0/gpio_core_1/Dual.gpio2_OE_reg[18]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            metastable_ro_i/coarse_delay_ctrl/U0/gpio_core_1/Dual.READ_REG2_GEN[18].GPIO2_DBus_i_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.396%)  route 0.150ns (44.604%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  metastable_ro_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    metastable_ro_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        0.639     0.975    metastable_ro_i/coarse_delay_ctrl/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y100                                                     r  metastable_ro_i/coarse_delay_ctrl/U0/gpio_core_1/Dual.gpio2_OE_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y100        FDSE (Prop_fdse_C_Q)         0.141     1.116 r  metastable_ro_i/coarse_delay_ctrl/U0/gpio_core_1/Dual.gpio2_OE_reg[18]/Q
                         net (fo=1, routed)           0.150     1.266    metastable_ro_i/coarse_delay_ctrl/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/gpio2_io_t[13]
    SLICE_X44Y99         LUT5 (Prop_lut5_I0_O)        0.045     1.311 r  metastable_ro_i/coarse_delay_ctrl/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.READ_REG2_GEN[18].GPIO2_DBus_i[18]_i_1/O
                         net (fo=1, routed)           0.000     1.311    metastable_ro_i/coarse_delay_ctrl/U0/gpio_core_1/Read_Reg2_In[18]
    SLICE_X44Y99         FDRE                                         r  metastable_ro_i/coarse_delay_ctrl/U0/gpio_core_1/Dual.READ_REG2_GEN[18].GPIO2_DBus_i_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  metastable_ro_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    metastable_ro_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        0.825     1.191    metastable_ro_i/coarse_delay_ctrl/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y99                                                      r  metastable_ro_i/coarse_delay_ctrl/U0/gpio_core_1/Dual.READ_REG2_GEN[18].GPIO2_DBus_i_reg[18]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X44Y99         FDRE (Hold_fdre_C_D)         0.092     1.248    metastable_ro_i/coarse_delay_ctrl/U0/gpio_core_1/Dual.READ_REG2_GEN[18].GPIO2_DBus_i_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 metastable_ro_i/coarse_delay_ctrl/U0/ip2bus_data_i_D1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            metastable_ro_i/coarse_delay_ctrl/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.237%)  route 0.178ns (55.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  metastable_ro_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    metastable_ro_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        0.639     0.975    metastable_ro_i/coarse_delay_ctrl/U0/s_axi_aclk
    SLICE_X47Y100                                                     r  metastable_ro_i/coarse_delay_ctrl/U0/ip2bus_data_i_D1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  metastable_ro_i/coarse_delay_ctrl/U0/ip2bus_data_i_D1_reg[4]/Q
                         net (fo=1, routed)           0.178     1.294    metastable_ro_i/coarse_delay_ctrl/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I2[27]
    SLICE_X47Y97         FDRE                                         r  metastable_ro_i/coarse_delay_ctrl/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  metastable_ro_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    metastable_ro_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        0.825     1.191    metastable_ro_i/coarse_delay_ctrl/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X47Y97                                                      r  metastable_ro_i/coarse_delay_ctrl/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[27]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X47Y97         FDRE (Hold_fdre_C_D)         0.072     1.228    metastable_ro_i/coarse_delay_ctrl/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.294    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 metastable_ro_i/coarse_delay_ctrl/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            metastable_ro_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  metastable_ro_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    metastable_ro_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        0.557     0.893    metastable_ro_i/coarse_delay_ctrl/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X43Y98                                                      r  metastable_ro_i/coarse_delay_ctrl/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y98         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  metastable_ro_i/coarse_delay_ctrl/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]/Q
                         net (fo=1, routed)           0.056     1.089    metastable_ro_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[10]
    SLICE_X42Y98         SRLC32E                                      r  metastable_ro_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  metastable_ro_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    metastable_ro_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        0.825     1.191    metastable_ro_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X42Y98                                                      r  metastable_ro_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
                         clock pessimism             -0.285     0.906    
    SLICE_X42Y98         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.023    metastable_ro_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.089    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 metastable_ro_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            metastable_ro_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.186ns (41.615%)  route 0.261ns (58.385%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  metastable_ro_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    metastable_ro_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        0.550     0.886    metastable_ro_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aclk
    SLICE_X49Y83                                                      r  metastable_ro_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y83         FDRE (Prop_fdre_C_Q)         0.141     1.027 r  metastable_ro_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[44]/Q
                         net (fo=1, routed)           0.261     1.288    metastable_ro_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/n_0_skid_buffer_reg[44]
    SLICE_X50Y83         LUT3 (Prop_lut3_I2_O)        0.045     1.333 r  metastable_ro_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i[44]_i_1__0/O
                         net (fo=1, routed)           0.000     1.333    metastable_ro_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/n_0_m_payload_i[44]_i_1__0
    SLICE_X50Y83         FDRE                                         r  metastable_ro_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  metastable_ro_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    metastable_ro_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        0.813     1.179    metastable_ro_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aclk
    SLICE_X50Y83                                                      r  metastable_ro_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[44]/C
                         clock pessimism             -0.035     1.144    
    SLICE_X50Y83         FDRE (Hold_fdre_C_D)         0.121     1.265    metastable_ro_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[44]
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.333    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 metastable_ro_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[29].bram_wrdata_int_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            metastable_ro_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.148ns (40.017%)  route 0.222ns (59.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.234ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  metastable_ro_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    metastable_ro_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        0.558     0.894    metastable_ro_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X32Y96                                                      r  metastable_ro_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[29].bram_wrdata_int_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y96         FDRE (Prop_fdre_C_Q)         0.148     1.042 r  metastable_ro_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[29].bram_wrdata_int_reg[29]/Q
                         net (fo=1, routed)           0.222     1.263    metastable_ro_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[13]
    RAMB36_X2Y19         RAMB36E1                                     r  metastable_ro_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  metastable_ro_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    metastable_ro_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        0.868     1.234    metastable_ro_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y19                                                      r  metastable_ro_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.281     0.953    
    RAMB36_X2Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[13])
                                                      0.242     1.195    metastable_ro_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.195    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.068    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform:           { 0 5 }
Period:             10.000
Sources:            { metastable_ro_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack  Location        Pin                                                                                                                                                                                                                                 
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576     10.000  7.424  RAMB36_X2Y18    metastable_ro_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK  
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576     10.000  7.424  RAMB36_X2Y19    metastable_ro_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK  
Min Period        n/a     BUFG/I              n/a            2.155     10.000  7.845  BUFGCTRL_X0Y16  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I                                                                                                                                                       
Min Period        n/a     FDRE/C              n/a            1.000     10.000  9.000  SLICE_X30Y86    metastable_ro_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[10]/C                                                                                                             
Min Period        n/a     FDRE/C              n/a            1.000     10.000  9.000  SLICE_X30Y87    metastable_ro_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[11]/C                                                                                                             
Min Period        n/a     FDRE/C              n/a            1.000     10.000  9.000  SLICE_X30Y88    metastable_ro_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[12]/C                                                                                                             
Min Period        n/a     FDRE/C              n/a            1.000     10.000  9.000  SLICE_X26Y87    metastable_ro_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[2]/C                                                                                                              
Min Period        n/a     FDRE/C              n/a            1.000     10.000  9.000  SLICE_X30Y86    metastable_ro_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[3]/C                                                                                                              
Min Period        n/a     FDRE/C              n/a            1.000     10.000  9.000  SLICE_X30Y87    metastable_ro_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[4]/C                                                                                                              
Min Period        n/a     FDRE/C              n/a            1.000     10.000  9.000  SLICE_X28Y87    metastable_ro_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[5]/C                                                                                                              
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980     5.000   4.020  SLICE_X36Y100   metastable_ro_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK                                                           
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980     5.000   4.020  SLICE_X36Y102   metastable_ro_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK                                                           
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980     5.000   4.020  SLICE_X36Y102   metastable_ro_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK                                                           
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980     5.000   4.020  SLICE_X36Y102   metastable_ro_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK                                                           
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980     5.000   4.020  SLICE_X36Y101   metastable_ro_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK                                                           
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980     5.000   4.020  SLICE_X36Y100   metastable_ro_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK                                                           
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980     5.000   4.020  SLICE_X36Y101   metastable_ro_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK                                                           
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980     5.000   4.020  SLICE_X36Y100   metastable_ro_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK                                                            
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980     5.000   4.020  SLICE_X36Y100   metastable_ro_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK                                                            
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980     5.000   4.020  SLICE_X46Y84    metastable_ro_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK                                                                  
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980     5.000   4.020  SLICE_X36Y98    metastable_ro_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK                                                            
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980     5.000   4.020  SLICE_X34Y103   metastable_ro_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK                                                           
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980     5.000   4.020  SLICE_X34Y103   metastable_ro_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK                                                           
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980     5.000   4.020  SLICE_X34Y104   metastable_ro_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK                                                           
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980     5.000   4.020  SLICE_X34Y103   metastable_ro_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK                                                           
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980     5.000   4.020  SLICE_X36Y98    metastable_ro_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK                                                            
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980     5.000   4.020  SLICE_X36Y100   metastable_ro_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK                                                           
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980     5.000   4.020  SLICE_X36Y102   metastable_ro_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK                                                           
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980     5.000   4.020  SLICE_X36Y102   metastable_ro_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK                                                           
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980     5.000   4.020  SLICE_X36Y102   metastable_ro_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK                                                           



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform:           { 0 10 }
Period:             20.000
Sources:            { metastable_ro_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type  Corner  Lib Pin  Reference Pin  Required  Actual  Slack   Location        Pin                                                                            
Min Period  n/a     BUFG/I   n/a            2.155     20.000  17.845  BUFGCTRL_X0Y17  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I  



---------------------------------------------------------------------------------------------------
From Clock:  metastable_ro_i/clk_wiz_0/inst/clk_in1
  To Clock:  metastable_ro_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         metastable_ro_i/clk_wiz_0/inst/clk_in1
Waveform:           { 0 10 }
Period:             20.000
Sources:            { metastable_ro_i/clk_wiz_0/inst/clk_in1 }

Check Type  Corner  Lib Pin            Reference Pin  Required  Actual  Slack   Location         Pin                                                  
Min Period  n/a     MMCME2_ADV/CLKIN1  n/a            1.249     20.000  18.751  MMCME2_ADV_X0Y0  metastable_ro_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1  
Max Period  n/a     MMCME2_ADV/CLKIN1  n/a            100.000   20.000  80.000  MMCME2_ADV_X0Y0  metastable_ro_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1  



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_metastable_ro_clk_wiz_0_0
  To Clock:  clk_out1_metastable_ro_clk_wiz_0_0

Setup :            2  Failing Endpoints,  Worst Slack       -4.397ns,  Total Violation       -8.458ns
Hold  :            2  Failing Endpoints,  Worst Slack       -9.566ns,  Total Violation      -18.735ns
PW    :            0  Failing Endpoints,  Worst Slack        2.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.397ns  (required time - arrival time)
  Source:                 metastable_ro_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_metastable_ro_clk_wiz_0_0'  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            metastable_ro_i/delay_top_0/inst/registered_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_metastable_ro_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_metastable_ro_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_metastable_ro_clk_wiz_0_0 rise@6.667ns - clk_out1_metastable_ro_clk_wiz_0_0 fall@3.333ns)
  Data Path Delay:        44.328ns  (logic 8.037ns (18.131%)  route 36.291ns (81.869%))
  Logic Levels:           65  (BUFG=1 LUT6=64)
  Clock Path Skew:        36.766ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    34.987ns = ( 41.654 - 6.667 ) 
    Source Clock Delay      (SCD):    -1.953ns = ( 1.380 - 3.333 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_metastable_ro_clk_wiz_0_0 fall edge)
                                                      3.333     3.333 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     3.333 f  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.762     5.095    metastable_ro_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715     1.380 f  metastable_ro_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     3.235    metastable_ro_i/clk_wiz_0/inst/clk_out1_metastable_ro_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.336 f  metastable_ro_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.552     5.888    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[63].lut_coarse_delay_inst_data/data
    SLICE_X40Y102        LUT6 (Prop_lut6_I0_O)        0.124     6.012 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[63].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.279     6.291    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[62].lut_coarse_delay_inst_data/data
    SLICE_X40Y102        LUT6 (Prop_lut6_I0_O)        0.124     6.415 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[62].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.158     6.573    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[61].lut_coarse_delay_inst_data/data
    SLICE_X40Y102        LUT6 (Prop_lut6_I0_O)        0.124     6.697 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[61].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.879     7.576    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[60].lut_coarse_delay_inst_data/data
    SLICE_X40Y102        LUT6 (Prop_lut6_I0_O)        0.124     7.700 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[60].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.575     8.275    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[59].lut_coarse_delay_inst_data/data
    SLICE_X41Y102        LUT6 (Prop_lut6_I0_O)        0.124     8.399 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[59].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.363     8.763    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[58].lut_coarse_delay_inst_data/data
    SLICE_X41Y102        LUT6 (Prop_lut6_I0_O)        0.124     8.887 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[58].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.149     9.036    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[57].lut_coarse_delay_inst_data/data
    SLICE_X41Y102        LUT6 (Prop_lut6_I0_O)        0.124     9.160 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[57].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.879    10.039    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[56].lut_coarse_delay_inst_data/data
    SLICE_X41Y102        LUT6 (Prop_lut6_I0_O)        0.124    10.163 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[56].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.298    10.461    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[55].lut_coarse_delay_inst_data/data
    SLICE_X42Y102        LUT6 (Prop_lut6_I0_O)        0.124    10.585 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[55].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.951    11.536    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[54].lut_coarse_delay_inst_data/data
    SLICE_X42Y102        LUT6 (Prop_lut6_I0_O)        0.124    11.660 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[54].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           1.009    12.669    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[53].lut_coarse_delay_inst_data/data
    SLICE_X42Y102        LUT6 (Prop_lut6_I0_O)        0.124    12.793 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[53].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.897    13.690    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[52].lut_coarse_delay_inst_data/data
    SLICE_X42Y102        LUT6 (Prop_lut6_I0_O)        0.124    13.814 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[52].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.542    14.356    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[51].lut_coarse_delay_inst_data/data
    SLICE_X43Y102        LUT6 (Prop_lut6_I0_O)        0.124    14.480 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[51].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.807    15.288    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[50].lut_coarse_delay_inst_data/data
    SLICE_X43Y102        LUT6 (Prop_lut6_I0_O)        0.124    15.412 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[50].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.149    15.561    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[49].lut_coarse_delay_inst_data/data
    SLICE_X43Y102        LUT6 (Prop_lut6_I0_O)        0.124    15.685 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[49].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.433    16.118    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[48].lut_coarse_delay_inst_data/data
    SLICE_X43Y102        LUT6 (Prop_lut6_I0_O)        0.124    16.242 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[48].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.306    16.548    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[47].lut_coarse_delay_inst_data/data
    SLICE_X44Y102        LUT6 (Prop_lut6_I0_O)        0.124    16.672 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[47].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.279    16.951    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[46].lut_coarse_delay_inst_data/data
    SLICE_X44Y102        LUT6 (Prop_lut6_I0_O)        0.124    17.075 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[46].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.158    17.233    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[45].lut_coarse_delay_inst_data/data
    SLICE_X44Y102        LUT6 (Prop_lut6_I0_O)        0.124    17.357 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[45].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.433    17.791    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[44].lut_coarse_delay_inst_data/data
    SLICE_X44Y102        LUT6 (Prop_lut6_I0_O)        0.124    17.915 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[44].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.575    18.490    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[43].lut_coarse_delay_inst_data/data
    SLICE_X45Y102        LUT6 (Prop_lut6_I0_O)        0.124    18.614 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[43].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.363    18.977    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[42].lut_coarse_delay_inst_data/data
    SLICE_X45Y102        LUT6 (Prop_lut6_I0_O)        0.124    19.101 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[42].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.149    19.250    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[41].lut_coarse_delay_inst_data/data
    SLICE_X45Y102        LUT6 (Prop_lut6_I0_O)        0.124    19.374 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[41].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.433    19.807    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[40].lut_coarse_delay_inst_data/data
    SLICE_X45Y102        LUT6 (Prop_lut6_I0_O)        0.124    19.931 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[40].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.298    20.229    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[39].lut_coarse_delay_inst_data/data
    SLICE_X46Y102        LUT6 (Prop_lut6_I0_O)        0.124    20.353 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[39].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.286    20.640    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[38].lut_coarse_delay_inst_data/data
    SLICE_X46Y102        LUT6 (Prop_lut6_I0_O)        0.124    20.764 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[38].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.161    20.925    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[37].lut_coarse_delay_inst_data/data
    SLICE_X46Y102        LUT6 (Prop_lut6_I0_O)        0.124    21.049 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[37].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.897    21.946    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[36].lut_coarse_delay_inst_data/data
    SLICE_X46Y102        LUT6 (Prop_lut6_I0_O)        0.124    22.070 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[36].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.575    22.645    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[35].lut_coarse_delay_inst_data/data
    SLICE_X47Y102        LUT6 (Prop_lut6_I0_O)        0.124    22.769 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[35].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           1.057    23.826    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[34].lut_coarse_delay_inst_data/data
    SLICE_X47Y102        LUT6 (Prop_lut6_I0_O)        0.124    23.950 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[34].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.149    24.099    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[33].lut_coarse_delay_inst_data/data
    SLICE_X47Y102        LUT6 (Prop_lut6_I0_O)        0.124    24.223 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[33].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.879    25.102    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[32].lut_coarse_delay_inst_data/data
    SLICE_X47Y102        LUT6 (Prop_lut6_I0_O)        0.124    25.226 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[32].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.610    25.836    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[31].lut_coarse_delay_inst_data/data
    SLICE_X40Y104        LUT6 (Prop_lut6_I0_O)        0.124    25.960 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[31].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.371    26.331    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[30].lut_coarse_delay_inst_data/data
    SLICE_X40Y104        LUT6 (Prop_lut6_I0_O)        0.124    26.455 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[30].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.158    26.613    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[29].lut_coarse_delay_inst_data/data
    SLICE_X40Y104        LUT6 (Prop_lut6_I0_O)        0.124    26.737 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[29].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.879    27.616    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[28].lut_coarse_delay_inst_data/data
    SLICE_X40Y104        LUT6 (Prop_lut6_I0_O)        0.124    27.740 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[28].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.873    28.613    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[27].lut_coarse_delay_inst_data/data
    SLICE_X41Y104        LUT6 (Prop_lut6_I0_O)        0.124    28.737 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[27].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.363    29.100    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[26].lut_coarse_delay_inst_data/data
    SLICE_X41Y104        LUT6 (Prop_lut6_I0_O)        0.124    29.224 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[26].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.149    29.373    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[25].lut_coarse_delay_inst_data/data
    SLICE_X41Y104        LUT6 (Prop_lut6_I0_O)        0.124    29.497 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[25].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.879    30.376    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[24].lut_coarse_delay_inst_data/data
    SLICE_X41Y104        LUT6 (Prop_lut6_I0_O)        0.124    30.500 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[24].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.969    31.470    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[23].lut_coarse_delay_inst_data/data
    SLICE_X42Y104        LUT6 (Prop_lut6_I0_O)        0.124    31.594 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[23].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.951    32.544    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[22].lut_coarse_delay_inst_data/data
    SLICE_X42Y104        LUT6 (Prop_lut6_I0_O)        0.124    32.668 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[22].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.161    32.829    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[21].lut_coarse_delay_inst_data/data
    SLICE_X42Y104        LUT6 (Prop_lut6_I0_O)        0.124    32.953 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[21].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.897    33.850    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[20].lut_coarse_delay_inst_data/data
    SLICE_X42Y104        LUT6 (Prop_lut6_I0_O)        0.124    33.974 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[20].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.403    34.377    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[19].lut_coarse_delay_inst_data/data
    SLICE_X43Y104        LUT6 (Prop_lut6_I0_O)        0.124    34.501 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[19].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.264    34.766    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[18].lut_coarse_delay_inst_data/data
    SLICE_X43Y104        LUT6 (Prop_lut6_I0_O)        0.124    34.890 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[18].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.149    35.039    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[17].lut_coarse_delay_inst_data/data
    SLICE_X43Y104        LUT6 (Prop_lut6_I0_O)        0.124    35.163 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[17].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.879    36.042    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[16].lut_coarse_delay_inst_data/data
    SLICE_X43Y104        LUT6 (Prop_lut6_I0_O)        0.124    36.166 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[16].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.306    36.472    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[15].lut_coarse_delay_inst_data/data
    SLICE_X44Y104        LUT6 (Prop_lut6_I0_O)        0.124    36.596 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[15].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.279    36.875    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[14].lut_coarse_delay_inst_data/data
    SLICE_X44Y104        LUT6 (Prop_lut6_I0_O)        0.124    36.999 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[14].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.158    37.157    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[13].lut_coarse_delay_inst_data/data
    SLICE_X44Y104        LUT6 (Prop_lut6_I0_O)        0.124    37.281 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[13].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.433    37.715    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[12].lut_coarse_delay_inst_data/data
    SLICE_X44Y104        LUT6 (Prop_lut6_I0_O)        0.124    37.839 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[12].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.873    38.712    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[11].lut_coarse_delay_inst_data/data
    SLICE_X45Y104        LUT6 (Prop_lut6_I0_O)        0.124    38.836 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[11].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.264    39.100    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[10].lut_coarse_delay_inst_data/data
    SLICE_X45Y104        LUT6 (Prop_lut6_I0_O)        0.124    39.224 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[10].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.149    39.373    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[9].lut_coarse_delay_inst_data/data
    SLICE_X45Y104        LUT6 (Prop_lut6_I0_O)        0.124    39.497 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[9].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.433    39.930    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[8].lut_coarse_delay_inst_data/data
    SLICE_X45Y104        LUT6 (Prop_lut6_I0_O)        0.124    40.054 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[8].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.870    40.924    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[7].lut_coarse_delay_inst_data/data
    SLICE_X46Y104        LUT6 (Prop_lut6_I0_O)        0.124    41.048 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[7].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.371    41.419    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[6].lut_coarse_delay_inst_data/data
    SLICE_X46Y104        LUT6 (Prop_lut6_I0_O)        0.124    41.543 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[6].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.161    41.704    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[5].lut_coarse_delay_inst_data/data
    SLICE_X46Y104        LUT6 (Prop_lut6_I0_O)        0.124    41.828 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[5].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.466    42.294    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[4].lut_coarse_delay_inst_data/data
    SLICE_X46Y104        LUT6 (Prop_lut6_I0_O)        0.124    42.418 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[4].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.873    43.291    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[3].lut_coarse_delay_inst_data/data
    SLICE_X47Y104        LUT6 (Prop_lut6_I0_O)        0.124    43.415 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[3].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.264    43.679    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[2].lut_coarse_delay_inst_data/data
    SLICE_X47Y104        LUT6 (Prop_lut6_I0_O)        0.124    43.803 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[2].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.149    43.952    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[1].lut_coarse_delay_inst_data/data
    SLICE_X47Y104        LUT6 (Prop_lut6_I0_O)        0.124    44.076 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[1].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.879    44.956    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[0].lut_coarse_delay_inst_data/data
    SLICE_X47Y104        LUT6 (Prop_lut6_I0_O)        0.124    45.080 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[0].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=2, routed)           0.629    45.708    metastable_ro_i/delay_top_0/inst/coarse_data_out
    SLICE_X48Y104        FDRE                                         f  metastable_ro_i/delay_top_0/inst/registered_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_metastable_ro_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     6.667 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.570     8.237    metastable_ro_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     4.888 r  metastable_ro_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.579    metastable_ro_i/clk_wiz_0/inst/clk_out1_metastable_ro_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.670 r  metastable_ro_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.210     8.879    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[63].lut_coarse_delay_inst_clk/data
    SLICE_X40Y101        LUT6 (Prop_lut6_I0_O)        0.100     8.979 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[63].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.232     9.211    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[62].lut_coarse_delay_inst_clk/data
    SLICE_X40Y101        LUT6 (Prop_lut6_I0_O)        0.100     9.311 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[62].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.134     9.446    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[61].lut_coarse_delay_inst_clk/data
    SLICE_X40Y101        LUT6 (Prop_lut6_I0_O)        0.100     9.546 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[61].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.715    10.261    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[60].lut_coarse_delay_inst_clk/data
    SLICE_X40Y101        LUT6 (Prop_lut6_I0_O)        0.100    10.361 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[60].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.710    11.071    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[59].lut_coarse_delay_inst_clk/data
    SLICE_X41Y101        LUT6 (Prop_lut6_I0_O)        0.100    11.171 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[59].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.298    11.469    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[58].lut_coarse_delay_inst_clk/data
    SLICE_X41Y101        LUT6 (Prop_lut6_I0_O)        0.100    11.569 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[58].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.125    11.694    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[57].lut_coarse_delay_inst_clk/data
    SLICE_X41Y101        LUT6 (Prop_lut6_I0_O)        0.100    11.794 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[57].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.715    12.509    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[56].lut_coarse_delay_inst_clk/data
    SLICE_X41Y101        LUT6 (Prop_lut6_I0_O)        0.100    12.609 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[56].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.250    12.859    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[55].lut_coarse_delay_inst_clk/data
    SLICE_X42Y101        LUT6 (Prop_lut6_I0_O)        0.100    12.959 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[55].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.236    13.195    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[54].lut_coarse_delay_inst_clk/data
    SLICE_X42Y101        LUT6 (Prop_lut6_I0_O)        0.100    13.295 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[54].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.135    13.430    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[53].lut_coarse_delay_inst_clk/data
    SLICE_X42Y101        LUT6 (Prop_lut6_I0_O)        0.100    13.530 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[53].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.599    14.130    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[52].lut_coarse_delay_inst_clk/data
    SLICE_X42Y101        LUT6 (Prop_lut6_I0_O)        0.100    14.230 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[52].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.710    14.940    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[51].lut_coarse_delay_inst_clk/data
    SLICE_X43Y101        LUT6 (Prop_lut6_I0_O)        0.100    15.040 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[51].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.217    15.257    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[50].lut_coarse_delay_inst_clk/data
    SLICE_X43Y101        LUT6 (Prop_lut6_I0_O)        0.100    15.357 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[50].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.125    15.482    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[49].lut_coarse_delay_inst_clk/data
    SLICE_X43Y101        LUT6 (Prop_lut6_I0_O)        0.100    15.582 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[49].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.354    15.937    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[48].lut_coarse_delay_inst_clk/data
    SLICE_X43Y101        LUT6 (Prop_lut6_I0_O)        0.100    16.037 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[48].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.260    16.297    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[47].lut_coarse_delay_inst_clk/data
    SLICE_X44Y101        LUT6 (Prop_lut6_I0_O)        0.100    16.397 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[47].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.232    16.629    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[46].lut_coarse_delay_inst_clk/data
    SLICE_X44Y101        LUT6 (Prop_lut6_I0_O)        0.100    16.729 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[46].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.134    16.863    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[45].lut_coarse_delay_inst_clk/data
    SLICE_X44Y101        LUT6 (Prop_lut6_I0_O)        0.100    16.963 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[45].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.692    17.655    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[44].lut_coarse_delay_inst_clk/data
    SLICE_X44Y101        LUT6 (Prop_lut6_I0_O)        0.100    17.755 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[44].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.908    18.662    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[43].lut_coarse_delay_inst_clk/data
    SLICE_X45Y101        LUT6 (Prop_lut6_I0_O)        0.100    18.762 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[43].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.217    18.980    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[42].lut_coarse_delay_inst_clk/data
    SLICE_X45Y101        LUT6 (Prop_lut6_I0_O)        0.100    19.080 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[42].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.125    19.205    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[41].lut_coarse_delay_inst_clk/data
    SLICE_X45Y101        LUT6 (Prop_lut6_I0_O)        0.100    19.305 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[41].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.715    20.020    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[40].lut_coarse_delay_inst_clk/data
    SLICE_X45Y101        LUT6 (Prop_lut6_I0_O)        0.100    20.120 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[40].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.250    20.370    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[39].lut_coarse_delay_inst_clk/data
    SLICE_X46Y101        LUT6 (Prop_lut6_I0_O)        0.100    20.470 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[39].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.236    20.706    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[38].lut_coarse_delay_inst_clk/data
    SLICE_X46Y101        LUT6 (Prop_lut6_I0_O)        0.100    20.806 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[38].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.135    20.941    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[37].lut_coarse_delay_inst_clk/data
    SLICE_X46Y101        LUT6 (Prop_lut6_I0_O)        0.100    21.041 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[37].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.599    21.640    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[36].lut_coarse_delay_inst_clk/data
    SLICE_X46Y101        LUT6 (Prop_lut6_I0_O)        0.100    21.740 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[36].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.335    22.076    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[35].lut_coarse_delay_inst_clk/data
    SLICE_X47Y101        LUT6 (Prop_lut6_I0_O)        0.100    22.176 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[35].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.217    22.393    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[34].lut_coarse_delay_inst_clk/data
    SLICE_X47Y101        LUT6 (Prop_lut6_I0_O)        0.100    22.493 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[34].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.525    23.018    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[33].lut_coarse_delay_inst_clk/data
    SLICE_X47Y101        LUT6 (Prop_lut6_I0_O)        0.100    23.118 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[33].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.354    23.472    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[32].lut_coarse_delay_inst_clk/data
    SLICE_X47Y101        LUT6 (Prop_lut6_I0_O)        0.100    23.572 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[32].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.549    24.121    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[31].lut_coarse_delay_inst_clk/data
    SLICE_X40Y103        LUT6 (Prop_lut6_I0_O)        0.100    24.221 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[31].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.232    24.453    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[30].lut_coarse_delay_inst_clk/data
    SLICE_X40Y103        LUT6 (Prop_lut6_I0_O)        0.100    24.553 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[30].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.410    24.963    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[29].lut_coarse_delay_inst_clk/data
    SLICE_X40Y103        LUT6 (Prop_lut6_I0_O)        0.100    25.063 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[29].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.715    25.778    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[28].lut_coarse_delay_inst_clk/data
    SLICE_X40Y103        LUT6 (Prop_lut6_I0_O)        0.100    25.878 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[28].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.710    26.588    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[27].lut_coarse_delay_inst_clk/data
    SLICE_X41Y103        LUT6 (Prop_lut6_I0_O)        0.100    26.688 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[27].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.298    26.986    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[26].lut_coarse_delay_inst_clk/data
    SLICE_X41Y103        LUT6 (Prop_lut6_I0_O)        0.100    27.086 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[26].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.125    27.211    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[25].lut_coarse_delay_inst_clk/data
    SLICE_X41Y103        LUT6 (Prop_lut6_I0_O)        0.100    27.311 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[25].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.354    27.665    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[24].lut_coarse_delay_inst_clk/data
    SLICE_X41Y103        LUT6 (Prop_lut6_I0_O)        0.100    27.765 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[24].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.712    28.477    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[23].lut_coarse_delay_inst_clk/data
    SLICE_X42Y103        LUT6 (Prop_lut6_I0_O)        0.100    28.577 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[23].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.236    28.813    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[22].lut_coarse_delay_inst_clk/data
    SLICE_X42Y103        LUT6 (Prop_lut6_I0_O)        0.100    28.913 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[22].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.135    29.048    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[21].lut_coarse_delay_inst_clk/data
    SLICE_X42Y103        LUT6 (Prop_lut6_I0_O)        0.100    29.148 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[21].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.301    29.449    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[20].lut_coarse_delay_inst_clk/data
    SLICE_X42Y103        LUT6 (Prop_lut6_I0_O)        0.100    29.549 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[20].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.335    29.884    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[19].lut_coarse_delay_inst_clk/data
    SLICE_X43Y103        LUT6 (Prop_lut6_I0_O)        0.100    29.984 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[19].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.217    30.201    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[18].lut_coarse_delay_inst_clk/data
    SLICE_X43Y103        LUT6 (Prop_lut6_I0_O)        0.100    30.301 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[18].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.125    30.426    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[17].lut_coarse_delay_inst_clk/data
    SLICE_X43Y103        LUT6 (Prop_lut6_I0_O)        0.100    30.526 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[17].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.715    31.241    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[16].lut_coarse_delay_inst_clk/data
    SLICE_X43Y103        LUT6 (Prop_lut6_I0_O)        0.100    31.341 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[16].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.260    31.602    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[15].lut_coarse_delay_inst_clk/data
    SLICE_X44Y103        LUT6 (Prop_lut6_I0_O)        0.100    31.702 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[15].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.232    31.934    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[14].lut_coarse_delay_inst_clk/data
    SLICE_X44Y103        LUT6 (Prop_lut6_I0_O)        0.100    32.034 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[14].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.897    32.931    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[13].lut_coarse_delay_inst_clk/data
    SLICE_X44Y103        LUT6 (Prop_lut6_I0_O)        0.100    33.031 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[13].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.715    33.746    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[12].lut_coarse_delay_inst_clk/data
    SLICE_X44Y103        LUT6 (Prop_lut6_I0_O)        0.100    33.846 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[12].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.710    34.556    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[11].lut_coarse_delay_inst_clk/data
    SLICE_X45Y103        LUT6 (Prop_lut6_I0_O)        0.100    34.656 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[11].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.298    34.954    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[10].lut_coarse_delay_inst_clk/data
    SLICE_X45Y103        LUT6 (Prop_lut6_I0_O)        0.100    35.054 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[10].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.125    35.179    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[9].lut_coarse_delay_inst_clk/data
    SLICE_X45Y103        LUT6 (Prop_lut6_I0_O)        0.100    35.279 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[9].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.354    35.633    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[8].lut_coarse_delay_inst_clk/data
    SLICE_X45Y103        LUT6 (Prop_lut6_I0_O)        0.100    35.733 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[8].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.795    36.528    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[7].lut_coarse_delay_inst_clk/data
    SLICE_X46Y103        LUT6 (Prop_lut6_I0_O)        0.100    36.628 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[7].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.305    36.934    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[6].lut_coarse_delay_inst_clk/data
    SLICE_X46Y103        LUT6 (Prop_lut6_I0_O)        0.100    37.034 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[6].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.886    37.920    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[5].lut_coarse_delay_inst_clk/data
    SLICE_X46Y103        LUT6 (Prop_lut6_I0_O)        0.100    38.020 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[5].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.599    38.619    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[4].lut_coarse_delay_inst_clk/data
    SLICE_X46Y103        LUT6 (Prop_lut6_I0_O)        0.100    38.719 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[4].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.932    39.651    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[3].lut_coarse_delay_inst_clk/data
    SLICE_X47Y103        LUT6 (Prop_lut6_I0_O)        0.100    39.751 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[3].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.298    40.049    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[2].lut_coarse_delay_inst_clk/data
    SLICE_X47Y103        LUT6 (Prop_lut6_I0_O)        0.100    40.149 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[2].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.125    40.274    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[1].lut_coarse_delay_inst_clk/data
    SLICE_X47Y103        LUT6 (Prop_lut6_I0_O)        0.100    40.374 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[1].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.354    40.728    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[0].lut_coarse_delay_inst_clk/data
    SLICE_X47Y103        LUT6 (Prop_lut6_I0_O)        0.100    40.828 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[0].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=2, routed)           0.825    41.654    metastable_ro_i/delay_top_0/inst/coarse_clk_out
    SLICE_X48Y104                                                     r  metastable_ro_i/delay_top_0/inst/registered_out_reg/C
                         clock pessimism             -0.174    41.480    
                         clock uncertainty           -0.087    41.392    
    SLICE_X48Y104        FDRE (Setup_fdre_C_D)       -0.081    41.311    metastable_ro_i/delay_top_0/inst/registered_out_reg
  -------------------------------------------------------------------
                         required time                         41.311    
                         arrival time                         -45.708    
  -------------------------------------------------------------------
                         slack                                 -4.397    

Slack (VIOLATED) :        -4.061ns  (required time - arrival time)
  Source:                 metastable_ro_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_metastable_ro_clk_wiz_0_0'  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            metastable_ro_i/delay_top_0/inst/registered_negedge_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_metastable_ro_clk_wiz_0_0'  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_metastable_ro_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_metastable_ro_clk_wiz_0_0 fall@3.333ns - clk_out1_metastable_ro_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        44.328ns  (logic 8.037ns (18.131%)  route 36.291ns (81.869%))
  Logic Levels:           65  (BUFG=1 LUT6=64)
  Clock Path Skew:        37.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    35.322ns = ( 38.656 - 3.333 ) 
    Source Clock Delay      (SCD):    -1.953ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_metastable_ro_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.762     1.762    metastable_ro_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  metastable_ro_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    metastable_ro_i/clk_wiz_0/inst/clk_out1_metastable_ro_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  metastable_ro_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.552     2.555    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[63].lut_coarse_delay_inst_data/data
    SLICE_X40Y102        LUT6 (Prop_lut6_I0_O)        0.124     2.679 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[63].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.279     2.958    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[62].lut_coarse_delay_inst_data/data
    SLICE_X40Y102        LUT6 (Prop_lut6_I0_O)        0.124     3.082 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[62].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.158     3.240    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[61].lut_coarse_delay_inst_data/data
    SLICE_X40Y102        LUT6 (Prop_lut6_I0_O)        0.124     3.364 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[61].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.879     4.243    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[60].lut_coarse_delay_inst_data/data
    SLICE_X40Y102        LUT6 (Prop_lut6_I0_O)        0.124     4.367 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[60].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.575     4.942    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[59].lut_coarse_delay_inst_data/data
    SLICE_X41Y102        LUT6 (Prop_lut6_I0_O)        0.124     5.066 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[59].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.363     5.430    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[58].lut_coarse_delay_inst_data/data
    SLICE_X41Y102        LUT6 (Prop_lut6_I0_O)        0.124     5.554 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[58].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.149     5.702    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[57].lut_coarse_delay_inst_data/data
    SLICE_X41Y102        LUT6 (Prop_lut6_I0_O)        0.124     5.826 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[57].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.879     6.706    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[56].lut_coarse_delay_inst_data/data
    SLICE_X41Y102        LUT6 (Prop_lut6_I0_O)        0.124     6.830 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[56].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.298     7.128    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[55].lut_coarse_delay_inst_data/data
    SLICE_X42Y102        LUT6 (Prop_lut6_I0_O)        0.124     7.252 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[55].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.951     8.202    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[54].lut_coarse_delay_inst_data/data
    SLICE_X42Y102        LUT6 (Prop_lut6_I0_O)        0.124     8.326 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[54].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           1.009     9.336    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[53].lut_coarse_delay_inst_data/data
    SLICE_X42Y102        LUT6 (Prop_lut6_I0_O)        0.124     9.460 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[53].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.897    10.357    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[52].lut_coarse_delay_inst_data/data
    SLICE_X42Y102        LUT6 (Prop_lut6_I0_O)        0.124    10.481 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[52].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.542    11.023    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[51].lut_coarse_delay_inst_data/data
    SLICE_X43Y102        LUT6 (Prop_lut6_I0_O)        0.124    11.147 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[51].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.807    11.954    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[50].lut_coarse_delay_inst_data/data
    SLICE_X43Y102        LUT6 (Prop_lut6_I0_O)        0.124    12.078 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[50].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.149    12.227    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[49].lut_coarse_delay_inst_data/data
    SLICE_X43Y102        LUT6 (Prop_lut6_I0_O)        0.124    12.351 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[49].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.433    12.785    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[48].lut_coarse_delay_inst_data/data
    SLICE_X43Y102        LUT6 (Prop_lut6_I0_O)        0.124    12.909 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[48].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.306    13.215    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[47].lut_coarse_delay_inst_data/data
    SLICE_X44Y102        LUT6 (Prop_lut6_I0_O)        0.124    13.339 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[47].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.279    13.618    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[46].lut_coarse_delay_inst_data/data
    SLICE_X44Y102        LUT6 (Prop_lut6_I0_O)        0.124    13.742 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[46].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.158    13.900    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[45].lut_coarse_delay_inst_data/data
    SLICE_X44Y102        LUT6 (Prop_lut6_I0_O)        0.124    14.024 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[45].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.433    14.457    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[44].lut_coarse_delay_inst_data/data
    SLICE_X44Y102        LUT6 (Prop_lut6_I0_O)        0.124    14.581 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[44].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.575    15.156    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[43].lut_coarse_delay_inst_data/data
    SLICE_X45Y102        LUT6 (Prop_lut6_I0_O)        0.124    15.280 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[43].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.363    15.644    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[42].lut_coarse_delay_inst_data/data
    SLICE_X45Y102        LUT6 (Prop_lut6_I0_O)        0.124    15.768 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[42].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.149    15.917    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[41].lut_coarse_delay_inst_data/data
    SLICE_X45Y102        LUT6 (Prop_lut6_I0_O)        0.124    16.041 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[41].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.433    16.474    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[40].lut_coarse_delay_inst_data/data
    SLICE_X45Y102        LUT6 (Prop_lut6_I0_O)        0.124    16.598 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[40].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.298    16.896    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[39].lut_coarse_delay_inst_data/data
    SLICE_X46Y102        LUT6 (Prop_lut6_I0_O)        0.124    17.020 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[39].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.286    17.306    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[38].lut_coarse_delay_inst_data/data
    SLICE_X46Y102        LUT6 (Prop_lut6_I0_O)        0.124    17.430 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[38].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.161    17.591    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[37].lut_coarse_delay_inst_data/data
    SLICE_X46Y102        LUT6 (Prop_lut6_I0_O)        0.124    17.715 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[37].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.897    18.613    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[36].lut_coarse_delay_inst_data/data
    SLICE_X46Y102        LUT6 (Prop_lut6_I0_O)        0.124    18.737 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[36].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.575    19.312    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[35].lut_coarse_delay_inst_data/data
    SLICE_X47Y102        LUT6 (Prop_lut6_I0_O)        0.124    19.436 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[35].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           1.057    20.492    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[34].lut_coarse_delay_inst_data/data
    SLICE_X47Y102        LUT6 (Prop_lut6_I0_O)        0.124    20.616 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[34].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.149    20.765    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[33].lut_coarse_delay_inst_data/data
    SLICE_X47Y102        LUT6 (Prop_lut6_I0_O)        0.124    20.889 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[33].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.879    21.769    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[32].lut_coarse_delay_inst_data/data
    SLICE_X47Y102        LUT6 (Prop_lut6_I0_O)        0.124    21.893 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[32].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.610    22.503    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[31].lut_coarse_delay_inst_data/data
    SLICE_X40Y104        LUT6 (Prop_lut6_I0_O)        0.124    22.627 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[31].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.371    22.997    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[30].lut_coarse_delay_inst_data/data
    SLICE_X40Y104        LUT6 (Prop_lut6_I0_O)        0.124    23.121 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[30].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.158    23.280    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[29].lut_coarse_delay_inst_data/data
    SLICE_X40Y104        LUT6 (Prop_lut6_I0_O)        0.124    23.404 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[29].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.879    24.283    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[28].lut_coarse_delay_inst_data/data
    SLICE_X40Y104        LUT6 (Prop_lut6_I0_O)        0.124    24.407 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[28].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.873    25.280    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[27].lut_coarse_delay_inst_data/data
    SLICE_X41Y104        LUT6 (Prop_lut6_I0_O)        0.124    25.404 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[27].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.363    25.767    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[26].lut_coarse_delay_inst_data/data
    SLICE_X41Y104        LUT6 (Prop_lut6_I0_O)        0.124    25.891 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[26].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.149    26.040    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[25].lut_coarse_delay_inst_data/data
    SLICE_X41Y104        LUT6 (Prop_lut6_I0_O)        0.124    26.164 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[25].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.879    27.043    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[24].lut_coarse_delay_inst_data/data
    SLICE_X41Y104        LUT6 (Prop_lut6_I0_O)        0.124    27.167 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[24].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.969    28.136    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[23].lut_coarse_delay_inst_data/data
    SLICE_X42Y104        LUT6 (Prop_lut6_I0_O)        0.124    28.260 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[23].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.951    29.211    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[22].lut_coarse_delay_inst_data/data
    SLICE_X42Y104        LUT6 (Prop_lut6_I0_O)        0.124    29.335 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[22].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.161    29.496    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[21].lut_coarse_delay_inst_data/data
    SLICE_X42Y104        LUT6 (Prop_lut6_I0_O)        0.124    29.620 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[21].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.897    30.517    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[20].lut_coarse_delay_inst_data/data
    SLICE_X42Y104        LUT6 (Prop_lut6_I0_O)        0.124    30.641 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[20].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.403    31.044    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[19].lut_coarse_delay_inst_data/data
    SLICE_X43Y104        LUT6 (Prop_lut6_I0_O)        0.124    31.168 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[19].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.264    31.432    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[18].lut_coarse_delay_inst_data/data
    SLICE_X43Y104        LUT6 (Prop_lut6_I0_O)        0.124    31.556 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[18].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.149    31.705    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[17].lut_coarse_delay_inst_data/data
    SLICE_X43Y104        LUT6 (Prop_lut6_I0_O)        0.124    31.829 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[17].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.879    32.709    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[16].lut_coarse_delay_inst_data/data
    SLICE_X43Y104        LUT6 (Prop_lut6_I0_O)        0.124    32.833 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[16].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.306    33.139    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[15].lut_coarse_delay_inst_data/data
    SLICE_X44Y104        LUT6 (Prop_lut6_I0_O)        0.124    33.263 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[15].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.279    33.542    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[14].lut_coarse_delay_inst_data/data
    SLICE_X44Y104        LUT6 (Prop_lut6_I0_O)        0.124    33.666 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[14].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.158    33.824    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[13].lut_coarse_delay_inst_data/data
    SLICE_X44Y104        LUT6 (Prop_lut6_I0_O)        0.124    33.948 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[13].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.433    34.381    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[12].lut_coarse_delay_inst_data/data
    SLICE_X44Y104        LUT6 (Prop_lut6_I0_O)        0.124    34.505 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[12].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.873    35.378    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[11].lut_coarse_delay_inst_data/data
    SLICE_X45Y104        LUT6 (Prop_lut6_I0_O)        0.124    35.502 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[11].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.264    35.767    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[10].lut_coarse_delay_inst_data/data
    SLICE_X45Y104        LUT6 (Prop_lut6_I0_O)        0.124    35.891 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[10].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.149    36.039    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[9].lut_coarse_delay_inst_data/data
    SLICE_X45Y104        LUT6 (Prop_lut6_I0_O)        0.124    36.163 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[9].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.433    36.597    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[8].lut_coarse_delay_inst_data/data
    SLICE_X45Y104        LUT6 (Prop_lut6_I0_O)        0.124    36.721 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[8].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.870    37.590    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[7].lut_coarse_delay_inst_data/data
    SLICE_X46Y104        LUT6 (Prop_lut6_I0_O)        0.124    37.714 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[7].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.371    38.086    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[6].lut_coarse_delay_inst_data/data
    SLICE_X46Y104        LUT6 (Prop_lut6_I0_O)        0.124    38.210 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[6].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.161    38.370    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[5].lut_coarse_delay_inst_data/data
    SLICE_X46Y104        LUT6 (Prop_lut6_I0_O)        0.124    38.494 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[5].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.466    38.960    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[4].lut_coarse_delay_inst_data/data
    SLICE_X46Y104        LUT6 (Prop_lut6_I0_O)        0.124    39.084 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[4].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.873    39.958    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[3].lut_coarse_delay_inst_data/data
    SLICE_X47Y104        LUT6 (Prop_lut6_I0_O)        0.124    40.082 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[3].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.264    40.346    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[2].lut_coarse_delay_inst_data/data
    SLICE_X47Y104        LUT6 (Prop_lut6_I0_O)        0.124    40.470 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[2].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.149    40.619    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[1].lut_coarse_delay_inst_data/data
    SLICE_X47Y104        LUT6 (Prop_lut6_I0_O)        0.124    40.743 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[1].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.879    41.622    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[0].lut_coarse_delay_inst_data/data
    SLICE_X47Y104        LUT6 (Prop_lut6_I0_O)        0.124    41.746 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[0].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=2, routed)           0.629    42.375    metastable_ro_i/delay_top_0/inst/coarse_data_out
    SLICE_X49Y104        FDRE                                         r  metastable_ro_i/delay_top_0/inst/registered_negedge_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_metastable_ro_clk_wiz_0_0 fall edge)
                                                      3.333     3.333 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     3.333 f  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.570     4.904    metastable_ro_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     1.554 f  metastable_ro_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     3.245    metastable_ro_i/clk_wiz_0/inst/clk_out1_metastable_ro_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.336 f  metastable_ro_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.210     5.546    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[63].lut_coarse_delay_inst_clk/data
    SLICE_X40Y101        LUT6 (Prop_lut6_I0_O)        0.100     5.646 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[63].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.232     5.878    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[62].lut_coarse_delay_inst_clk/data
    SLICE_X40Y101        LUT6 (Prop_lut6_I0_O)        0.100     5.978 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[62].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.134     6.112    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[61].lut_coarse_delay_inst_clk/data
    SLICE_X40Y101        LUT6 (Prop_lut6_I0_O)        0.100     6.212 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[61].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.715     6.927    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[60].lut_coarse_delay_inst_clk/data
    SLICE_X40Y101        LUT6 (Prop_lut6_I0_O)        0.100     7.027 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[60].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.710     7.737    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[59].lut_coarse_delay_inst_clk/data
    SLICE_X41Y101        LUT6 (Prop_lut6_I0_O)        0.100     7.837 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[59].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.298     8.136    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[58].lut_coarse_delay_inst_clk/data
    SLICE_X41Y101        LUT6 (Prop_lut6_I0_O)        0.100     8.236 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[58].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.125     8.361    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[57].lut_coarse_delay_inst_clk/data
    SLICE_X41Y101        LUT6 (Prop_lut6_I0_O)        0.100     8.461 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[57].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.715     9.176    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[56].lut_coarse_delay_inst_clk/data
    SLICE_X41Y101        LUT6 (Prop_lut6_I0_O)        0.100     9.276 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[56].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.250     9.526    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[55].lut_coarse_delay_inst_clk/data
    SLICE_X42Y101        LUT6 (Prop_lut6_I0_O)        0.100     9.626 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[55].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.236     9.862    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[54].lut_coarse_delay_inst_clk/data
    SLICE_X42Y101        LUT6 (Prop_lut6_I0_O)        0.100     9.962 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[54].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.135    10.097    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[53].lut_coarse_delay_inst_clk/data
    SLICE_X42Y101        LUT6 (Prop_lut6_I0_O)        0.100    10.197 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[53].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.599    10.796    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[52].lut_coarse_delay_inst_clk/data
    SLICE_X42Y101        LUT6 (Prop_lut6_I0_O)        0.100    10.896 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[52].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.710    11.607    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[51].lut_coarse_delay_inst_clk/data
    SLICE_X43Y101        LUT6 (Prop_lut6_I0_O)        0.100    11.707 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[51].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.217    11.924    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[50].lut_coarse_delay_inst_clk/data
    SLICE_X43Y101        LUT6 (Prop_lut6_I0_O)        0.100    12.024 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[50].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.125    12.149    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[49].lut_coarse_delay_inst_clk/data
    SLICE_X43Y101        LUT6 (Prop_lut6_I0_O)        0.100    12.249 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[49].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.354    12.603    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[48].lut_coarse_delay_inst_clk/data
    SLICE_X43Y101        LUT6 (Prop_lut6_I0_O)        0.100    12.703 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[48].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.260    12.964    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[47].lut_coarse_delay_inst_clk/data
    SLICE_X44Y101        LUT6 (Prop_lut6_I0_O)        0.100    13.064 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[47].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.232    13.296    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[46].lut_coarse_delay_inst_clk/data
    SLICE_X44Y101        LUT6 (Prop_lut6_I0_O)        0.100    13.396 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[46].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.134    13.530    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[45].lut_coarse_delay_inst_clk/data
    SLICE_X44Y101        LUT6 (Prop_lut6_I0_O)        0.100    13.630 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[45].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.692    14.321    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[44].lut_coarse_delay_inst_clk/data
    SLICE_X44Y101        LUT6 (Prop_lut6_I0_O)        0.100    14.421 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[44].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.908    15.329    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[43].lut_coarse_delay_inst_clk/data
    SLICE_X45Y101        LUT6 (Prop_lut6_I0_O)        0.100    15.429 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[43].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.217    15.646    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[42].lut_coarse_delay_inst_clk/data
    SLICE_X45Y101        LUT6 (Prop_lut6_I0_O)        0.100    15.746 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[42].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.125    15.871    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[41].lut_coarse_delay_inst_clk/data
    SLICE_X45Y101        LUT6 (Prop_lut6_I0_O)        0.100    15.971 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[41].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.715    16.686    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[40].lut_coarse_delay_inst_clk/data
    SLICE_X45Y101        LUT6 (Prop_lut6_I0_O)        0.100    16.786 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[40].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.250    17.036    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[39].lut_coarse_delay_inst_clk/data
    SLICE_X46Y101        LUT6 (Prop_lut6_I0_O)        0.100    17.136 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[39].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.236    17.373    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[38].lut_coarse_delay_inst_clk/data
    SLICE_X46Y101        LUT6 (Prop_lut6_I0_O)        0.100    17.473 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[38].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.135    17.608    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[37].lut_coarse_delay_inst_clk/data
    SLICE_X46Y101        LUT6 (Prop_lut6_I0_O)        0.100    17.708 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[37].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.599    18.307    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[36].lut_coarse_delay_inst_clk/data
    SLICE_X46Y101        LUT6 (Prop_lut6_I0_O)        0.100    18.407 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[36].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.335    18.742    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[35].lut_coarse_delay_inst_clk/data
    SLICE_X47Y101        LUT6 (Prop_lut6_I0_O)        0.100    18.842 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[35].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.217    19.059    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[34].lut_coarse_delay_inst_clk/data
    SLICE_X47Y101        LUT6 (Prop_lut6_I0_O)        0.100    19.159 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[34].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.525    19.684    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[33].lut_coarse_delay_inst_clk/data
    SLICE_X47Y101        LUT6 (Prop_lut6_I0_O)        0.100    19.784 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[33].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.354    20.139    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[32].lut_coarse_delay_inst_clk/data
    SLICE_X47Y101        LUT6 (Prop_lut6_I0_O)        0.100    20.239 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[32].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.549    20.787    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[31].lut_coarse_delay_inst_clk/data
    SLICE_X40Y103        LUT6 (Prop_lut6_I0_O)        0.100    20.887 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[31].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.232    21.120    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[30].lut_coarse_delay_inst_clk/data
    SLICE_X40Y103        LUT6 (Prop_lut6_I0_O)        0.100    21.220 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[30].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.410    21.629    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[29].lut_coarse_delay_inst_clk/data
    SLICE_X40Y103        LUT6 (Prop_lut6_I0_O)        0.100    21.729 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[29].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.715    22.444    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[28].lut_coarse_delay_inst_clk/data
    SLICE_X40Y103        LUT6 (Prop_lut6_I0_O)        0.100    22.544 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[28].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.710    23.254    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[27].lut_coarse_delay_inst_clk/data
    SLICE_X41Y103        LUT6 (Prop_lut6_I0_O)        0.100    23.354 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[27].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.298    23.653    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[26].lut_coarse_delay_inst_clk/data
    SLICE_X41Y103        LUT6 (Prop_lut6_I0_O)        0.100    23.753 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[26].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.125    23.878    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[25].lut_coarse_delay_inst_clk/data
    SLICE_X41Y103        LUT6 (Prop_lut6_I0_O)        0.100    23.978 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[25].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.354    24.332    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[24].lut_coarse_delay_inst_clk/data
    SLICE_X41Y103        LUT6 (Prop_lut6_I0_O)        0.100    24.432 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[24].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.712    25.143    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[23].lut_coarse_delay_inst_clk/data
    SLICE_X42Y103        LUT6 (Prop_lut6_I0_O)        0.100    25.243 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[23].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.236    25.480    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[22].lut_coarse_delay_inst_clk/data
    SLICE_X42Y103        LUT6 (Prop_lut6_I0_O)        0.100    25.580 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[22].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.135    25.715    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[21].lut_coarse_delay_inst_clk/data
    SLICE_X42Y103        LUT6 (Prop_lut6_I0_O)        0.100    25.815 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[21].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.301    26.116    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[20].lut_coarse_delay_inst_clk/data
    SLICE_X42Y103        LUT6 (Prop_lut6_I0_O)        0.100    26.216 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[20].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.335    26.551    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[19].lut_coarse_delay_inst_clk/data
    SLICE_X43Y103        LUT6 (Prop_lut6_I0_O)        0.100    26.651 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[19].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.217    26.868    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[18].lut_coarse_delay_inst_clk/data
    SLICE_X43Y103        LUT6 (Prop_lut6_I0_O)        0.100    26.968 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[18].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.125    27.093    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[17].lut_coarse_delay_inst_clk/data
    SLICE_X43Y103        LUT6 (Prop_lut6_I0_O)        0.100    27.193 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[17].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.715    27.908    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[16].lut_coarse_delay_inst_clk/data
    SLICE_X43Y103        LUT6 (Prop_lut6_I0_O)        0.100    28.008 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[16].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.260    28.268    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[15].lut_coarse_delay_inst_clk/data
    SLICE_X44Y103        LUT6 (Prop_lut6_I0_O)        0.100    28.368 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[15].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.232    28.601    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[14].lut_coarse_delay_inst_clk/data
    SLICE_X44Y103        LUT6 (Prop_lut6_I0_O)        0.100    28.701 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[14].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.897    29.597    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[13].lut_coarse_delay_inst_clk/data
    SLICE_X44Y103        LUT6 (Prop_lut6_I0_O)        0.100    29.697 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[13].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.715    30.412    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[12].lut_coarse_delay_inst_clk/data
    SLICE_X44Y103        LUT6 (Prop_lut6_I0_O)        0.100    30.512 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[12].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.710    31.222    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[11].lut_coarse_delay_inst_clk/data
    SLICE_X45Y103        LUT6 (Prop_lut6_I0_O)        0.100    31.322 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[11].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.298    31.621    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[10].lut_coarse_delay_inst_clk/data
    SLICE_X45Y103        LUT6 (Prop_lut6_I0_O)        0.100    31.721 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[10].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.125    31.846    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[9].lut_coarse_delay_inst_clk/data
    SLICE_X45Y103        LUT6 (Prop_lut6_I0_O)        0.100    31.946 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[9].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.354    32.300    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[8].lut_coarse_delay_inst_clk/data
    SLICE_X45Y103        LUT6 (Prop_lut6_I0_O)        0.100    32.400 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[8].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.795    33.195    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[7].lut_coarse_delay_inst_clk/data
    SLICE_X46Y103        LUT6 (Prop_lut6_I0_O)        0.100    33.295 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[7].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.305    33.600    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[6].lut_coarse_delay_inst_clk/data
    SLICE_X46Y103        LUT6 (Prop_lut6_I0_O)        0.100    33.700 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[6].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.886    34.586    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[5].lut_coarse_delay_inst_clk/data
    SLICE_X46Y103        LUT6 (Prop_lut6_I0_O)        0.100    34.686 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[5].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.599    35.285    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[4].lut_coarse_delay_inst_clk/data
    SLICE_X46Y103        LUT6 (Prop_lut6_I0_O)        0.100    35.385 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[4].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.932    36.317    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[3].lut_coarse_delay_inst_clk/data
    SLICE_X47Y103        LUT6 (Prop_lut6_I0_O)        0.100    36.417 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[3].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.298    36.716    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[2].lut_coarse_delay_inst_clk/data
    SLICE_X47Y103        LUT6 (Prop_lut6_I0_O)        0.100    36.816 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[2].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.125    36.941    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[1].lut_coarse_delay_inst_clk/data
    SLICE_X47Y103        LUT6 (Prop_lut6_I0_O)        0.100    37.041 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[1].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.354    37.395    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[0].lut_coarse_delay_inst_clk/data
    SLICE_X47Y103        LUT6 (Prop_lut6_I0_O)        0.100    37.495 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[0].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=2, routed)           0.388    37.883    metastable_ro_i/delay_top_0/inst/coarse_clk_out
    SLICE_X48Y104        LUT1 (Prop_lut1_I0_O)        0.100    37.983 r  metastable_ro_i/delay_top_0/inst/i_0/O
                         net (fo=1, routed)           0.673    38.656    metastable_ro_i/delay_top_0/inst/n_0_0
    SLICE_X49Y104                                                     r  metastable_ro_i/delay_top_0/inst/registered_negedge_out_reg/C
                         clock pessimism             -0.174    38.482    
                         clock uncertainty           -0.087    38.395    
    SLICE_X49Y104        FDRE (Setup_fdre_C_D)       -0.081    38.314    metastable_ro_i/delay_top_0/inst/registered_negedge_out_reg
  -------------------------------------------------------------------
                         required time                         38.314    
                         arrival time                         -42.375    
  -------------------------------------------------------------------
                         slack                                 -4.061    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -9.566ns  (arrival time - required time)
  Source:                 metastable_ro_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_metastable_ro_clk_wiz_0_0'  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            metastable_ro_i/delay_top_0/inst/registered_negedge_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_metastable_ro_clk_wiz_0_0'  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_metastable_ro_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_metastable_ro_clk_wiz_0_0 fall@3.333ns - clk_out1_metastable_ro_clk_wiz_0_0 fall@3.333ns)
  Data Path Delay:        36.147ns  (logic 6.491ns (17.957%)  route 29.656ns (82.043%))
  Logic Levels:           65  (BUFG=1 LUT6=64)
  Clock Path Skew:        45.445ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    43.492ns = ( 46.826 - 3.333 ) 
    Source Clock Delay      (SCD):    -1.779ns = ( 1.554 - 3.333 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_metastable_ro_clk_wiz_0_0 fall edge)
                                                      3.333     3.333 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     3.333 f  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.570     4.904    metastable_ro_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     1.554 f  metastable_ro_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     3.245    metastable_ro_i/clk_wiz_0/inst/clk_out1_metastable_ro_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.336 f  metastable_ro_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.234     5.570    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[63].lut_coarse_delay_inst_data/data
    SLICE_X40Y102        LUT6 (Prop_lut6_I0_O)        0.100     5.670 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[63].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.232     5.902    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[62].lut_coarse_delay_inst_data/data
    SLICE_X40Y102        LUT6 (Prop_lut6_I0_O)        0.100     6.002 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[62].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.134     6.136    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[61].lut_coarse_delay_inst_data/data
    SLICE_X40Y102        LUT6 (Prop_lut6_I0_O)        0.100     6.236 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[61].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.715     6.952    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[60].lut_coarse_delay_inst_data/data
    SLICE_X40Y102        LUT6 (Prop_lut6_I0_O)        0.100     7.052 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[60].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.473     7.525    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[59].lut_coarse_delay_inst_data/data
    SLICE_X41Y102        LUT6 (Prop_lut6_I0_O)        0.100     7.625 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[59].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.298     7.923    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[58].lut_coarse_delay_inst_data/data
    SLICE_X41Y102        LUT6 (Prop_lut6_I0_O)        0.100     8.023 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[58].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.125     8.148    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[57].lut_coarse_delay_inst_data/data
    SLICE_X41Y102        LUT6 (Prop_lut6_I0_O)        0.100     8.248 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[57].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.715     8.963    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[56].lut_coarse_delay_inst_data/data
    SLICE_X41Y102        LUT6 (Prop_lut6_I0_O)        0.100     9.063 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[56].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.250     9.313    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[55].lut_coarse_delay_inst_data/data
    SLICE_X42Y102        LUT6 (Prop_lut6_I0_O)        0.100     9.413 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[55].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.781    10.194    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[54].lut_coarse_delay_inst_data/data
    SLICE_X42Y102        LUT6 (Prop_lut6_I0_O)        0.100    10.294 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[54].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.829    11.123    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[53].lut_coarse_delay_inst_data/data
    SLICE_X42Y102        LUT6 (Prop_lut6_I0_O)        0.100    11.223 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[53].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.599    11.822    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[52].lut_coarse_delay_inst_data/data
    SLICE_X42Y102        LUT6 (Prop_lut6_I0_O)        0.100    11.922 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[52].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.452    12.375    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[51].lut_coarse_delay_inst_data/data
    SLICE_X43Y102        LUT6 (Prop_lut6_I0_O)        0.100    12.475 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[51].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.659    13.134    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[50].lut_coarse_delay_inst_data/data
    SLICE_X43Y102        LUT6 (Prop_lut6_I0_O)        0.100    13.234 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[50].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.125    13.359    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[49].lut_coarse_delay_inst_data/data
    SLICE_X43Y102        LUT6 (Prop_lut6_I0_O)        0.100    13.459 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[49].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.354    13.813    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[48].lut_coarse_delay_inst_data/data
    SLICE_X43Y102        LUT6 (Prop_lut6_I0_O)        0.100    13.913 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[48].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.260    14.173    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[47].lut_coarse_delay_inst_data/data
    SLICE_X44Y102        LUT6 (Prop_lut6_I0_O)        0.100    14.273 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[47].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.232    14.505    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[46].lut_coarse_delay_inst_data/data
    SLICE_X44Y102        LUT6 (Prop_lut6_I0_O)        0.100    14.605 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[46].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.134    14.740    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[45].lut_coarse_delay_inst_data/data
    SLICE_X44Y102        LUT6 (Prop_lut6_I0_O)        0.100    14.840 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[45].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.354    15.194    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[44].lut_coarse_delay_inst_data/data
    SLICE_X44Y102        LUT6 (Prop_lut6_I0_O)        0.100    15.294 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[44].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.473    15.767    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[43].lut_coarse_delay_inst_data/data
    SLICE_X45Y102        LUT6 (Prop_lut6_I0_O)        0.100    15.867 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[43].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.298    16.165    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[42].lut_coarse_delay_inst_data/data
    SLICE_X45Y102        LUT6 (Prop_lut6_I0_O)        0.100    16.265 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[42].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.125    16.390    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[41].lut_coarse_delay_inst_data/data
    SLICE_X45Y102        LUT6 (Prop_lut6_I0_O)        0.100    16.490 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[41].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.354    16.845    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[40].lut_coarse_delay_inst_data/data
    SLICE_X45Y102        LUT6 (Prop_lut6_I0_O)        0.100    16.945 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[40].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.250    17.195    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[39].lut_coarse_delay_inst_data/data
    SLICE_X46Y102        LUT6 (Prop_lut6_I0_O)        0.100    17.295 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[39].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.236    17.531    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[38].lut_coarse_delay_inst_data/data
    SLICE_X46Y102        LUT6 (Prop_lut6_I0_O)        0.100    17.631 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[38].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.135    17.766    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[37].lut_coarse_delay_inst_data/data
    SLICE_X46Y102        LUT6 (Prop_lut6_I0_O)        0.100    17.866 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[37].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.599    18.465    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[36].lut_coarse_delay_inst_data/data
    SLICE_X46Y102        LUT6 (Prop_lut6_I0_O)        0.100    18.565 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[36].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.473    19.038    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[35].lut_coarse_delay_inst_data/data
    SLICE_X47Y102        LUT6 (Prop_lut6_I0_O)        0.100    19.138 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[35].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.863    20.001    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[34].lut_coarse_delay_inst_data/data
    SLICE_X47Y102        LUT6 (Prop_lut6_I0_O)        0.100    20.101 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[34].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.125    20.226    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[33].lut_coarse_delay_inst_data/data
    SLICE_X47Y102        LUT6 (Prop_lut6_I0_O)        0.100    20.326 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[33].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.715    21.041    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[32].lut_coarse_delay_inst_data/data
    SLICE_X47Y102        LUT6 (Prop_lut6_I0_O)        0.100    21.141 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[32].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.516    21.657    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[31].lut_coarse_delay_inst_data/data
    SLICE_X40Y104        LUT6 (Prop_lut6_I0_O)        0.100    21.757 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[31].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.306    22.063    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[30].lut_coarse_delay_inst_data/data
    SLICE_X40Y104        LUT6 (Prop_lut6_I0_O)        0.100    22.163 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[30].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.134    22.297    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[29].lut_coarse_delay_inst_data/data
    SLICE_X40Y104        LUT6 (Prop_lut6_I0_O)        0.100    22.397 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[29].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.715    23.112    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[28].lut_coarse_delay_inst_data/data
    SLICE_X40Y104        LUT6 (Prop_lut6_I0_O)        0.100    23.212 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[28].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.710    23.922    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[27].lut_coarse_delay_inst_data/data
    SLICE_X41Y104        LUT6 (Prop_lut6_I0_O)        0.100    24.022 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[27].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.298    24.320    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[26].lut_coarse_delay_inst_data/data
    SLICE_X41Y104        LUT6 (Prop_lut6_I0_O)        0.100    24.420 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[26].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.125    24.545    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[25].lut_coarse_delay_inst_data/data
    SLICE_X41Y104        LUT6 (Prop_lut6_I0_O)        0.100    24.645 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[25].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.715    25.361    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[24].lut_coarse_delay_inst_data/data
    SLICE_X41Y104        LUT6 (Prop_lut6_I0_O)        0.100    25.461 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[24].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.795    26.256    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[23].lut_coarse_delay_inst_data/data
    SLICE_X42Y104        LUT6 (Prop_lut6_I0_O)        0.100    26.356 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[23].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.781    27.136    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[22].lut_coarse_delay_inst_data/data
    SLICE_X42Y104        LUT6 (Prop_lut6_I0_O)        0.100    27.236 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[22].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.135    27.371    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[21].lut_coarse_delay_inst_data/data
    SLICE_X42Y104        LUT6 (Prop_lut6_I0_O)        0.100    27.471 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[21].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.599    28.071    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[20].lut_coarse_delay_inst_data/data
    SLICE_X42Y104        LUT6 (Prop_lut6_I0_O)        0.100    28.171 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[20].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.335    28.506    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[19].lut_coarse_delay_inst_data/data
    SLICE_X43Y104        LUT6 (Prop_lut6_I0_O)        0.100    28.606 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[19].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.217    28.823    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[18].lut_coarse_delay_inst_data/data
    SLICE_X43Y104        LUT6 (Prop_lut6_I0_O)        0.100    28.923 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[18].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.125    29.048    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[17].lut_coarse_delay_inst_data/data
    SLICE_X43Y104        LUT6 (Prop_lut6_I0_O)        0.100    29.148 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[17].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.715    29.863    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[16].lut_coarse_delay_inst_data/data
    SLICE_X43Y104        LUT6 (Prop_lut6_I0_O)        0.100    29.963 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[16].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.260    30.223    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[15].lut_coarse_delay_inst_data/data
    SLICE_X44Y104        LUT6 (Prop_lut6_I0_O)        0.100    30.323 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[15].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.232    30.555    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[14].lut_coarse_delay_inst_data/data
    SLICE_X44Y104        LUT6 (Prop_lut6_I0_O)        0.100    30.655 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[14].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.134    30.790    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[13].lut_coarse_delay_inst_data/data
    SLICE_X44Y104        LUT6 (Prop_lut6_I0_O)        0.100    30.890 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[13].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.354    31.244    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[12].lut_coarse_delay_inst_data/data
    SLICE_X44Y104        LUT6 (Prop_lut6_I0_O)        0.100    31.344 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[12].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.710    32.054    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[11].lut_coarse_delay_inst_data/data
    SLICE_X45Y104        LUT6 (Prop_lut6_I0_O)        0.100    32.154 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[11].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.217    32.371    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[10].lut_coarse_delay_inst_data/data
    SLICE_X45Y104        LUT6 (Prop_lut6_I0_O)        0.100    32.471 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[10].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.125    32.596    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[9].lut_coarse_delay_inst_data/data
    SLICE_X45Y104        LUT6 (Prop_lut6_I0_O)        0.100    32.696 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[9].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.354    33.050    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[8].lut_coarse_delay_inst_data/data
    SLICE_X45Y104        LUT6 (Prop_lut6_I0_O)        0.100    33.150 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[8].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.712    33.862    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[7].lut_coarse_delay_inst_data/data
    SLICE_X46Y104        LUT6 (Prop_lut6_I0_O)        0.100    33.962 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[7].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.305    34.267    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[6].lut_coarse_delay_inst_data/data
    SLICE_X46Y104        LUT6 (Prop_lut6_I0_O)        0.100    34.367 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[6].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.135    34.502    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[5].lut_coarse_delay_inst_data/data
    SLICE_X46Y104        LUT6 (Prop_lut6_I0_O)        0.100    34.602 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[5].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.301    34.903    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[4].lut_coarse_delay_inst_data/data
    SLICE_X46Y104        LUT6 (Prop_lut6_I0_O)        0.100    35.003 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[4].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.710    35.713    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[3].lut_coarse_delay_inst_data/data
    SLICE_X47Y104        LUT6 (Prop_lut6_I0_O)        0.100    35.813 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[3].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.217    36.031    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[2].lut_coarse_delay_inst_data/data
    SLICE_X47Y104        LUT6 (Prop_lut6_I0_O)        0.100    36.131 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[2].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.125    36.256    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[1].lut_coarse_delay_inst_data/data
    SLICE_X47Y104        LUT6 (Prop_lut6_I0_O)        0.100    36.356 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[1].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.715    37.071    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[0].lut_coarse_delay_inst_data/data
    SLICE_X47Y104        LUT6 (Prop_lut6_I0_O)        0.100    37.171 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[0].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=2, routed)           0.531    37.701    metastable_ro_i/delay_top_0/inst/coarse_data_out
    SLICE_X49Y104        FDRE                                         f  metastable_ro_i/delay_top_0/inst/registered_negedge_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_metastable_ro_clk_wiz_0_0 fall edge)
                                                      3.333     3.333 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     3.333 f  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.762     5.095    metastable_ro_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715     1.380 f  metastable_ro_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     3.235    metastable_ro_i/clk_wiz_0/inst/clk_out1_metastable_ro_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.336 f  metastable_ro_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.531     5.867    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[63].lut_coarse_delay_inst_clk/data
    SLICE_X40Y101        LUT6 (Prop_lut6_I0_O)        0.124     5.991 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[63].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.279     6.270    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[62].lut_coarse_delay_inst_clk/data
    SLICE_X40Y101        LUT6 (Prop_lut6_I0_O)        0.124     6.394 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[62].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.158     6.552    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[61].lut_coarse_delay_inst_clk/data
    SLICE_X40Y101        LUT6 (Prop_lut6_I0_O)        0.124     6.676 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[61].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.879     7.555    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[60].lut_coarse_delay_inst_clk/data
    SLICE_X40Y101        LUT6 (Prop_lut6_I0_O)        0.124     7.679 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[60].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.873     8.552    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[59].lut_coarse_delay_inst_clk/data
    SLICE_X41Y101        LUT6 (Prop_lut6_I0_O)        0.124     8.676 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[59].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.363     9.040    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[58].lut_coarse_delay_inst_clk/data
    SLICE_X41Y101        LUT6 (Prop_lut6_I0_O)        0.124     9.164 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[58].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.149     9.312    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[57].lut_coarse_delay_inst_clk/data
    SLICE_X41Y101        LUT6 (Prop_lut6_I0_O)        0.124     9.436 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[57].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.879    10.316    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[56].lut_coarse_delay_inst_clk/data
    SLICE_X41Y101        LUT6 (Prop_lut6_I0_O)        0.124    10.440 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[56].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.298    10.738    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[55].lut_coarse_delay_inst_clk/data
    SLICE_X42Y101        LUT6 (Prop_lut6_I0_O)        0.124    10.862 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[55].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.286    11.148    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[54].lut_coarse_delay_inst_clk/data
    SLICE_X42Y101        LUT6 (Prop_lut6_I0_O)        0.124    11.272 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[54].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.161    11.433    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[53].lut_coarse_delay_inst_clk/data
    SLICE_X42Y101        LUT6 (Prop_lut6_I0_O)        0.124    11.557 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[53].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.897    12.454    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[52].lut_coarse_delay_inst_clk/data
    SLICE_X42Y101        LUT6 (Prop_lut6_I0_O)        0.124    12.578 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[52].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.873    13.452    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[51].lut_coarse_delay_inst_clk/data
    SLICE_X43Y101        LUT6 (Prop_lut6_I0_O)        0.124    13.576 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[51].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.264    13.840    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[50].lut_coarse_delay_inst_clk/data
    SLICE_X43Y101        LUT6 (Prop_lut6_I0_O)        0.124    13.964 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[50].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.149    14.113    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[49].lut_coarse_delay_inst_clk/data
    SLICE_X43Y101        LUT6 (Prop_lut6_I0_O)        0.124    14.237 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[49].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.433    14.670    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[48].lut_coarse_delay_inst_clk/data
    SLICE_X43Y101        LUT6 (Prop_lut6_I0_O)        0.124    14.794 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[48].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.306    15.101    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[47].lut_coarse_delay_inst_clk/data
    SLICE_X44Y101        LUT6 (Prop_lut6_I0_O)        0.124    15.225 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[47].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.279    15.504    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[46].lut_coarse_delay_inst_clk/data
    SLICE_X44Y101        LUT6 (Prop_lut6_I0_O)        0.124    15.628 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[46].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.158    15.786    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[45].lut_coarse_delay_inst_clk/data
    SLICE_X44Y101        LUT6 (Prop_lut6_I0_O)        0.124    15.910 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[45].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.845    16.754    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[44].lut_coarse_delay_inst_clk/data
    SLICE_X44Y101        LUT6 (Prop_lut6_I0_O)        0.124    16.878 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[44].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           1.097    17.975    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[43].lut_coarse_delay_inst_clk/data
    SLICE_X45Y101        LUT6 (Prop_lut6_I0_O)        0.124    18.099 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[43].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.264    18.363    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[42].lut_coarse_delay_inst_clk/data
    SLICE_X45Y101        LUT6 (Prop_lut6_I0_O)        0.124    18.487 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[42].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.149    18.636    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[41].lut_coarse_delay_inst_clk/data
    SLICE_X45Y101        LUT6 (Prop_lut6_I0_O)        0.124    18.760 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[41].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.879    19.639    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[40].lut_coarse_delay_inst_clk/data
    SLICE_X45Y101        LUT6 (Prop_lut6_I0_O)        0.124    19.763 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[40].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.298    20.061    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[39].lut_coarse_delay_inst_clk/data
    SLICE_X46Y101        LUT6 (Prop_lut6_I0_O)        0.124    20.185 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[39].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.286    20.472    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[38].lut_coarse_delay_inst_clk/data
    SLICE_X46Y101        LUT6 (Prop_lut6_I0_O)        0.124    20.596 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[38].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.161    20.757    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[37].lut_coarse_delay_inst_clk/data
    SLICE_X46Y101        LUT6 (Prop_lut6_I0_O)        0.124    20.881 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[37].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.897    21.778    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[36].lut_coarse_delay_inst_clk/data
    SLICE_X46Y101        LUT6 (Prop_lut6_I0_O)        0.124    21.902 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[36].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.403    22.305    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[35].lut_coarse_delay_inst_clk/data
    SLICE_X47Y101        LUT6 (Prop_lut6_I0_O)        0.124    22.429 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[35].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.264    22.693    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[34].lut_coarse_delay_inst_clk/data
    SLICE_X47Y101        LUT6 (Prop_lut6_I0_O)        0.124    22.817 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[34].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.640    23.457    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[33].lut_coarse_delay_inst_clk/data
    SLICE_X47Y101        LUT6 (Prop_lut6_I0_O)        0.124    23.581 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[33].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.433    24.015    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[32].lut_coarse_delay_inst_clk/data
    SLICE_X47Y101        LUT6 (Prop_lut6_I0_O)        0.124    24.139 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[32].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.650    24.788    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[31].lut_coarse_delay_inst_clk/data
    SLICE_X40Y103        LUT6 (Prop_lut6_I0_O)        0.124    24.912 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[31].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.279    25.191    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[30].lut_coarse_delay_inst_clk/data
    SLICE_X40Y103        LUT6 (Prop_lut6_I0_O)        0.124    25.315 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[30].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.496    25.811    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[29].lut_coarse_delay_inst_clk/data
    SLICE_X40Y103        LUT6 (Prop_lut6_I0_O)        0.124    25.935 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[29].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.879    26.814    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[28].lut_coarse_delay_inst_clk/data
    SLICE_X40Y103        LUT6 (Prop_lut6_I0_O)        0.124    26.938 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[28].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.873    27.811    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[27].lut_coarse_delay_inst_clk/data
    SLICE_X41Y103        LUT6 (Prop_lut6_I0_O)        0.124    27.935 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[27].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.363    28.299    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[26].lut_coarse_delay_inst_clk/data
    SLICE_X41Y103        LUT6 (Prop_lut6_I0_O)        0.124    28.423 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[26].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.149    28.571    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[25].lut_coarse_delay_inst_clk/data
    SLICE_X41Y103        LUT6 (Prop_lut6_I0_O)        0.124    28.695 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[25].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.433    29.129    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[24].lut_coarse_delay_inst_clk/data
    SLICE_X41Y103        LUT6 (Prop_lut6_I0_O)        0.124    29.253 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[24].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.870    30.122    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[23].lut_coarse_delay_inst_clk/data
    SLICE_X42Y103        LUT6 (Prop_lut6_I0_O)        0.124    30.246 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[23].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.286    30.533    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[22].lut_coarse_delay_inst_clk/data
    SLICE_X42Y103        LUT6 (Prop_lut6_I0_O)        0.124    30.657 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[22].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.161    30.818    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[21].lut_coarse_delay_inst_clk/data
    SLICE_X42Y103        LUT6 (Prop_lut6_I0_O)        0.124    30.942 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[21].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.466    31.408    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[20].lut_coarse_delay_inst_clk/data
    SLICE_X42Y103        LUT6 (Prop_lut6_I0_O)        0.124    31.532 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[20].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.403    31.935    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[19].lut_coarse_delay_inst_clk/data
    SLICE_X43Y103        LUT6 (Prop_lut6_I0_O)        0.124    32.059 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[19].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.264    32.323    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[18].lut_coarse_delay_inst_clk/data
    SLICE_X43Y103        LUT6 (Prop_lut6_I0_O)        0.124    32.447 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[18].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.149    32.596    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[17].lut_coarse_delay_inst_clk/data
    SLICE_X43Y103        LUT6 (Prop_lut6_I0_O)        0.124    32.720 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[17].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.879    33.599    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[16].lut_coarse_delay_inst_clk/data
    SLICE_X43Y103        LUT6 (Prop_lut6_I0_O)        0.124    33.723 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[16].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.306    34.029    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[15].lut_coarse_delay_inst_clk/data
    SLICE_X44Y103        LUT6 (Prop_lut6_I0_O)        0.124    34.153 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[15].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.279    34.432    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[14].lut_coarse_delay_inst_clk/data
    SLICE_X44Y103        LUT6 (Prop_lut6_I0_O)        0.124    34.556 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[14].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           1.088    35.644    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[13].lut_coarse_delay_inst_clk/data
    SLICE_X44Y103        LUT6 (Prop_lut6_I0_O)        0.124    35.768 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[13].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.879    36.647    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[12].lut_coarse_delay_inst_clk/data
    SLICE_X44Y103        LUT6 (Prop_lut6_I0_O)        0.124    36.771 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[12].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.873    37.644    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[11].lut_coarse_delay_inst_clk/data
    SLICE_X45Y103        LUT6 (Prop_lut6_I0_O)        0.124    37.768 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[11].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.363    38.131    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[10].lut_coarse_delay_inst_clk/data
    SLICE_X45Y103        LUT6 (Prop_lut6_I0_O)        0.124    38.255 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[10].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.149    38.404    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[9].lut_coarse_delay_inst_clk/data
    SLICE_X45Y103        LUT6 (Prop_lut6_I0_O)        0.124    38.528 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[9].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.433    38.962    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[8].lut_coarse_delay_inst_clk/data
    SLICE_X45Y103        LUT6 (Prop_lut6_I0_O)        0.124    39.086 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[8].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.969    40.055    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[7].lut_coarse_delay_inst_clk/data
    SLICE_X46Y103        LUT6 (Prop_lut6_I0_O)        0.124    40.179 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[7].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.371    40.550    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[6].lut_coarse_delay_inst_clk/data
    SLICE_X46Y103        LUT6 (Prop_lut6_I0_O)        0.124    40.674 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[6].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           1.076    41.750    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[5].lut_coarse_delay_inst_clk/data
    SLICE_X46Y103        LUT6 (Prop_lut6_I0_O)        0.124    41.874 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[5].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.897    42.771    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[4].lut_coarse_delay_inst_clk/data
    SLICE_X46Y103        LUT6 (Prop_lut6_I0_O)        0.124    42.895 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[4].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           1.124    44.019    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[3].lut_coarse_delay_inst_clk/data
    SLICE_X47Y103        LUT6 (Prop_lut6_I0_O)        0.124    44.143 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[3].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.363    44.507    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[2].lut_coarse_delay_inst_clk/data
    SLICE_X47Y103        LUT6 (Prop_lut6_I0_O)        0.124    44.631 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[2].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.149    44.780    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[1].lut_coarse_delay_inst_clk/data
    SLICE_X47Y103        LUT6 (Prop_lut6_I0_O)        0.124    44.904 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[1].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.433    45.337    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[0].lut_coarse_delay_inst_clk/data
    SLICE_X47Y103        LUT6 (Prop_lut6_I0_O)        0.124    45.461 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[0].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=2, routed)           0.456    45.917    metastable_ro_i/delay_top_0/inst/coarse_clk_out
    SLICE_X48Y104        LUT1 (Prop_lut1_I0_O)        0.124    46.041 r  metastable_ro_i/delay_top_0/inst/i_0/O
                         net (fo=1, routed)           0.785    46.826    metastable_ro_i/delay_top_0/inst/n_0_0
    SLICE_X49Y104                                                     r  metastable_ro_i/delay_top_0/inst/registered_negedge_out_reg/C
                         clock pessimism              0.174    47.000    
                         clock uncertainty            0.087    47.087    
    SLICE_X49Y104        FDRE (Hold_fdre_C_D)         0.180    47.267    metastable_ro_i/delay_top_0/inst/registered_negedge_out_reg
  -------------------------------------------------------------------
                         required time                        -47.267    
                         arrival time                          37.701    
  -------------------------------------------------------------------
                         slack                                 -9.566    

Slack (VIOLATED) :        -9.169ns  (arrival time - required time)
  Source:                 metastable_ro_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_metastable_ro_clk_wiz_0_0'  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            metastable_ro_i/delay_top_0/inst/registered_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_metastable_ro_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_metastable_ro_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_metastable_ro_clk_wiz_0_0 rise@0.000ns - clk_out1_metastable_ro_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        36.147ns  (logic 6.491ns (17.957%)  route 29.656ns (82.043%))
  Logic Levels:           65  (BUFG=1 LUT6=64)
  Clock Path Skew:        45.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    43.096ns
    Source Clock Delay      (SCD):    -1.779ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_metastable_ro_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.570     1.570    metastable_ro_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349    -1.779 r  metastable_ro_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -0.088    metastable_ro_i/clk_wiz_0/inst/clk_out1_metastable_ro_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  metastable_ro_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.234     2.237    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[63].lut_coarse_delay_inst_data/data
    SLICE_X40Y102        LUT6 (Prop_lut6_I0_O)        0.100     2.337 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[63].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.232     2.569    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[62].lut_coarse_delay_inst_data/data
    SLICE_X40Y102        LUT6 (Prop_lut6_I0_O)        0.100     2.669 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[62].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.134     2.803    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[61].lut_coarse_delay_inst_data/data
    SLICE_X40Y102        LUT6 (Prop_lut6_I0_O)        0.100     2.903 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[61].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.715     3.618    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[60].lut_coarse_delay_inst_data/data
    SLICE_X40Y102        LUT6 (Prop_lut6_I0_O)        0.100     3.718 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[60].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.473     4.191    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[59].lut_coarse_delay_inst_data/data
    SLICE_X41Y102        LUT6 (Prop_lut6_I0_O)        0.100     4.291 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[59].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.298     4.590    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[58].lut_coarse_delay_inst_data/data
    SLICE_X41Y102        LUT6 (Prop_lut6_I0_O)        0.100     4.690 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[58].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.125     4.815    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[57].lut_coarse_delay_inst_data/data
    SLICE_X41Y102        LUT6 (Prop_lut6_I0_O)        0.100     4.915 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[57].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.715     5.630    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[56].lut_coarse_delay_inst_data/data
    SLICE_X41Y102        LUT6 (Prop_lut6_I0_O)        0.100     5.730 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[56].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.250     5.980    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[55].lut_coarse_delay_inst_data/data
    SLICE_X42Y102        LUT6 (Prop_lut6_I0_O)        0.100     6.080 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[55].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.781     6.860    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[54].lut_coarse_delay_inst_data/data
    SLICE_X42Y102        LUT6 (Prop_lut6_I0_O)        0.100     6.960 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[54].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.829     7.790    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[53].lut_coarse_delay_inst_data/data
    SLICE_X42Y102        LUT6 (Prop_lut6_I0_O)        0.100     7.890 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[53].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.599     8.489    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[52].lut_coarse_delay_inst_data/data
    SLICE_X42Y102        LUT6 (Prop_lut6_I0_O)        0.100     8.589 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[52].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.452     9.041    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[51].lut_coarse_delay_inst_data/data
    SLICE_X43Y102        LUT6 (Prop_lut6_I0_O)        0.100     9.141 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[51].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.659     9.801    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[50].lut_coarse_delay_inst_data/data
    SLICE_X43Y102        LUT6 (Prop_lut6_I0_O)        0.100     9.901 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[50].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.125    10.025    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[49].lut_coarse_delay_inst_data/data
    SLICE_X43Y102        LUT6 (Prop_lut6_I0_O)        0.100    10.125 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[49].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.354    10.480    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[48].lut_coarse_delay_inst_data/data
    SLICE_X43Y102        LUT6 (Prop_lut6_I0_O)        0.100    10.580 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[48].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.260    10.840    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[47].lut_coarse_delay_inst_data/data
    SLICE_X44Y102        LUT6 (Prop_lut6_I0_O)        0.100    10.940 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[47].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.232    11.172    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[46].lut_coarse_delay_inst_data/data
    SLICE_X44Y102        LUT6 (Prop_lut6_I0_O)        0.100    11.272 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[46].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.134    11.406    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[45].lut_coarse_delay_inst_data/data
    SLICE_X44Y102        LUT6 (Prop_lut6_I0_O)        0.100    11.506 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[45].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.354    11.861    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[44].lut_coarse_delay_inst_data/data
    SLICE_X44Y102        LUT6 (Prop_lut6_I0_O)        0.100    11.961 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[44].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.473    12.434    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[43].lut_coarse_delay_inst_data/data
    SLICE_X45Y102        LUT6 (Prop_lut6_I0_O)        0.100    12.534 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[43].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.298    12.832    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[42].lut_coarse_delay_inst_data/data
    SLICE_X45Y102        LUT6 (Prop_lut6_I0_O)        0.100    12.932 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[42].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.125    13.057    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[41].lut_coarse_delay_inst_data/data
    SLICE_X45Y102        LUT6 (Prop_lut6_I0_O)        0.100    13.157 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[41].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.354    13.511    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[40].lut_coarse_delay_inst_data/data
    SLICE_X45Y102        LUT6 (Prop_lut6_I0_O)        0.100    13.611 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[40].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.250    13.861    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[39].lut_coarse_delay_inst_data/data
    SLICE_X46Y102        LUT6 (Prop_lut6_I0_O)        0.100    13.961 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[39].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.236    14.198    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[38].lut_coarse_delay_inst_data/data
    SLICE_X46Y102        LUT6 (Prop_lut6_I0_O)        0.100    14.298 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[38].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.135    14.433    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[37].lut_coarse_delay_inst_data/data
    SLICE_X46Y102        LUT6 (Prop_lut6_I0_O)        0.100    14.533 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[37].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.599    15.132    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[36].lut_coarse_delay_inst_data/data
    SLICE_X46Y102        LUT6 (Prop_lut6_I0_O)        0.100    15.232 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[36].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.473    15.705    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[35].lut_coarse_delay_inst_data/data
    SLICE_X47Y102        LUT6 (Prop_lut6_I0_O)        0.100    15.805 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[35].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.863    16.667    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[34].lut_coarse_delay_inst_data/data
    SLICE_X47Y102        LUT6 (Prop_lut6_I0_O)        0.100    16.767 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[34].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.125    16.892    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[33].lut_coarse_delay_inst_data/data
    SLICE_X47Y102        LUT6 (Prop_lut6_I0_O)        0.100    16.992 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[33].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.715    17.708    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[32].lut_coarse_delay_inst_data/data
    SLICE_X47Y102        LUT6 (Prop_lut6_I0_O)        0.100    17.808 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[32].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.516    18.324    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[31].lut_coarse_delay_inst_data/data
    SLICE_X40Y104        LUT6 (Prop_lut6_I0_O)        0.100    18.424 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[31].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.306    18.730    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[30].lut_coarse_delay_inst_data/data
    SLICE_X40Y104        LUT6 (Prop_lut6_I0_O)        0.100    18.830 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[30].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.134    18.964    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[29].lut_coarse_delay_inst_data/data
    SLICE_X40Y104        LUT6 (Prop_lut6_I0_O)        0.100    19.064 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[29].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.715    19.779    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[28].lut_coarse_delay_inst_data/data
    SLICE_X40Y104        LUT6 (Prop_lut6_I0_O)        0.100    19.879 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[28].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.710    20.589    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[27].lut_coarse_delay_inst_data/data
    SLICE_X41Y104        LUT6 (Prop_lut6_I0_O)        0.100    20.689 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[27].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.298    20.987    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[26].lut_coarse_delay_inst_data/data
    SLICE_X41Y104        LUT6 (Prop_lut6_I0_O)        0.100    21.087 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[26].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.125    21.212    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[25].lut_coarse_delay_inst_data/data
    SLICE_X41Y104        LUT6 (Prop_lut6_I0_O)        0.100    21.312 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[25].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.715    22.027    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[24].lut_coarse_delay_inst_data/data
    SLICE_X41Y104        LUT6 (Prop_lut6_I0_O)        0.100    22.127 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[24].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.795    22.922    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[23].lut_coarse_delay_inst_data/data
    SLICE_X42Y104        LUT6 (Prop_lut6_I0_O)        0.100    23.022 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[23].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.781    23.803    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[22].lut_coarse_delay_inst_data/data
    SLICE_X42Y104        LUT6 (Prop_lut6_I0_O)        0.100    23.903 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[22].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.135    24.038    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[21].lut_coarse_delay_inst_data/data
    SLICE_X42Y104        LUT6 (Prop_lut6_I0_O)        0.100    24.138 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[21].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.599    24.737    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[20].lut_coarse_delay_inst_data/data
    SLICE_X42Y104        LUT6 (Prop_lut6_I0_O)        0.100    24.837 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[20].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.335    25.172    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[19].lut_coarse_delay_inst_data/data
    SLICE_X43Y104        LUT6 (Prop_lut6_I0_O)        0.100    25.272 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[19].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.217    25.490    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[18].lut_coarse_delay_inst_data/data
    SLICE_X43Y104        LUT6 (Prop_lut6_I0_O)        0.100    25.590 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[18].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.125    25.714    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[17].lut_coarse_delay_inst_data/data
    SLICE_X43Y104        LUT6 (Prop_lut6_I0_O)        0.100    25.814 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[17].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.715    26.530    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[16].lut_coarse_delay_inst_data/data
    SLICE_X43Y104        LUT6 (Prop_lut6_I0_O)        0.100    26.630 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[16].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.260    26.890    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[15].lut_coarse_delay_inst_data/data
    SLICE_X44Y104        LUT6 (Prop_lut6_I0_O)        0.100    26.990 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[15].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.232    27.222    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[14].lut_coarse_delay_inst_data/data
    SLICE_X44Y104        LUT6 (Prop_lut6_I0_O)        0.100    27.322 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[14].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.134    27.456    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[13].lut_coarse_delay_inst_data/data
    SLICE_X44Y104        LUT6 (Prop_lut6_I0_O)        0.100    27.556 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[13].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.354    27.911    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[12].lut_coarse_delay_inst_data/data
    SLICE_X44Y104        LUT6 (Prop_lut6_I0_O)        0.100    28.011 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[12].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.710    28.720    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[11].lut_coarse_delay_inst_data/data
    SLICE_X45Y104        LUT6 (Prop_lut6_I0_O)        0.100    28.820 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[11].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.217    29.038    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[10].lut_coarse_delay_inst_data/data
    SLICE_X45Y104        LUT6 (Prop_lut6_I0_O)        0.100    29.138 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[10].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.125    29.263    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[9].lut_coarse_delay_inst_data/data
    SLICE_X45Y104        LUT6 (Prop_lut6_I0_O)        0.100    29.363 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[9].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.354    29.717    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[8].lut_coarse_delay_inst_data/data
    SLICE_X45Y104        LUT6 (Prop_lut6_I0_O)        0.100    29.817 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[8].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.712    30.528    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[7].lut_coarse_delay_inst_data/data
    SLICE_X46Y104        LUT6 (Prop_lut6_I0_O)        0.100    30.628 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[7].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.305    30.934    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[6].lut_coarse_delay_inst_data/data
    SLICE_X46Y104        LUT6 (Prop_lut6_I0_O)        0.100    31.034 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[6].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.135    31.169    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[5].lut_coarse_delay_inst_data/data
    SLICE_X46Y104        LUT6 (Prop_lut6_I0_O)        0.100    31.269 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[5].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.301    31.569    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[4].lut_coarse_delay_inst_data/data
    SLICE_X46Y104        LUT6 (Prop_lut6_I0_O)        0.100    31.669 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[4].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.710    32.380    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[3].lut_coarse_delay_inst_data/data
    SLICE_X47Y104        LUT6 (Prop_lut6_I0_O)        0.100    32.480 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[3].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.217    32.697    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[2].lut_coarse_delay_inst_data/data
    SLICE_X47Y104        LUT6 (Prop_lut6_I0_O)        0.100    32.797 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[2].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.125    32.922    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[1].lut_coarse_delay_inst_data/data
    SLICE_X47Y104        LUT6 (Prop_lut6_I0_O)        0.100    33.022 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[1].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=1, routed)           0.715    33.737    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[0].lut_coarse_delay_inst_data/data
    SLICE_X47Y104        LUT6 (Prop_lut6_I0_O)        0.100    33.837 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk1[0].lut_coarse_delay_inst_data/LUT6_inst/O
                         net (fo=2, routed)           0.531    34.368    metastable_ro_i/delay_top_0/inst/coarse_data_out
    SLICE_X48Y104        FDRE                                         r  metastable_ro_i/delay_top_0/inst/registered_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_metastable_ro_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.762     1.762    metastable_ro_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  metastable_ro_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    metastable_ro_i/clk_wiz_0/inst/clk_out1_metastable_ro_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  metastable_ro_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.531     2.534    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[63].lut_coarse_delay_inst_clk/data
    SLICE_X40Y101        LUT6 (Prop_lut6_I0_O)        0.124     2.658 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[63].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.279     2.937    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[62].lut_coarse_delay_inst_clk/data
    SLICE_X40Y101        LUT6 (Prop_lut6_I0_O)        0.124     3.061 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[62].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.158     3.219    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[61].lut_coarse_delay_inst_clk/data
    SLICE_X40Y101        LUT6 (Prop_lut6_I0_O)        0.124     3.343 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[61].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.879     4.222    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[60].lut_coarse_delay_inst_clk/data
    SLICE_X40Y101        LUT6 (Prop_lut6_I0_O)        0.124     4.346 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[60].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.873     5.219    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[59].lut_coarse_delay_inst_clk/data
    SLICE_X41Y101        LUT6 (Prop_lut6_I0_O)        0.124     5.343 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[59].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.363     5.706    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[58].lut_coarse_delay_inst_clk/data
    SLICE_X41Y101        LUT6 (Prop_lut6_I0_O)        0.124     5.830 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[58].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.149     5.979    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[57].lut_coarse_delay_inst_clk/data
    SLICE_X41Y101        LUT6 (Prop_lut6_I0_O)        0.124     6.103 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[57].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.879     6.982    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[56].lut_coarse_delay_inst_clk/data
    SLICE_X41Y101        LUT6 (Prop_lut6_I0_O)        0.124     7.106 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[56].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.298     7.404    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[55].lut_coarse_delay_inst_clk/data
    SLICE_X42Y101        LUT6 (Prop_lut6_I0_O)        0.124     7.528 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[55].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.286     7.815    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[54].lut_coarse_delay_inst_clk/data
    SLICE_X42Y101        LUT6 (Prop_lut6_I0_O)        0.124     7.939 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[54].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.161     8.100    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[53].lut_coarse_delay_inst_clk/data
    SLICE_X42Y101        LUT6 (Prop_lut6_I0_O)        0.124     8.224 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[53].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.897     9.121    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[52].lut_coarse_delay_inst_clk/data
    SLICE_X42Y101        LUT6 (Prop_lut6_I0_O)        0.124     9.245 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[52].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.873    10.118    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[51].lut_coarse_delay_inst_clk/data
    SLICE_X43Y101        LUT6 (Prop_lut6_I0_O)        0.124    10.242 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[51].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.264    10.507    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[50].lut_coarse_delay_inst_clk/data
    SLICE_X43Y101        LUT6 (Prop_lut6_I0_O)        0.124    10.631 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[50].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.149    10.780    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[49].lut_coarse_delay_inst_clk/data
    SLICE_X43Y101        LUT6 (Prop_lut6_I0_O)        0.124    10.904 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[49].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.433    11.337    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[48].lut_coarse_delay_inst_clk/data
    SLICE_X43Y101        LUT6 (Prop_lut6_I0_O)        0.124    11.461 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[48].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.306    11.767    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[47].lut_coarse_delay_inst_clk/data
    SLICE_X44Y101        LUT6 (Prop_lut6_I0_O)        0.124    11.891 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[47].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.279    12.170    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[46].lut_coarse_delay_inst_clk/data
    SLICE_X44Y101        LUT6 (Prop_lut6_I0_O)        0.124    12.294 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[46].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.158    12.452    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[45].lut_coarse_delay_inst_clk/data
    SLICE_X44Y101        LUT6 (Prop_lut6_I0_O)        0.124    12.576 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[45].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.845    13.421    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[44].lut_coarse_delay_inst_clk/data
    SLICE_X44Y101        LUT6 (Prop_lut6_I0_O)        0.124    13.545 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[44].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           1.097    14.642    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[43].lut_coarse_delay_inst_clk/data
    SLICE_X45Y101        LUT6 (Prop_lut6_I0_O)        0.124    14.766 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[43].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.264    15.030    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[42].lut_coarse_delay_inst_clk/data
    SLICE_X45Y101        LUT6 (Prop_lut6_I0_O)        0.124    15.154 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[42].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.149    15.303    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[41].lut_coarse_delay_inst_clk/data
    SLICE_X45Y101        LUT6 (Prop_lut6_I0_O)        0.124    15.427 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[41].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.879    16.306    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[40].lut_coarse_delay_inst_clk/data
    SLICE_X45Y101        LUT6 (Prop_lut6_I0_O)        0.124    16.430 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[40].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.298    16.728    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[39].lut_coarse_delay_inst_clk/data
    SLICE_X46Y101        LUT6 (Prop_lut6_I0_O)        0.124    16.852 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[39].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.286    17.138    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[38].lut_coarse_delay_inst_clk/data
    SLICE_X46Y101        LUT6 (Prop_lut6_I0_O)        0.124    17.262 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[38].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.161    17.423    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[37].lut_coarse_delay_inst_clk/data
    SLICE_X46Y101        LUT6 (Prop_lut6_I0_O)        0.124    17.547 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[37].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.897    18.445    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[36].lut_coarse_delay_inst_clk/data
    SLICE_X46Y101        LUT6 (Prop_lut6_I0_O)        0.124    18.569 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[36].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.403    18.972    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[35].lut_coarse_delay_inst_clk/data
    SLICE_X47Y101        LUT6 (Prop_lut6_I0_O)        0.124    19.096 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[35].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.264    19.360    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[34].lut_coarse_delay_inst_clk/data
    SLICE_X47Y101        LUT6 (Prop_lut6_I0_O)        0.124    19.484 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[34].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.640    20.124    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[33].lut_coarse_delay_inst_clk/data
    SLICE_X47Y101        LUT6 (Prop_lut6_I0_O)        0.124    20.248 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[33].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.433    20.681    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[32].lut_coarse_delay_inst_clk/data
    SLICE_X47Y101        LUT6 (Prop_lut6_I0_O)        0.124    20.805 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[32].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.650    21.455    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[31].lut_coarse_delay_inst_clk/data
    SLICE_X40Y103        LUT6 (Prop_lut6_I0_O)        0.124    21.579 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[31].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.279    21.858    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[30].lut_coarse_delay_inst_clk/data
    SLICE_X40Y103        LUT6 (Prop_lut6_I0_O)        0.124    21.982 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[30].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.496    22.478    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[29].lut_coarse_delay_inst_clk/data
    SLICE_X40Y103        LUT6 (Prop_lut6_I0_O)        0.124    22.602 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[29].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.879    23.481    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[28].lut_coarse_delay_inst_clk/data
    SLICE_X40Y103        LUT6 (Prop_lut6_I0_O)        0.124    23.605 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[28].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.873    24.478    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[27].lut_coarse_delay_inst_clk/data
    SLICE_X41Y103        LUT6 (Prop_lut6_I0_O)        0.124    24.602 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[27].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.363    24.965    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[26].lut_coarse_delay_inst_clk/data
    SLICE_X41Y103        LUT6 (Prop_lut6_I0_O)        0.124    25.089 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[26].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.149    25.238    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[25].lut_coarse_delay_inst_clk/data
    SLICE_X41Y103        LUT6 (Prop_lut6_I0_O)        0.124    25.362 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[25].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.433    25.795    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[24].lut_coarse_delay_inst_clk/data
    SLICE_X41Y103        LUT6 (Prop_lut6_I0_O)        0.124    25.919 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[24].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.870    26.789    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[23].lut_coarse_delay_inst_clk/data
    SLICE_X42Y103        LUT6 (Prop_lut6_I0_O)        0.124    26.913 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[23].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.286    27.199    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[22].lut_coarse_delay_inst_clk/data
    SLICE_X42Y103        LUT6 (Prop_lut6_I0_O)        0.124    27.323 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[22].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.161    27.484    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[21].lut_coarse_delay_inst_clk/data
    SLICE_X42Y103        LUT6 (Prop_lut6_I0_O)        0.124    27.608 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[21].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.466    28.074    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[20].lut_coarse_delay_inst_clk/data
    SLICE_X42Y103        LUT6 (Prop_lut6_I0_O)        0.124    28.198 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[20].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.403    28.601    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[19].lut_coarse_delay_inst_clk/data
    SLICE_X43Y103        LUT6 (Prop_lut6_I0_O)        0.124    28.725 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[19].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.264    28.990    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[18].lut_coarse_delay_inst_clk/data
    SLICE_X43Y103        LUT6 (Prop_lut6_I0_O)        0.124    29.114 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[18].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.149    29.263    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[17].lut_coarse_delay_inst_clk/data
    SLICE_X43Y103        LUT6 (Prop_lut6_I0_O)        0.124    29.387 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[17].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.879    30.266    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[16].lut_coarse_delay_inst_clk/data
    SLICE_X43Y103        LUT6 (Prop_lut6_I0_O)        0.124    30.390 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[16].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.306    30.696    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[15].lut_coarse_delay_inst_clk/data
    SLICE_X44Y103        LUT6 (Prop_lut6_I0_O)        0.124    30.820 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[15].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.279    31.099    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[14].lut_coarse_delay_inst_clk/data
    SLICE_X44Y103        LUT6 (Prop_lut6_I0_O)        0.124    31.223 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[14].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           1.088    32.311    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[13].lut_coarse_delay_inst_clk/data
    SLICE_X44Y103        LUT6 (Prop_lut6_I0_O)        0.124    32.435 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[13].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.879    33.314    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[12].lut_coarse_delay_inst_clk/data
    SLICE_X44Y103        LUT6 (Prop_lut6_I0_O)        0.124    33.438 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[12].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.873    34.311    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[11].lut_coarse_delay_inst_clk/data
    SLICE_X45Y103        LUT6 (Prop_lut6_I0_O)        0.124    34.435 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[11].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.363    34.798    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[10].lut_coarse_delay_inst_clk/data
    SLICE_X45Y103        LUT6 (Prop_lut6_I0_O)        0.124    34.922 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[10].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.149    35.071    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[9].lut_coarse_delay_inst_clk/data
    SLICE_X45Y103        LUT6 (Prop_lut6_I0_O)        0.124    35.195 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[9].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.433    35.628    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[8].lut_coarse_delay_inst_clk/data
    SLICE_X45Y103        LUT6 (Prop_lut6_I0_O)        0.124    35.752 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[8].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.969    36.722    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[7].lut_coarse_delay_inst_clk/data
    SLICE_X46Y103        LUT6 (Prop_lut6_I0_O)        0.124    36.846 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[7].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.371    37.217    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[6].lut_coarse_delay_inst_clk/data
    SLICE_X46Y103        LUT6 (Prop_lut6_I0_O)        0.124    37.341 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[6].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           1.076    38.417    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[5].lut_coarse_delay_inst_clk/data
    SLICE_X46Y103        LUT6 (Prop_lut6_I0_O)        0.124    38.541 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[5].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.897    39.438    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[4].lut_coarse_delay_inst_clk/data
    SLICE_X46Y103        LUT6 (Prop_lut6_I0_O)        0.124    39.562 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[4].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           1.124    40.686    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[3].lut_coarse_delay_inst_clk/data
    SLICE_X47Y103        LUT6 (Prop_lut6_I0_O)        0.124    40.810 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[3].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.363    41.173    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[2].lut_coarse_delay_inst_clk/data
    SLICE_X47Y103        LUT6 (Prop_lut6_I0_O)        0.124    41.297 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[2].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.149    41.446    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[1].lut_coarse_delay_inst_clk/data
    SLICE_X47Y103        LUT6 (Prop_lut6_I0_O)        0.124    41.570 f  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[1].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=1, routed)           0.433    42.004    metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[0].lut_coarse_delay_inst_clk/data
    SLICE_X47Y103        LUT6 (Prop_lut6_I0_O)        0.124    42.128 r  metastable_ro_i/delay_top_0/inst/coarse_delay_inst/genblk2[0].lut_coarse_delay_inst_clk/LUT6_inst/O
                         net (fo=2, routed)           0.968    43.096    metastable_ro_i/delay_top_0/inst/coarse_clk_out
    SLICE_X48Y104                                                     r  metastable_ro_i/delay_top_0/inst/registered_out_reg/C
                         clock pessimism              0.174    43.270    
                         clock uncertainty            0.087    43.357    
    SLICE_X48Y104        FDRE (Hold_fdre_C_D)         0.180    43.537    metastable_ro_i/delay_top_0/inst/registered_out_reg
  -------------------------------------------------------------------
                         required time                        -43.537    
                         arrival time                          34.368    
  -------------------------------------------------------------------
                         slack                                 -9.169    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_metastable_ro_clk_wiz_0_0
Waveform:           { 0 3.33333 }
Period:             6.667
Sources:            { metastable_ro_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin                                                            
Min Period        n/a     BUFG/I              n/a            2.155     6.667   4.511    BUFGCTRL_X0Y0    metastable_ro_i/clk_wiz_0/inst/clkout1_buf/I                   
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249     6.667   5.418    MMCME2_ADV_X0Y0  metastable_ro_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0           
Min Period        n/a     FDRE/C              n/a            1.000     6.667   5.667    SLICE_X49Y104    metastable_ro_i/delay_top_0/inst/registered_negedge_out_reg/C  
Min Period        n/a     FDRE/C              n/a            1.000     6.667   5.667    SLICE_X48Y104    metastable_ro_i/delay_top_0/inst/registered_out_reg/C          
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   6.667   206.693  MMCME2_ADV_X0Y0  metastable_ro_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0           
Low Pulse Width   Slow    FDRE/C              n/a            0.500     3.333   2.833    SLICE_X49Y104    metastable_ro_i/delay_top_0/inst/registered_negedge_out_reg/C  
Low Pulse Width   Fast    FDRE/C              n/a            0.500     3.333   2.833    SLICE_X49Y104    metastable_ro_i/delay_top_0/inst/registered_negedge_out_reg/C  
Low Pulse Width   Fast    FDRE/C              n/a            0.500     3.333   2.833    SLICE_X48Y104    metastable_ro_i/delay_top_0/inst/registered_out_reg/C          
Low Pulse Width   Slow    FDRE/C              n/a            0.500     3.333   2.833    SLICE_X48Y104    metastable_ro_i/delay_top_0/inst/registered_out_reg/C          
High Pulse Width  Slow    FDRE/C              n/a            0.500     3.333   2.833    SLICE_X48Y104    metastable_ro_i/delay_top_0/inst/registered_out_reg/C          
High Pulse Width  Fast    FDRE/C              n/a            0.500     3.333   2.833    SLICE_X48Y104    metastable_ro_i/delay_top_0/inst/registered_out_reg/C          
High Pulse Width  Fast    FDRE/C              n/a            0.500     3.333   2.833    SLICE_X49Y104    metastable_ro_i/delay_top_0/inst/registered_negedge_out_reg/C  
High Pulse Width  Slow    FDRE/C              n/a            0.500     3.333   2.833    SLICE_X49Y104    metastable_ro_i/delay_top_0/inst/registered_negedge_out_reg/C  



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_metastable_ro_clk_wiz_0_0
  To Clock:  clk_out2_metastable_ro_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.658ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.083ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.658ns  (required time - arrival time)
  Source:                 metastable_ro_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_metastable_ro_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            metastable_ro_i/PI_controller_0/inst/pd_shift_reg_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_metastable_ro_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_metastable_ro_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_metastable_ro_clk_wiz_0_0 fall@5.000ns - clk_out2_metastable_ro_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.158ns  (logic 0.518ns (44.747%)  route 0.640ns (55.253%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.717ns = ( 6.717 - 5.000 ) 
    Source Clock Delay      (SCD):    1.913ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_metastable_ro_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.762     1.762    metastable_ro_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715    -1.953 r  metastable_ro_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -0.098    metastable_ro_i/clk_wiz_0/inst/clk_out2_metastable_ro_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  metastable_ro_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=395, routed)         1.910     1.913    metastable_ro_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X62Y100                                                     r  metastable_ro_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y100        FDRE (Prop_fdre_C_Q)         0.518     2.431 r  metastable_ro_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[1]/Q
                         net (fo=3, routed)           0.640     3.071    metastable_ro_i/PI_controller_0/inst/data_in
    SLICE_X58Y104        FDRE                                         r  metastable_ro_i/PI_controller_0/inst/pd_shift_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_metastable_ro_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 f  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.570     6.570    metastable_ro_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     3.221 f  metastable_ro_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     4.912    metastable_ro_i/clk_wiz_0/inst/clk_out2_metastable_ro_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.003 f  metastable_ro_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=395, routed)         1.714     6.717    metastable_ro_i/PI_controller_0/inst/clk
    SLICE_X58Y104                                                     r  metastable_ro_i/PI_controller_0/inst/pd_shift_reg_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.132     6.849    
                         clock uncertainty           -0.094     6.755    
    SLICE_X58Y104        FDRE (Setup_fdre_C_D)       -0.026     6.729    metastable_ro_i/PI_controller_0/inst/pd_shift_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          6.729    
                         arrival time                          -3.071    
  -------------------------------------------------------------------
                         slack                                  3.658    

Slack (MET) :             4.198ns  (required time - arrival time)
  Source:                 metastable_ro_i/PI_controller_0/inst/pd_shift_reg_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_metastable_ro_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            metastable_ro_i/PI_controller_0/inst/delay_code_reg_reg[0]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_metastable_ro_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_metastable_ro_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_metastable_ro_clk_wiz_0_0 fall@15.000ns - clk_out2_metastable_ro_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        5.059ns  (logic 0.955ns (18.876%)  route 4.104ns (81.124%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.656ns = ( 16.656 - 15.000 ) 
    Source Clock Delay      (SCD):    1.910ns = ( 6.910 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_metastable_ro_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 f  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.762     6.762    metastable_ro_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715     3.047 f  metastable_ro_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     4.902    metastable_ro_i/clk_wiz_0/inst/clk_out2_metastable_ro_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.003 f  metastable_ro_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=395, routed)         1.907     6.910    metastable_ro_i/PI_controller_0/inst/clk
    SLICE_X56Y104                                                     r  metastable_ro_i/PI_controller_0/inst/pd_shift_reg_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y104        FDRE (Prop_fdre_C_Q)         0.459     7.369 r  metastable_ro_i/PI_controller_0/inst/pd_shift_reg_reg[2]/Q
                         net (fo=7, routed)           1.352     8.721    metastable_ro_i/PI_controller_0/inst/pd_shift_reg[2]
    SLICE_X56Y104        LUT6 (Prop_lut6_I0_O)        0.124     8.845 r  metastable_ro_i/PI_controller_0/inst/pd_count_ones_inferred_i_9/O
                         net (fo=1, routed)           0.667     9.512    metastable_ro_i/PI_controller_0/inst/n_0_pd_count_ones_inferred_i_9
    SLICE_X56Y104        LUT6 (Prop_lut6_I4_O)        0.124     9.636 r  metastable_ro_i/PI_controller_0/inst/pd_count_ones_inferred_i_3/O
                         net (fo=3, routed)           0.847    10.482    metastable_ro_i/PI_controller_0/inst/pd_count_ones[1]
    SLICE_X54Y107        LUT5 (Prop_lut5_I2_O)        0.124    10.606 r  metastable_ro_i/PI_controller_0/inst/delay_code_reg[5]_i_2/O
                         net (fo=7, routed)           0.702    11.308    metastable_ro_i/PI_controller_0/inst/delay_code_reg_reg0
    SLICE_X49Y106        LUT4 (Prop_lut4_I2_O)        0.124    11.432 r  metastable_ro_i/PI_controller_0/inst/delay_code_reg[5]_i_1/O
                         net (fo=6, routed)           0.537    11.969    metastable_ro_i/PI_controller_0/inst/n_0_delay_code_reg[5]_i_1
    SLICE_X48Y107        FDRE                                         r  metastable_ro_i/PI_controller_0/inst/delay_code_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_metastable_ro_clk_wiz_0_0 fall edge)
                                                     15.000    15.000 f  
    BUFGCTRL_X0Y17       BUFG                         0.000    15.000 f  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.570    16.570    metastable_ro_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349    13.221 f  metastable_ro_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    14.912    metastable_ro_i/clk_wiz_0/inst/clk_out2_metastable_ro_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.003 f  metastable_ro_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=395, routed)         1.653    16.656    metastable_ro_i/PI_controller_0/inst/clk
    SLICE_X48Y107                                                     r  metastable_ro_i/PI_controller_0/inst/delay_code_reg_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.032    16.688    
                         clock uncertainty           -0.094    16.593    
    SLICE_X48Y107        FDRE (Setup_fdre_C_R)       -0.426    16.167    metastable_ro_i/PI_controller_0/inst/delay_code_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         16.167    
                         arrival time                         -11.969    
  -------------------------------------------------------------------
                         slack                                  4.198    

Slack (MET) :             4.198ns  (required time - arrival time)
  Source:                 metastable_ro_i/PI_controller_0/inst/pd_shift_reg_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_metastable_ro_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            metastable_ro_i/PI_controller_0/inst/delay_code_reg_reg[2]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_metastable_ro_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_metastable_ro_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_metastable_ro_clk_wiz_0_0 fall@15.000ns - clk_out2_metastable_ro_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        5.059ns  (logic 0.955ns (18.876%)  route 4.104ns (81.124%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.656ns = ( 16.656 - 15.000 ) 
    Source Clock Delay      (SCD):    1.910ns = ( 6.910 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_metastable_ro_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 f  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.762     6.762    metastable_ro_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715     3.047 f  metastable_ro_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     4.902    metastable_ro_i/clk_wiz_0/inst/clk_out2_metastable_ro_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.003 f  metastable_ro_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=395, routed)         1.907     6.910    metastable_ro_i/PI_controller_0/inst/clk
    SLICE_X56Y104                                                     r  metastable_ro_i/PI_controller_0/inst/pd_shift_reg_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y104        FDRE (Prop_fdre_C_Q)         0.459     7.369 r  metastable_ro_i/PI_controller_0/inst/pd_shift_reg_reg[2]/Q
                         net (fo=7, routed)           1.352     8.721    metastable_ro_i/PI_controller_0/inst/pd_shift_reg[2]
    SLICE_X56Y104        LUT6 (Prop_lut6_I0_O)        0.124     8.845 r  metastable_ro_i/PI_controller_0/inst/pd_count_ones_inferred_i_9/O
                         net (fo=1, routed)           0.667     9.512    metastable_ro_i/PI_controller_0/inst/n_0_pd_count_ones_inferred_i_9
    SLICE_X56Y104        LUT6 (Prop_lut6_I4_O)        0.124     9.636 r  metastable_ro_i/PI_controller_0/inst/pd_count_ones_inferred_i_3/O
                         net (fo=3, routed)           0.847    10.482    metastable_ro_i/PI_controller_0/inst/pd_count_ones[1]
    SLICE_X54Y107        LUT5 (Prop_lut5_I2_O)        0.124    10.606 r  metastable_ro_i/PI_controller_0/inst/delay_code_reg[5]_i_2/O
                         net (fo=7, routed)           0.702    11.308    metastable_ro_i/PI_controller_0/inst/delay_code_reg_reg0
    SLICE_X49Y106        LUT4 (Prop_lut4_I2_O)        0.124    11.432 r  metastable_ro_i/PI_controller_0/inst/delay_code_reg[5]_i_1/O
                         net (fo=6, routed)           0.537    11.969    metastable_ro_i/PI_controller_0/inst/n_0_delay_code_reg[5]_i_1
    SLICE_X48Y107        FDRE                                         r  metastable_ro_i/PI_controller_0/inst/delay_code_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_metastable_ro_clk_wiz_0_0 fall edge)
                                                     15.000    15.000 f  
    BUFGCTRL_X0Y17       BUFG                         0.000    15.000 f  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.570    16.570    metastable_ro_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349    13.221 f  metastable_ro_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    14.912    metastable_ro_i/clk_wiz_0/inst/clk_out2_metastable_ro_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.003 f  metastable_ro_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=395, routed)         1.653    16.656    metastable_ro_i/PI_controller_0/inst/clk
    SLICE_X48Y107                                                     r  metastable_ro_i/PI_controller_0/inst/delay_code_reg_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.032    16.688    
                         clock uncertainty           -0.094    16.593    
    SLICE_X48Y107        FDRE (Setup_fdre_C_R)       -0.426    16.167    metastable_ro_i/PI_controller_0/inst/delay_code_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         16.167    
                         arrival time                         -11.969    
  -------------------------------------------------------------------
                         slack                                  4.198    

Slack (MET) :             4.198ns  (required time - arrival time)
  Source:                 metastable_ro_i/PI_controller_0/inst/pd_shift_reg_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_metastable_ro_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            metastable_ro_i/PI_controller_0/inst/delay_code_reg_reg[3]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_metastable_ro_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_metastable_ro_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_metastable_ro_clk_wiz_0_0 fall@15.000ns - clk_out2_metastable_ro_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        5.059ns  (logic 0.955ns (18.876%)  route 4.104ns (81.124%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.656ns = ( 16.656 - 15.000 ) 
    Source Clock Delay      (SCD):    1.910ns = ( 6.910 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_metastable_ro_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 f  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.762     6.762    metastable_ro_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715     3.047 f  metastable_ro_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     4.902    metastable_ro_i/clk_wiz_0/inst/clk_out2_metastable_ro_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.003 f  metastable_ro_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=395, routed)         1.907     6.910    metastable_ro_i/PI_controller_0/inst/clk
    SLICE_X56Y104                                                     r  metastable_ro_i/PI_controller_0/inst/pd_shift_reg_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y104        FDRE (Prop_fdre_C_Q)         0.459     7.369 r  metastable_ro_i/PI_controller_0/inst/pd_shift_reg_reg[2]/Q
                         net (fo=7, routed)           1.352     8.721    metastable_ro_i/PI_controller_0/inst/pd_shift_reg[2]
    SLICE_X56Y104        LUT6 (Prop_lut6_I0_O)        0.124     8.845 r  metastable_ro_i/PI_controller_0/inst/pd_count_ones_inferred_i_9/O
                         net (fo=1, routed)           0.667     9.512    metastable_ro_i/PI_controller_0/inst/n_0_pd_count_ones_inferred_i_9
    SLICE_X56Y104        LUT6 (Prop_lut6_I4_O)        0.124     9.636 r  metastable_ro_i/PI_controller_0/inst/pd_count_ones_inferred_i_3/O
                         net (fo=3, routed)           0.847    10.482    metastable_ro_i/PI_controller_0/inst/pd_count_ones[1]
    SLICE_X54Y107        LUT5 (Prop_lut5_I2_O)        0.124    10.606 r  metastable_ro_i/PI_controller_0/inst/delay_code_reg[5]_i_2/O
                         net (fo=7, routed)           0.702    11.308    metastable_ro_i/PI_controller_0/inst/delay_code_reg_reg0
    SLICE_X49Y106        LUT4 (Prop_lut4_I2_O)        0.124    11.432 r  metastable_ro_i/PI_controller_0/inst/delay_code_reg[5]_i_1/O
                         net (fo=6, routed)           0.537    11.969    metastable_ro_i/PI_controller_0/inst/n_0_delay_code_reg[5]_i_1
    SLICE_X48Y107        FDRE                                         r  metastable_ro_i/PI_controller_0/inst/delay_code_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_metastable_ro_clk_wiz_0_0 fall edge)
                                                     15.000    15.000 f  
    BUFGCTRL_X0Y17       BUFG                         0.000    15.000 f  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.570    16.570    metastable_ro_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349    13.221 f  metastable_ro_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    14.912    metastable_ro_i/clk_wiz_0/inst/clk_out2_metastable_ro_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.003 f  metastable_ro_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=395, routed)         1.653    16.656    metastable_ro_i/PI_controller_0/inst/clk
    SLICE_X48Y107                                                     r  metastable_ro_i/PI_controller_0/inst/delay_code_reg_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.032    16.688    
                         clock uncertainty           -0.094    16.593    
    SLICE_X48Y107        FDRE (Setup_fdre_C_R)       -0.426    16.167    metastable_ro_i/PI_controller_0/inst/delay_code_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         16.167    
                         arrival time                         -11.969    
  -------------------------------------------------------------------
                         slack                                  4.198    

Slack (MET) :             4.256ns  (required time - arrival time)
  Source:                 metastable_ro_i/trng_control_0/inst/shift_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_metastable_ro_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[20].U/q_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_metastable_ro_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_metastable_ro_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_metastable_ro_clk_wiz_0_0 rise@10.000ns - clk_out2_metastable_ro_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.473ns  (logic 0.828ns (15.129%)  route 4.645ns (84.871%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.552ns = ( 11.552 - 10.000 ) 
    Source Clock Delay      (SCD):    1.872ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_metastable_ro_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.762     1.762    metastable_ro_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715    -1.953 r  metastable_ro_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -0.098    metastable_ro_i/clk_wiz_0/inst/clk_out2_metastable_ro_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  metastable_ro_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=395, routed)         1.869     1.872    metastable_ro_i/trng_control_0/inst/clk
    SLICE_X110Y99                                                     r  metastable_ro_i/trng_control_0/inst/shift_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y99        FDRE (Prop_fdre_C_Q)         0.456     2.328 f  metastable_ro_i/trng_control_0/inst/shift_counter_reg[11]/Q
                         net (fo=3, routed)           1.152     3.480    metastable_ro_i/trng_control_0/inst/shift_counter[11]
    SLICE_X110Y100       LUT6 (Prop_lut6_I1_O)        0.124     3.604 f  metastable_ro_i/trng_control_0/inst/lfsr_load_en_INST_0_i_2/O
                         net (fo=17, routed)          0.796     4.399    metastable_ro_i/trng_control_0/inst/n_0_lfsr_load_en_INST_0_i_2
    SLICE_X108Y98        LUT6 (Prop_lut6_I1_O)        0.124     4.523 r  metastable_ro_i/trng_control_0/inst/lfsr_load_en_INST_0/O
                         net (fo=128, routed)         2.698     7.221    metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[20].U/load
    SLICE_X87Y93         LUT5 (Prop_lut5_I2_O)        0.124     7.345 r  metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[20].U/q_reg_i_1/O
                         net (fo=1, routed)           0.000     7.345    metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[20].U/n_0_q_reg_i_1
    SLICE_X87Y93         FDCE                                         r  metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[20].U/q_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_metastable_ro_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.570    11.570    metastable_ro_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     8.221 r  metastable_ro_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     9.912    metastable_ro_i/clk_wiz_0/inst/clk_out2_metastable_ro_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 r  metastable_ro_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=395, routed)         1.549    11.552    metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[20].U/clk
    SLICE_X87Y93                                                      r  metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[20].U/q_reg_reg/C
                         clock pessimism              0.114    11.666    
                         clock uncertainty           -0.094    11.572    
    SLICE_X87Y93         FDCE (Setup_fdce_C_D)        0.029    11.601    metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[20].U/q_reg_reg
  -------------------------------------------------------------------
                         required time                         11.601    
                         arrival time                          -7.345    
  -------------------------------------------------------------------
                         slack                                  4.256    

Slack (MET) :             4.310ns  (required time - arrival time)
  Source:                 metastable_ro_i/trng_control_0/inst/shift_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_metastable_ro_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[40].U/q_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_metastable_ro_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_metastable_ro_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_metastable_ro_clk_wiz_0_0 rise@10.000ns - clk_out2_metastable_ro_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.419ns  (logic 0.828ns (15.281%)  route 4.591ns (84.719%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.552ns = ( 11.552 - 10.000 ) 
    Source Clock Delay      (SCD):    1.872ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_metastable_ro_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.762     1.762    metastable_ro_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715    -1.953 r  metastable_ro_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -0.098    metastable_ro_i/clk_wiz_0/inst/clk_out2_metastable_ro_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  metastable_ro_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=395, routed)         1.869     1.872    metastable_ro_i/trng_control_0/inst/clk
    SLICE_X110Y99                                                     r  metastable_ro_i/trng_control_0/inst/shift_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y99        FDRE (Prop_fdre_C_Q)         0.456     2.328 f  metastable_ro_i/trng_control_0/inst/shift_counter_reg[11]/Q
                         net (fo=3, routed)           1.152     3.480    metastable_ro_i/trng_control_0/inst/shift_counter[11]
    SLICE_X110Y100       LUT6 (Prop_lut6_I1_O)        0.124     3.604 f  metastable_ro_i/trng_control_0/inst/lfsr_load_en_INST_0_i_2/O
                         net (fo=17, routed)          0.796     4.399    metastable_ro_i/trng_control_0/inst/n_0_lfsr_load_en_INST_0_i_2
    SLICE_X108Y98        LUT6 (Prop_lut6_I1_O)        0.124     4.523 r  metastable_ro_i/trng_control_0/inst/lfsr_load_en_INST_0/O
                         net (fo=128, routed)         2.643     7.167    metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[40].U/load
    SLICE_X89Y95         LUT5 (Prop_lut5_I2_O)        0.124     7.291 r  metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[40].U/q_reg_i_1/O
                         net (fo=1, routed)           0.000     7.291    metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[40].U/n_0_q_reg_i_1
    SLICE_X89Y95         FDCE                                         r  metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[40].U/q_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_metastable_ro_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.570    11.570    metastable_ro_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     8.221 r  metastable_ro_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     9.912    metastable_ro_i/clk_wiz_0/inst/clk_out2_metastable_ro_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 r  metastable_ro_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=395, routed)         1.549    11.552    metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[40].U/clk
    SLICE_X89Y95                                                      r  metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[40].U/q_reg_reg/C
                         clock pessimism              0.114    11.666    
                         clock uncertainty           -0.094    11.572    
    SLICE_X89Y95         FDCE (Setup_fdce_C_D)        0.029    11.601    metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[40].U/q_reg_reg
  -------------------------------------------------------------------
                         required time                         11.601    
                         arrival time                          -7.291    
  -------------------------------------------------------------------
                         slack                                  4.310    

Slack (MET) :             4.314ns  (required time - arrival time)
  Source:                 metastable_ro_i/trng_control_0/inst/shift_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_metastable_ro_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[41].U/q_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_metastable_ro_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_metastable_ro_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_metastable_ro_clk_wiz_0_0 rise@10.000ns - clk_out2_metastable_ro_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.417ns  (logic 0.828ns (15.287%)  route 4.589ns (84.713%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.552ns = ( 11.552 - 10.000 ) 
    Source Clock Delay      (SCD):    1.872ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_metastable_ro_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.762     1.762    metastable_ro_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715    -1.953 r  metastable_ro_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -0.098    metastable_ro_i/clk_wiz_0/inst/clk_out2_metastable_ro_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  metastable_ro_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=395, routed)         1.869     1.872    metastable_ro_i/trng_control_0/inst/clk
    SLICE_X110Y99                                                     r  metastable_ro_i/trng_control_0/inst/shift_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y99        FDRE (Prop_fdre_C_Q)         0.456     2.328 f  metastable_ro_i/trng_control_0/inst/shift_counter_reg[11]/Q
                         net (fo=3, routed)           1.152     3.480    metastable_ro_i/trng_control_0/inst/shift_counter[11]
    SLICE_X110Y100       LUT6 (Prop_lut6_I1_O)        0.124     3.604 f  metastable_ro_i/trng_control_0/inst/lfsr_load_en_INST_0_i_2/O
                         net (fo=17, routed)          0.796     4.399    metastable_ro_i/trng_control_0/inst/n_0_lfsr_load_en_INST_0_i_2
    SLICE_X108Y98        LUT6 (Prop_lut6_I1_O)        0.124     4.523 r  metastable_ro_i/trng_control_0/inst/lfsr_load_en_INST_0/O
                         net (fo=128, routed)         2.641     7.165    metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[41].U/load
    SLICE_X89Y95         LUT5 (Prop_lut5_I2_O)        0.124     7.289 r  metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[41].U/q_reg_i_1/O
                         net (fo=1, routed)           0.000     7.289    metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[41].U/n_0_q_reg_i_1
    SLICE_X89Y95         FDCE                                         r  metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[41].U/q_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_metastable_ro_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.570    11.570    metastable_ro_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     8.221 r  metastable_ro_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     9.912    metastable_ro_i/clk_wiz_0/inst/clk_out2_metastable_ro_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 r  metastable_ro_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=395, routed)         1.549    11.552    metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[41].U/clk
    SLICE_X89Y95                                                      r  metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[41].U/q_reg_reg/C
                         clock pessimism              0.114    11.666    
                         clock uncertainty           -0.094    11.572    
    SLICE_X89Y95         FDCE (Setup_fdce_C_D)        0.031    11.603    metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[41].U/q_reg_reg
  -------------------------------------------------------------------
                         required time                         11.603    
                         arrival time                          -7.289    
  -------------------------------------------------------------------
                         slack                                  4.314    

Slack (MET) :             4.323ns  (required time - arrival time)
  Source:                 metastable_ro_i/PI_controller_0/inst/pd_shift_reg_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_metastable_ro_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            metastable_ro_i/PI_controller_0/inst/delay_code_reg_reg[1]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_metastable_ro_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_metastable_ro_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_metastable_ro_clk_wiz_0_0 fall@15.000ns - clk_out2_metastable_ro_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        4.935ns  (logic 0.955ns (19.351%)  route 3.980ns (80.649%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.657ns = ( 16.657 - 15.000 ) 
    Source Clock Delay      (SCD):    1.910ns = ( 6.910 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_metastable_ro_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 f  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.762     6.762    metastable_ro_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715     3.047 f  metastable_ro_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     4.902    metastable_ro_i/clk_wiz_0/inst/clk_out2_metastable_ro_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.003 f  metastable_ro_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=395, routed)         1.907     6.910    metastable_ro_i/PI_controller_0/inst/clk
    SLICE_X56Y104                                                     r  metastable_ro_i/PI_controller_0/inst/pd_shift_reg_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y104        FDRE (Prop_fdre_C_Q)         0.459     7.369 r  metastable_ro_i/PI_controller_0/inst/pd_shift_reg_reg[2]/Q
                         net (fo=7, routed)           1.352     8.721    metastable_ro_i/PI_controller_0/inst/pd_shift_reg[2]
    SLICE_X56Y104        LUT6 (Prop_lut6_I0_O)        0.124     8.845 r  metastable_ro_i/PI_controller_0/inst/pd_count_ones_inferred_i_9/O
                         net (fo=1, routed)           0.667     9.512    metastable_ro_i/PI_controller_0/inst/n_0_pd_count_ones_inferred_i_9
    SLICE_X56Y104        LUT6 (Prop_lut6_I4_O)        0.124     9.636 r  metastable_ro_i/PI_controller_0/inst/pd_count_ones_inferred_i_3/O
                         net (fo=3, routed)           0.847    10.482    metastable_ro_i/PI_controller_0/inst/pd_count_ones[1]
    SLICE_X54Y107        LUT5 (Prop_lut5_I2_O)        0.124    10.606 r  metastable_ro_i/PI_controller_0/inst/delay_code_reg[5]_i_2/O
                         net (fo=7, routed)           0.702    11.308    metastable_ro_i/PI_controller_0/inst/delay_code_reg_reg0
    SLICE_X49Y106        LUT4 (Prop_lut4_I2_O)        0.124    11.432 r  metastable_ro_i/PI_controller_0/inst/delay_code_reg[5]_i_1/O
                         net (fo=6, routed)           0.413    11.845    metastable_ro_i/PI_controller_0/inst/n_0_delay_code_reg[5]_i_1
    SLICE_X48Y106        FDRE                                         r  metastable_ro_i/PI_controller_0/inst/delay_code_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_metastable_ro_clk_wiz_0_0 fall edge)
                                                     15.000    15.000 f  
    BUFGCTRL_X0Y17       BUFG                         0.000    15.000 f  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.570    16.570    metastable_ro_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349    13.221 f  metastable_ro_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    14.912    metastable_ro_i/clk_wiz_0/inst/clk_out2_metastable_ro_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.003 f  metastable_ro_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=395, routed)         1.654    16.657    metastable_ro_i/PI_controller_0/inst/clk
    SLICE_X48Y106                                                     r  metastable_ro_i/PI_controller_0/inst/delay_code_reg_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.032    16.689    
                         clock uncertainty           -0.094    16.594    
    SLICE_X48Y106        FDRE (Setup_fdre_C_R)       -0.426    16.168    metastable_ro_i/PI_controller_0/inst/delay_code_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         16.168    
                         arrival time                         -11.845    
  -------------------------------------------------------------------
                         slack                                  4.323    

Slack (MET) :             4.323ns  (required time - arrival time)
  Source:                 metastable_ro_i/PI_controller_0/inst/pd_shift_reg_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_metastable_ro_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            metastable_ro_i/PI_controller_0/inst/delay_code_reg_reg[4]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_metastable_ro_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_metastable_ro_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_metastable_ro_clk_wiz_0_0 fall@15.000ns - clk_out2_metastable_ro_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        4.935ns  (logic 0.955ns (19.351%)  route 3.980ns (80.649%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.657ns = ( 16.657 - 15.000 ) 
    Source Clock Delay      (SCD):    1.910ns = ( 6.910 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_metastable_ro_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 f  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.762     6.762    metastable_ro_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715     3.047 f  metastable_ro_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     4.902    metastable_ro_i/clk_wiz_0/inst/clk_out2_metastable_ro_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.003 f  metastable_ro_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=395, routed)         1.907     6.910    metastable_ro_i/PI_controller_0/inst/clk
    SLICE_X56Y104                                                     r  metastable_ro_i/PI_controller_0/inst/pd_shift_reg_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y104        FDRE (Prop_fdre_C_Q)         0.459     7.369 r  metastable_ro_i/PI_controller_0/inst/pd_shift_reg_reg[2]/Q
                         net (fo=7, routed)           1.352     8.721    metastable_ro_i/PI_controller_0/inst/pd_shift_reg[2]
    SLICE_X56Y104        LUT6 (Prop_lut6_I0_O)        0.124     8.845 r  metastable_ro_i/PI_controller_0/inst/pd_count_ones_inferred_i_9/O
                         net (fo=1, routed)           0.667     9.512    metastable_ro_i/PI_controller_0/inst/n_0_pd_count_ones_inferred_i_9
    SLICE_X56Y104        LUT6 (Prop_lut6_I4_O)        0.124     9.636 r  metastable_ro_i/PI_controller_0/inst/pd_count_ones_inferred_i_3/O
                         net (fo=3, routed)           0.847    10.482    metastable_ro_i/PI_controller_0/inst/pd_count_ones[1]
    SLICE_X54Y107        LUT5 (Prop_lut5_I2_O)        0.124    10.606 r  metastable_ro_i/PI_controller_0/inst/delay_code_reg[5]_i_2/O
                         net (fo=7, routed)           0.702    11.308    metastable_ro_i/PI_controller_0/inst/delay_code_reg_reg0
    SLICE_X49Y106        LUT4 (Prop_lut4_I2_O)        0.124    11.432 r  metastable_ro_i/PI_controller_0/inst/delay_code_reg[5]_i_1/O
                         net (fo=6, routed)           0.413    11.845    metastable_ro_i/PI_controller_0/inst/n_0_delay_code_reg[5]_i_1
    SLICE_X48Y106        FDRE                                         r  metastable_ro_i/PI_controller_0/inst/delay_code_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_metastable_ro_clk_wiz_0_0 fall edge)
                                                     15.000    15.000 f  
    BUFGCTRL_X0Y17       BUFG                         0.000    15.000 f  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.570    16.570    metastable_ro_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349    13.221 f  metastable_ro_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    14.912    metastable_ro_i/clk_wiz_0/inst/clk_out2_metastable_ro_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.003 f  metastable_ro_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=395, routed)         1.654    16.657    metastable_ro_i/PI_controller_0/inst/clk
    SLICE_X48Y106                                                     r  metastable_ro_i/PI_controller_0/inst/delay_code_reg_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.032    16.689    
                         clock uncertainty           -0.094    16.594    
    SLICE_X48Y106        FDRE (Setup_fdre_C_R)       -0.426    16.168    metastable_ro_i/PI_controller_0/inst/delay_code_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         16.168    
                         arrival time                         -11.845    
  -------------------------------------------------------------------
                         slack                                  4.323    

Slack (MET) :             4.328ns  (required time - arrival time)
  Source:                 metastable_ro_i/PI_controller_0/inst/pd_shift_reg_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_metastable_ro_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            metastable_ro_i/PI_controller_0/inst/delay_code_reg_reg[5]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_metastable_ro_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_metastable_ro_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_metastable_ro_clk_wiz_0_0 fall@15.000ns - clk_out2_metastable_ro_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        4.931ns  (logic 0.955ns (19.369%)  route 3.976ns (80.631%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.657ns = ( 16.657 - 15.000 ) 
    Source Clock Delay      (SCD):    1.910ns = ( 6.910 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_metastable_ro_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 f  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.762     6.762    metastable_ro_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715     3.047 f  metastable_ro_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     4.902    metastable_ro_i/clk_wiz_0/inst/clk_out2_metastable_ro_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.003 f  metastable_ro_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=395, routed)         1.907     6.910    metastable_ro_i/PI_controller_0/inst/clk
    SLICE_X56Y104                                                     r  metastable_ro_i/PI_controller_0/inst/pd_shift_reg_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y104        FDRE (Prop_fdre_C_Q)         0.459     7.369 r  metastable_ro_i/PI_controller_0/inst/pd_shift_reg_reg[2]/Q
                         net (fo=7, routed)           1.352     8.721    metastable_ro_i/PI_controller_0/inst/pd_shift_reg[2]
    SLICE_X56Y104        LUT6 (Prop_lut6_I0_O)        0.124     8.845 r  metastable_ro_i/PI_controller_0/inst/pd_count_ones_inferred_i_9/O
                         net (fo=1, routed)           0.667     9.512    metastable_ro_i/PI_controller_0/inst/n_0_pd_count_ones_inferred_i_9
    SLICE_X56Y104        LUT6 (Prop_lut6_I4_O)        0.124     9.636 r  metastable_ro_i/PI_controller_0/inst/pd_count_ones_inferred_i_3/O
                         net (fo=3, routed)           0.847    10.482    metastable_ro_i/PI_controller_0/inst/pd_count_ones[1]
    SLICE_X54Y107        LUT5 (Prop_lut5_I2_O)        0.124    10.606 r  metastable_ro_i/PI_controller_0/inst/delay_code_reg[5]_i_2/O
                         net (fo=7, routed)           0.702    11.308    metastable_ro_i/PI_controller_0/inst/delay_code_reg_reg0
    SLICE_X49Y106        LUT4 (Prop_lut4_I2_O)        0.124    11.432 r  metastable_ro_i/PI_controller_0/inst/delay_code_reg[5]_i_1/O
                         net (fo=6, routed)           0.408    11.841    metastable_ro_i/PI_controller_0/inst/n_0_delay_code_reg[5]_i_1
    SLICE_X49Y106        FDRE                                         r  metastable_ro_i/PI_controller_0/inst/delay_code_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_metastable_ro_clk_wiz_0_0 fall edge)
                                                     15.000    15.000 f  
    BUFGCTRL_X0Y17       BUFG                         0.000    15.000 f  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.570    16.570    metastable_ro_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349    13.221 f  metastable_ro_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    14.912    metastable_ro_i/clk_wiz_0/inst/clk_out2_metastable_ro_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.003 f  metastable_ro_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=395, routed)         1.654    16.657    metastable_ro_i/PI_controller_0/inst/clk
    SLICE_X49Y106                                                     r  metastable_ro_i/PI_controller_0/inst/delay_code_reg_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.032    16.689    
                         clock uncertainty           -0.094    16.594    
    SLICE_X49Y106        FDRE (Setup_fdre_C_R)       -0.426    16.168    metastable_ro_i/PI_controller_0/inst/delay_code_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         16.168    
                         arrival time                         -11.841    
  -------------------------------------------------------------------
                         slack                                  4.328    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 metastable_ro_i/bram_control_0/inst/shift_reg_data_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_metastable_ro_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            metastable_ro_i/bram_control_0/inst/shift_reg_data_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_metastable_ro_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_metastable_ro_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_metastable_ro_clk_wiz_0_0 rise@0.000ns - clk_out2_metastable_ro_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.153%)  route 0.186ns (56.847%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.645ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_metastable_ro_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.580     0.580    metastable_ro_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  metastable_ro_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    metastable_ro_i/clk_wiz_0/inst/clk_out2_metastable_ro_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  metastable_ro_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=395, routed)         0.643     0.645    metastable_ro_i/bram_control_0/inst/clk
    SLICE_X33Y101                                                     r  metastable_ro_i/bram_control_0/inst/shift_reg_data_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y101        FDRE (Prop_fdre_C_Q)         0.141     0.786 r  metastable_ro_i/bram_control_0/inst/shift_reg_data_reg[27]/Q
                         net (fo=2, routed)           0.186     0.972    metastable_ro_i/bram_control_0/inst/bram_din[27]
    SLICE_X32Y99         FDRE                                         r  metastable_ro_i/bram_control_0/inst/shift_reg_data_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_metastable_ro_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.846     0.846    metastable_ro_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  metastable_ro_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    metastable_ro_i/clk_wiz_0/inst/clk_out2_metastable_ro_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  metastable_ro_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=395, routed)         0.828     0.830    metastable_ro_i/bram_control_0/inst/clk
    SLICE_X32Y99                                                      r  metastable_ro_i/bram_control_0/inst/shift_reg_data_reg[26]/C
                         clock pessimism             -0.005     0.825    
    SLICE_X32Y99         FDRE (Hold_fdre_C_D)         0.064     0.889    metastable_ro_i/bram_control_0/inst/shift_reg_data_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.889    
                         arrival time                           0.972    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 metastable_ro_i/bram_control_0/inst/shift_reg_data_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_metastable_ro_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            metastable_ro_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_metastable_ro_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_metastable_ro_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_metastable_ro_clk_wiz_0_0 rise@0.000ns - clk_out2_metastable_ro_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.148ns (38.626%)  route 0.235ns (61.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_metastable_ro_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.580     0.580    metastable_ro_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  metastable_ro_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    metastable_ro_i/clk_wiz_0/inst/clk_out2_metastable_ro_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  metastable_ro_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=395, routed)         0.561     0.563    metastable_ro_i/bram_control_0/inst/clk
    SLICE_X32Y99                                                      r  metastable_ro_i/bram_control_0/inst/shift_reg_data_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         FDRE (Prop_fdre_C_Q)         0.148     0.711 r  metastable_ro_i/bram_control_0/inst/shift_reg_data_reg[24]/Q
                         net (fo=2, routed)           0.235     0.946    metastable_ro_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dinb[8]
    RAMB36_X2Y19         RAMB36E1                                     r  metastable_ro_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_metastable_ro_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.846     0.846    metastable_ro_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  metastable_ro_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    metastable_ro_i/clk_wiz_0/inst/clk_out2_metastable_ro_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  metastable_ro_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=395, routed)         0.869     0.871    metastable_ro_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y19                                                      r  metastable_ro_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.251     0.620    
    RAMB36_X2Y19         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[8])
                                                      0.242     0.862    metastable_ro_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -0.862    
                         arrival time                           0.946    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 metastable_ro_i/trng_control_0/inst/shift_reg_reg[120]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_metastable_ro_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[120].U/q_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_metastable_ro_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_metastable_ro_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_metastable_ro_clk_wiz_0_0 rise@0.000ns - clk_out2_metastable_ro_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.721%)  route 0.066ns (26.279%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_metastable_ro_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.580     0.580    metastable_ro_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  metastable_ro_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    metastable_ro_i/clk_wiz_0/inst/clk_out2_metastable_ro_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  metastable_ro_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=395, routed)         0.586     0.588    metastable_ro_i/trng_control_0/inst/clk
    SLICE_X83Y97                                                      r  metastable_ro_i/trng_control_0/inst/shift_reg_reg[120]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y97         FDSE (Prop_fdse_C_Q)         0.141     0.729 r  metastable_ro_i/trng_control_0/inst/shift_reg_reg[120]/Q
                         net (fo=2, routed)           0.066     0.795    metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[120].U/p_load[0]
    SLICE_X82Y97         LUT6 (Prop_lut6_I0_O)        0.045     0.840 r  metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[120].U/q_reg_i_1/O
                         net (fo=1, routed)           0.000     0.840    metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[120].U/n_0_q_reg_i_1
    SLICE_X82Y97         FDCE                                         r  metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[120].U/q_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_metastable_ro_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.846     0.846    metastable_ro_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  metastable_ro_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    metastable_ro_i/clk_wiz_0/inst/clk_out2_metastable_ro_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  metastable_ro_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=395, routed)         0.855     0.857    metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[120].U/clk
    SLICE_X82Y97                                                      r  metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[120].U/q_reg_reg/C
                         clock pessimism             -0.256     0.601    
    SLICE_X82Y97         FDCE (Hold_fdce_C_D)         0.121     0.722    metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[120].U/q_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.722    
                         arrival time                           0.840    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 metastable_ro_i/trng_control_0/inst/shift_reg_reg[44]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_metastable_ro_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[44].U/q_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_metastable_ro_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_metastable_ro_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_metastable_ro_clk_wiz_0_0 rise@0.000ns - clk_out2_metastable_ro_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.721%)  route 0.066ns (26.279%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.880ns
    Source Clock Delay      (SCD):    0.610ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_metastable_ro_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.580     0.580    metastable_ro_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  metastable_ro_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    metastable_ro_i/clk_wiz_0/inst/clk_out2_metastable_ro_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  metastable_ro_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=395, routed)         0.608     0.610    metastable_ro_i/trng_control_0/inst/clk
    SLICE_X91Y95                                                      r  metastable_ro_i/trng_control_0/inst/shift_reg_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y95         FDSE (Prop_fdse_C_Q)         0.141     0.751 r  metastable_ro_i/trng_control_0/inst/shift_reg_reg[44]/Q
                         net (fo=2, routed)           0.066     0.817    metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[44].U/p_load[0]
    SLICE_X90Y95         LUT5 (Prop_lut5_I0_O)        0.045     0.862 r  metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[44].U/q_reg_i_1/O
                         net (fo=1, routed)           0.000     0.862    metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[44].U/n_0_q_reg_i_1
    SLICE_X90Y95         FDCE                                         r  metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[44].U/q_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_metastable_ro_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.846     0.846    metastable_ro_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  metastable_ro_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    metastable_ro_i/clk_wiz_0/inst/clk_out2_metastable_ro_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  metastable_ro_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=395, routed)         0.878     0.880    metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[44].U/clk
    SLICE_X90Y95                                                      r  metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[44].U/q_reg_reg/C
                         clock pessimism             -0.257     0.623    
    SLICE_X90Y95         FDCE (Hold_fdce_C_D)         0.121     0.744    metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[44].U/q_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.744    
                         arrival time                           0.862    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 metastable_ro_i/trng_control_0/inst/shift_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_metastable_ro_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            metastable_ro_i/trng_control_0/inst/shift_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_metastable_ro_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_metastable_ro_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_metastable_ro_clk_wiz_0_0 rise@0.000ns - clk_out2_metastable_ro_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.254ns (42.589%)  route 0.342ns (57.410%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.996ns
    Source Clock Delay      (SCD):    0.640ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_metastable_ro_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.580     0.580    metastable_ro_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  metastable_ro_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    metastable_ro_i/clk_wiz_0/inst/clk_out2_metastable_ro_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  metastable_ro_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=395, routed)         0.638     0.640    metastable_ro_i/trng_control_0/inst/clk
    SLICE_X108Y99                                                     r  metastable_ro_i/trng_control_0/inst/shift_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y99        FDRE (Prop_fdre_C_Q)         0.164     0.804 f  metastable_ro_i/trng_control_0/inst/shift_counter_reg[5]/Q
                         net (fo=3, routed)           0.194     0.998    metastable_ro_i/trng_control_0/inst/shift_counter[5]
    SLICE_X108Y100       LUT6 (Prop_lut6_I1_O)        0.045     1.043 f  metastable_ro_i/trng_control_0/inst/lfsr_load_en_INST_0_i_1/O
                         net (fo=17, routed)          0.148     1.191    metastable_ro_i/trng_control_0/inst/n_0_lfsr_load_en_INST_0_i_1
    SLICE_X108Y100       LUT5 (Prop_lut5_I0_O)        0.045     1.236 r  metastable_ro_i/trng_control_0/inst/shift_counter[9]_i_1/O
                         net (fo=1, routed)           0.000     1.236    metastable_ro_i/trng_control_0/inst/n_0_shift_counter[9]_i_1
    SLICE_X108Y100       FDRE                                         r  metastable_ro_i/trng_control_0/inst/shift_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_metastable_ro_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.846     0.846    metastable_ro_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  metastable_ro_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    metastable_ro_i/clk_wiz_0/inst/clk_out2_metastable_ro_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  metastable_ro_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=395, routed)         0.994     0.996    metastable_ro_i/trng_control_0/inst/clk
    SLICE_X108Y100                                                    r  metastable_ro_i/trng_control_0/inst/shift_counter_reg[9]/C
                         clock pessimism             -0.005     0.991    
    SLICE_X108Y100       FDRE (Hold_fdre_C_D)         0.121     1.112    metastable_ro_i/trng_control_0/inst/shift_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.112    
                         arrival time                           1.236    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 metastable_ro_i/bram_control_0/inst/addr_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_metastable_ro_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            metastable_ro_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_metastable_ro_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_metastable_ro_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_metastable_ro_clk_wiz_0_0 rise@0.000ns - clk_out2_metastable_ro_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.347%)  route 0.178ns (54.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_metastable_ro_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.580     0.580    metastable_ro_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  metastable_ro_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    metastable_ro_i/clk_wiz_0/inst/clk_out2_metastable_ro_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  metastable_ro_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=395, routed)         0.559     0.561    metastable_ro_i/bram_control_0/inst/clk
    SLICE_X32Y90                                                      r  metastable_ro_i/bram_control_0/inst/addr_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y90         FDRE (Prop_fdre_C_Q)         0.148     0.709 r  metastable_ro_i/bram_control_0/inst/addr_reg_reg[9]/Q
                         net (fo=2, routed)           0.178     0.887    metastable_ro_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X2Y18         RAMB36E1                                     r  metastable_ro_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_metastable_ro_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.846     0.846    metastable_ro_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  metastable_ro_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    metastable_ro_i/clk_wiz_0/inst/clk_out2_metastable_ro_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  metastable_ro_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=395, routed)         0.868     0.870    metastable_ro_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y18                                                      r  metastable_ro_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.251     0.619    
    RAMB36_X2Y18         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.129     0.748    metastable_ro_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -0.748    
                         arrival time                           0.887    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 metastable_ro_i/PI_controller_0/inst/delay_code_reg_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_metastable_ro_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            metastable_ro_i/PI_controller_0/inst/final_code_reg_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_metastable_ro_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_metastable_ro_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_metastable_ro_clk_wiz_0_0 fall@5.000ns - clk_out2_metastable_ro_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        0.489ns  (logic 0.146ns (29.851%)  route 0.343ns (70.149%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns = ( 5.910 - 5.000 ) 
    Source Clock Delay      (SCD):    0.641ns = ( 5.641 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_metastable_ro_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 f  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.580     5.580    metastable_ro_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122     4.458 f  metastable_ro_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     4.976    metastable_ro_i/clk_wiz_0/inst/clk_out2_metastable_ro_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     5.002 f  metastable_ro_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=395, routed)         0.639     5.641    metastable_ro_i/PI_controller_0/inst/clk
    SLICE_X49Y106                                                     r  metastable_ro_i/PI_controller_0/inst/delay_code_reg_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y106        FDRE (Prop_fdre_C_Q)         0.146     5.787 r  metastable_ro_i/PI_controller_0/inst/delay_code_reg_reg[5]/Q
                         net (fo=5, routed)           0.343     6.130    metastable_ro_i/PI_controller_0/inst/delay_code_reg[5]
    SLICE_X50Y106        FDRE                                         r  metastable_ro_i/PI_controller_0/inst/final_code_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_metastable_ro_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 f  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.846     5.846    metastable_ro_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437     4.409 f  metastable_ro_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     4.973    metastable_ro_i/clk_wiz_0/inst/clk_out2_metastable_ro_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     5.002 f  metastable_ro_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=395, routed)         0.908     5.910    metastable_ro_i/PI_controller_0/inst/clk
    SLICE_X50Y106                                                     r  metastable_ro_i/PI_controller_0/inst/final_code_reg_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.009     5.901    
    SLICE_X50Y106        FDRE (Hold_fdre_C_D)         0.089     5.990    metastable_ro_i/PI_controller_0/inst/final_code_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -5.990    
                         arrival time                           6.130    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 metastable_ro_i/bram_control_0/inst/addr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_metastable_ro_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            metastable_ro_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_metastable_ro_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_metastable_ro_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_metastable_ro_clk_wiz_0_0 rise@0.000ns - clk_out2_metastable_ro_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.164ns (42.903%)  route 0.218ns (57.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_metastable_ro_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.580     0.580    metastable_ro_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  metastable_ro_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    metastable_ro_i/clk_wiz_0/inst/clk_out2_metastable_ro_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  metastable_ro_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=395, routed)         0.559     0.561    metastable_ro_i/bram_control_0/inst/clk
    SLICE_X32Y90                                                      r  metastable_ro_i/bram_control_0/inst/addr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y90         FDRE (Prop_fdre_C_Q)         0.164     0.725 r  metastable_ro_i/bram_control_0/inst/addr_reg_reg[3]/Q
                         net (fo=2, routed)           0.218     0.943    metastable_ro_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[1]
    RAMB36_X2Y18         RAMB36E1                                     r  metastable_ro_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_metastable_ro_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.846     0.846    metastable_ro_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  metastable_ro_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    metastable_ro_i/clk_wiz_0/inst/clk_out2_metastable_ro_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  metastable_ro_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=395, routed)         0.868     0.870    metastable_ro_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y18                                                      r  metastable_ro_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.251     0.619    
    RAMB36_X2Y18         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     0.802    metastable_ro_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -0.802    
                         arrival time                           0.943    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[7].U/q_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_metastable_ro_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[6].U/q_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_metastable_ro_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_metastable_ro_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_metastable_ro_clk_wiz_0_0 rise@0.000ns - clk_out2_metastable_ro_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.186ns (72.817%)  route 0.069ns (27.183%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_metastable_ro_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.580     0.580    metastable_ro_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  metastable_ro_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    metastable_ro_i/clk_wiz_0/inst/clk_out2_metastable_ro_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  metastable_ro_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=395, routed)         0.585     0.587    metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[7].U/clk
    SLICE_X85Y95                                                      r  metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[7].U/q_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y95         FDCE (Prop_fdce_C_Q)         0.141     0.728 r  metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[7].U/q_reg_reg/Q
                         net (fo=2, routed)           0.069     0.797    metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[6].U/I1
    SLICE_X84Y95         LUT5 (Prop_lut5_I1_O)        0.045     0.842 r  metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[6].U/q_reg_i_1/O
                         net (fo=1, routed)           0.000     0.842    metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[6].U/n_0_q_reg_i_1
    SLICE_X84Y95         FDCE                                         r  metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[6].U/q_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_metastable_ro_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.846     0.846    metastable_ro_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  metastable_ro_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    metastable_ro_i/clk_wiz_0/inst/clk_out2_metastable_ro_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  metastable_ro_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=395, routed)         0.854     0.856    metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[6].U/clk
    SLICE_X84Y95                                                      r  metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[6].U/q_reg_reg/C
                         clock pessimism             -0.256     0.600    
    SLICE_X84Y95         FDCE (Hold_fdce_C_D)         0.092     0.692    metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[6].U/q_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.692    
                         arrival time                           0.842    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 metastable_ro_i/trng_control_0/inst/shift_reg_reg[112]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_metastable_ro_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[112].U/q_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_metastable_ro_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_metastable_ro_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_metastable_ro_clk_wiz_0_0 rise@0.000ns - clk_out2_metastable_ro_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.186ns (72.746%)  route 0.070ns (27.254%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_metastable_ro_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.580     0.580    metastable_ro_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  metastable_ro_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    metastable_ro_i/clk_wiz_0/inst/clk_out2_metastable_ro_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  metastable_ro_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=395, routed)         0.586     0.588    metastable_ro_i/trng_control_0/inst/clk
    SLICE_X85Y99                                                      r  metastable_ro_i/trng_control_0/inst/shift_reg_reg[112]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y99         FDSE (Prop_fdse_C_Q)         0.141     0.729 r  metastable_ro_i/trng_control_0/inst/shift_reg_reg[112]/Q
                         net (fo=2, routed)           0.070     0.798    metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[112].U/p_load[0]
    SLICE_X84Y99         LUT5 (Prop_lut5_I0_O)        0.045     0.843 r  metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[112].U/q_reg_i_1/O
                         net (fo=1, routed)           0.000     0.843    metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[112].U/n_0_q_reg_i_1
    SLICE_X84Y99         FDCE                                         r  metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[112].U/q_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_metastable_ro_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  metastable_ro_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.846     0.846    metastable_ro_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  metastable_ro_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    metastable_ro_i/clk_wiz_0/inst/clk_out2_metastable_ro_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  metastable_ro_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=395, routed)         0.855     0.857    metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[112].U/clk
    SLICE_X84Y99                                                      r  metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[112].U/q_reg_reg/C
                         clock pessimism             -0.256     0.601    
    SLICE_X84Y99         FDCE (Hold_fdce_C_D)         0.092     0.693    metastable_ro_i/lfsr_filter_0/inst/lfsr_reg[112].U/q_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.693    
                         arrival time                           0.843    
  -------------------------------------------------------------------
                         slack                                  0.151    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_metastable_ro_clk_wiz_0_0
Waveform:           { 0 5 }
Period:             10.000
Sources:            { metastable_ro_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin                                                                                                                                                                                                                                 
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576     10.000  7.424    RAMB36_X2Y18     metastable_ro_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK  
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576     10.000  7.424    RAMB36_X2Y19     metastable_ro_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK  
Min Period        n/a     BUFG/I              n/a            2.155     10.000  7.845    BUFGCTRL_X0Y1    metastable_ro_i/clk_wiz_0/inst/clkout2_buf/I                                                                                                                                                                                        
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249     10.000  8.751    MMCME2_ADV_X0Y0  metastable_ro_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1                                                                                                                                                                                
Min Period        n/a     FDRE/C              n/a            1.000     10.000  9.000    SLICE_X54Y107    metastable_ro_i/PI_controller_0/inst/delay_code_reg_data_reg[0]/C                                                                                                                                                                   
Min Period        n/a     FDRE/C              n/a            1.000     10.000  9.000    SLICE_X52Y110    metastable_ro_i/PI_controller_0/inst/delay_code_reg_data_reg[1]/C                                                                                                                                                                   
Min Period        n/a     FDRE/C              n/a            1.000     10.000  9.000    SLICE_X51Y110    metastable_ro_i/PI_controller_0/inst/delay_code_reg_data_reg[2]/C                                                                                                                                                                   
Min Period        n/a     FDRE/C              n/a            1.000     10.000  9.000    SLICE_X51Y110    metastable_ro_i/PI_controller_0/inst/delay_code_reg_data_reg[3]/C                                                                                                                                                                   
Min Period        n/a     FDRE/C              n/a            1.000     10.000  9.000    SLICE_X51Y110    metastable_ro_i/PI_controller_0/inst/delay_code_reg_data_reg[4]/C                                                                                                                                                                   
Min Period        n/a     FDRE/C              n/a            1.000     10.000  9.000    SLICE_X51Y110    metastable_ro_i/PI_controller_0/inst/delay_code_reg_data_reg[5]/C                                                                                                                                                                   
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360   10.000  203.360  MMCME2_ADV_X0Y0  metastable_ro_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1                                                                                                                                                                                
Low Pulse Width   Slow    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X32Y99     metastable_ro_i/bram_control_0/inst/shift_reg_data_reg[19]/C                                                                                                                                                                        
Low Pulse Width   Slow    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X32Y99     metastable_ro_i/bram_control_0/inst/shift_reg_data_reg[20]/C                                                                                                                                                                        
Low Pulse Width   Slow    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X32Y99     metastable_ro_i/bram_control_0/inst/shift_reg_data_reg[21]/C                                                                                                                                                                        
Low Pulse Width   Slow    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X32Y99     metastable_ro_i/bram_control_0/inst/shift_reg_data_reg[22]/C                                                                                                                                                                        
Low Pulse Width   Slow    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X32Y99     metastable_ro_i/bram_control_0/inst/shift_reg_data_reg[23]/C                                                                                                                                                                        
Low Pulse Width   Slow    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X32Y99     metastable_ro_i/bram_control_0/inst/shift_reg_data_reg[24]/C                                                                                                                                                                        
Low Pulse Width   Slow    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X32Y99     metastable_ro_i/bram_control_0/inst/shift_reg_data_reg[25]/C                                                                                                                                                                        
Low Pulse Width   Slow    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X32Y99     metastable_ro_i/bram_control_0/inst/shift_reg_data_reg[26]/C                                                                                                                                                                        
Low Pulse Width   Fast    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X54Y107    metastable_ro_i/PI_controller_0/inst/delay_code_reg_data_reg[0]/C                                                                                                                                                                   
Low Pulse Width   Fast    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X52Y110    metastable_ro_i/PI_controller_0/inst/delay_code_reg_data_reg[1]/C                                                                                                                                                                   
High Pulse Width  Fast    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X54Y107    metastable_ro_i/PI_controller_0/inst/delay_code_reg_data_reg[0]/C                                                                                                                                                                   
High Pulse Width  Slow    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X54Y107    metastable_ro_i/PI_controller_0/inst/delay_code_reg_data_reg[0]/C                                                                                                                                                                   
High Pulse Width  Slow    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X52Y110    metastable_ro_i/PI_controller_0/inst/delay_code_reg_data_reg[1]/C                                                                                                                                                                   
High Pulse Width  Fast    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X52Y110    metastable_ro_i/PI_controller_0/inst/delay_code_reg_data_reg[1]/C                                                                                                                                                                   
High Pulse Width  Slow    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X51Y110    metastable_ro_i/PI_controller_0/inst/delay_code_reg_data_reg[2]/C                                                                                                                                                                   
High Pulse Width  Fast    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X51Y110    metastable_ro_i/PI_controller_0/inst/delay_code_reg_data_reg[2]/C                                                                                                                                                                   
High Pulse Width  Slow    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X51Y110    metastable_ro_i/PI_controller_0/inst/delay_code_reg_data_reg[3]/C                                                                                                                                                                   
High Pulse Width  Fast    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X51Y110    metastable_ro_i/PI_controller_0/inst/delay_code_reg_data_reg[3]/C                                                                                                                                                                   
High Pulse Width  Slow    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X51Y110    metastable_ro_i/PI_controller_0/inst/delay_code_reg_data_reg[4]/C                                                                                                                                                                   
High Pulse Width  Fast    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X51Y110    metastable_ro_i/PI_controller_0/inst/delay_code_reg_data_reg[4]/C                                                                                                                                                                   



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_metastable_ro_clk_wiz_0_0
  To Clock:  clkfbout_metastable_ro_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_metastable_ro_clk_wiz_0_0
Waveform:           { 0 10 }
Period:             20.000
Sources:            { metastable_ro_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin                                                    
Min Period  n/a     BUFG/I               n/a            2.155     20.000  17.845   BUFGCTRL_X0Y2    metastable_ro_i/clk_wiz_0/inst/clkf_buf/I              
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249     20.000  18.751   MMCME2_ADV_X0Y0  metastable_ro_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN   
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249     20.000  18.751   MMCME2_ADV_X0Y0  metastable_ro_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT  
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000   20.000  80.000   MMCME2_ADV_X0Y0  metastable_ro_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN   
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360   20.000  193.360  MMCME2_ADV_X0Y0  metastable_ro_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT  



