Release 13.4 - xst O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: CDBunit.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "CDBunit.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "CDBunit"
Output Format                      : NGC
Target Device                      : xc3s1600e-5-fg320

---- Source Options
Top Module Name                    : CDBunit
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/arxitektonikh1/mux.vhd" in Library work.
Architecture behavioral of Entity mux is up to date.
Compiling vhdl file "C:/arxitektonikh1/flipflop.vhd" in Library work.
Architecture behavioral of Entity flipflop is up to date.
Compiling vhdl file "C:/arxitektonikh1/Reg1BitR.vhd" in Library work.
Architecture behavioral of Entity reg1bitr is up to date.
Compiling vhdl file "C:/arxitektonikh1/mux5Bit.vhd" in Library work.
Architecture behavioral of Entity mux5bit is up to date.
Compiling vhdl file "C:/arxitektonikh1/mux32Bit.vhd" in Library work.
Architecture behavioral of Entity mux32bit is up to date.
Compiling vhdl file "C:/arxitektonikh1/mux4to1_32Bit.vhd" in Library work.
Architecture behavioral of Entity mux4to1_32bit is up to date.
Compiling vhdl file "C:/arxitektonikh1/mux4to1_5bit.vhd" in Library work.
Architecture behavioral of Entity mux4to1_5bit is up to date.
Compiling vhdl file "C:/arxitektonikh1/CDB_control.vhd" in Library work.
Architecture behavioral of Entity cdb_control is up to date.
Compiling vhdl file "C:/arxitektonikh1/Reg4BitR.vhd" in Library work.
Architecture behavioral of Entity reg4bitr is up to date.
Compiling vhdl file "C:/arxitektonikh1/CDBunit.vhd" in Library work.
Architecture behavioral of Entity cdbunit is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <CDBunit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux4to1_32Bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux4to1_5bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <CDB_control> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Reg1BitR> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Reg4BitR> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux32Bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux5Bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <flipflop> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Reg1BitR> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <flipflop> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <CDBunit> in library <work> (Architecture <behavioral>).
Entity <CDBunit> analyzed. Unit <CDBunit> generated.

Analyzing Entity <mux4to1_32Bit> in library <work> (Architecture <behavioral>).
Entity <mux4to1_32Bit> analyzed. Unit <mux4to1_32Bit> generated.

Analyzing Entity <mux32Bit> in library <work> (Architecture <behavioral>).
Entity <mux32Bit> analyzed. Unit <mux32Bit> generated.

Analyzing Entity <mux> in library <work> (Architecture <behavioral>).
Entity <mux> analyzed. Unit <mux> generated.

Analyzing Entity <mux4to1_5bit> in library <work> (Architecture <behavioral>).
Entity <mux4to1_5bit> analyzed. Unit <mux4to1_5bit> generated.

Analyzing Entity <mux5Bit> in library <work> (Architecture <behavioral>).
Entity <mux5Bit> analyzed. Unit <mux5Bit> generated.

Analyzing Entity <CDB_control> in library <work> (Architecture <behavioral>).
Entity <CDB_control> analyzed. Unit <CDB_control> generated.

Analyzing Entity <Reg1BitR> in library <work> (Architecture <behavioral>).
Entity <Reg1BitR> analyzed. Unit <Reg1BitR> generated.

Analyzing Entity <flipflop> in library <work> (Architecture <behavioral>).
Entity <flipflop> analyzed. Unit <flipflop> generated.

Analyzing Entity <Reg4BitR> in library <work> (Architecture <behavioral>).
Entity <Reg4BitR> analyzed. Unit <Reg4BitR> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <CDB_control>.
    Related source file is "C:/arxitektonikh1/CDB_control.vhd".
    Using one-hot encoding for signal <currentState>.
    Found 8x1-bit ROM for signal <CDBvalid>.
    Found 2-bit 8-to-1 multiplexer for signal <sel>.
    Found 4-bit register for signal <currentState>.
    Found 3-bit 8-to-1 multiplexer for signal <sig_grant>.
    Summary:
	inferred   1 ROM(s).
	inferred   4 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
Unit <CDB_control> synthesized.


Synthesizing Unit <mux>.
    Related source file is "C:/arxitektonikh1/mux.vhd".
Unit <mux> synthesized.


Synthesizing Unit <flipflop>.
    Related source file is "C:/arxitektonikh1/flipflop.vhd".
    Found 1-bit register for signal <q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <flipflop> synthesized.


Synthesizing Unit <Reg1BitR>.
    Related source file is "C:/arxitektonikh1/Reg1BitR.vhd".
Unit <Reg1BitR> synthesized.


Synthesizing Unit <mux32Bit>.
    Related source file is "C:/arxitektonikh1/mux32Bit.vhd".
Unit <mux32Bit> synthesized.


Synthesizing Unit <mux5Bit>.
    Related source file is "C:/arxitektonikh1/mux5Bit.vhd".
Unit <mux5Bit> synthesized.


Synthesizing Unit <mux4to1_32Bit>.
    Related source file is "C:/arxitektonikh1/mux4to1_32Bit.vhd".
Unit <mux4to1_32Bit> synthesized.


Synthesizing Unit <mux4to1_5bit>.
    Related source file is "C:/arxitektonikh1/mux4to1_5bit.vhd".
Unit <mux4to1_5bit> synthesized.


Synthesizing Unit <Reg4BitR>.
    Related source file is "C:/arxitektonikh1/Reg4BitR.vhd".
Unit <Reg4BitR> synthesized.


Synthesizing Unit <CDBunit>.
    Related source file is "C:/arxitektonikh1/CDBunit.vhd".
WARNING:Xst:646 - Signal <sel<3:2>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <CDBunit> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 8x1-bit ROM                                           : 1
# Registers                                            : 6
 1-bit register                                        : 5
 4-bit register                                        : 1
# Multiplexers                                         : 2
 2-bit 8-to-1 multiplexer                              : 1
 3-bit 8-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1290 - Hierarchical block <Reg1BitR3> is unconnected in block <sel_reg>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <Reg1BitR2> is unconnected in block <sel_reg>.
   It will be removed from the design.
WARNING:Xst:2677 - Node <currentState_3> of sequential type is unconnected in block <CDB_control0>.
WARNING:Xst:2677 - Node <currentState_3> of sequential type is unconnected in block <CDB_control>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 8x1-bit ROM                                           : 1
# Registers                                            : 8
 Flip-Flops                                            : 8
# Multiplexers                                         : 2
 2-bit 8-to-1 multiplexer                              : 1
 3-bit 8-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <sel_reg/Reg1BitR3/flipflop0/q> of sequential type is unconnected in block <CDBunit>.
WARNING:Xst:2677 - Node <sel_reg/Reg1BitR2/flipflop0/q> of sequential type is unconnected in block <CDBunit>.

Optimizing unit <CDBunit> ...

Optimizing unit <CDB_control> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block CDBunit, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 6
 Flip-Flops                                            : 6

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : CDBunit.ngr
Top Level Output File Name         : CDBunit
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 156

Cell Usage :
# BELS                             : 132
#      GND                         : 1
#      LUT2                        : 5
#      LUT2_D                      : 1
#      LUT3                        : 10
#      LUT3_L                      : 1
#      LUT4                        : 72
#      MUXF5                       : 42
# FlipFlops/Latches                : 6
#      FDC                         : 3
#      FDR                         : 3
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 155
#      IBUF                        : 114
#      OBUF                        : 41
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1600efg320-5 

 Number of Slices:                       45  out of  14752     0%  
 Number of Slice Flip Flops:              5  out of  29504     0%  
 Number of 4 input LUTs:                 89  out of  29504     0%  
 Number of IOs:                         156
 Number of bonded IOBs:                 156  out of    250    62%  
    IOB Flip Flops:                       1
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Clk                                | BUFGP                  | 6     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------------------+-------+
Control Signal                     | Buffer(FF name)                    | Load  |
-----------------------------------+------------------------------------+-------+
N0(XST_GND:G)                      | NONE(sel_reg/Reg1BitR0/flipflop0/q)| 3     |
-----------------------------------+------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 3.623ns (Maximum Frequency: 276.014MHz)
   Minimum input arrival time before clock: 4.577ns
   Maximum output required time after clock: 6.166ns
   Maximum combinational path delay: 6.951ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk'
  Clock period: 3.623ns (frequency: 276.014MHz)
  Total number of paths / destination ports: 20 / 8
-------------------------------------------------------------------------
Delay:               3.623ns (Levels of Logic = 2)
  Source:            CDB_control0/currentState_2 (FF)
  Destination:       CDB_control0/currentState_2 (FF)
  Source Clock:      Clk rising
  Destination Clock: Clk rising

  Data Path: CDB_control0/currentState_2 to CDB_control0/currentState_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              5   0.514   0.607  CDB_control0/currentState_2 (CDB_control0/currentState_2)
     LUT2_D:I1->LO         1   0.612   0.103  CDB_control0/Mmux_sig_grant1_SW0 (N95)
     LUT4:I3->O            2   0.612   0.380  CDB_control0/Mmux_sig_grant1 (grant_1_OBUF)
     FDR:R                     0.795          CDB_control0/currentState_2
    ----------------------------------------
    Total                      3.623ns (2.533ns logic, 1.090ns route)
                                       (69.9% logic, 30.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk'
  Total number of paths / destination ports: 39 / 9
-------------------------------------------------------------------------
Offset:              4.577ns (Levels of Logic = 3)
  Source:            request<0> (PAD)
  Destination:       CDB_control0/currentState_2 (FF)
  Destination Clock: Clk rising

  Data Path: request<0> to CDB_control0/currentState_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            12   1.106   0.969  request_0_IBUF (request_0_IBUF)
     LUT2_D:I0->LO         1   0.612   0.103  CDB_control0/Mmux_sig_grant1_SW0 (N95)
     LUT4:I3->O            2   0.612   0.380  CDB_control0/Mmux_sig_grant1 (grant_1_OBUF)
     FDR:R                     0.795          CDB_control0/currentState_2
    ----------------------------------------
    Total                      4.577ns (3.125ns logic, 1.452ns route)
                                       (68.3% logic, 31.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk'
  Total number of paths / destination ports: 151 / 41
-------------------------------------------------------------------------
Offset:              6.166ns (Levels of Logic = 3)
  Source:            sel_reg/Reg1BitR0/flipflop0/q (FF)
  Destination:       CDBout<36> (PAD)
  Source Clock:      Clk rising

  Data Path: sel_reg/Reg1BitR0/flipflop0/q to CDBout<36>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             74   0.514   1.236  sel_reg/Reg1BitR0/flipflop0/q (sel_reg/Reg1BitR0/flipflop0/q)
     LUT4:I0->O            1   0.612   0.000  value_mux/mux32Bit2/mux9/output1 (value_mux/mux32Bit2/mux9/output)
     MUXF5:I1->O           1   0.278   0.357  value_mux/mux32Bit2/mux9/output_f5 (CDBout_9_OBUF)
     OBUF:I->O                 3.169          CDBout_9_OBUF (CDBout<9>)
    ----------------------------------------
    Total                      6.166ns (4.573ns logic, 1.593ns route)
                                       (74.2% logic, 25.8% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 186 / 40
-------------------------------------------------------------------------
Delay:               6.951ns (Levels of Logic = 4)
  Source:            request<0> (PAD)
  Destination:       grant<1> (PAD)

  Data Path: request<0> to grant<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            12   1.106   0.969  request_0_IBUF (request_0_IBUF)
     LUT2_D:I0->LO         1   0.612   0.103  CDB_control0/Mmux_sig_grant1_SW0 (N95)
     LUT4:I3->O            2   0.612   0.380  CDB_control0/Mmux_sig_grant1 (grant_1_OBUF)
     OBUF:I->O                 3.169          grant_1_OBUF (grant<1>)
    ----------------------------------------
    Total                      6.951ns (5.499ns logic, 1.452ns route)
                                       (79.1% logic, 20.9% route)

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 7.30 secs
 
--> 

Total memory usage is 254484 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    7 (   0 filtered)
Number of infos    :    0 (   0 filtered)

