# do {heap_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xpm".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/fifo_generator_v13_2_5".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 2019.4 Lib Mapping Utility 2019.10 Oct 15 2019
# vmap xpm modelsim_lib/msim/xpm 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 2019.4 Lib Mapping Utility 2019.10 Oct 15 2019
# vmap fifo_generator_v13_2_5 modelsim_lib/msim/fifo_generator_v13_2_5 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 2019.4 Lib Mapping Utility 2019.10 Oct 15 2019
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 16:41:22 on Apr 17,2021
# vlog -incr -sv -work xpm F:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv F:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv 
# -- Skipping module xpm_cdc_single
# -- Skipping module xpm_cdc_gray
# -- Skipping module xpm_cdc_handshake
# -- Skipping module xpm_cdc_pulse
# -- Skipping module xpm_cdc_array_single
# -- Skipping module xpm_cdc_sync_rst
# -- Skipping module xpm_cdc_async_rst
# -- Skipping module xpm_cdc_low_latency_handshake
# -- Skipping module xpm_memory_base
# -- Skipping module asym_bwe_bb
# -- Skipping module xpm_memory_dpdistram
# -- Skipping module xpm_memory_dprom
# -- Skipping module xpm_memory_sdpram
# -- Skipping module xpm_memory_spram
# -- Skipping module xpm_memory_sprom
# -- Skipping module xpm_memory_tdpram
# 
# Top level modules:
# 	xpm_cdc_gray
# 	xpm_cdc_handshake
# 	xpm_cdc_pulse
# 	xpm_cdc_array_single
# 	xpm_cdc_sync_rst
# 	xpm_cdc_async_rst
# 	xpm_cdc_low_latency_handshake
# 	xpm_memory_dpdistram
# 	xpm_memory_dprom
# 	xpm_memory_sdpram
# 	xpm_memory_spram
# 	xpm_memory_sprom
# 	xpm_memory_tdpram
# End time: 16:41:22 on Apr 17,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 16:41:22 on Apr 17,2021
# vcom -93 -work xpm F:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_VCOMP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package VCOMPONENTS
# End time: 16:41:23 on Apr 17,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 16:41:23 on Apr 17,2021
# vlog -incr -work fifo_generator_v13_2_5 ../../../../heap_with_fifo.ip_user_files/ipstatic/simulation/fifo_generator_vlog_beh.v 
# -- Skipping module fifo_generator_vlog_beh
# -- Skipping module fifo_generator_v13_2_5_CONV_VER
# -- Skipping module fifo_generator_v13_2_5_sync_stage
# -- Skipping module fifo_generator_v13_2_5_bhv_ver_as
# -- Skipping module fifo_generator_v13_2_5_beh_ver_ll_afifo
# -- Skipping module fifo_generator_v13_2_5_bhv_ver_ss
# -- Skipping module fifo_generator_v13_2_5_bhv_ver_preload0
# -- Skipping module fifo_generator_v13_2_5_axic_reg_slice
# 
# Top level modules:
# 	fifo_generator_vlog_beh
# End time: 16:41:23 on Apr 17,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 16:41:23 on Apr 17,2021
# vcom -93 -work fifo_generator_v13_2_5 ../../../../heap_with_fifo.ip_user_files/ipstatic/hdl/fifo_generator_v13_2_rfs.vhd 
# -- Loading package STANDARD
# End time: 16:41:24 on Apr 17,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 16:41:24 on Apr 17,2021
# vlog -incr -work fifo_generator_v13_2_5 ../../../../heap_with_fifo.ip_user_files/ipstatic/hdl/fifo_generator_v13_2_rfs.v 
# 
# Top level modules:
# End time: 16:41:25 on Apr 17,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# ** Error: Model Technology ModelSim SE-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 16:41:25 on Apr 17,2021
# vlog -incr -work xil_defaultlib ../../../../heap_with_fifo.gen/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v ../../../../heap_with_fifo.srcs/sources_1/imports/bram_baseline/bram_rtl.v ../../../../heap_with_fifo.srcs/sources_1/imports/bram_baseline/data_store.v ../../../../heap_with_fifo.srcs/sources_1/imports/bram_baseline/sort_node.v ../../../../heap_with_fifo.srcs/sources_1/imports/bram_baseline/sub_heap.v ../../../../heap_with_fifo.srcs/sources_1/imports/bram_baseline/heap_rtl.v ../../../../heap_with_fifo.srcs/sim_1/imports/bram_baseline/heap_tb.v 
# -- Skipping module fifo_generator_0
# -- Skipping module block_ram_rtl
# -- Skipping module data_store
# -- Skipping module sort_node
# -- Skipping module sub_heap
# ** Error: ../../../../heap_with_fifo.srcs/sources_1/imports/bram_baseline/heap_rtl.v(66): (vlog-2730) Undefined variable: 'fifo_in'.
# ** Error: ../../../../heap_with_fifo.srcs/sources_1/imports/bram_baseline/heap_rtl.v(66): (vlog-2730) Undefined variable: 'empty1'.
# ** Error: ../../../../heap_with_fifo.srcs/sources_1/imports/bram_baseline/heap_rtl.v(67): (vlog-2730) Undefined variable: 'empty2'.
# ** Error (suppressible): ../../../../heap_with_fifo.srcs/sources_1/imports/bram_baseline/heap_rtl.v(100): (vlog-2388) 'fifo_in' already declared in this scope (heap_rtl) at ../../../../heap_with_fifo.srcs/sources_1/imports/bram_baseline/heap_rtl.v(66).
# ** Error: ../../../../heap_with_fifo.srcs/sources_1/imports/bram_baseline/heap_rtl.v(116): (vlog-2730) Undefined variable: 'fifo_empty'.
# ** Error (suppressible): ../../../../heap_with_fifo.srcs/sources_1/imports/bram_baseline/heap_rtl.v(126): (vlog-2388) 'empty1' already declared in this scope (heap_rtl) at ../../../../heap_with_fifo.srcs/sources_1/imports/bram_baseline/heap_rtl.v(66).
# ** Error (suppressible): ../../../../heap_with_fifo.srcs/sources_1/imports/bram_baseline/heap_rtl.v(126): (vlog-2388) 'empty2' already declared in this scope (heap_rtl) at ../../../../heap_with_fifo.srcs/sources_1/imports/bram_baseline/heap_rtl.v(67).
# -- Compiling module heap_tb
# End time: 16:41:25 on Apr 17,2021, Elapsed time: 0:00:00
# Errors: 7, Warnings: 0
# child process exited abnormally
# Error in macro ./heap_tb_compile.do line 44
# Model Technology ModelSim SE-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 16:41:25 on Apr 17,2021
# vlog -incr -work xil_defaultlib ../../../../heap_with_fifo.gen/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v ../../../../heap_with_fifo.srcs/sources_1/imports/bram_baseline/bram_rtl.v ../../../../heap_with_fifo.srcs/sources_1/imports/bram_baseline/data_store.v ../../../../heap_with_fifo.srcs/sources_1/imports/bram_baseline/sort_node.v ../../../../heap_with_fifo.srcs/sources_1/imports/bram_baseline/sub_heap.v ../../../../heap_with_fifo.srcs/sources_1/imports/bram_baseline/heap_rtl.v ../../../../heap_with_fifo.srcs/sim_1/imports/bram_baseline/heap_tb.v 
# -- Skipping module fifo_generator_0
# -- Skipping module block_ram_rtl
# -- Skipping module data_store
# -- Skipping module sort_node
# -- Skipping module sub_heap
# ** Error: ../../../../heap_with_fifo.srcs/sources_1/imports/bram_baseline/heap_rtl.v(66): (vlog-2730) Undefined variable: 'fifo_in'.
# ** Error: ../../../../heap_with_fifo.srcs/sources_1/imports/bram_baseline/heap_rtl.v(66): (vlog-2730) Undefined variable: 'empty1'.
# ** Error: ../../../../heap_with_fifo.srcs/sources_1/imports/bram_baseline/heap_rtl.v(67): (vlog-2730) Undefined variable: 'empty2'.
# ** Error (suppressible): ../../../../heap_with_fifo.srcs/sources_1/imports/bram_baseline/heap_rtl.v(100): (vlog-2388) 'fifo_in' already declared in this scope (heap_rtl) at ../../../../heap_with_fifo.srcs/sources_1/imports/bram_baseline/heap_rtl.v(66).
# ** Error: ../../../../heap_with_fifo.srcs/sources_1/imports/bram_baseline/heap_rtl.v(116): (vlog-2730) Undefined variable: 'fifo_empty'.
# ** Error (suppressible): ../../../../heap_with_fifo.srcs/sources_1/imports/bram_baseline/heap_rtl.v(126): (vlog-2388) 'empty1' already declared in this scope (heap_rtl) at ../../../../heap_with_fifo.srcs/sources_1/imports/bram_baseline/heap_rtl.v(66).
# ** Error (suppressible): ../../../../heap_with_fifo.srcs/sources_1/imports/bram_baseline/heap_rtl.v(126): (vlog-2388) 'empty2' already declared in this scope (heap_rtl) at ../../../../heap_with_fifo.srcs/sources_1/imports/bram_baseline/heap_rtl.v(67).
# -- Compiling module heap_tb
# End time: 16:41:25 on Apr 17,2021, Elapsed time: 0:00:00
# Errors: 7, Warnings: 0
# child process exited abnormally
#     while executing
# "exec <nul: {F:\modeltech64_2019.4\win64\vlog.EXE} -incr -work xil_defaultlib ../../../../heap_with_fifo.gen/sources_1/ip/fifo_generator_0/sim/fifo_gen..."
#     ("uplevel" body line 1)
#     invoked from within
# "uplevel 1 exec $redir $new [lrange $args 1 end]"
#     (procedure "::unknown" line 47)
#     invoked from within
# "F:\\modeltech64_2019.4\\win64\\vlog  -incr -work xil_defaultlib  \
# "../../../../heap_with_fifo.gen/sources_1/ip/fifo_generator_0/sim/fifo_generator_0...."
