{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 09 23:59:25 2015 " "Info: Processing started: Tue Jun 09 23:59:25 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off LHCF_LOGIC_MAIN -c LHCF_LOGIC_MAIN " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off LHCF_LOGIC_MAIN -c LHCF_LOGIC_MAIN" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning: Parallel compilation is not licensed and has been disabled" {  } {  } 0 0 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "LHCF_LOGIC_MAIN EP1C20F400C6 " "Info: Selected device EP1C20F400C6 for design \"LHCF_LOGIC_MAIN\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_YGR_PLL_CAN_ACHIEVE_RATIO_AND_PHASE_SHIFT" "PLL:CLK_40to80\|altpll:altpll_component\|pll " "Info: Implementing parameter values for PLL \"PLL:CLK_40to80\|altpll:altpll_component\|pll\"" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:CLK_40to80\|altpll:altpll_component\|_clk0 2 1 0 0 " "Info: Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for PLL:CLK_40to80\|altpll:altpll_component\|_clk0 port" {  } {  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:CLK_40to80\|altpll:altpll_component\|_clk1 1 1 0 0 " "Info: Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for PLL:CLK_40to80\|altpll:altpll_component\|_clk1 port" {  } {  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "../SRC/PLL.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/SRC/PLL.vhd" 145 0 0 } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/SRC/LHCF_LOGIC_MAIN.vhd" 1009 0 0 } }  } 0 0 "Implementing parameter values for PLL \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C4F400C6 " "Info: Device EP1C4F400C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS31p/INIT_DONE~ C3 " "Info: Pin ~LVDS31p/INIT_DONE~ is reserved at location C3" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { ~LVDS31p/INIT_DONE~ } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS31p/INIT_DONE~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/FIT/" { { 0 { 0 ""} 0 32748 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ K2 " "Info: Pin ~nCSO~ is reserved at location K2" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/FIT/" { { 0 { 0 ""} 0 32749 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ L4 " "Info: Pin ~ASDO~ is reserved at location L4" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/FIT/" { { 0 { 0 ""} 0 32750 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_FOUND" "LHCF_LOGIC_MAIN.sdc " "Info: Reading SDC File: 'LHCF_LOGIC_MAIN.sdc'" {  } {  } 0 0 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "CLK_40to80\|altpll_component\|pll\|clk\[0\] " "Info:  You called derive_pll_clocks. User-defined clock found on pll: CLK_40to80\|altpll_component\|pll\|clk\[0\]. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 0 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "" 0 -1}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "CLK_40to80\|altpll_component\|pll\|clk\[1\] " "Info:  You called derive_pll_clocks. User-defined clock found on pll: CLK_40to80\|altpll_component\|pll\|clk\[1\]. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 0 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "LCLK " "Warning: Node: LCLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Info: Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Info: Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "Info:   Period   Clock Name" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "Info: ======== ============" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  12.500 CLK_40to80\|altpll_component\|pll\|clk\[0\] " "Info:   12.500 CLK_40to80\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  25.000 CLK_40to80\|altpll_component\|pll\|clk\[1\] " "Info:   25.000 CLK_40to80\|altpll_component\|pll\|clk\[1\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  25.000       LHCCLK " "Info:   25.000       LHCCLK" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_GLOBAL_LINES_NEEDED_FOR_TORNADO_DQS" "0 " "Info: DQS I/O pins require 0 global routing resources" {  } {  } 0 0 "DQS I/O pins require %1!d! global routing resources" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_PLL_CLK_PROMOTION" "" "Info: Promoted PLL clock signals" { { "Info" "IFYGR_FYGR_PLL_PROMOTE_GCLK" "GIN\[0\] " "Info: Promoted signal \"GIN\[0\]\" to use global clock" {  } { { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GIN\[0\]" } { 0 "GIN\[0\]" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/SRC/LHCF_LOGIC_MAIN.vhd" 32 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GIN[0] } "NODE_NAME" } } { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { GIN[0] } } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/FIT/" { { 0 { 0 ""} 0 889 5593 6598 0}  }  } }  } 0 0 "Promoted signal \"%1!s!\" to use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_PLL_PROMOTE_GCLK_USER" "PLL:CLK_40to80\|altpll:altpll_component\|_clk1 " "Info: Promoted signal \"PLL:CLK_40to80\|altpll:altpll_component\|_clk1\" to use global clock (user assigned)" {  } { { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "PLL:CLK_40to80\|altpll:altpll_component\|_clk1" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/SRC/LHCF_LOGIC_MAIN.vhd" 1009 0 0 } } { "altpll.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/altpll.tdf" 607 3 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL:CLK_40to80|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/FIT/" { { 0 { 0 ""} 0 3961 5593 6598 0}  }  } }  } 0 0 "Promoted signal \"%1!s!\" to use global clock (user assigned)" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_PLL_PROMOTE_GCLK_USER" "PLL:CLK_40to80\|altpll:altpll_component\|_clk0 " "Info: Promoted signal \"PLL:CLK_40to80\|altpll:altpll_component\|_clk0\" to use global clock (user assigned)" {  } { { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "PLL:CLK_40to80\|altpll:altpll_component\|_clk0" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/SRC/LHCF_LOGIC_MAIN.vhd" 1009 0 0 } } { "altpll.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/altpll.tdf" 607 3 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL:CLK_40to80|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/FIT/" { { 0 { 0 ""} 0 3961 5593 6598 0}  }  } }  } 0 0 "Promoted signal \"%1!s!\" to use global clock (user assigned)" 0 0 "" 0 -1}  } {  } 0 0 "Promoted PLL clock signals" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "PLL Placement Operation " "Info: Completed PLL Placement Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "LCLK Global clock in PIN K5 " "Info: Automatically promoted some destinations of signal \"LCLK\" to use Global clock in PIN K5" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "TESTOUT:LTESTOUT1\|output~587 " "Info: Destination \"TESTOUT:LTESTOUT1\|output~587\" may be non-global or may not use global clock" {  } { { "../SRC/TESTOUT.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/SRC/TESTOUT.vhd" 33 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "TESTOUT:LTESTOUT3\|output~559 " "Info: Destination \"TESTOUT:LTESTOUT3\|output~559\" may be non-global or may not use global clock" {  } { { "../SRC/TESTOUT.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/SRC/TESTOUT.vhd" 33 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "TESTOUT:LTESTOUT2\|output~475 " "Info: Destination \"TESTOUT:LTESTOUT2\|output~475\" may be non-global or may not use global clock" {  } { { "../SRC/TESTOUT.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/SRC/TESTOUT.vhd" 33 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "TESTOUT:LTESTOUT4\|output~384 " "Info: Destination \"TESTOUT:LTESTOUT4\|output~384\" may be non-global or may not use global clock" {  } { { "../SRC/TESTOUT.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/SRC/TESTOUT.vhd" 33 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/SRC/LHCF_LOGIC_MAIN.vhd" 80 0 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "nLBRES Global clock " "Info: Automatically promoted some destinations of signal \"nLBRES\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "LB_INT:VME_LB_INT\|REG_A1_L3T_MASK\[16\]~0 " "Info: Destination \"LB_INT:VME_LB_INT\|REG_A1_L3T_MASK\[16\]~0\" may be non-global or may not use global clock" {  } { { "../SRC/lb_int.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/SRC/lb_int.vhd" 287 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "LB_INT:VME_LB_INT\|REG_A2_L3T_MASK\[16\]~0 " "Info: Destination \"LB_INT:VME_LB_INT\|REG_A2_L3T_MASK\[16\]~0\" may be non-global or may not use global clock" {  } { { "../SRC/lb_int.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/SRC/lb_int.vhd" 287 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "LB_INT:VME_LB_INT\|REG_A1_L1T_MASK\[0\]~0 " "Info: Destination \"LB_INT:VME_LB_INT\|REG_A1_L1T_MASK\[0\]~0\" may be non-global or may not use global clock" {  } { { "../SRC/lb_int.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/SRC/lb_int.vhd" 287 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "LB_INT:VME_LB_INT\|REG_COMMON_MASK\[8\]~0 " "Info: Destination \"LB_INT:VME_LB_INT\|REG_COMMON_MASK\[8\]~0\" may be non-global or may not use global clock" {  } { { "../SRC/lb_int.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/SRC/lb_int.vhd" 287 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "LB_INT:VME_LB_INT\|REG_A2_L1T_MASK\[0\]~0 " "Info: Destination \"LB_INT:VME_LB_INT\|REG_A2_L1T_MASK\[0\]~0\" may be non-global or may not use global clock" {  } { { "../SRC/lb_int.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/SRC/lb_int.vhd" 287 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "LB_INT:VME_LB_INT\|REG_A1_SHOWER_MASK\[0\]~0 " "Info: Destination \"LB_INT:VME_LB_INT\|REG_A1_SHOWER_MASK\[0\]~0\" may be non-global or may not use global clock" {  } { { "../SRC/lb_int.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/SRC/lb_int.vhd" 287 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "LB_INT:VME_LB_INT\|REG_DL1T_DL3T_P\[6\]~0 " "Info: Destination \"LB_INT:VME_LB_INT\|REG_DL1T_DL3T_P\[6\]~0\" may be non-global or may not use global clock" {  } { { "../SRC/lb_int.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/SRC/lb_int.vhd" 287 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "LB_INT:VME_LB_INT\|REG_A1_FC_MASK\[3\]~0 " "Info: Destination \"LB_INT:VME_LB_INT\|REG_A1_FC_MASK\[3\]~0\" may be non-global or may not use global clock" {  } { { "../SRC/lb_int.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/SRC/lb_int.vhd" 287 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "LB_INT:VME_LB_INT\|REG_A2_FC_MASK\[8\]~0 " "Info: Destination \"LB_INT:VME_LB_INT\|REG_A2_FC_MASK\[8\]~0\" may be non-global or may not use global clock" {  } { { "../SRC/lb_int.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/SRC/lb_int.vhd" 287 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "LB_INT:VME_LB_INT\|REG_A2_SHOWER_MASK\[0\]~0 " "Info: Destination \"LB_INT:VME_LB_INT\|REG_A2_SHOWER_MASK\[0\]~0\" may be non-global or may not use global clock" {  } { { "../SRC/lb_int.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/SRC/lb_int.vhd" 287 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_LIMITED_TO_SUB" "10 " "Info: Limited to 10 non-global destinations" {  } {  } 0 0 "Limited to %1!d! non-global destinations" 0 0 "" 0 -1}  } { { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/SRC/LHCF_LOGIC_MAIN.vhd" 76 0 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "nLBRES " "Info: Pin \"nLBRES\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { nLBRES } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "nLBRES" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/SRC/LHCF_LOGIC_MAIN.vhd" 76 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nLBRES } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/FIT/" { { 0 { 0 ""} 0 949 5593 6598 0}  }  } }  } 0 0 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_IO_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_FINISH_LUT_IO_RAM_PACKING" "" "Info: Finished moving registers into I/O cells, LUTs, and RAM blocks" {  } {  } 0 0 "Finished moving registers into I/O cells, LUTs, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA\[0\] " "Warning: Node \"FPGA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FPGA\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA\[1\] " "Warning: Node \"FPGA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FPGA\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA\[2\] " "Warning: Node \"FPGA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FPGA\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA\[3\] " "Warning: Node \"FPGA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FPGA\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SPARE\[0\] " "Warning: Node \"SPARE\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SPARE\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SPARE\[10\] " "Warning: Node \"SPARE\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SPARE\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SPARE\[11\] " "Warning: Node \"SPARE\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SPARE\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SPARE\[1\] " "Warning: Node \"SPARE\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SPARE\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SPARE\[2\] " "Warning: Node \"SPARE\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SPARE\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SPARE\[3\] " "Warning: Node \"SPARE\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SPARE\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SPARE\[4\] " "Warning: Node \"SPARE\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SPARE\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SPARE\[5\] " "Warning: Node \"SPARE\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SPARE\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SPARE\[6\] " "Warning: Node \"SPARE\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SPARE\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SPARE\[7\] " "Warning: Node \"SPARE\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SPARE\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SPARE\[8\] " "Warning: Node \"SPARE\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SPARE\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SPARE\[9\] " "Warning: Node \"SPARE\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SPARE\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:07 " "Info: Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:56 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:56" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:01:24 " "Info: Fitter placement operations ending: elapsed time is 00:01:24" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "48 " "Info: Router estimated average interconnect usage is 48% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "72 X11_Y11 X22_Y21 " "Info: Router estimated peak interconnect usage is 72% of the available device resources in the region that extends from location X11_Y11 to location X22_Y21" {  } {  } 0 0 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:37 " "Info: Fitter routing operations ending: elapsed time is 00:00:37" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Fixed Delay Chain Operation " "Info: Completed Fixed Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Delay Chain Operation " "Info: Completed Auto Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 0 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "72 " "Warning: Following 72 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "E\[4\] a permanently disabled " "Info: Pin E\[4\] has a permanently disabled output enable" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { E[4] } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "E\[4\]" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/SRC/LHCF_LOGIC_MAIN.vhd" 30 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { E[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/FIT/" { { 0 { 0 ""} 0 867 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "E\[5\] a permanently disabled " "Info: Pin E\[5\] has a permanently disabled output enable" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { E[5] } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "E\[5\]" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/SRC/LHCF_LOGIC_MAIN.vhd" 30 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { E[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/FIT/" { { 0 { 0 ""} 0 868 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "E\[6\] a permanently disabled " "Info: Pin E\[6\] has a permanently disabled output enable" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { E[6] } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "E\[6\]" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/SRC/LHCF_LOGIC_MAIN.vhd" 30 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { E[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/FIT/" { { 0 { 0 ""} 0 869 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "E\[7\] a permanently disabled " "Info: Pin E\[7\] has a permanently disabled output enable" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { E[7] } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "E\[7\]" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/SRC/LHCF_LOGIC_MAIN.vhd" 30 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { E[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/FIT/" { { 0 { 0 ""} 0 870 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "E\[8\] a permanently disabled " "Info: Pin E\[8\] has a permanently disabled output enable" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { E[8] } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "E\[8\]" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/SRC/LHCF_LOGIC_MAIN.vhd" 30 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { E[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/FIT/" { { 0 { 0 ""} 0 871 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "E\[9\] a permanently disabled " "Info: Pin E\[9\] has a permanently disabled output enable" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { E[9] } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "E\[9\]" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/SRC/LHCF_LOGIC_MAIN.vhd" 30 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { E[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/FIT/" { { 0 { 0 ""} 0 872 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "E\[10\] a permanently disabled " "Info: Pin E\[10\] has a permanently disabled output enable" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { E[10] } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "E\[10\]" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/SRC/LHCF_LOGIC_MAIN.vhd" 30 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { E[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/FIT/" { { 0 { 0 ""} 0 873 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "E\[11\] a permanently disabled " "Info: Pin E\[11\] has a permanently disabled output enable" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { E[11] } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "E\[11\]" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/SRC/LHCF_LOGIC_MAIN.vhd" 30 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { E[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/FIT/" { { 0 { 0 ""} 0 874 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "E\[15\] a permanently disabled " "Info: Pin E\[15\] has a permanently disabled output enable" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { E[15] } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "E\[15\]" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/SRC/LHCF_LOGIC_MAIN.vhd" 30 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { E[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/FIT/" { { 0 { 0 ""} 0 876 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "E\[20\] a permanently disabled " "Info: Pin E\[20\] has a permanently disabled output enable" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { E[20] } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "E\[20\]" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/SRC/LHCF_LOGIC_MAIN.vhd" 30 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { E[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/FIT/" { { 0 { 0 ""} 0 879 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "E\[21\] a permanently disabled " "Info: Pin E\[21\] has a permanently disabled output enable" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { E[21] } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "E\[21\]" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/SRC/LHCF_LOGIC_MAIN.vhd" 30 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { E[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/FIT/" { { 0 { 0 ""} 0 880 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "E\[22\] a permanently disabled " "Info: Pin E\[22\] has a permanently disabled output enable" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { E[22] } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "E\[22\]" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/SRC/LHCF_LOGIC_MAIN.vhd" 30 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { E[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/FIT/" { { 0 { 0 ""} 0 881 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "E\[23\] a permanently disabled " "Info: Pin E\[23\] has a permanently disabled output enable" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { E[23] } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "E\[23\]" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/SRC/LHCF_LOGIC_MAIN.vhd" 30 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { E[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/FIT/" { { 0 { 0 ""} 0 882 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "E\[24\] a permanently disabled " "Info: Pin E\[24\] has a permanently disabled output enable" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { E[24] } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "E\[24\]" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/SRC/LHCF_LOGIC_MAIN.vhd" 30 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { E[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/FIT/" { { 0 { 0 ""} 0 883 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "E\[25\] a permanently disabled " "Info: Pin E\[25\] has a permanently disabled output enable" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { E[25] } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "E\[25\]" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/SRC/LHCF_LOGIC_MAIN.vhd" 30 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { E[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/FIT/" { { 0 { 0 ""} 0 884 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "E\[26\] a permanently disabled " "Info: Pin E\[26\] has a permanently disabled output enable" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { E[26] } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "E\[26\]" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/SRC/LHCF_LOGIC_MAIN.vhd" 30 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { E[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/FIT/" { { 0 { 0 ""} 0 885 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "E\[27\] a permanently disabled " "Info: Pin E\[27\] has a permanently disabled output enable" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { E[27] } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "E\[27\]" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/SRC/LHCF_LOGIC_MAIN.vhd" 30 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { E[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/FIT/" { { 0 { 0 ""} 0 886 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "E\[31\] a permanently disabled " "Info: Pin E\[31\] has a permanently disabled output enable" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { E[31] } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "E\[31\]" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/SRC/LHCF_LOGIC_MAIN.vhd" 30 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { E[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/FIT/" { { 0 { 0 ""} 0 888 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DDLY\[0\] a permanently disabled " "Info: Pin DDLY\[0\] has a permanently disabled output enable" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { DDLY[0] } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DDLY\[0\]" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/SRC/LHCF_LOGIC_MAIN.vhd" 60 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DDLY[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/FIT/" { { 0 { 0 ""} 0 910 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DDLY\[1\] a permanently disabled " "Info: Pin DDLY\[1\] has a permanently disabled output enable" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { DDLY[1] } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DDLY\[1\]" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/SRC/LHCF_LOGIC_MAIN.vhd" 60 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DDLY[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/FIT/" { { 0 { 0 ""} 0 911 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DDLY\[2\] a permanently disabled " "Info: Pin DDLY\[2\] has a permanently disabled output enable" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { DDLY[2] } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DDLY\[2\]" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/SRC/LHCF_LOGIC_MAIN.vhd" 60 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DDLY[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/FIT/" { { 0 { 0 ""} 0 912 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DDLY\[3\] a permanently disabled " "Info: Pin DDLY\[3\] has a permanently disabled output enable" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { DDLY[3] } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DDLY\[3\]" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/SRC/LHCF_LOGIC_MAIN.vhd" 60 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DDLY[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/FIT/" { { 0 { 0 ""} 0 913 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DDLY\[4\] a permanently disabled " "Info: Pin DDLY\[4\] has a permanently disabled output enable" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { DDLY[4] } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DDLY\[4\]" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/SRC/LHCF_LOGIC_MAIN.vhd" 60 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DDLY[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/FIT/" { { 0 { 0 ""} 0 914 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DDLY\[5\] a permanently disabled " "Info: Pin DDLY\[5\] has a permanently disabled output enable" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { DDLY[5] } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DDLY\[5\]" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/SRC/LHCF_LOGIC_MAIN.vhd" 60 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DDLY[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/FIT/" { { 0 { 0 ""} 0 915 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DDLY\[6\] a permanently disabled " "Info: Pin DDLY\[6\] has a permanently disabled output enable" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { DDLY[6] } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DDLY\[6\]" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/SRC/LHCF_LOGIC_MAIN.vhd" 60 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DDLY[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/FIT/" { { 0 { 0 ""} 0 916 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DDLY\[7\] a permanently disabled " "Info: Pin DDLY\[7\] has a permanently disabled output enable" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { DDLY[7] } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DDLY\[7\]" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/SRC/LHCF_LOGIC_MAIN.vhd" 60 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DDLY[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/FIT/" { { 0 { 0 ""} 0 917 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "E\[0\] a permanently enabled " "Info: Pin E\[0\] has a permanently enabled output enable" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { E[0] } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "E\[0\]" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/SRC/LHCF_LOGIC_MAIN.vhd" 30 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { E[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/FIT/" { { 0 { 0 ""} 0 865 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "E\[1\] a permanently enabled " "Info: Pin E\[1\] has a permanently enabled output enable" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { E[1] } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "E\[1\]" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/SRC/LHCF_LOGIC_MAIN.vhd" 30 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { E[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/FIT/" { { 0 { 0 ""} 0 866 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "E\[2\] a permanently disabled " "Info: Pin E\[2\] has a permanently disabled output enable" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { E[2] } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "E\[2\]" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/SRC/LHCF_LOGIC_MAIN.vhd" 30 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { E[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/FIT/" { { 0 { 0 ""} 0 731 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "E\[3\] a permanently disabled " "Info: Pin E\[3\] has a permanently disabled output enable" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { E[3] } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "E\[3\]" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/SRC/LHCF_LOGIC_MAIN.vhd" 30 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { E[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/FIT/" { { 0 { 0 ""} 0 732 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "E\[12\] a permanently enabled " "Info: Pin E\[12\] has a permanently enabled output enable" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { E[12] } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "E\[12\]" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/SRC/LHCF_LOGIC_MAIN.vhd" 30 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { E[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/FIT/" { { 0 { 0 ""} 0 875 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "E\[13\] a permanently enabled " "Info: Pin E\[13\] has a permanently enabled output enable" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { E[13] } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "E\[13\]" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/SRC/LHCF_LOGIC_MAIN.vhd" 30 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { E[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/FIT/" { { 0 { 0 ""} 0 697 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "E\[14\] a permanently disabled " "Info: Pin E\[14\] has a permanently disabled output enable" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { E[14] } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "E\[14\]" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/SRC/LHCF_LOGIC_MAIN.vhd" 30 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { E[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/FIT/" { { 0 { 0 ""} 0 733 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "E\[16\] a permanently enabled " "Info: Pin E\[16\] has a permanently enabled output enable" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { E[16] } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "E\[16\]" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/SRC/LHCF_LOGIC_MAIN.vhd" 30 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { E[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/FIT/" { { 0 { 0 ""} 0 877 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "E\[17\] a permanently enabled " "Info: Pin E\[17\] has a permanently enabled output enable" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { E[17] } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "E\[17\]" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/SRC/LHCF_LOGIC_MAIN.vhd" 30 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { E[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/FIT/" { { 0 { 0 ""} 0 878 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "E\[18\] a permanently disabled " "Info: Pin E\[18\] has a permanently disabled output enable" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { E[18] } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "E\[18\]" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/SRC/LHCF_LOGIC_MAIN.vhd" 30 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { E[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/FIT/" { { 0 { 0 ""} 0 734 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "E\[19\] a permanently disabled " "Info: Pin E\[19\] has a permanently disabled output enable" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { E[19] } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "E\[19\]" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/SRC/LHCF_LOGIC_MAIN.vhd" 30 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { E[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/FIT/" { { 0 { 0 ""} 0 735 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "E\[28\] a permanently enabled " "Info: Pin E\[28\] has a permanently enabled output enable" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { E[28] } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "E\[28\]" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/SRC/LHCF_LOGIC_MAIN.vhd" 30 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { E[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/FIT/" { { 0 { 0 ""} 0 887 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "E\[29\] a permanently enabled " "Info: Pin E\[29\] has a permanently enabled output enable" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { E[29] } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "E\[29\]" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/SRC/LHCF_LOGIC_MAIN.vhd" 30 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { E[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/FIT/" { { 0 { 0 ""} 0 698 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "E\[30\] a permanently disabled " "Info: Pin E\[30\] has a permanently disabled output enable" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { E[30] } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "E\[30\]" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/SRC/LHCF_LOGIC_MAIN.vhd" 30 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { E[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/FIT/" { { 0 { 0 ""} 0 736 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "F\[0\] a permanently enabled " "Info: Pin F\[0\] has a permanently enabled output enable" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { F[0] } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "F\[0\]" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/SRC/LHCF_LOGIC_MAIN.vhd" 31 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { F[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/FIT/" { { 0 { 0 ""} 0 699 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "F\[1\] a permanently enabled " "Info: Pin F\[1\] has a permanently enabled output enable" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { F[1] } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "F\[1\]" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/SRC/LHCF_LOGIC_MAIN.vhd" 31 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { F[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/FIT/" { { 0 { 0 ""} 0 700 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "F\[2\] a permanently enabled " "Info: Pin F\[2\] has a permanently enabled output enable" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { F[2] } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "F\[2\]" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/SRC/LHCF_LOGIC_MAIN.vhd" 31 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { F[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/FIT/" { { 0 { 0 ""} 0 701 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "F\[3\] a permanently enabled " "Info: Pin F\[3\] has a permanently enabled output enable" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { F[3] } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "F\[3\]" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/SRC/LHCF_LOGIC_MAIN.vhd" 31 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { F[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/FIT/" { { 0 { 0 ""} 0 702 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "F\[4\] a permanently enabled " "Info: Pin F\[4\] has a permanently enabled output enable" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { F[4] } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "F\[4\]" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/SRC/LHCF_LOGIC_MAIN.vhd" 31 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { F[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/FIT/" { { 0 { 0 ""} 0 703 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "F\[5\] a permanently enabled " "Info: Pin F\[5\] has a permanently enabled output enable" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { F[5] } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "F\[5\]" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/SRC/LHCF_LOGIC_MAIN.vhd" 31 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { F[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/FIT/" { { 0 { 0 ""} 0 704 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "F\[6\] a permanently enabled " "Info: Pin F\[6\] has a permanently enabled output enable" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { F[6] } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "F\[6\]" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/SRC/LHCF_LOGIC_MAIN.vhd" 31 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { F[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/FIT/" { { 0 { 0 ""} 0 705 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "F\[7\] a permanently enabled " "Info: Pin F\[7\] has a permanently enabled output enable" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { F[7] } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "F\[7\]" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/SRC/LHCF_LOGIC_MAIN.vhd" 31 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { F[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/FIT/" { { 0 { 0 ""} 0 706 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "F\[8\] a permanently enabled " "Info: Pin F\[8\] has a permanently enabled output enable" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { F[8] } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "F\[8\]" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/SRC/LHCF_LOGIC_MAIN.vhd" 31 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { F[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/FIT/" { { 0 { 0 ""} 0 707 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "F\[9\] a permanently enabled " "Info: Pin F\[9\] has a permanently enabled output enable" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { F[9] } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "F\[9\]" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/SRC/LHCF_LOGIC_MAIN.vhd" 31 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { F[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/FIT/" { { 0 { 0 ""} 0 708 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "F\[10\] a permanently enabled " "Info: Pin F\[10\] has a permanently enabled output enable" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { F[10] } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "F\[10\]" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/SRC/LHCF_LOGIC_MAIN.vhd" 31 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { F[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/FIT/" { { 0 { 0 ""} 0 709 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "F\[11\] a permanently enabled " "Info: Pin F\[11\] has a permanently enabled output enable" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { F[11] } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "F\[11\]" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/SRC/LHCF_LOGIC_MAIN.vhd" 31 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { F[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/FIT/" { { 0 { 0 ""} 0 710 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "F\[12\] a permanently enabled " "Info: Pin F\[12\] has a permanently enabled output enable" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { F[12] } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "F\[12\]" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/SRC/LHCF_LOGIC_MAIN.vhd" 31 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { F[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/FIT/" { { 0 { 0 ""} 0 711 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "F\[13\] a permanently enabled " "Info: Pin F\[13\] has a permanently enabled output enable" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { F[13] } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "F\[13\]" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/SRC/LHCF_LOGIC_MAIN.vhd" 31 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { F[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/FIT/" { { 0 { 0 ""} 0 712 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "F\[14\] a permanently enabled " "Info: Pin F\[14\] has a permanently enabled output enable" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { F[14] } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "F\[14\]" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/SRC/LHCF_LOGIC_MAIN.vhd" 31 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { F[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/FIT/" { { 0 { 0 ""} 0 713 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "F\[15\] a permanently enabled " "Info: Pin F\[15\] has a permanently enabled output enable" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { F[15] } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "F\[15\]" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/SRC/LHCF_LOGIC_MAIN.vhd" 31 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { F[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/FIT/" { { 0 { 0 ""} 0 714 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "F\[16\] a permanently enabled " "Info: Pin F\[16\] has a permanently enabled output enable" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { F[16] } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "F\[16\]" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/SRC/LHCF_LOGIC_MAIN.vhd" 31 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { F[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/FIT/" { { 0 { 0 ""} 0 715 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "F\[17\] a permanently enabled " "Info: Pin F\[17\] has a permanently enabled output enable" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { F[17] } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "F\[17\]" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/SRC/LHCF_LOGIC_MAIN.vhd" 31 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { F[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/FIT/" { { 0 { 0 ""} 0 716 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "F\[18\] a permanently enabled " "Info: Pin F\[18\] has a permanently enabled output enable" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { F[18] } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "F\[18\]" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/SRC/LHCF_LOGIC_MAIN.vhd" 31 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { F[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/FIT/" { { 0 { 0 ""} 0 717 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "F\[19\] a permanently enabled " "Info: Pin F\[19\] has a permanently enabled output enable" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { F[19] } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "F\[19\]" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/SRC/LHCF_LOGIC_MAIN.vhd" 31 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { F[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/FIT/" { { 0 { 0 ""} 0 718 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "F\[20\] a permanently enabled " "Info: Pin F\[20\] has a permanently enabled output enable" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { F[20] } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "F\[20\]" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/SRC/LHCF_LOGIC_MAIN.vhd" 31 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { F[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/FIT/" { { 0 { 0 ""} 0 719 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "F\[21\] a permanently enabled " "Info: Pin F\[21\] has a permanently enabled output enable" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { F[21] } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "F\[21\]" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/SRC/LHCF_LOGIC_MAIN.vhd" 31 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { F[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/FIT/" { { 0 { 0 ""} 0 720 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "F\[22\] a permanently enabled " "Info: Pin F\[22\] has a permanently enabled output enable" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { F[22] } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "F\[22\]" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/SRC/LHCF_LOGIC_MAIN.vhd" 31 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { F[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/FIT/" { { 0 { 0 ""} 0 721 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "F\[23\] a permanently enabled " "Info: Pin F\[23\] has a permanently enabled output enable" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { F[23] } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "F\[23\]" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/SRC/LHCF_LOGIC_MAIN.vhd" 31 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { F[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/FIT/" { { 0 { 0 ""} 0 722 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "F\[24\] a permanently enabled " "Info: Pin F\[24\] has a permanently enabled output enable" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { F[24] } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "F\[24\]" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/SRC/LHCF_LOGIC_MAIN.vhd" 31 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { F[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/FIT/" { { 0 { 0 ""} 0 723 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "F\[25\] a permanently enabled " "Info: Pin F\[25\] has a permanently enabled output enable" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { F[25] } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "F\[25\]" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/SRC/LHCF_LOGIC_MAIN.vhd" 31 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { F[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/FIT/" { { 0 { 0 ""} 0 724 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "F\[26\] a permanently enabled " "Info: Pin F\[26\] has a permanently enabled output enable" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { F[26] } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "F\[26\]" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/SRC/LHCF_LOGIC_MAIN.vhd" 31 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { F[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/FIT/" { { 0 { 0 ""} 0 725 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "F\[27\] a permanently enabled " "Info: Pin F\[27\] has a permanently enabled output enable" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { F[27] } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "F\[27\]" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/SRC/LHCF_LOGIC_MAIN.vhd" 31 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { F[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/FIT/" { { 0 { 0 ""} 0 726 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "F\[28\] a permanently enabled " "Info: Pin F\[28\] has a permanently enabled output enable" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { F[28] } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "F\[28\]" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/SRC/LHCF_LOGIC_MAIN.vhd" 31 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { F[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/FIT/" { { 0 { 0 ""} 0 727 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "F\[29\] a permanently enabled " "Info: Pin F\[29\] has a permanently enabled output enable" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { F[29] } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "F\[29\]" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/SRC/LHCF_LOGIC_MAIN.vhd" 31 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { F[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/FIT/" { { 0 { 0 ""} 0 728 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "F\[30\] a permanently enabled " "Info: Pin F\[30\] has a permanently enabled output enable" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { F[30] } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "F\[30\]" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/SRC/LHCF_LOGIC_MAIN.vhd" 31 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { F[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/FIT/" { { 0 { 0 ""} 0 729 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "F\[31\] a permanently enabled " "Info: Pin F\[31\] has a permanently enabled output enable" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { F[31] } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "F\[31\]" } } } } { "../SRC/LHCF_LOGIC_MAIN.vhd" "" { Text "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/SRC/LHCF_LOGIC_MAIN.vhd" 31 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { F[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/FPGA/TriggerSystem/Quartus2/LHCF_13TeV_MAIN_ver2.3/FIT/" { { 0 { 0 ""} 0 730 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 22 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "461 " "Info: Peak virtual memory: 461 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 10 00:02:57 2015 " "Info: Processing ended: Wed Jun 10 00:02:57 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:03:32 " "Info: Elapsed time: 00:03:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:28 " "Info: Total CPU time (on all processors): 00:03:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
