Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Sun Oct  9 09:27:20 2022
| Host         : zumax running 64-bit Ubuntu 22.04 LTS
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    10 |
|    Minimum number of control sets                        |    10 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    34 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    10 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     4 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              29 |           11 |
| No           | No                    | Yes                    |              72 |           28 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               5 |            2 |
| Yes          | No                    | Yes                    |              20 |            8 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------+-------------------------+------------------+------------------+----------------+--------------+
|          Clock Signal         |      Enable Signal      | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------+-------------------------+------------------+------------------+----------------+--------------+
|  bin/r_1Hz                    | bin/hours_ctr0          | reset_IBUF       |                1 |              4 |         4.00 |
|  clk_100MHz_IBUF_BUFG         | vga/r_25MHz_reg[1]_0[0] |                  |                2 |              5 |         2.50 |
|  bin/r_1Hz                    |                         | reset_IBUF       |                3 |              6 |         2.00 |
|  bin/r_1Hz                    | bin/minutes_ctr0        | reset_IBUF       |                2 |              6 |         3.00 |
|  pclk/cdr/data_reg[7]_i_1_n_0 |                         |                  |                2 |              7 |         3.50 |
|  vga/r_25MHz_reg[1]_0[0]      |                         | reset_IBUF       |                3 |             10 |         3.33 |
|  vga/r_25MHz_reg[1]_0[0]      | vga/v_count_next_1      | reset_IBUF       |                5 |             10 |         2.00 |
|  vga/E[0]                     |                         |                  |                5 |             11 |         2.20 |
|  clk_100MHz_IBUF_BUFG         |                         |                  |                4 |             11 |         2.75 |
|  clk_100MHz_IBUF_BUFG         |                         | reset_IBUF       |               22 |             56 |         2.55 |
+-------------------------------+-------------------------+------------------+------------------+----------------+--------------+


