#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Feb 15 16:08:10 2021
# Process ID: 9248
# Current directory: D:/VHL/Matricula/Intento_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13776 D:\VHL\Matricula\Intento_1\Intento_1.xpr
# Log file: D:/VHL/Matricula/Intento_1/vivado.log
# Journal file: D:/VHL/Matricula/Intento_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/VHL/Matricula/Intento_1/Intento_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/XilinxVivado/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 849.813 ; gain = 230.934
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: Popcount_8
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1343.629 ; gain = 230.941
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Popcount_8' [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Popcount_8.vhd:11]
INFO: [Synth 8-3491] module 'Popcount_4' declared at 'D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Popcount_4.vhd:5' bound to instance 'pop1' of component 'Popcount_4' [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Popcount_8.vhd:33]
INFO: [Synth 8-638] synthesizing module 'Popcount_4' [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Popcount_4.vhd:11]
INFO: [Synth 8-226] default block is never used [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Popcount_4.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'Popcount_4' (1#1) [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Popcount_4.vhd:11]
INFO: [Synth 8-3491] module 'Popcount_4' declared at 'D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Popcount_4.vhd:5' bound to instance 'pop0' of component 'Popcount_4' [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Popcount_8.vhd:34]
INFO: [Synth 8-3491] module 'Ripple_Carry_Adder' declared at 'D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Ripple_Carry_Adder.vhd:4' bound to instance 'add_0_0' of component 'Ripple_Carry_Adder' [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Popcount_8.vhd:35]
INFO: [Synth 8-638] synthesizing module 'Ripple_Carry_Adder' [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Ripple_Carry_Adder.vhd:14]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Full_adder.vhd:4' bound to instance 'U0' of component 'Full_Adder' [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Ripple_Carry_Adder.vhd:39]
INFO: [Synth 8-638] synthesizing module 'Full_Adder' [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Full_adder.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'Full_Adder' (2#1) [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Full_adder.vhd:12]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Full_adder.vhd:4' bound to instance 'U1' of component 'Full_Adder' [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Ripple_Carry_Adder.vhd:47]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Full_adder.vhd:4' bound to instance 'U2' of component 'Full_Adder' [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Ripple_Carry_Adder.vhd:55]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Full_adder.vhd:4' bound to instance 'U3' of component 'Full_Adder' [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Ripple_Carry_Adder.vhd:63]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Full_adder.vhd:4' bound to instance 'U4' of component 'Full_Adder' [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Ripple_Carry_Adder.vhd:71]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Full_adder.vhd:4' bound to instance 'U5' of component 'Full_Adder' [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Ripple_Carry_Adder.vhd:79]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Full_adder.vhd:4' bound to instance 'U6' of component 'Full_Adder' [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Ripple_Carry_Adder.vhd:87]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Full_adder.vhd:4' bound to instance 'U7' of component 'Full_Adder' [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Ripple_Carry_Adder.vhd:95]
INFO: [Synth 8-256] done synthesizing module 'Ripple_Carry_Adder' (3#1) [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Ripple_Carry_Adder.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'Popcount_8' (4#1) [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Popcount_8.vhd:11]
WARNING: [Synth 8-3331] design Popcount_8 has unconnected port input_vector[31]
WARNING: [Synth 8-3331] design Popcount_8 has unconnected port input_vector[30]
WARNING: [Synth 8-3331] design Popcount_8 has unconnected port input_vector[29]
WARNING: [Synth 8-3331] design Popcount_8 has unconnected port input_vector[28]
WARNING: [Synth 8-3331] design Popcount_8 has unconnected port input_vector[27]
WARNING: [Synth 8-3331] design Popcount_8 has unconnected port input_vector[26]
WARNING: [Synth 8-3331] design Popcount_8 has unconnected port input_vector[25]
WARNING: [Synth 8-3331] design Popcount_8 has unconnected port input_vector[24]
WARNING: [Synth 8-3331] design Popcount_8 has unconnected port input_vector[15]
WARNING: [Synth 8-3331] design Popcount_8 has unconnected port input_vector[14]
WARNING: [Synth 8-3331] design Popcount_8 has unconnected port input_vector[13]
WARNING: [Synth 8-3331] design Popcount_8 has unconnected port input_vector[12]
WARNING: [Synth 8-3331] design Popcount_8 has unconnected port input_vector[11]
WARNING: [Synth 8-3331] design Popcount_8 has unconnected port input_vector[10]
WARNING: [Synth 8-3331] design Popcount_8 has unconnected port input_vector[9]
WARNING: [Synth 8-3331] design Popcount_8 has unconnected port input_vector[8]
WARNING: [Synth 8-3331] design Popcount_8 has unconnected port input_vector[7]
WARNING: [Synth 8-3331] design Popcount_8 has unconnected port input_vector[6]
WARNING: [Synth 8-3331] design Popcount_8 has unconnected port input_vector[5]
WARNING: [Synth 8-3331] design Popcount_8 has unconnected port input_vector[4]
WARNING: [Synth 8-3331] design Popcount_8 has unconnected port input_vector[3]
WARNING: [Synth 8-3331] design Popcount_8 has unconnected port input_vector[2]
WARNING: [Synth 8-3331] design Popcount_8 has unconnected port input_vector[1]
WARNING: [Synth 8-3331] design Popcount_8 has unconnected port input_vector[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1412.852 ; gain = 300.164
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1412.852 ; gain = 300.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1412.852 ; gain = 300.164
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1412.852 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1508.539 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 1547.566 ; gain = 434.879
24 Infos, 24 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:26 . Memory (MB): peak = 1547.566 ; gain = 681.965
set_property top xnor_popcount_8 [current_fileset]
update_compile_order -fileset sources_1
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: xnor_popcount_8
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1554.367 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-1565] actual for formal port input_vector is neither a static name nor a globally static expression [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/xnor_popcount_8.vhd:57]
WARNING: [Synth 8-1565] actual for formal port input_vector is neither a static name nor a globally static expression [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/xnor_popcount_8.vhd:58]
WARNING: [Synth 8-1565] actual for formal port input_vector is neither a static name nor a globally static expression [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/xnor_popcount_8.vhd:59]
WARNING: [Synth 8-1565] actual for formal port input_vector is neither a static name nor a globally static expression [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/xnor_popcount_8.vhd:60]
WARNING: [Synth 8-1565] actual for formal port input_vector is neither a static name nor a globally static expression [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/xnor_popcount_8.vhd:61]
WARNING: [Synth 8-1565] actual for formal port input_vector is neither a static name nor a globally static expression [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/xnor_popcount_8.vhd:62]
WARNING: [Synth 8-1565] actual for formal port input_vector is neither a static name nor a globally static expression [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/xnor_popcount_8.vhd:63]
WARNING: [Synth 8-1565] actual for formal port input_vector is neither a static name nor a globally static expression [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/xnor_popcount_8.vhd:64]
INFO: [Synth 8-638] synthesizing module 'xnor_popcount_8' [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/xnor_popcount_8.vhd:15]
INFO: [Synth 8-3491] module 'Popcount_8' declared at 'D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Popcount_8.vhd:5' bound to instance 'pop0' of component 'Popcount_8' [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/xnor_popcount_8.vhd:57]
INFO: [Synth 8-638] synthesizing module 'Popcount_8' [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Popcount_8.vhd:11]
INFO: [Synth 8-3491] module 'Popcount_4' declared at 'D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Popcount_4.vhd:5' bound to instance 'pop1' of component 'Popcount_4' [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Popcount_8.vhd:33]
INFO: [Synth 8-638] synthesizing module 'Popcount_4' [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Popcount_4.vhd:11]
INFO: [Synth 8-226] default block is never used [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Popcount_4.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'Popcount_4' (1#1) [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Popcount_4.vhd:11]
INFO: [Synth 8-3491] module 'Popcount_4' declared at 'D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Popcount_4.vhd:5' bound to instance 'pop0' of component 'Popcount_4' [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Popcount_8.vhd:34]
INFO: [Synth 8-3491] module 'Ripple_Carry_Adder' declared at 'D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Ripple_Carry_Adder.vhd:4' bound to instance 'add_0_0' of component 'Ripple_Carry_Adder' [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Popcount_8.vhd:35]
INFO: [Synth 8-638] synthesizing module 'Ripple_Carry_Adder' [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Ripple_Carry_Adder.vhd:14]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Full_adder.vhd:4' bound to instance 'U0' of component 'Full_Adder' [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Ripple_Carry_Adder.vhd:39]
INFO: [Synth 8-638] synthesizing module 'Full_Adder' [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Full_adder.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'Full_Adder' (2#1) [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Full_adder.vhd:12]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Full_adder.vhd:4' bound to instance 'U1' of component 'Full_Adder' [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Ripple_Carry_Adder.vhd:47]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Full_adder.vhd:4' bound to instance 'U2' of component 'Full_Adder' [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Ripple_Carry_Adder.vhd:55]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Full_adder.vhd:4' bound to instance 'U3' of component 'Full_Adder' [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Ripple_Carry_Adder.vhd:63]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Full_adder.vhd:4' bound to instance 'U4' of component 'Full_Adder' [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Ripple_Carry_Adder.vhd:71]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Full_adder.vhd:4' bound to instance 'U5' of component 'Full_Adder' [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Ripple_Carry_Adder.vhd:79]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Full_adder.vhd:4' bound to instance 'U6' of component 'Full_Adder' [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Ripple_Carry_Adder.vhd:87]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Full_adder.vhd:4' bound to instance 'U7' of component 'Full_Adder' [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Ripple_Carry_Adder.vhd:95]
INFO: [Synth 8-256] done synthesizing module 'Ripple_Carry_Adder' (3#1) [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Ripple_Carry_Adder.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'Popcount_8' (4#1) [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Popcount_8.vhd:11]
INFO: [Synth 8-3491] module 'Popcount_8' declared at 'D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Popcount_8.vhd:5' bound to instance 'pop1' of component 'Popcount_8' [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/xnor_popcount_8.vhd:58]
INFO: [Synth 8-3491] module 'Popcount_8' declared at 'D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Popcount_8.vhd:5' bound to instance 'pop2' of component 'Popcount_8' [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/xnor_popcount_8.vhd:59]
INFO: [Synth 8-3491] module 'Popcount_8' declared at 'D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Popcount_8.vhd:5' bound to instance 'pop3' of component 'Popcount_8' [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/xnor_popcount_8.vhd:60]
INFO: [Synth 8-3491] module 'Popcount_8' declared at 'D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Popcount_8.vhd:5' bound to instance 'pop4' of component 'Popcount_8' [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/xnor_popcount_8.vhd:61]
INFO: [Synth 8-3491] module 'Popcount_8' declared at 'D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Popcount_8.vhd:5' bound to instance 'pop5' of component 'Popcount_8' [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/xnor_popcount_8.vhd:62]
INFO: [Synth 8-3491] module 'Popcount_8' declared at 'D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Popcount_8.vhd:5' bound to instance 'pop6' of component 'Popcount_8' [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/xnor_popcount_8.vhd:63]
INFO: [Synth 8-3491] module 'Popcount_8' declared at 'D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/Popcount_8.vhd:5' bound to instance 'pop7' of component 'Popcount_8' [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/xnor_popcount_8.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'xnor_popcount_8' (5#1) [D:/VHL/Matricula/Intento_1/Intento_1.srcs/sources_1/new/xnor_popcount_8.vhd:15]
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[7][31] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[7][30] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[7][29] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[7][28] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[7][27] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[7][26] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[7][25] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[7][24] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[7][15] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[7][14] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[7][13] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[7][12] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[7][11] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[7][10] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[7][9] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[7][8] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[7][7] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[7][6] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[7][5] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[7][4] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[7][3] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[7][2] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[7][1] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[7][0] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[6][31] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[6][30] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[6][29] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[6][28] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[6][27] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[6][26] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[6][25] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[6][24] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[6][15] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[6][14] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[6][13] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[6][12] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[6][11] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[6][10] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[6][9] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[6][8] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[6][7] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[6][6] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[6][5] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[6][4] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[6][3] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[6][2] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[6][1] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[6][0] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[5][31] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[5][30] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[5][29] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[5][28] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[5][27] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[5][26] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[5][25] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[5][24] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[5][15] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[5][14] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[5][13] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[5][12] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[5][11] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[5][10] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[5][9] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[5][8] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[5][7] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[5][6] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[5][5] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[5][4] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[5][3] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[5][2] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[5][1] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[5][0] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[4][31] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[4][30] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[4][29] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[4][28] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[4][27] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[4][26] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[4][25] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[4][24] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[4][15] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[4][14] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[4][13] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[4][12] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[4][11] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[4][10] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[4][9] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[4][8] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[4][7] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[4][6] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[4][5] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[4][4] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[4][3] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[4][2] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[4][1] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[4][0] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[3][31] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[3][30] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[3][29] driven by constant 0
WARNING: [Synth 8-3917] design xnor_popcount_8 has port nn_out[3][28] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3331] design Popcount_8 has unconnected port input_vector[31]
WARNING: [Synth 8-3331] design Popcount_8 has unconnected port input_vector[30]
WARNING: [Synth 8-3331] design Popcount_8 has unconnected port input_vector[29]
WARNING: [Synth 8-3331] design Popcount_8 has unconnected port input_vector[28]
WARNING: [Synth 8-3331] design Popcount_8 has unconnected port input_vector[27]
WARNING: [Synth 8-3331] design Popcount_8 has unconnected port input_vector[26]
WARNING: [Synth 8-3331] design Popcount_8 has unconnected port input_vector[25]
WARNING: [Synth 8-3331] design Popcount_8 has unconnected port input_vector[24]
WARNING: [Synth 8-3331] design Popcount_8 has unconnected port input_vector[15]
WARNING: [Synth 8-3331] design Popcount_8 has unconnected port input_vector[14]
WARNING: [Synth 8-3331] design Popcount_8 has unconnected port input_vector[13]
WARNING: [Synth 8-3331] design Popcount_8 has unconnected port input_vector[12]
WARNING: [Synth 8-3331] design Popcount_8 has unconnected port input_vector[11]
WARNING: [Synth 8-3331] design Popcount_8 has unconnected port input_vector[10]
WARNING: [Synth 8-3331] design Popcount_8 has unconnected port input_vector[9]
WARNING: [Synth 8-3331] design Popcount_8 has unconnected port input_vector[8]
WARNING: [Synth 8-3331] design Popcount_8 has unconnected port input_vector[7]
WARNING: [Synth 8-3331] design Popcount_8 has unconnected port input_vector[6]
WARNING: [Synth 8-3331] design Popcount_8 has unconnected port input_vector[5]
WARNING: [Synth 8-3331] design Popcount_8 has unconnected port input_vector[4]
WARNING: [Synth 8-3331] design Popcount_8 has unconnected port input_vector[3]
WARNING: [Synth 8-3331] design Popcount_8 has unconnected port input_vector[2]
WARNING: [Synth 8-3331] design Popcount_8 has unconnected port input_vector[1]
WARNING: [Synth 8-3331] design Popcount_8 has unconnected port input_vector[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1554.367 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1554.367 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1554.367 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1554.367 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 192 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1606.734 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1606.734 ; gain = 52.367
35 Infos, 132 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1606.734 ; gain = 52.367
launch_runs synth_1 -jobs 4
[Mon Feb 15 16:18:08 2021] Launched synth_1...
Run output will be captured here: D:/VHL/Matricula/Intento_1/Intento_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Mon Feb 15 16:19:08 2021] Launched impl_1...
Run output will be captured here: D:/VHL/Matricula/Intento_1/Intento_1.runs/impl_1/runme.log
