

================================================================
== Vitis HLS Report for 'generateMsgSchedule'
================================================================
* Date:           Wed Jun  7 23:11:30 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        chls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  11.00 ns|  4.137 ns|     2.97 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_528_1   |        ?|        ?|         ?|          -|          -|     ?|        no|
        | + VITIS_LOOP_530_2  |        ?|        ?|        74|          -|          -|     ?|        no|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.63>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%W_loc = alloca i64 1"   --->   Operation 9 'alloca' 'W_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%W_1_loc = alloca i64 1"   --->   Operation 10 'alloca' 'W_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%W_2_loc = alloca i64 1"   --->   Operation 11 'alloca' 'W_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%W_3_loc = alloca i64 1"   --->   Operation 12 'alloca' 'W_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%W_4_loc = alloca i64 1"   --->   Operation 13 'alloca' 'W_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%W_5_loc = alloca i64 1"   --->   Operation 14 'alloca' 'W_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%W_6_loc = alloca i64 1"   --->   Operation 15 'alloca' 'W_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%W_7_loc = alloca i64 1"   --->   Operation 16 'alloca' 'W_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%W_8_loc = alloca i64 1"   --->   Operation 17 'alloca' 'W_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%W_9_loc = alloca i64 1"   --->   Operation 18 'alloca' 'W_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%W_10_loc = alloca i64 1"   --->   Operation 19 'alloca' 'W_10_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%W_11_loc = alloca i64 1"   --->   Operation 20 'alloca' 'W_11_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%W_12_loc = alloca i64 1"   --->   Operation 21 'alloca' 'W_12_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%W_13_loc = alloca i64 1"   --->   Operation 22 'alloca' 'W_13_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%W_14_loc = alloca i64 1"   --->   Operation 23 'alloca' 'W_14_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%W_15_loc = alloca i64 1"   --->   Operation 24 'alloca' 'W_15_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %w_strm, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %end_nblk_strm1, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 26 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %nblk_strm1, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 27 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %blk_strm, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 28 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %w_strm, void @empty_5, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %end_nblk_strm1, void @empty_5, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %nblk_strm1, void @empty_5, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %blk_strm, void @empty_5, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.63ns)   --->   "%e = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P0A, i1 %end_nblk_strm1" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:527]   --->   Operation 33 'read' 'e' <Predicate = true> <Delay = 1.63> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 32> <FIFO>
ST_1 : Operation 34 [1/1] (0.42ns)   --->   "%br_ln528 = br void %while.cond" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:528]   --->   Operation 34 'br' 'br_ln528' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.63>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%e_4 = phi i1 %e, void %entry, i1 %e_5, void %for.end64.loopexit"   --->   Operation 35 'phi' 'e_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln528 = br i1 %e_4, void %VITIS_LOOP_530_2, void %while.end" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:528]   --->   Operation 36 'br' 'br_ln528' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%specloopname_ln528 = specloopname void @_ssdm_op_SpecLoopName, void @empty_29" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:528]   --->   Operation 37 'specloopname' 'specloopname_ln528' <Predicate = (!e_4)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.63ns)   --->   "%n = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %nblk_strm1" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:529]   --->   Operation 38 'read' 'n' <Predicate = (!e_4)> <Delay = 1.63> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 32> <FIFO>
ST_2 : Operation 39 [1/1] (0.42ns)   --->   "%br_ln530 = br void %LOOP_SHA256_PREPARE_WT16" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:530]   --->   Operation 39 'br' 'br_ln530' <Predicate = (!e_4)> <Delay = 0.42>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%ret_ln563 = ret" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:563]   --->   Operation 40 'ret' 'ret_ln563' <Predicate = (e_4)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.13>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%i = phi i64 0, void %VITIS_LOOP_530_2, i64 %i_11, void %xcl_latency.LOOP_SHA256_PREPARE_WT16.0"   --->   Operation 41 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (1.08ns)   --->   "%icmp_ln530 = icmp_eq  i64 %i, i64 %n" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:530]   --->   Operation 42 'icmp' 'icmp_ln530' <Predicate = true> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (1.08ns)   --->   "%i_11 = add i64 %i, i64 1" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:530]   --->   Operation 43 'add' 'i_11' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln530 = br i1 %icmp_ln530, void %xcl_latency.LOOP_SHA256_PREPARE_WT16.0, void %for.end64.loopexit" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:530]   --->   Operation 44 'br' 'br_ln530' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (3.05ns)   --->   "%blk_strm_read = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %blk_strm" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:533]   --->   Operation 45 'read' 'blk_strm_read' <Predicate = (!icmp_ln530)> <Delay = 3.05> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 3.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 4097> <FIFO>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%blk = trunc i512 %blk_strm_read" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:533]   --->   Operation 46 'trunc' 'blk' <Predicate = (!icmp_ln530)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%blk_15 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %blk_strm_read, i32 448, i32 479" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:533]   --->   Operation 47 'partselect' 'blk_15' <Predicate = (!icmp_ln530)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%blk_14 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %blk_strm_read, i32 480, i32 511" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:533]   --->   Operation 48 'partselect' 'blk_14' <Predicate = (!icmp_ln530)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%blk_1 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %blk_strm_read, i32 32, i32 63" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:533]   --->   Operation 49 'partselect' 'blk_1' <Predicate = (!icmp_ln530)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%blk_2 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %blk_strm_read, i32 64, i32 95" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:533]   --->   Operation 50 'partselect' 'blk_2' <Predicate = (!icmp_ln530)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%blk_3 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %blk_strm_read, i32 96, i32 127" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:533]   --->   Operation 51 'partselect' 'blk_3' <Predicate = (!icmp_ln530)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%blk_4 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %blk_strm_read, i32 128, i32 159" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:533]   --->   Operation 52 'partselect' 'blk_4' <Predicate = (!icmp_ln530)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%blk_5 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %blk_strm_read, i32 160, i32 191" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:533]   --->   Operation 53 'partselect' 'blk_5' <Predicate = (!icmp_ln530)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%blk_6 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %blk_strm_read, i32 192, i32 223" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:533]   --->   Operation 54 'partselect' 'blk_6' <Predicate = (!icmp_ln530)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%blk_7 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %blk_strm_read, i32 224, i32 255" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:533]   --->   Operation 55 'partselect' 'blk_7' <Predicate = (!icmp_ln530)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%blk_8 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %blk_strm_read, i32 256, i32 287" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:533]   --->   Operation 56 'partselect' 'blk_8' <Predicate = (!icmp_ln530)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%blk_9 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %blk_strm_read, i32 288, i32 319" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:533]   --->   Operation 57 'partselect' 'blk_9' <Predicate = (!icmp_ln530)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%blk_13 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %blk_strm_read, i32 320, i32 351" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:533]   --->   Operation 58 'partselect' 'blk_13' <Predicate = (!icmp_ln530)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%blk_10 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %blk_strm_read, i32 352, i32 383" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:533]   --->   Operation 59 'partselect' 'blk_10' <Predicate = (!icmp_ln530)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%blk_11 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %blk_strm_read, i32 384, i32 415" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:533]   --->   Operation 60 'partselect' 'blk_11' <Predicate = (!icmp_ln530)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%blk_12 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %blk_strm_read, i32 416, i32 447" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:533]   --->   Operation 61 'partselect' 'blk_12' <Predicate = (!icmp_ln530)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (1.63ns)   --->   "%e_5 = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P0A, i1 %end_nblk_strm1" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:561]   --->   Operation 62 'read' 'e_5' <Predicate = (icmp_ln530)> <Delay = 1.63> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 32> <FIFO>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln528 = br void %while.cond" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:528]   --->   Operation 63 'br' 'br_ln528' <Predicate = (icmp_ln530)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.48>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 64 'wait' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [2/2] (0.48ns)   --->   "%call_ln533 = call void @generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16, i32 %w_strm, i32 %blk, i32 %blk_1, i32 %blk_2, i32 %blk_3, i32 %blk_4, i32 %blk_5, i32 %blk_6, i32 %blk_7, i32 %blk_8, i32 %blk_9, i32 %blk_13, i32 %blk_10, i32 %blk_11, i32 %blk_12, i32 %blk_15, i32 %blk_14, i32 %W_15_loc, i32 %W_14_loc, i32 %W_13_loc, i32 %W_12_loc, i32 %W_11_loc, i32 %W_10_loc, i32 %W_9_loc, i32 %W_8_loc, i32 %W_7_loc, i32 %W_6_loc, i32 %W_5_loc, i32 %W_4_loc, i32 %W_3_loc, i32 %W_2_loc, i32 %W_1_loc, i32 %W_loc" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:533]   --->   Operation 65 'call' 'call_ln533' <Predicate = true> <Delay = 0.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 1.21>
ST_5 : Operation 66 [1/2] (1.21ns)   --->   "%call_ln533 = call void @generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16, i32 %w_strm, i32 %blk, i32 %blk_1, i32 %blk_2, i32 %blk_3, i32 %blk_4, i32 %blk_5, i32 %blk_6, i32 %blk_7, i32 %blk_8, i32 %blk_9, i32 %blk_13, i32 %blk_10, i32 %blk_11, i32 %blk_12, i32 %blk_15, i32 %blk_14, i32 %W_15_loc, i32 %W_14_loc, i32 %W_13_loc, i32 %W_12_loc, i32 %W_11_loc, i32 %W_10_loc, i32 %W_9_loc, i32 %W_8_loc, i32 %W_7_loc, i32 %W_6_loc, i32 %W_5_loc, i32 %W_4_loc, i32 %W_3_loc, i32 %W_2_loc, i32 %W_1_loc, i32 %W_loc" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:533]   --->   Operation 66 'call' 'call_ln533' <Predicate = true> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%empty_110 = wait i32 @_ssdm_op_Wait"   --->   Operation 67 'wait' 'empty_110' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 0.42>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "%W_15_loc_load = load i32 %W_15_loc"   --->   Operation 68 'load' 'W_15_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%W_14_loc_load = load i32 %W_14_loc"   --->   Operation 69 'load' 'W_14_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%W_13_loc_load = load i32 %W_13_loc"   --->   Operation 70 'load' 'W_13_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%W_12_loc_load = load i32 %W_12_loc"   --->   Operation 71 'load' 'W_12_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%W_11_loc_load = load i32 %W_11_loc"   --->   Operation 72 'load' 'W_11_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%W_10_loc_load = load i32 %W_10_loc"   --->   Operation 73 'load' 'W_10_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%W_9_loc_load = load i32 %W_9_loc"   --->   Operation 74 'load' 'W_9_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%W_8_loc_load = load i32 %W_8_loc"   --->   Operation 75 'load' 'W_8_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%W_7_loc_load = load i32 %W_7_loc"   --->   Operation 76 'load' 'W_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%W_6_loc_load = load i32 %W_6_loc"   --->   Operation 77 'load' 'W_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%W_5_loc_load = load i32 %W_5_loc"   --->   Operation 78 'load' 'W_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%W_4_loc_load = load i32 %W_4_loc"   --->   Operation 79 'load' 'W_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%W_3_loc_load = load i32 %W_3_loc"   --->   Operation 80 'load' 'W_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%W_2_loc_load = load i32 %W_2_loc"   --->   Operation 81 'load' 'W_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%W_1_loc_load = load i32 %W_1_loc"   --->   Operation 82 'load' 'W_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%W_loc_load = load i32 %W_loc"   --->   Operation 83 'load' 'W_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%empty_111 = wait i32 @_ssdm_op_Wait"   --->   Operation 84 'wait' 'empty_111' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 85 [2/2] (0.42ns)   --->   "%call_ln0 = call void @generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64, i32 %W_loc_load, i32 %W_2_loc_load, i32 %W_3_loc_load, i32 %W_4_loc_load, i32 %W_5_loc_load, i32 %W_7_loc_load, i32 %W_8_loc_load, i32 %W_9_loc_load, i32 %W_10_loc_load, i32 %W_11_loc_load, i32 %W_12_loc_load, i32 %W_13_loc_load, i32 %W_15_loc_load, i32 %W_14_loc_load, i32 %W_6_loc_load, i32 %W_1_loc_load, i32 %w_strm"   --->   Operation 85 'call' 'call_ln0' <Predicate = true> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%specloopname_ln530 = specloopname void @_ssdm_op_SpecLoopName, void @empty_28" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:530]   --->   Operation 86 'specloopname' 'specloopname_ln530' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_26" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:530]   --->   Operation 87 'specregionbegin' 'rbegin' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 88 [1/2] (0.00ns)   --->   "%call_ln0 = call void @generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64, i32 %W_loc_load, i32 %W_2_loc_load, i32 %W_3_loc_load, i32 %W_4_loc_load, i32 %W_5_loc_load, i32 %W_7_loc_load, i32 %W_8_loc_load, i32 %W_9_loc_load, i32 %W_10_loc_load, i32 %W_11_loc_load, i32 %W_12_loc_load, i32 %W_13_loc_load, i32 %W_15_loc_load, i32 %W_14_loc_load, i32 %W_6_loc_load, i32 %W_1_loc_load, i32 %w_strm"   --->   Operation 88 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%speclatency_ln531 = speclatency void @_ssdm_op_SpecLatency, i64 0, i64 65, void @empty_25" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:531]   --->   Operation 89 'speclatency' 'speclatency_ln531' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_26, i32 %rbegin" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:560]   --->   Operation 90 'specregionend' 'rend' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln530 = br void %LOOP_SHA256_PREPARE_WT16" [/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:530]   --->   Operation 91 'br' 'br_ln530' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 11.000ns, clock uncertainty: 2.970ns.

 <State 1>: 1.636ns
The critical path consists of the following:
	fifo read operation ('e', /home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:527) on port 'end_nblk_strm1' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:527) [29]  (1.636 ns)

 <State 2>: 1.636ns
The critical path consists of the following:
	fifo read operation ('n', /home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:529) on port 'nblk_strm1' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:529) [36]  (1.636 ns)

 <State 3>: 4.137ns
The critical path consists of the following:
	fifo read operation ('blk_strm_read', /home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:533) on port 'blk_strm' (/home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:533) [46]  (3.052 ns)
	blocking operation 1.085 ns on control path)

 <State 4>: 0.489ns
The critical path consists of the following:
	'call' operation ('call_ln533', /home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:533) to 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' [64]  (0.489 ns)

 <State 5>: 1.216ns
The critical path consists of the following:
	'call' operation ('call_ln533', /home/arthur/Vitis_Libraries/security/L1/include/xf_security/sha224_256.hpp:533) to 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16' [64]  (1.216 ns)

 <State 6>: 0.000ns
The critical path consists of the following:

 <State 7>: 0.427ns
The critical path consists of the following:
	'load' operation ('W_15_loc_load') on local variable 'W_15_loc' [65]  (0.000 ns)
	'call' operation ('call_ln0') to 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64' [83]  (0.427 ns)

 <State 8>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
