# üöÄ Elevator Controller FPGA (ZedBoard ‚Äì Zynq-7000)

## üìå Overview
**Elevator Controller FPGA** is a Verilog-based digital design for a **3-floor elevator system** implemented on the **ZedBoard (Zynq-7000)**.  
The project handles **inside and outside floor requests**, **motor up/down control**, **door open/close logic**, **floor indication using LEDs**, and **automatic return to the ground floor** using a **Finite State Machine (FSM)**.

The design is fully **synthesizable**, **simulated**, and **implemented** using **Vivado**.

---

## ‚ú® Features
- 3-floor elevator (Floor 0, 1, 2)
- Inside elevator floor selection switches
- Outside elevator call switches
- Motor control:
  - Up movement
  - Down movement
- Door control:
  - Door open signal
  - Door close signal
- Floor indication using LEDs (one-hot)
- Automatic return to ground floor
- FSM-based control logic
- ZedBoard-compatible `.xdc` constraints

---

---

## üß† Finite State Machine (FSM)

### States
- **IDLE** ‚Äì Elevator waiting for a request
- **MOVING_UP** ‚Äì Elevator moving upward
- **MOVING_DOWN** ‚Äì Elevator moving downward
- **DOOR_OPEN** ‚Äì Door opens at target floor
- **RETURNING** ‚Äì Elevator returns to ground floor

### FSM Operation
1. Elevator starts in **IDLE** with doors closed.
2. On a valid inside or outside request:
   - Elevator moves **up or down** toward the target floor.
3. When the target floor is reached:
   - Door opens for a fixed duration.
4. After the door closes:
   - Elevator automatically returns to **Floor 0**.
5. System returns to **IDLE** state.

---
## üë©‚Äçüíª Project Contributors
This project was developed as a team effort by:

- **Ameena Fathima VN**
- **Ann Maria Jose**
- **Merieum Abraham**
- **Judith Jose**
- **Joann Jose**



