Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sat Nov 04 17:48:36 2017
| Host         : ECE400-9SR2JH2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file nexys4DDR_timing_summary_routed.rpt -rpx nexys4DDR_timing_summary_routed.rpx
| Design       : nexys4DDR
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 36 register/latch pins with no clock driven by root clock pin: U_MAN_RECEIVER/U_SAMPLER/changed_reg/C (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: U_MAN_RECEIVER/U_SAMPLER/initialized_reg/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RESET_DEBOUNCE/button_state_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 71 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.141        0.000                      0                 1794        0.117        0.000                      0                 1794        3.750        0.000                       0                   602  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.141        0.000                      0                 1794        0.117        0.000                      0                 1794        3.750        0.000                       0                   602  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.141ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.141ns  (required time - arrival time)
  Source:                 U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_MAN_RECEIVER/U_SFD_FSM/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.814ns  (logic 3.353ns (34.167%)  route 6.461ns (65.833%))
  Logic Levels:           12  (CARRY4=3 LUT3=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=601, routed)         1.618     5.220    U_MAN_RECEIVER/U_CORREL_SFD/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y129        FDRE                                         r  U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[71]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y129        FDRE (Prop_fdre_C_Q)         0.456     5.676 r  U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[71]/Q
                         net (fo=6, routed)           0.895     6.572    U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg_n_1_[71]
    SLICE_X11Y128        LUT6 (Prop_lut6_I1_O)        0.124     6.696 r  U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_92/O
                         net (fo=3, routed)           0.843     7.539    U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_92_n_1
    SLICE_X8Y129         LUT6 (Prop_lut6_I0_O)        0.124     7.663 r  U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_73/O
                         net (fo=2, routed)           0.872     8.535    U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_73_n_1
    SLICE_X10Y128        LUT3 (Prop_lut3_I0_O)        0.124     8.659 r  U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_34/O
                         net (fo=3, routed)           0.824     9.483    U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_34_n_1
    SLICE_X8Y129         LUT3 (Prop_lut3_I2_O)        0.148     9.631 f  U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_11/O
                         net (fo=2, routed)           0.428    10.059    U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_11_n_1
    SLICE_X11Y129        LUT5 (Prop_lut5_I3_O)        0.328    10.387 r  U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_1/O
                         net (fo=2, routed)           0.788    11.175    U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_1_n_1
    SLICE_X9Y129         LUT5 (Prop_lut5_I4_O)        0.124    11.299 r  U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_4/O
                         net (fo=1, routed)           0.000    11.299    U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_4_n_1
    SLICE_X9Y129         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.700 r  U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.700    U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_n_1
    SLICE_X9Y130         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.922 r  U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry__0/O[0]
                         net (fo=2, routed)           0.635    12.557    U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry__0_n_8
    SLICE_X8Y131         LUT4 (Prop_lut4_I1_O)        0.299    12.856 r  U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__17_carry__0_i_3/O
                         net (fo=1, routed)           0.000    12.856    U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__17_carry__0_i_3_n_1
    SLICE_X8Y131         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.434 r  U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__17_carry__0/O[2]
                         net (fo=1, routed)           0.819    14.254    U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__17_carry__0_n_6
    SLICE_X8Y132         LUT6 (Prop_lut6_I1_O)        0.301    14.555 f  U_MAN_RECEIVER/U_CORREL_SFD/state[1]_i_2__1/O
                         net (fo=3, routed)           0.355    14.910    U_MAN_RECEIVER/U_RECEIVE_FSM/sfd_detected_reg
    SLICE_X9Y132         LUT5 (Prop_lut5_I3_O)        0.124    15.034 r  U_MAN_RECEIVER/U_RECEIVE_FSM/state[1]_i_1__1/O
                         net (fo=1, routed)           0.000    15.034    U_MAN_RECEIVER/U_SFD_FSM/D[0]
    SLICE_X9Y132         FDRE                                         r  U_MAN_RECEIVER/U_SFD_FSM/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=601, routed)         1.500    14.922    U_MAN_RECEIVER/U_SFD_FSM/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y132         FDRE                                         r  U_MAN_RECEIVER/U_SFD_FSM/state_reg[1]/C
                         clock pessimism              0.259    15.181    
                         clock uncertainty           -0.035    15.146    
    SLICE_X9Y132         FDRE (Setup_fdre_C_D)        0.029    15.175    U_MAN_RECEIVER/U_SFD_FSM/state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.175    
                         arrival time                         -15.034    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.183ns  (required time - arrival time)
  Source:                 U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_MAN_RECEIVER/U_SFD_FSM/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.774ns  (logic 3.353ns (34.305%)  route 6.421ns (65.695%))
  Logic Levels:           12  (CARRY4=3 LUT3=2 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=601, routed)         1.618     5.220    U_MAN_RECEIVER/U_CORREL_SFD/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y129        FDRE                                         r  U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[71]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y129        FDRE (Prop_fdre_C_Q)         0.456     5.676 r  U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[71]/Q
                         net (fo=6, routed)           0.895     6.572    U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg_n_1_[71]
    SLICE_X11Y128        LUT6 (Prop_lut6_I1_O)        0.124     6.696 r  U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_92/O
                         net (fo=3, routed)           0.843     7.539    U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_92_n_1
    SLICE_X8Y129         LUT6 (Prop_lut6_I0_O)        0.124     7.663 r  U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_73/O
                         net (fo=2, routed)           0.872     8.535    U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_73_n_1
    SLICE_X10Y128        LUT3 (Prop_lut3_I0_O)        0.124     8.659 r  U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_34/O
                         net (fo=3, routed)           0.824     9.483    U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_34_n_1
    SLICE_X8Y129         LUT3 (Prop_lut3_I2_O)        0.148     9.631 f  U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_11/O
                         net (fo=2, routed)           0.428    10.059    U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_11_n_1
    SLICE_X11Y129        LUT5 (Prop_lut5_I3_O)        0.328    10.387 r  U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_1/O
                         net (fo=2, routed)           0.788    11.175    U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_1_n_1
    SLICE_X9Y129         LUT5 (Prop_lut5_I4_O)        0.124    11.299 r  U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_4/O
                         net (fo=1, routed)           0.000    11.299    U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_4_n_1
    SLICE_X9Y129         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.700 r  U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.700    U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_n_1
    SLICE_X9Y130         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.922 r  U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry__0/O[0]
                         net (fo=2, routed)           0.635    12.557    U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry__0_n_8
    SLICE_X8Y131         LUT4 (Prop_lut4_I1_O)        0.299    12.856 r  U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__17_carry__0_i_3/O
                         net (fo=1, routed)           0.000    12.856    U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__17_carry__0_i_3_n_1
    SLICE_X8Y131         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.434 f  U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__17_carry__0/O[2]
                         net (fo=1, routed)           0.819    14.254    U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__17_carry__0_n_6
    SLICE_X8Y132         LUT6 (Prop_lut6_I1_O)        0.301    14.555 r  U_MAN_RECEIVER/U_CORREL_SFD/state[1]_i_2__1/O
                         net (fo=3, routed)           0.316    14.870    U_MAN_RECEIVER/U_SFD_FSM/sfd_detected_reg
    SLICE_X9Y132         LUT4 (Prop_lut4_I1_O)        0.124    14.994 r  U_MAN_RECEIVER/U_SFD_FSM/state[0]_i_1__2/O
                         net (fo=1, routed)           0.000    14.994    U_MAN_RECEIVER/U_SFD_FSM/next[0]
    SLICE_X9Y132         FDRE                                         r  U_MAN_RECEIVER/U_SFD_FSM/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=601, routed)         1.500    14.922    U_MAN_RECEIVER/U_SFD_FSM/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y132         FDRE                                         r  U_MAN_RECEIVER/U_SFD_FSM/state_reg[0]/C
                         clock pessimism              0.259    15.181    
                         clock uncertainty           -0.035    15.146    
    SLICE_X9Y132         FDRE (Setup_fdre_C_D)        0.032    15.178    U_MAN_RECEIVER/U_SFD_FSM/state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.178    
                         arrival time                         -14.994    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.187ns  (required time - arrival time)
  Source:                 U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_MAN_RECEIVER/U_SFD_FSM/cardet_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.769ns  (logic 3.353ns (34.322%)  route 6.416ns (65.678%))
  Logic Levels:           12  (CARRY4=3 LUT3=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=601, routed)         1.618     5.220    U_MAN_RECEIVER/U_CORREL_SFD/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y129        FDRE                                         r  U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[71]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y129        FDRE (Prop_fdre_C_Q)         0.456     5.676 r  U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[71]/Q
                         net (fo=6, routed)           0.895     6.572    U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg_n_1_[71]
    SLICE_X11Y128        LUT6 (Prop_lut6_I1_O)        0.124     6.696 r  U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_92/O
                         net (fo=3, routed)           0.843     7.539    U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_92_n_1
    SLICE_X8Y129         LUT6 (Prop_lut6_I0_O)        0.124     7.663 r  U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_73/O
                         net (fo=2, routed)           0.872     8.535    U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_73_n_1
    SLICE_X10Y128        LUT3 (Prop_lut3_I0_O)        0.124     8.659 r  U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_34/O
                         net (fo=3, routed)           0.824     9.483    U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_34_n_1
    SLICE_X8Y129         LUT3 (Prop_lut3_I2_O)        0.148     9.631 f  U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_11/O
                         net (fo=2, routed)           0.428    10.059    U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_11_n_1
    SLICE_X11Y129        LUT5 (Prop_lut5_I3_O)        0.328    10.387 r  U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_1/O
                         net (fo=2, routed)           0.788    11.175    U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_1_n_1
    SLICE_X9Y129         LUT5 (Prop_lut5_I4_O)        0.124    11.299 r  U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_4/O
                         net (fo=1, routed)           0.000    11.299    U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_4_n_1
    SLICE_X9Y129         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.700 r  U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.700    U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_n_1
    SLICE_X9Y130         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.922 r  U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry__0/O[0]
                         net (fo=2, routed)           0.635    12.557    U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry__0_n_8
    SLICE_X8Y131         LUT4 (Prop_lut4_I1_O)        0.299    12.856 r  U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__17_carry__0_i_3/O
                         net (fo=1, routed)           0.000    12.856    U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__17_carry__0_i_3_n_1
    SLICE_X8Y131         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.434 r  U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__17_carry__0/O[2]
                         net (fo=1, routed)           0.819    14.254    U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__17_carry__0_n_6
    SLICE_X8Y132         LUT6 (Prop_lut6_I1_O)        0.301    14.555 f  U_MAN_RECEIVER/U_CORREL_SFD/state[1]_i_2__1/O
                         net (fo=3, routed)           0.311    14.865    U_MAN_RECEIVER/U_SFD_FSM/sfd_detected_reg
    SLICE_X9Y132         LUT6 (Prop_lut6_I1_O)        0.124    14.989 r  U_MAN_RECEIVER/U_SFD_FSM/cardet_i_1/O
                         net (fo=1, routed)           0.000    14.989    U_MAN_RECEIVER/U_SFD_FSM/n_cardet
    SLICE_X9Y132         FDRE                                         r  U_MAN_RECEIVER/U_SFD_FSM/cardet_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=601, routed)         1.500    14.922    U_MAN_RECEIVER/U_SFD_FSM/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y132         FDRE                                         r  U_MAN_RECEIVER/U_SFD_FSM/cardet_reg/C
                         clock pessimism              0.259    15.181    
                         clock uncertainty           -0.035    15.146    
    SLICE_X9Y132         FDRE (Setup_fdre_C_D)        0.031    15.177    U_MAN_RECEIVER/U_SFD_FSM/cardet_reg
  -------------------------------------------------------------------
                         required time                         15.177    
                         arrival time                         -14.989    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             3.147ns  (required time - arrival time)
  Source:                 U_FIFO/wp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FIFO/gb_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.724ns  (logic 1.250ns (18.589%)  route 5.474ns (81.411%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.301ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=601, routed)         1.699     5.301    U_FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y117         FDRE                                         r  U_FIFO/wp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y117         FDRE (Prop_fdre_C_Q)         0.518     5.819 r  U_FIFO/wp_reg[2]/Q
                         net (fo=72, routed)          2.309     8.128    U_FIFO/wp_reg[2]
    SLICE_X14Y116        LUT6 (Prop_lut6_I4_O)        0.124     8.252 r  U_FIFO/wp[7]_i_3/O
                         net (fo=3, routed)           0.887     9.139    U_FIFO/wp[7]_i_3_n_1
    SLICE_X15Y116        LUT5 (Prop_lut5_I1_O)        0.152     9.291 f  U_FIFO/gb_i_5/O
                         net (fo=1, routed)           1.366    10.657    U_FIFO/gb_i_5_n_1
    SLICE_X7Y117         LUT6 (Prop_lut6_I4_O)        0.332    10.989 r  U_FIFO/gb_i_2/O
                         net (fo=1, routed)           0.913    11.902    U_FIFO/gb0
    SLICE_X13Y118        LUT4 (Prop_lut4_I0_O)        0.124    12.026 r  U_FIFO/gb_i_1/O
                         net (fo=1, routed)           0.000    12.026    U_FIFO/gb_i_1_n_1
    SLICE_X13Y118        FDRE                                         r  U_FIFO/gb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=601, routed)         1.498    14.920    U_FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y118        FDRE                                         r  U_FIFO/gb_reg/C
                         clock pessimism              0.259    15.179    
                         clock uncertainty           -0.035    15.144    
    SLICE_X13Y118        FDRE (Setup_fdre_C_D)        0.029    15.173    U_FIFO/gb_reg
  -------------------------------------------------------------------
                         required time                         15.173    
                         arrival time                         -12.026    
  -------------------------------------------------------------------
                         slack                                  3.147    

Slack (MET) :             3.274ns  (required time - arrival time)
  Source:                 U_MAN_RECEIVER/U_CORREL_ABN_LOW/shreg_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_MAN_RECEIVER/U_SAMP_COUNTER/Q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.215ns  (logic 1.312ns (21.110%)  route 4.903ns (78.890%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=601, routed)         1.707     5.309    U_MAN_RECEIVER/U_CORREL_ABN_LOW/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y139         FDSE                                         r  U_MAN_RECEIVER/U_CORREL_ABN_LOW/shreg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y139         FDSE (Prop_fdse_C_Q)         0.456     5.765 r  U_MAN_RECEIVER/U_CORREL_ABN_LOW/shreg_reg[15]/Q
                         net (fo=7, routed)           1.294     7.059    U_MAN_RECEIVER/U_CORREL_ABN_LOW/shreg_reg_n_1_[15]
    SLICE_X0Y139         LUT4 (Prop_lut4_I0_O)        0.152     7.211 r  U_MAN_RECEIVER/U_CORREL_ABN_LOW/state[1]_i_17/O
                         net (fo=1, routed)           0.865     8.076    U_MAN_RECEIVER/U_CORREL_ABN_LOW/state[1]_i_17_n_1
    SLICE_X0Y139         LUT6 (Prop_lut6_I1_O)        0.332     8.408 f  U_MAN_RECEIVER/U_CORREL_ABN_LOW/state[1]_i_8/O
                         net (fo=2, routed)           0.827     9.235    U_MAN_RECEIVER/U_CORREL_ABN_LOW/state[1]_i_8_n_1
    SLICE_X2Y138         LUT5 (Prop_lut5_I1_O)        0.124     9.359 f  U_MAN_RECEIVER/U_CORREL_ABN_LOW/eof_i_3/O
                         net (fo=5, routed)           0.512     9.871    U_MAN_RECEIVER/U_CORREL_ABN_HIGH/shreg_reg[9]_0
    SLICE_X5Y138         LUT6 (Prop_lut6_I4_O)        0.124     9.995 r  U_MAN_RECEIVER/U_CORREL_ABN_HIGH/state[1]_i_4__0/O
                         net (fo=8, routed)           0.772    10.767    U_MAN_RECEIVER/U_SAMP_COUNTER/abn_bit_seen
    SLICE_X5Y134         LUT5 (Prop_lut5_I0_O)        0.124    10.891 r  U_MAN_RECEIVER/U_SAMP_COUNTER/Q[5]_i_1__0/O
                         net (fo=6, routed)           0.634    11.524    U_MAN_RECEIVER/U_SAMP_COUNTER/Q[5]_i_1__0_n_1
    SLICE_X4Y134         FDRE                                         r  U_MAN_RECEIVER/U_SAMP_COUNTER/Q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=601, routed)         1.581    15.003    U_MAN_RECEIVER/U_SAMP_COUNTER/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y134         FDRE                                         r  U_MAN_RECEIVER/U_SAMP_COUNTER/Q_reg[0]/C
                         clock pessimism              0.259    15.262    
                         clock uncertainty           -0.035    15.227    
    SLICE_X4Y134         FDRE (Setup_fdre_C_R)       -0.429    14.798    U_MAN_RECEIVER/U_SAMP_COUNTER/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.798    
                         arrival time                         -11.524    
  -------------------------------------------------------------------
                         slack                                  3.274    

Slack (MET) :             3.274ns  (required time - arrival time)
  Source:                 U_MAN_RECEIVER/U_CORREL_ABN_LOW/shreg_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_MAN_RECEIVER/U_SAMP_COUNTER/Q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.215ns  (logic 1.312ns (21.110%)  route 4.903ns (78.890%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=601, routed)         1.707     5.309    U_MAN_RECEIVER/U_CORREL_ABN_LOW/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y139         FDSE                                         r  U_MAN_RECEIVER/U_CORREL_ABN_LOW/shreg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y139         FDSE (Prop_fdse_C_Q)         0.456     5.765 r  U_MAN_RECEIVER/U_CORREL_ABN_LOW/shreg_reg[15]/Q
                         net (fo=7, routed)           1.294     7.059    U_MAN_RECEIVER/U_CORREL_ABN_LOW/shreg_reg_n_1_[15]
    SLICE_X0Y139         LUT4 (Prop_lut4_I0_O)        0.152     7.211 r  U_MAN_RECEIVER/U_CORREL_ABN_LOW/state[1]_i_17/O
                         net (fo=1, routed)           0.865     8.076    U_MAN_RECEIVER/U_CORREL_ABN_LOW/state[1]_i_17_n_1
    SLICE_X0Y139         LUT6 (Prop_lut6_I1_O)        0.332     8.408 f  U_MAN_RECEIVER/U_CORREL_ABN_LOW/state[1]_i_8/O
                         net (fo=2, routed)           0.827     9.235    U_MAN_RECEIVER/U_CORREL_ABN_LOW/state[1]_i_8_n_1
    SLICE_X2Y138         LUT5 (Prop_lut5_I1_O)        0.124     9.359 f  U_MAN_RECEIVER/U_CORREL_ABN_LOW/eof_i_3/O
                         net (fo=5, routed)           0.512     9.871    U_MAN_RECEIVER/U_CORREL_ABN_HIGH/shreg_reg[9]_0
    SLICE_X5Y138         LUT6 (Prop_lut6_I4_O)        0.124     9.995 r  U_MAN_RECEIVER/U_CORREL_ABN_HIGH/state[1]_i_4__0/O
                         net (fo=8, routed)           0.772    10.767    U_MAN_RECEIVER/U_SAMP_COUNTER/abn_bit_seen
    SLICE_X5Y134         LUT5 (Prop_lut5_I0_O)        0.124    10.891 r  U_MAN_RECEIVER/U_SAMP_COUNTER/Q[5]_i_1__0/O
                         net (fo=6, routed)           0.634    11.524    U_MAN_RECEIVER/U_SAMP_COUNTER/Q[5]_i_1__0_n_1
    SLICE_X4Y134         FDRE                                         r  U_MAN_RECEIVER/U_SAMP_COUNTER/Q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=601, routed)         1.581    15.003    U_MAN_RECEIVER/U_SAMP_COUNTER/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y134         FDRE                                         r  U_MAN_RECEIVER/U_SAMP_COUNTER/Q_reg[1]/C
                         clock pessimism              0.259    15.262    
                         clock uncertainty           -0.035    15.227    
    SLICE_X4Y134         FDRE (Setup_fdre_C_R)       -0.429    14.798    U_MAN_RECEIVER/U_SAMP_COUNTER/Q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.798    
                         arrival time                         -11.524    
  -------------------------------------------------------------------
                         slack                                  3.274    

Slack (MET) :             3.274ns  (required time - arrival time)
  Source:                 U_MAN_RECEIVER/U_CORREL_ABN_LOW/shreg_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_MAN_RECEIVER/U_SAMP_COUNTER/Q_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.215ns  (logic 1.312ns (21.110%)  route 4.903ns (78.890%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=601, routed)         1.707     5.309    U_MAN_RECEIVER/U_CORREL_ABN_LOW/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y139         FDSE                                         r  U_MAN_RECEIVER/U_CORREL_ABN_LOW/shreg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y139         FDSE (Prop_fdse_C_Q)         0.456     5.765 r  U_MAN_RECEIVER/U_CORREL_ABN_LOW/shreg_reg[15]/Q
                         net (fo=7, routed)           1.294     7.059    U_MAN_RECEIVER/U_CORREL_ABN_LOW/shreg_reg_n_1_[15]
    SLICE_X0Y139         LUT4 (Prop_lut4_I0_O)        0.152     7.211 r  U_MAN_RECEIVER/U_CORREL_ABN_LOW/state[1]_i_17/O
                         net (fo=1, routed)           0.865     8.076    U_MAN_RECEIVER/U_CORREL_ABN_LOW/state[1]_i_17_n_1
    SLICE_X0Y139         LUT6 (Prop_lut6_I1_O)        0.332     8.408 f  U_MAN_RECEIVER/U_CORREL_ABN_LOW/state[1]_i_8/O
                         net (fo=2, routed)           0.827     9.235    U_MAN_RECEIVER/U_CORREL_ABN_LOW/state[1]_i_8_n_1
    SLICE_X2Y138         LUT5 (Prop_lut5_I1_O)        0.124     9.359 f  U_MAN_RECEIVER/U_CORREL_ABN_LOW/eof_i_3/O
                         net (fo=5, routed)           0.512     9.871    U_MAN_RECEIVER/U_CORREL_ABN_HIGH/shreg_reg[9]_0
    SLICE_X5Y138         LUT6 (Prop_lut6_I4_O)        0.124     9.995 r  U_MAN_RECEIVER/U_CORREL_ABN_HIGH/state[1]_i_4__0/O
                         net (fo=8, routed)           0.772    10.767    U_MAN_RECEIVER/U_SAMP_COUNTER/abn_bit_seen
    SLICE_X5Y134         LUT5 (Prop_lut5_I0_O)        0.124    10.891 r  U_MAN_RECEIVER/U_SAMP_COUNTER/Q[5]_i_1__0/O
                         net (fo=6, routed)           0.634    11.524    U_MAN_RECEIVER/U_SAMP_COUNTER/Q[5]_i_1__0_n_1
    SLICE_X4Y134         FDRE                                         r  U_MAN_RECEIVER/U_SAMP_COUNTER/Q_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=601, routed)         1.581    15.003    U_MAN_RECEIVER/U_SAMP_COUNTER/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y134         FDRE                                         r  U_MAN_RECEIVER/U_SAMP_COUNTER/Q_reg[4]/C
                         clock pessimism              0.259    15.262    
                         clock uncertainty           -0.035    15.227    
    SLICE_X4Y134         FDRE (Setup_fdre_C_R)       -0.429    14.798    U_MAN_RECEIVER/U_SAMP_COUNTER/Q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.798    
                         arrival time                         -11.524    
  -------------------------------------------------------------------
                         slack                                  3.274    

Slack (MET) :             3.278ns  (required time - arrival time)
  Source:                 U_MAN_RECEIVER/U_CORREL_ABN_LOW/shreg_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_MAN_RECEIVER/U_SAMP_COUNTER/Q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.211ns  (logic 1.312ns (21.125%)  route 4.899ns (78.875%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=601, routed)         1.707     5.309    U_MAN_RECEIVER/U_CORREL_ABN_LOW/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y139         FDSE                                         r  U_MAN_RECEIVER/U_CORREL_ABN_LOW/shreg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y139         FDSE (Prop_fdse_C_Q)         0.456     5.765 r  U_MAN_RECEIVER/U_CORREL_ABN_LOW/shreg_reg[15]/Q
                         net (fo=7, routed)           1.294     7.059    U_MAN_RECEIVER/U_CORREL_ABN_LOW/shreg_reg_n_1_[15]
    SLICE_X0Y139         LUT4 (Prop_lut4_I0_O)        0.152     7.211 r  U_MAN_RECEIVER/U_CORREL_ABN_LOW/state[1]_i_17/O
                         net (fo=1, routed)           0.865     8.076    U_MAN_RECEIVER/U_CORREL_ABN_LOW/state[1]_i_17_n_1
    SLICE_X0Y139         LUT6 (Prop_lut6_I1_O)        0.332     8.408 f  U_MAN_RECEIVER/U_CORREL_ABN_LOW/state[1]_i_8/O
                         net (fo=2, routed)           0.827     9.235    U_MAN_RECEIVER/U_CORREL_ABN_LOW/state[1]_i_8_n_1
    SLICE_X2Y138         LUT5 (Prop_lut5_I1_O)        0.124     9.359 f  U_MAN_RECEIVER/U_CORREL_ABN_LOW/eof_i_3/O
                         net (fo=5, routed)           0.512     9.871    U_MAN_RECEIVER/U_CORREL_ABN_HIGH/shreg_reg[9]_0
    SLICE_X5Y138         LUT6 (Prop_lut6_I4_O)        0.124     9.995 r  U_MAN_RECEIVER/U_CORREL_ABN_HIGH/state[1]_i_4__0/O
                         net (fo=8, routed)           0.772    10.767    U_MAN_RECEIVER/U_SAMP_COUNTER/abn_bit_seen
    SLICE_X5Y134         LUT5 (Prop_lut5_I0_O)        0.124    10.891 r  U_MAN_RECEIVER/U_SAMP_COUNTER/Q[5]_i_1__0/O
                         net (fo=6, routed)           0.629    11.520    U_MAN_RECEIVER/U_SAMP_COUNTER/Q[5]_i_1__0_n_1
    SLICE_X5Y134         FDRE                                         r  U_MAN_RECEIVER/U_SAMP_COUNTER/Q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=601, routed)         1.581    15.003    U_MAN_RECEIVER/U_SAMP_COUNTER/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y134         FDRE                                         r  U_MAN_RECEIVER/U_SAMP_COUNTER/Q_reg[2]/C
                         clock pessimism              0.259    15.262    
                         clock uncertainty           -0.035    15.227    
    SLICE_X5Y134         FDRE (Setup_fdre_C_R)       -0.429    14.798    U_MAN_RECEIVER/U_SAMP_COUNTER/Q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.798    
                         arrival time                         -11.520    
  -------------------------------------------------------------------
                         slack                                  3.278    

Slack (MET) :             3.278ns  (required time - arrival time)
  Source:                 U_MAN_RECEIVER/U_CORREL_ABN_LOW/shreg_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_MAN_RECEIVER/U_SAMP_COUNTER/Q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.211ns  (logic 1.312ns (21.125%)  route 4.899ns (78.875%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=601, routed)         1.707     5.309    U_MAN_RECEIVER/U_CORREL_ABN_LOW/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y139         FDSE                                         r  U_MAN_RECEIVER/U_CORREL_ABN_LOW/shreg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y139         FDSE (Prop_fdse_C_Q)         0.456     5.765 r  U_MAN_RECEIVER/U_CORREL_ABN_LOW/shreg_reg[15]/Q
                         net (fo=7, routed)           1.294     7.059    U_MAN_RECEIVER/U_CORREL_ABN_LOW/shreg_reg_n_1_[15]
    SLICE_X0Y139         LUT4 (Prop_lut4_I0_O)        0.152     7.211 r  U_MAN_RECEIVER/U_CORREL_ABN_LOW/state[1]_i_17/O
                         net (fo=1, routed)           0.865     8.076    U_MAN_RECEIVER/U_CORREL_ABN_LOW/state[1]_i_17_n_1
    SLICE_X0Y139         LUT6 (Prop_lut6_I1_O)        0.332     8.408 f  U_MAN_RECEIVER/U_CORREL_ABN_LOW/state[1]_i_8/O
                         net (fo=2, routed)           0.827     9.235    U_MAN_RECEIVER/U_CORREL_ABN_LOW/state[1]_i_8_n_1
    SLICE_X2Y138         LUT5 (Prop_lut5_I1_O)        0.124     9.359 f  U_MAN_RECEIVER/U_CORREL_ABN_LOW/eof_i_3/O
                         net (fo=5, routed)           0.512     9.871    U_MAN_RECEIVER/U_CORREL_ABN_HIGH/shreg_reg[9]_0
    SLICE_X5Y138         LUT6 (Prop_lut6_I4_O)        0.124     9.995 r  U_MAN_RECEIVER/U_CORREL_ABN_HIGH/state[1]_i_4__0/O
                         net (fo=8, routed)           0.772    10.767    U_MAN_RECEIVER/U_SAMP_COUNTER/abn_bit_seen
    SLICE_X5Y134         LUT5 (Prop_lut5_I0_O)        0.124    10.891 r  U_MAN_RECEIVER/U_SAMP_COUNTER/Q[5]_i_1__0/O
                         net (fo=6, routed)           0.629    11.520    U_MAN_RECEIVER/U_SAMP_COUNTER/Q[5]_i_1__0_n_1
    SLICE_X5Y134         FDRE                                         r  U_MAN_RECEIVER/U_SAMP_COUNTER/Q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=601, routed)         1.581    15.003    U_MAN_RECEIVER/U_SAMP_COUNTER/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y134         FDRE                                         r  U_MAN_RECEIVER/U_SAMP_COUNTER/Q_reg[3]/C
                         clock pessimism              0.259    15.262    
                         clock uncertainty           -0.035    15.227    
    SLICE_X5Y134         FDRE (Setup_fdre_C_R)       -0.429    14.798    U_MAN_RECEIVER/U_SAMP_COUNTER/Q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.798    
                         arrival time                         -11.520    
  -------------------------------------------------------------------
                         slack                                  3.278    

Slack (MET) :             3.278ns  (required time - arrival time)
  Source:                 U_MAN_RECEIVER/U_CORREL_ABN_LOW/shreg_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_MAN_RECEIVER/U_SAMP_COUNTER/Q_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.211ns  (logic 1.312ns (21.125%)  route 4.899ns (78.875%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=601, routed)         1.707     5.309    U_MAN_RECEIVER/U_CORREL_ABN_LOW/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y139         FDSE                                         r  U_MAN_RECEIVER/U_CORREL_ABN_LOW/shreg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y139         FDSE (Prop_fdse_C_Q)         0.456     5.765 r  U_MAN_RECEIVER/U_CORREL_ABN_LOW/shreg_reg[15]/Q
                         net (fo=7, routed)           1.294     7.059    U_MAN_RECEIVER/U_CORREL_ABN_LOW/shreg_reg_n_1_[15]
    SLICE_X0Y139         LUT4 (Prop_lut4_I0_O)        0.152     7.211 r  U_MAN_RECEIVER/U_CORREL_ABN_LOW/state[1]_i_17/O
                         net (fo=1, routed)           0.865     8.076    U_MAN_RECEIVER/U_CORREL_ABN_LOW/state[1]_i_17_n_1
    SLICE_X0Y139         LUT6 (Prop_lut6_I1_O)        0.332     8.408 f  U_MAN_RECEIVER/U_CORREL_ABN_LOW/state[1]_i_8/O
                         net (fo=2, routed)           0.827     9.235    U_MAN_RECEIVER/U_CORREL_ABN_LOW/state[1]_i_8_n_1
    SLICE_X2Y138         LUT5 (Prop_lut5_I1_O)        0.124     9.359 f  U_MAN_RECEIVER/U_CORREL_ABN_LOW/eof_i_3/O
                         net (fo=5, routed)           0.512     9.871    U_MAN_RECEIVER/U_CORREL_ABN_HIGH/shreg_reg[9]_0
    SLICE_X5Y138         LUT6 (Prop_lut6_I4_O)        0.124     9.995 r  U_MAN_RECEIVER/U_CORREL_ABN_HIGH/state[1]_i_4__0/O
                         net (fo=8, routed)           0.772    10.767    U_MAN_RECEIVER/U_SAMP_COUNTER/abn_bit_seen
    SLICE_X5Y134         LUT5 (Prop_lut5_I0_O)        0.124    10.891 r  U_MAN_RECEIVER/U_SAMP_COUNTER/Q[5]_i_1__0/O
                         net (fo=6, routed)           0.629    11.520    U_MAN_RECEIVER/U_SAMP_COUNTER/Q[5]_i_1__0_n_1
    SLICE_X5Y134         FDRE                                         r  U_MAN_RECEIVER/U_SAMP_COUNTER/Q_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=601, routed)         1.581    15.003    U_MAN_RECEIVER/U_SAMP_COUNTER/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y134         FDRE                                         r  U_MAN_RECEIVER/U_SAMP_COUNTER/Q_reg[5]/C
                         clock pessimism              0.259    15.262    
                         clock uncertainty           -0.035    15.227    
    SLICE_X5Y134         FDRE (Setup_fdre_C_R)       -0.429    14.798    U_MAN_RECEIVER/U_SAMP_COUNTER/Q_reg[5]
  -------------------------------------------------------------------
                         required time                         14.798    
                         arrival time                         -11.520    
  -------------------------------------------------------------------
                         slack                                  3.278    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 U_D1/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_D2/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.378%)  route 0.065ns (31.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=601, routed)         0.566     1.485    U_D1/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y112        FDRE                                         r  U_D1/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y112        FDRE (Prop_fdre_C_Q)         0.141     1.626 r  U_D1/q_reg[4]/Q
                         net (fo=2, routed)           0.065     1.692    U_D2/D[4]
    SLICE_X14Y112        FDRE                                         r  U_D2/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=601, routed)         0.836     2.001    U_D2/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y112        FDRE                                         r  U_D2/q_reg[4]/C
                         clock pessimism             -0.502     1.498    
    SLICE_X14Y112        FDRE (Hold_fdre_C_D)         0.076     1.574    U_D2/q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.692    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 U_D1/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_D2/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=601, routed)         0.567     1.486    U_D1/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y110         FDRE                                         r  U_D1/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y110         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  U_D1/q_reg[5]/Q
                         net (fo=2, routed)           0.056     1.683    U_D2/D[5]
    SLICE_X9Y110         FDRE                                         r  U_D2/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=601, routed)         0.838     2.003    U_D2/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y110         FDRE                                         r  U_D2/q_reg[5]/C
                         clock pessimism             -0.516     1.486    
    SLICE_X9Y110         FDRE (Hold_fdre_C_D)         0.076     1.562    U_D2/q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.683    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 U_FIFO/wp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FIFO/mem_reg_128_191_6_6/DP/WADR3
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.164ns (40.644%)  route 0.239ns (59.356%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=601, routed)         0.591     1.510    U_FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y117         FDRE                                         r  U_FIFO/wp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y117         FDRE (Prop_fdre_C_Q)         0.164     1.674 r  U_FIFO/wp_reg[3]/Q
                         net (fo=70, routed)          0.239     1.914    U_FIFO/mem_reg_128_191_6_6/A3
    SLICE_X2Y117         RAMD64E                                      r  U_FIFO/mem_reg_128_191_6_6/DP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=601, routed)         0.863     2.028    U_FIFO/mem_reg_128_191_6_6/WCLK
    SLICE_X2Y117         RAMD64E                                      r  U_FIFO/mem_reg_128_191_6_6/DP/CLK
                         clock pessimism             -0.479     1.548    
    SLICE_X2Y117         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.788    U_FIFO/mem_reg_128_191_6_6/DP
  -------------------------------------------------------------------
                         required time                         -1.788    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 U_FIFO/wp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FIFO/mem_reg_128_191_6_6/SP/WADR3
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.164ns (40.644%)  route 0.239ns (59.356%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=601, routed)         0.591     1.510    U_FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y117         FDRE                                         r  U_FIFO/wp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y117         FDRE (Prop_fdre_C_Q)         0.164     1.674 r  U_FIFO/wp_reg[3]/Q
                         net (fo=70, routed)          0.239     1.914    U_FIFO/mem_reg_128_191_6_6/A3
    SLICE_X2Y117         RAMD64E                                      r  U_FIFO/mem_reg_128_191_6_6/SP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=601, routed)         0.863     2.028    U_FIFO/mem_reg_128_191_6_6/WCLK
    SLICE_X2Y117         RAMD64E                                      r  U_FIFO/mem_reg_128_191_6_6/SP/CLK
                         clock pessimism             -0.479     1.548    
    SLICE_X2Y117         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.788    U_FIFO/mem_reg_128_191_6_6/SP
  -------------------------------------------------------------------
                         required time                         -1.788    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 U_FIFO/wp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FIFO/mem_reg_128_191_7_7/DP/WADR3
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.164ns (40.644%)  route 0.239ns (59.356%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=601, routed)         0.591     1.510    U_FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y117         FDRE                                         r  U_FIFO/wp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y117         FDRE (Prop_fdre_C_Q)         0.164     1.674 r  U_FIFO/wp_reg[3]/Q
                         net (fo=70, routed)          0.239     1.914    U_FIFO/mem_reg_128_191_7_7/A3
    SLICE_X2Y117         RAMD64E                                      r  U_FIFO/mem_reg_128_191_7_7/DP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=601, routed)         0.863     2.028    U_FIFO/mem_reg_128_191_7_7/WCLK
    SLICE_X2Y117         RAMD64E                                      r  U_FIFO/mem_reg_128_191_7_7/DP/CLK
                         clock pessimism             -0.479     1.548    
    SLICE_X2Y117         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.788    U_FIFO/mem_reg_128_191_7_7/DP
  -------------------------------------------------------------------
                         required time                         -1.788    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 U_FIFO/wp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FIFO/mem_reg_128_191_7_7/SP/WADR3
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.164ns (40.644%)  route 0.239ns (59.356%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=601, routed)         0.591     1.510    U_FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y117         FDRE                                         r  U_FIFO/wp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y117         FDRE (Prop_fdre_C_Q)         0.164     1.674 r  U_FIFO/wp_reg[3]/Q
                         net (fo=70, routed)          0.239     1.914    U_FIFO/mem_reg_128_191_7_7/A3
    SLICE_X2Y117         RAMD64E                                      r  U_FIFO/mem_reg_128_191_7_7/SP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=601, routed)         0.863     2.028    U_FIFO/mem_reg_128_191_7_7/WCLK
    SLICE_X2Y117         RAMD64E                                      r  U_FIFO/mem_reg_128_191_7_7/SP/CLK
                         clock pessimism             -0.479     1.548    
    SLICE_X2Y117         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.788    U_FIFO/mem_reg_128_191_7_7/SP
  -------------------------------------------------------------------
                         required time                         -1.788    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 U_TRANSMITTER/U_BAUD_RATE/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TRANSMITTER/U_BAUD_RATE/q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.186ns (70.152%)  route 0.079ns (29.848%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=601, routed)         0.575     1.494    U_TRANSMITTER/U_BAUD_RATE/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y94          FDRE                                         r  U_TRANSMITTER/U_BAUD_RATE/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y94          FDRE (Prop_fdre_C_Q)         0.141     1.635 r  U_TRANSMITTER/U_BAUD_RATE/q_reg[5]/Q
                         net (fo=9, routed)           0.079     1.714    U_TRANSMITTER/U_BAUD_RATE/q[5]
    SLICE_X8Y94          LUT6 (Prop_lut6_I4_O)        0.045     1.759 r  U_TRANSMITTER/U_BAUD_RATE/q[6]_i_1/O
                         net (fo=1, routed)           0.000     1.759    U_TRANSMITTER/U_BAUD_RATE/q_0[6]
    SLICE_X8Y94          FDRE                                         r  U_TRANSMITTER/U_BAUD_RATE/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=601, routed)         0.846     2.011    U_TRANSMITTER/U_BAUD_RATE/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y94          FDRE                                         r  U_TRANSMITTER/U_BAUD_RATE/q_reg[6]/C
                         clock pessimism             -0.503     1.507    
    SLICE_X8Y94          FDRE (Hold_fdre_C_D)         0.120     1.627    U_TRANSMITTER/U_BAUD_RATE/q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 U_TRANSMITTER/U_BAUD_2_RATE/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TRANSMITTER/U_BAUD_2_RATE/q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (65.137%)  route 0.100ns (34.863%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=601, routed)         0.574     1.493    U_TRANSMITTER/U_BAUD_2_RATE/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y90          FDRE                                         r  U_TRANSMITTER/U_BAUD_2_RATE/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y90          FDRE (Prop_fdre_C_Q)         0.141     1.634 r  U_TRANSMITTER/U_BAUD_2_RATE/q_reg[4]/Q
                         net (fo=9, routed)           0.100     1.734    U_TRANSMITTER/U_BAUD_2_RATE/q_reg_n_1_[4]
    SLICE_X8Y90          LUT6 (Prop_lut6_I1_O)        0.045     1.779 r  U_TRANSMITTER/U_BAUD_2_RATE/q[7]_i_1__0/O
                         net (fo=1, routed)           0.000     1.779    U_TRANSMITTER/U_BAUD_2_RATE/q[7]
    SLICE_X8Y90          FDRE                                         r  U_TRANSMITTER/U_BAUD_2_RATE/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=601, routed)         0.845     2.010    U_TRANSMITTER/U_BAUD_2_RATE/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y90          FDRE                                         r  U_TRANSMITTER/U_BAUD_2_RATE/q_reg[7]/C
                         clock pessimism             -0.503     1.506    
    SLICE_X8Y90          FDRE (Hold_fdre_C_D)         0.121     1.627    U_TRANSMITTER/U_BAUD_2_RATE/q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 U_FIFO/wp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FIFO/mem_reg_128_191_6_6/DP/WADR1
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.164ns (32.886%)  route 0.335ns (67.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=601, routed)         0.591     1.510    U_FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y117         FDRE                                         r  U_FIFO/wp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y117         FDRE (Prop_fdre_C_Q)         0.164     1.674 r  U_FIFO/wp_reg[1]/Q
                         net (fo=73, routed)          0.335     2.009    U_FIFO/mem_reg_128_191_6_6/A1
    SLICE_X2Y117         RAMD64E                                      r  U_FIFO/mem_reg_128_191_6_6/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=601, routed)         0.863     2.028    U_FIFO/mem_reg_128_191_6_6/WCLK
    SLICE_X2Y117         RAMD64E                                      r  U_FIFO/mem_reg_128_191_6_6/DP/CLK
                         clock pessimism             -0.479     1.548    
    SLICE_X2Y117         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     1.857    U_FIFO/mem_reg_128_191_6_6/DP
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 U_FIFO/wp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FIFO/mem_reg_128_191_6_6/SP/WADR1
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.164ns (32.886%)  route 0.335ns (67.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=601, routed)         0.591     1.510    U_FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y117         FDRE                                         r  U_FIFO/wp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y117         FDRE (Prop_fdre_C_Q)         0.164     1.674 r  U_FIFO/wp_reg[1]/Q
                         net (fo=73, routed)          0.335     2.009    U_FIFO/mem_reg_128_191_6_6/A1
    SLICE_X2Y117         RAMD64E                                      r  U_FIFO/mem_reg_128_191_6_6/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=601, routed)         0.863     2.028    U_FIFO/mem_reg_128_191_6_6/WCLK
    SLICE_X2Y117         RAMD64E                                      r  U_FIFO/mem_reg_128_191_6_6/SP/CLK
                         clock pessimism             -0.479     1.548    
    SLICE_X2Y117         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     1.857    U_FIFO/mem_reg_128_191_6_6/SP
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.152    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X8Y126    U_ASYNCH_TX/U_BAUD_PULSE/dq1_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X8Y125    U_ASYNCH_TX/U_BAUD_PULSE/dq2_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X0Y127    U_ASYNCH_TX/U_BAUD_RATE/enb_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X14Y127   U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[51]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X15Y124   U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[52]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X15Y124   U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[53]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X14Y124   U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[54]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X14Y124   U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[55]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X14Y124   U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[56]/C
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y115   U_FIFO/mem_reg_64_127_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y115   U_FIFO/mem_reg_64_127_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y115   U_FIFO/mem_reg_64_127_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y115   U_FIFO/mem_reg_64_127_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y114    U_FIFO/mem_reg_128_191_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y114    U_FIFO/mem_reg_128_191_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y114    U_FIFO/mem_reg_128_191_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y114    U_FIFO/mem_reg_128_191_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y116    U_FIFO/mem_reg_128_191_3_5/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y116    U_FIFO/mem_reg_128_191_3_5/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y116    U_FIFO/mem_reg_128_191_3_5/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y116    U_FIFO/mem_reg_128_191_3_5/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y116    U_FIFO/mem_reg_128_191_3_5/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y116    U_FIFO/mem_reg_128_191_3_5/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y116    U_FIFO/mem_reg_128_191_3_5/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y116    U_FIFO/mem_reg_128_191_3_5/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y117    U_FIFO/mem_reg_128_191_6_6/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y117    U_FIFO/mem_reg_128_191_6_6/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y117    U_FIFO/mem_reg_128_191_6_6/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y117    U_FIFO/mem_reg_128_191_6_6/SP/CLK



