git clone --depth 1 --no-tags https://github.com/amanditagroth/sistemas_digitais.git f:/verilog_sva_gh_scraper/data/full_repos/139773679
git clone --depth 1 --no-tags https://github.com/justin871030/Simple-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/139423745
git clone --depth 1 --no-tags https://github.com/ArghadipDas/sequence_detector.git f:/verilog_sva_gh_scraper/data/full_repos/135429159
git clone --depth 1 --no-tags https://github.com/NCTUyoung/ICLab_lab11.git f:/verilog_sva_gh_scraper/data/full_repos/135527360
git clone --depth 1 --no-tags https://github.com/david1125222/DSD_final.git f:/verilog_sva_gh_scraper/data/full_repos/136450338
git clone --depth 1 --no-tags https://github.com/CircuitosLogicos2/CL2-2017.2-CISmartLift.git f:/verilog_sva_gh_scraper/data/full_repos/137087160
git clone --depth 1 --no-tags https://github.com/AloriumTechnology/XLR8GPIO.git f:/verilog_sva_gh_scraper/data/full_repos/136219817
git clone --depth 1 --no-tags https://github.com/robertyr/hello-world.git f:/verilog_sva_gh_scraper/data/full_repos/136267103
git clone --depth 1 --no-tags https://github.com/marudehiguma/fpga.git f:/verilog_sva_gh_scraper/data/full_repos/135880494
git clone --depth 1 --no-tags https://github.com/fpga-accel/poc-fpga.git f:/verilog_sva_gh_scraper/data/full_repos/137154807
git clone --depth 1 --no-tags https://github.com/sstringillo/Digital-Systems-Lab-Final-Project.git f:/verilog_sva_gh_scraper/data/full_repos/138970343
git clone --depth 1 --no-tags https://github.com/AitorMML/Mancisidor_P3.git f:/verilog_sva_gh_scraper/data/full_repos/139756170
git clone --depth 1 --no-tags https://github.com/abeyene/SimpleProcessor.git f:/verilog_sva_gh_scraper/data/full_repos/139900780
git clone --depth 1 --no-tags https://github.com/AlbertGuan/DE10_Demo.git f:/verilog_sva_gh_scraper/data/full_repos/142236214
git clone --depth 1 --no-tags https://github.com/heysun0728/DigitalSystem2018.git f:/verilog_sva_gh_scraper/data/full_repos/141689047
git clone --depth 1 --no-tags https://github.com/irenelee914/maze-game.git f:/verilog_sva_gh_scraper/data/full_repos/137551270
git clone --depth 1 --no-tags https://github.com/kdewald/itba-e3-verilog-snippets.git f:/verilog_sva_gh_scraper/data/full_repos/138443719
git clone --depth 1 --no-tags https://github.com/tanasecatalina/FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/138012475
git clone --depth 1 --no-tags https://github.com/EnriqueGalan92/Scheduler.git f:/verilog_sva_gh_scraper/data/full_repos/139021331
git clone --depth 1 --no-tags https://github.com/pragasv/Image-downsampling---Altera-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/139110990
git clone --depth 1 --no-tags https://github.com/Cl0udi/Edge-Detection-Module.git f:/verilog_sva_gh_scraper/data/full_repos/139349533
git clone --depth 1 --no-tags https://github.com/q40603/computer-organization-single-cycle-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/139169990
git clone --depth 1 --no-tags https://github.com/FEI125/C3D_NNA.git f:/verilog_sva_gh_scraper/data/full_repos/142808324
git clone --depth 1 --no-tags https://github.com/sankalpshah21/FPGA-based-Audio-Processing.git f:/verilog_sva_gh_scraper/data/full_repos/143325791
git clone --depth 1 --no-tags https://github.com/sjacobust/Examen2.git f:/verilog_sva_gh_scraper/data/full_repos/139641099
git clone --depth 1 --no-tags https://github.com/nolderosw/henriquePSD.git f:/verilog_sva_gh_scraper/data/full_repos/139601342
git clone --depth 1 --no-tags https://github.com/finch185277/Computer-Organization.git f:/verilog_sva_gh_scraper/data/full_repos/140235990
git clone --depth 1 --no-tags https://github.com/HarikrishnaRanpariya/Ping-Pong-Game.git f:/verilog_sva_gh_scraper/data/full_repos/140768822
git clone --depth 1 --no-tags https://github.com/TharushiDeSilva/Traffic_Light_Controller.git f:/verilog_sva_gh_scraper/data/full_repos/140806425
git clone --depth 1 --no-tags https://github.com/DavisLiao/Kryon.git f:/verilog_sva_gh_scraper/data/full_repos/142990562
git clone --depth 1 --no-tags https://github.com/Silicon-wzh/Summer_curriculum_design.git f:/verilog_sva_gh_scraper/data/full_repos/140933926
git clone --depth 1 --no-tags https://github.com/clin99/batchflow.git f:/verilog_sva_gh_scraper/data/full_repos/141606485
git clone --depth 1 --no-tags https://github.com/BrunoDamacena/laoc2-pratica4.git f:/verilog_sva_gh_scraper/data/full_repos/136645380
git clone --depth 1 --no-tags https://github.com/Dafenghh/MultipleCycleCPU_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/138239718
git clone --depth 1 --no-tags https://github.com/wuzht/Verilog-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/138253903
git clone --depth 1 --no-tags https://github.com/ayutiwas/FPGA-Hardware.git f:/verilog_sva_gh_scraper/data/full_repos/138317749
git clone --depth 1 --no-tags https://github.com/jpeezzy/mathV.git f:/verilog_sva_gh_scraper/data/full_repos/137815981
git clone --depth 1 --no-tags https://github.com/HelloWorldSungin/Pipeline_superscaler.git f:/verilog_sva_gh_scraper/data/full_repos/137813471
git clone --depth 1 --no-tags https://github.com/ittiphatch/SHA-256_FPGA_ECA2.git f:/verilog_sva_gh_scraper/data/full_repos/137651258
git clone --depth 1 --no-tags https://github.com/kahofan/oscilloscope-based-on-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/139115620
git clone --depth 1 --no-tags https://github.com/Elemecca/signature-analyzer.git f:/verilog_sva_gh_scraper/data/full_repos/139268299
git clone --depth 1 --no-tags https://github.com/haykp/AXI_Stream_counter.git f:/verilog_sva_gh_scraper/data/full_repos/135045281
git clone --depth 1 --no-tags https://github.com/RHTome/digital-freq-meter.git f:/verilog_sva_gh_scraper/data/full_repos/135008983
git clone --depth 1 --no-tags https://github.com/andrew-waugh/V2Generator.git f:/verilog_sva_gh_scraper/data/full_repos/135954027
git clone --depth 1 --no-tags https://github.com/darshni11/FYP-repository.git f:/verilog_sva_gh_scraper/data/full_repos/136095350
git clone --depth 1 --no-tags https://github.com/vijithaisuru/ADS_Supiri_Project.git f:/verilog_sva_gh_scraper/data/full_repos/136908658
git clone --depth 1 --no-tags https://github.com/CircuitosLogicos2/CL2-2017.2--Reconfigurable-System-for-DC-Motor-Controlling.git f:/verilog_sva_gh_scraper/data/full_repos/136961408
git clone --depth 1 --no-tags https://github.com/coliveira4/EEM16-LogicDesign.git f:/verilog_sva_gh_scraper/data/full_repos/135478288
git clone --depth 1 --no-tags https://github.com/ppsseo18/CSED311.git f:/verilog_sva_gh_scraper/data/full_repos/136206672
git clone --depth 1 --no-tags https://github.com/Caopenny/Verilog-Exercise.git f:/verilog_sva_gh_scraper/data/full_repos/135706294
git clone --depth 1 --no-tags https://github.com/BlazeCode2/ABRUTECH_processor_manual.git f:/verilog_sva_gh_scraper/data/full_repos/141783066
git clone --depth 1 --no-tags https://github.com/lingchensanwen/computer_architecture.git f:/verilog_sva_gh_scraper/data/full_repos/141784345
git clone --depth 1 --no-tags https://github.com/SeiyaNozaki/DragonFW_OLD.git f:/verilog_sva_gh_scraper/data/full_repos/139519406
git clone --depth 1 --no-tags https://github.com/is682431/Roldan_Examen2.git f:/verilog_sva_gh_scraper/data/full_repos/139643291
git clone --depth 1 --no-tags https://github.com/joiemoie/BU-Computer-Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/139901843
git clone --depth 1 --no-tags https://github.com/barkove/FPGA-Encryptor.git f:/verilog_sva_gh_scraper/data/full_repos/142868779
git clone --depth 1 --no-tags https://github.com/ntwong0/vivado_experiment.git f:/verilog_sva_gh_scraper/data/full_repos/139538154
git clone --depth 1 --no-tags https://github.com/vvalmeidas/tec499-produto3.git f:/verilog_sva_gh_scraper/data/full_repos/140979334
git clone --depth 1 --no-tags https://github.com/andreidepart/hdl_sim_templates.git f:/verilog_sva_gh_scraper/data/full_repos/135402270
git clone --depth 1 --no-tags https://github.com/VALINT/verilog-EXAMPLES-.git f:/verilog_sva_gh_scraper/data/full_repos/142629941
git clone --depth 1 --no-tags https://github.com/Twofyw/cpu-course-design.git f:/verilog_sva_gh_scraper/data/full_repos/141069371
git clone --depth 1 --no-tags https://github.com/RobertTeodoropol/VerilogCPU.git f:/verilog_sva_gh_scraper/data/full_repos/141940089
git clone --depth 1 --no-tags https://github.com/FPGA-Bot-Yang/HK_FPGA_OpenCL_Labs.git f:/verilog_sva_gh_scraper/data/full_repos/141621698
git clone --depth 1 --no-tags https://github.com/sr-89-ee-ce/gameConsole.git f:/verilog_sva_gh_scraper/data/full_repos/139005529
git clone --depth 1 --no-tags https://github.com/puwasuru/CO221ALU.git f:/verilog_sva_gh_scraper/data/full_repos/139191314
git clone --depth 1 --no-tags https://github.com/josephsieang/Computer-Architecture-2018-Projects.git f:/verilog_sva_gh_scraper/data/full_repos/139097132
git clone --depth 1 --no-tags https://github.com/AlbertHuyb/MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/140137081
git clone --depth 1 --no-tags https://github.com/Wangld5/VHDL.git f:/verilog_sva_gh_scraper/data/full_repos/137907654
git clone --depth 1 --no-tags https://github.com/melissafalcao/cpu-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/140018342
git clone --depth 1 --no-tags https://github.com/ksungkeun84/complete_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/136555675
git clone --depth 1 --no-tags https://github.com/vad-rulezz/or1200.git f:/verilog_sva_gh_scraper/data/full_repos/136517062
git clone --depth 1 --no-tags https://github.com/htti/ddr3_test.git f:/verilog_sva_gh_scraper/data/full_repos/136488199
git clone --depth 1 --no-tags https://github.com/WesPain/TrafficLight.git f:/verilog_sva_gh_scraper/data/full_repos/135926051
git clone --depth 1 --no-tags https://github.com/davidcyuan/cs429h_s18.git f:/verilog_sva_gh_scraper/data/full_repos/135927841
git clone --depth 1 --no-tags https://github.com/RadhikaChawla/UART.git f:/verilog_sva_gh_scraper/data/full_repos/136343271
git clone --depth 1 --no-tags https://github.com/howardliu09/test_repo.git f:/verilog_sva_gh_scraper/data/full_repos/135814519
git clone --depth 1 --no-tags https://github.com/baolinhkn-zz/UCLA-CS-M152A.git f:/verilog_sva_gh_scraper/data/full_repos/136752066
git clone --depth 1 --no-tags https://github.com/Muyun99/Computer-Organization.git f:/verilog_sva_gh_scraper/data/full_repos/136818537
git clone --depth 1 --no-tags https://github.com/CircuitosLogicos2/CL2-2017.2-OMundoDoWumpus.git f:/verilog_sva_gh_scraper/data/full_repos/136659861
git clone --depth 1 --no-tags https://github.com/CircuitosLogicos2/CL2-2017.2-MoleAttack2.git f:/verilog_sva_gh_scraper/data/full_repos/137108672
git clone --depth 1 --no-tags https://github.com/renancfarias/CL2-2017.2-MoleAttack2.git f:/verilog_sva_gh_scraper/data/full_repos/137104995
git clone --depth 1 --no-tags https://github.com/tchandrahas/ECEN468.git f:/verilog_sva_gh_scraper/data/full_repos/135531466
git clone --depth 1 --no-tags https://github.com/vinilima07/tomasuloVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/135436887
git clone --depth 1 --no-tags https://github.com/noraacee/3d-camera.git f:/verilog_sva_gh_scraper/data/full_repos/134938886
git clone --depth 1 --no-tags https://github.com/nganinho/ArtyA7---single_port_ram.git f:/verilog_sva_gh_scraper/data/full_repos/137452197
git clone --depth 1 --no-tags https://github.com/tonggege001/Digits_Logic.git f:/verilog_sva_gh_scraper/data/full_repos/137461127
git clone --depth 1 --no-tags https://github.com/CurryYuan/cpu_design.git f:/verilog_sva_gh_scraper/data/full_repos/138238212
git clone --depth 1 --no-tags https://github.com/ryanwwest/MIPS-Pipelined-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/137617955
git clone --depth 1 --no-tags https://github.com/davidcastells/CommonHDLIPs.git f:/verilog_sva_gh_scraper/data/full_repos/138885718
git clone --depth 1 --no-tags https://github.com/veryjimmy/verilog_lab3.git f:/verilog_sva_gh_scraper/data/full_repos/140264443
git clone --depth 1 --no-tags https://github.com/BeeBeansTechnologies/SiTCP_Netlist_for_Virtex7.git f:/verilog_sva_gh_scraper/data/full_repos/138119070
git clone --depth 1 --no-tags https://github.com/PubuduC/Traffic-Controller-Simulation.git f:/verilog_sva_gh_scraper/data/full_repos/140783732
git clone --depth 1 --no-tags https://github.com/jordan-jia/HW-SW-Optimization.git f:/verilog_sva_gh_scraper/data/full_repos/140730424
git clone --depth 1 --no-tags https://github.com/AMALBYJU/Logisim_and_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/141915439
git clone --depth 1 --no-tags https://github.com/benpigchu/SYS-reinvention.git f:/verilog_sva_gh_scraper/data/full_repos/140539507
git clone --depth 1 --no-tags https://github.com/lzacchi/INE5406.git f:/verilog_sva_gh_scraper/data/full_repos/143328620
git clone --depth 1 --no-tags https://github.com/osamaadam/cpu-syouf-shamaa.git f:/verilog_sva_gh_scraper/data/full_repos/140114862
git clone --depth 1 --no-tags https://github.com/kingjy79/rlawhdduq1.git f:/verilog_sva_gh_scraper/data/full_repos/140063709
git clone --depth 1 --no-tags https://github.com/ke3lipox/Sistemasdigitais.git f:/verilog_sva_gh_scraper/data/full_repos/139197702
git clone --depth 1 --no-tags https://github.com/powlib/proj_afifo.git f:/verilog_sva_gh_scraper/data/full_repos/139108683
