<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.4"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RUR_NatsuRobo2022: C:/stm32/workspace/NatsuRobo2022/Sugoroku/lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">RUR_NatsuRobo2022
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.4 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_414748e41037e74ddb9551ca5eeaf77a.html">NatsuRobo2022</a></li><li class="navelem"><a class="el" href="dir_e8400f7ba17cec6ba04b9ed800c6a70d.html">Sugoroku</a></li><li class="navelem"><a class="el" href="dir_efaa1192ba9feabeb1f2c2d54a007975.html">lib</a></li><li class="navelem"><a class="el" href="dir_3c0a9bf22cb82149662be5730f37751e.html">STM32F4xx_StdPeriph_Driver</a></li><li class="navelem"><a class="el" href="dir_85129cd0b4a922475d03bbe787856d92.html">src</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">stm32f4xx_rcc.c</div></div>
</div><!--header-->
<div class="contents">
<a href="stm32f4xx__rcc_8c.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span> </div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span><span class="comment">/* Includes ------------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span><span class="preprocessor">#include &quot;<a class="code" href="stm32f4xx__rcc_8h.html">stm32f4xx_rcc.h</a>&quot;</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span> </div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span><span class="comment">/* Private typedef -----------------------------------------------------------*/</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span><span class="comment">/* Private define ------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span><span class="comment">/* ------------ RCC registers bit address in the alias region ----------- */</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno"><a class="line" href="group___r_c_c.html#ga539e07c3b3c55f1f1d47231341fb11e1">   73</a></span><span class="preprocessor">#define RCC_OFFSET                (RCC_BASE - PERIPH_BASE)</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span><span class="comment">/* --- CR Register ---*/</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span><span class="comment">/* Alias word address of HSION bit */</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno"><a class="line" href="group___r_c_c.html#gafa1d3d0ea72132df651c76fc1bdffffc">   76</a></span><span class="preprocessor">#define CR_OFFSET                 (RCC_OFFSET + 0x00)</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno"><a class="line" href="group___r_c_c.html#ga3d3085e491cbef815d223afbe5bf1930">   77</a></span><span class="preprocessor">#define HSION_BitNumber           0x00</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno"><a class="line" href="group___r_c_c.html#gac3290a833c0e35ec17d32c2d494e6133">   78</a></span><span class="preprocessor">#define CR_HSION_BB               (PERIPH_BB_BASE + (CR_OFFSET * 32) + (HSION_BitNumber * 4))</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span><span class="comment">/* Alias word address of CSSON bit */</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno"><a class="line" href="group___r_c_c.html#ga253fa44d87aabc55f0cd6628e77a51fd">   80</a></span><span class="preprocessor">#define CSSON_BitNumber           0x13</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno"><a class="line" href="group___r_c_c.html#gaca914aed10477ae4090fea0a9639b1ea">   81</a></span><span class="preprocessor">#define CR_CSSON_BB               (PERIPH_BB_BASE + (CR_OFFSET * 32) + (CSSON_BitNumber * 4))</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span><span class="comment">/* Alias word address of PLLON bit */</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno"><a class="line" href="group___r_c_c.html#gab24d7f5f8e4b3b717fd91b54f393f6a3">   83</a></span><span class="preprocessor">#define PLLON_BitNumber           0x18</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno"><a class="line" href="group___r_c_c.html#ga3f1fb2589cb8b5ac2f7121aba1135a5f">   84</a></span><span class="preprocessor">#define CR_PLLON_BB               (PERIPH_BB_BASE + (CR_OFFSET * 32) + (PLLON_BitNumber * 4))</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span><span class="comment">/* Alias word address of PLLI2SON bit */</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno"><a class="line" href="group___r_c_c.html#gabae59c3e4200523e3aa5b6e10aee8c46">   86</a></span><span class="preprocessor">#define PLLI2SON_BitNumber        0x1A</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno"><a class="line" href="group___r_c_c.html#ga0c0fb27aba4eb660f7590252596bdfc5">   87</a></span><span class="preprocessor">#define CR_PLLI2SON_BB            (PERIPH_BB_BASE + (CR_OFFSET * 32) + (PLLI2SON_BitNumber * 4))</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span> </div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span><span class="comment">/* Alias word address of PLLSAION bit */</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno"><a class="line" href="group___r_c_c.html#ga786a15b370532d6429e03a9f9d226be7">   90</a></span><span class="preprocessor">#define PLLSAION_BitNumber        0x1C</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno"><a class="line" href="group___r_c_c.html#gab84e7d3874237ee56e5cb3a26644cd13">   91</a></span><span class="preprocessor">#define CR_PLLSAION_BB            (PERIPH_BB_BASE + (CR_OFFSET * 32) + (PLLSAION_BitNumber * 4))</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span> </div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span><span class="comment">/* --- CFGR Register ---*/</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span><span class="comment">/* Alias word address of I2SSRC bit */</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno"><a class="line" href="group___r_c_c.html#ga8682298330c3b9bae1992e4f1a0af985">   95</a></span><span class="preprocessor">#define CFGR_OFFSET               (RCC_OFFSET + 0x08)</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno"><a class="line" href="group___r_c_c.html#ga9561d436b438d8f513b754f1934c3e30">   96</a></span><span class="preprocessor">#define I2SSRC_BitNumber          0x17</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno"><a class="line" href="group___r_c_c.html#ga9076f5ddbb262fd45584702f5d280c9e">   97</a></span><span class="preprocessor">#define CFGR_I2SSRC_BB            (PERIPH_BB_BASE + (CFGR_OFFSET * 32) + (I2SSRC_BitNumber * 4))</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span> </div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span><span class="comment">/* --- BDCR Register ---*/</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span><span class="comment">/* Alias word address of RTCEN bit */</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno"><a class="line" href="group___r_c_c.html#ga5f8a0c3cb5f5c835bf7eef09515138ad">  101</a></span><span class="preprocessor">#define BDCR_OFFSET               (RCC_OFFSET + 0x70)</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno"><a class="line" href="group___r_c_c.html#ga9302c551752124766afc4cee65436405">  102</a></span><span class="preprocessor">#define RTCEN_BitNumber           0x0F</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno"><a class="line" href="group___r_c_c.html#gaf70aaf70b0752ccb3a60307b2fb46038">  103</a></span><span class="preprocessor">#define BDCR_RTCEN_BB             (PERIPH_BB_BASE + (BDCR_OFFSET * 32) + (RTCEN_BitNumber * 4))</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span><span class="comment">/* Alias word address of BDRST bit */</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno"><a class="line" href="group___r_c_c.html#gae6718158034388d8fde8caaa28ffe8b9">  105</a></span><span class="preprocessor">#define BDRST_BitNumber           0x10</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno"><a class="line" href="group___r_c_c.html#ga892fdf297b85b85cbaf0723649b31818">  106</a></span><span class="preprocessor">#define BDCR_BDRST_BB             (PERIPH_BB_BASE + (BDCR_OFFSET * 32) + (BDRST_BitNumber * 4))</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span> </div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span><span class="comment">/* --- CSR Register ---*/</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span><span class="comment">/* Alias word address of LSION bit */</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno"><a class="line" href="group___r_c_c.html#ga984cbe73312b6d3d355c5053763d499a">  110</a></span><span class="preprocessor">#define CSR_OFFSET                (RCC_OFFSET + 0x74)</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno"><a class="line" href="group___r_c_c.html#ga3f9dbe50769ce2a63ae12520433b9b40">  111</a></span><span class="preprocessor">#define LSION_BitNumber           0x00</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno"><a class="line" href="group___r_c_c.html#gaa253e36e7e5fb02998c0e4d0388abc52">  112</a></span><span class="preprocessor">#define CSR_LSION_BB              (PERIPH_BB_BASE + (CSR_OFFSET * 32) + (LSION_BitNumber * 4))</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span> </div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span><span class="comment">/* --- DCKCFGR Register ---*/</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span><span class="comment">/* Alias word address of TIMPRE bit */</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno"><a class="line" href="group___r_c_c.html#ga622e592eac9f955633832687cb4aacbd">  116</a></span><span class="preprocessor">#define DCKCFGR_OFFSET            (RCC_OFFSET + 0x8C)</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno"><a class="line" href="group___r_c_c.html#ga3e4d33566ef60a5220ce491e74a34478">  117</a></span><span class="preprocessor">#define TIMPRE_BitNumber          0x18</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno"><a class="line" href="group___r_c_c.html#gaff212f4f5168f26347acf1abbb331961">  118</a></span><span class="preprocessor">#define DCKCFGR_TIMPRE_BB         (PERIPH_BB_BASE + (DCKCFGR_OFFSET * 32) + (TIMPRE_BitNumber * 4))</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span>    </div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span><span class="comment">/* --- CFGR Register ---*/</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno"><a class="line" href="group___r_c_c.html#gafb1e90a88869585b970749de3c16ce4a">  121</a></span><span class="preprocessor">#define RCC_CFGR_OFFSET            (RCC_OFFSET + 0x08)</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span><span class="preprocessor"> #if defined(STM32F410xx)</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span><span class="comment">/* Alias word address of MCO1EN bit */</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span><span class="preprocessor">#define RCC_MCO1EN_BIT_NUMBER      0x8</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span><span class="preprocessor">#define RCC_CFGR_MCO1EN_BB         (PERIPH_BB_BASE + (RCC_CFGR_OFFSET * 32) + (RCC_MCO1EN_BIT_NUMBER * 4))</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span> </div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span><span class="comment">/* Alias word address of MCO2EN bit */</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span><span class="preprocessor">#define RCC_MCO2EN_BIT_NUMBER      0x9</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span><span class="preprocessor">#define RCC_CFGR_MCO2EN_BB         (PERIPH_BB_BASE + (RCC_CFGR_OFFSET * 32) + (RCC_MCO2EN_BIT_NUMBER * 4))</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F410xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span><span class="comment">/* ---------------------- RCC registers bit mask ------------------------ */</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span><span class="comment">/* CFGR register bit mask */</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno"><a class="line" href="group___r_c_c.html#gabd7dd9cf31a9cc27fd9c0c1624f9a298">  133</a></span><span class="preprocessor">#define CFGR_MCO2_RESET_MASK      ((uint32_t)0x07FFFFFF)</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno"><a class="line" href="group___r_c_c.html#ga51f5130a66963090dc02b4ebd47e2f83">  134</a></span><span class="preprocessor">#define CFGR_MCO1_RESET_MASK      ((uint32_t)0xF89FFFFF)</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span> </div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span><span class="comment">/* RCC Flag Mask */</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno"><a class="line" href="group___r_c_c.html#ga890221cb651a3f30f6d1bca0d9b0e13d">  137</a></span><span class="preprocessor">#define FLAG_MASK                 ((uint8_t)0x1F)</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span> </div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span><span class="comment">/* CR register byte 3 (Bits[23:16]) base address */</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno"><a class="line" href="group___r_c_c.html#ga9b2724575bb34217aeddcb69c41a1547">  140</a></span><span class="preprocessor">#define CR_BYTE3_ADDRESS          ((uint32_t)0x40023802)</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span> </div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span><span class="comment">/* CIR register byte 2 (Bits[15:8]) base address */</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno"><a class="line" href="group___r_c_c.html#gaab58c3f3f81bf1ab9a14cf3fececd8c4">  143</a></span><span class="preprocessor">#define CIR_BYTE2_ADDRESS         ((uint32_t)(RCC_BASE + 0x0C + 0x01))</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span> </div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span><span class="comment">/* CIR register byte 3 (Bits[23:16]) base address */</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno"><a class="line" href="group___r_c_c.html#ga43f47430582c9575970901533e525bb5">  146</a></span><span class="preprocessor">#define CIR_BYTE3_ADDRESS         ((uint32_t)(RCC_BASE + 0x0C + 0x02))</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span> </div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span><span class="comment">/* BDCR register base address */</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno"><a class="line" href="group___r_c_c.html#ga40b5a415d697b6af7babd8a208c92435">  149</a></span><span class="preprocessor">#define BDCR_ADDRESS              (PERIPH_BASE + BDCR_OFFSET)</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span> </div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span><span class="comment">/* Private macro -------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span><span class="comment">/* Private variables ---------------------------------------------------------*/</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span><span class="keyword">static</span> <a class="code hl_define" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t APBAHBPrescTable[16] = {0, 0, 0, 0, 1, 2, 3, 4, 1, 2, 3, 4, 6, 7, 8, 9};</div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span> </div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span><span class="comment">/* Private function prototypes -----------------------------------------------*/</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span><span class="comment">/* Private functions ---------------------------------------------------------*/</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span> </div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno"><a class="line" href="group___r_c_c.html#ga413f6422be11b1334abe60b3bff2e062">  225</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___r_c_c___group1.html#ga413f6422be11b1334abe60b3bff2e062">RCC_DeInit</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span>{</div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span>  <span class="comment">/* Set HSION bit */</span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR |= (uint32_t)0x00000001;</div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span> </div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span>  <span class="comment">/* Reset CFGR register */</span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR = 0x00000000;</div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span> </div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span>  <span class="comment">/* Reset HSEON, CSSON, PLLON, PLLI2S and PLLSAI(STM32F42xxx/43xxx/446xx/469xx/479xx devices) bits */</span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR &amp;= (uint32_t)0xEAF6FFFF;</div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span>  </div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span>  <span class="comment">/* Reset PLLCFGR register */</span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR = 0x24003010;</div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span> </div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span><span class="preprocessor">#if defined(STM32F40_41xxx) || defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM32F401xx) || defined(STM32F411xE) || defined(STM32F446xx) || defined(STM32F469_479xx)  </span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span>  <span class="comment">/* Reset PLLI2SCFGR register */</span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLI2SCFGR = 0x20003000;</div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F40_41xxx || STM32F427_437xx || STM32F429_439xx || STM32F401xx || STM32F411xE || STM32F446xx || STM32F469_479xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span> </div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span><span class="preprocessor">#if defined(STM32F40_41xxx) || defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM32F446xx) || defined(STM32F469_479xx) </span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span>  <span class="comment">/* Reset PLLSAICFGR register, only available for STM32F42xxx/43xxx/446xx/469xx/479xx devices */</span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLSAICFGR = 0x24003000;</div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F40_41xxx || STM32F427_437xx || STM32F429_439xx || STM32F446xx || STM32F469_479xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span>  </div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span>  <span class="comment">/* Reset HSEBYP bit */</span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR &amp;= (uint32_t)0xFFFBFFFF;</div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span> </div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span>  <span class="comment">/* Disable all interrupts */</span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIR = 0x00000000;</div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span> </div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span>  <span class="comment">/* Disable Timers clock prescalers selection, only available for STM32F42/43xxx devices */</span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;DCKCFGR = 0x00000000;</div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span>  </div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span><span class="preprocessor">#if defined(STM32F410xx)</span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span>  <span class="comment">/* Disable LPTIM and FMPI2C clock prescalers selection, only available for STM32F410xx devices */</span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;DCKCFGR2 = 0x00000000;</div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F410xx */</span><span class="preprocessor">  </span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span>}</div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span> </div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno"><a class="line" href="group___r_c_c.html#ga523b06e73f6aa8a03e42299c855066a8">  284</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___r_c_c___group1.html#ga523b06e73f6aa8a03e42299c855066a8">RCC_HSEConfig</a>(uint8_t RCC_HSE)</div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span>{</div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___r_c_c___h_s_e__configuration.html#ga287bbcafd73d07ec915c2f793301908a">IS_RCC_HSE</a>(RCC_HSE));</div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span> </div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span>  <span class="comment">/* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/</span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span>  *(<a class="code hl_define" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t *) <a class="code hl_define" href="group___r_c_c.html#ga9b2724575bb34217aeddcb69c41a1547">CR_BYTE3_ADDRESS</a> = <a class="code hl_define" href="group___r_c_c___h_s_e__configuration.html#ga1616626d23fbce440398578855df6f97">RCC_HSE_OFF</a>;</div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span> </div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span>  <span class="comment">/* Set the new HSE configuration -------------------------------------------*/</span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span>  *(<a class="code hl_define" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t *) <a class="code hl_define" href="group___r_c_c.html#ga9b2724575bb34217aeddcb69c41a1547">CR_BYTE3_ADDRESS</a> = RCC_HSE;</div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span>}</div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span> </div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno"><a class="line" href="group___r_c_c.html#gae0f15692614dd048ee4110a056f001dc">  308</a></span><a class="code hl_enumeration" href="group___exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a> <a class="code hl_function" href="group___r_c_c___group1.html#gae0f15692614dd048ee4110a056f001dc">RCC_WaitForHSEStartUp</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span>{</div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span>  <a class="code hl_define" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t startupcounter = 0;</div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span>  <a class="code hl_enumeration" href="group___exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a> status = <a class="code hl_enumvalue" href="group___exported__types.html#gga8333b96c67f83cba354b3407fcbb6ee8a2fd6f336d08340583bd620a7f5694c90">ERROR</a>;</div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span>  <a class="code hl_enumeration" href="group___exported__types.html#ga89136caac2e14c55151f527ac02daaff">FlagStatus</a> hsestatus = <a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>;</div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span>  <span class="comment">/* Wait till HSE is ready and if Time out is reached exit */</span></div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span>  <span class="keywordflow">do</span></div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span>  {</div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span>    hsestatus = <a class="code hl_function" href="group___r_c_c___group4.html#ga2897bdc52f272031c44fb1f72205d295">RCC_GetFlagStatus</a>(<a class="code hl_define" href="group___r_c_c___flag.html#ga173edf47bec93cf269a0e8d0fec9997c">RCC_FLAG_HSERDY</a>);</div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span>    startupcounter++;</div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span>  } <span class="keywordflow">while</span>((startupcounter != <a class="code hl_define" href="group___library__configuration__section.html#ga68ecbc9b0a1a40a1ec9d18d5e9747c4f">HSE_STARTUP_TIMEOUT</a>) &amp;&amp; (hsestatus == <a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>));</div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span> </div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="group___r_c_c___group4.html#ga2897bdc52f272031c44fb1f72205d295">RCC_GetFlagStatus</a>(<a class="code hl_define" href="group___r_c_c___flag.html#ga173edf47bec93cf269a0e8d0fec9997c">RCC_FLAG_HSERDY</a>) != <a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span>  {</div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span>    status = <a class="code hl_enumvalue" href="group___exported__types.html#gga8333b96c67f83cba354b3407fcbb6ee8ac7f69f7c9e5aea9b8f54cf02870e2bf8">SUCCESS</a>;</div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span>  }</div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span>  {</div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span>    status = <a class="code hl_enumvalue" href="group___exported__types.html#gga8333b96c67f83cba354b3407fcbb6ee8a2fd6f336d08340583bd620a7f5694c90">ERROR</a>;</div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span>  }</div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span>  <span class="keywordflow">return</span> (status);</div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span>}</div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span> </div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno"><a class="line" href="group___r_c_c.html#gaa2d6a35f5c2e0f86317c3beb222677fc">  339</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___r_c_c___group1.html#gaa2d6a35f5c2e0f86317c3beb222677fc">RCC_AdjustHSICalibrationValue</a>(uint8_t HSICalibrationValue)</div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span>{</div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span>  uint32_t tmpreg = 0;</div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___r_c_c___flag.html#gafda50a08dc048f7c272bf04ec9c2c2b7">IS_RCC_CALIBRATION_VALUE</a>(HSICalibrationValue));</div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span> </div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span>  tmpreg = <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR;</div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span> </div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span>  <span class="comment">/* Clear HSITRIM[4:0] bits */</span></div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span>  tmpreg &amp;= ~RCC_CR_HSITRIM;</div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span> </div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span>  <span class="comment">/* Set the HSITRIM[4:0] bits according to HSICalibrationValue value */</span></div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span>  tmpreg |= (uint32_t)HSICalibrationValue &lt;&lt; 3;</div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span> </div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span>  <span class="comment">/* Store the new value */</span></div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR = tmpreg;</div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span>}</div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span> </div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno"><a class="line" href="group___r_c_c.html#ga0c6772a1e43765909495f57815ef69e2">  375</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___r_c_c___group1.html#ga0c6772a1e43765909495f57815ef69e2">RCC_HSICmd</a>(<a class="code hl_enumeration" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span>{</div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span> </div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span>  *(<a class="code hl_define" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *) <a class="code hl_define" href="group___r_c_c.html#gac3290a833c0e35ec17d32c2d494e6133">CR_HSION_BB</a> = (uint32_t)NewState;</div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span>}</div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span> </div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno"><a class="line" href="group___r_c_c.html#ga65209ab5c3589b249c7d70f978735ca6">  400</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___r_c_c___group1.html#ga65209ab5c3589b249c7d70f978735ca6">RCC_LSEConfig</a>(uint8_t RCC_LSE)</div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span>{</div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___r_c_c___l_s_e___configuration.html#ga95d2678bf8f46e932e7cba75619a4d2c">IS_RCC_LSE</a>(RCC_LSE));</div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span> </div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span>  <span class="comment">/* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/</span></div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span>  <span class="comment">/* Reset LSEON bit */</span></div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno">  407</span>  *(<a class="code hl_define" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t *) <a class="code hl_define" href="group___r_c_c.html#ga40b5a415d697b6af7babd8a208c92435">BDCR_ADDRESS</a> = <a class="code hl_define" href="group___r_c_c___l_s_e___configuration.html#ga6645c27708d0cad1a4ab61d2abb24c77">RCC_LSE_OFF</a>;</div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span> </div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span>  <span class="comment">/* Reset LSEBYP bit */</span></div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span>  *(<a class="code hl_define" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t *) <a class="code hl_define" href="group___r_c_c.html#ga40b5a415d697b6af7babd8a208c92435">BDCR_ADDRESS</a> = <a class="code hl_define" href="group___r_c_c___l_s_e___configuration.html#ga6645c27708d0cad1a4ab61d2abb24c77">RCC_LSE_OFF</a>;</div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span> </div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span>  <span class="comment">/* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */</span></div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span>  <span class="keywordflow">switch</span> (RCC_LSE)</div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span>  {</div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno">  415</span>    <span class="keywordflow">case</span> <a class="code hl_define" href="group___r_c_c___l_s_e___configuration.html#gac981ea636c2f215e4473901e0912f55a">RCC_LSE_ON</a>:</div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span>      <span class="comment">/* Set LSEON bit */</span></div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span>      *(<a class="code hl_define" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t *) <a class="code hl_define" href="group___r_c_c.html#ga40b5a415d697b6af7babd8a208c92435">BDCR_ADDRESS</a> = <a class="code hl_define" href="group___r_c_c___l_s_e___configuration.html#gac981ea636c2f215e4473901e0912f55a">RCC_LSE_ON</a>;</div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span>    <span class="keywordflow">case</span> <a class="code hl_define" href="group___r_c_c___l_s_e___configuration.html#gac911af00bffa1bd1b1676f582a8a88e1">RCC_LSE_Bypass</a>:</div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span>      <span class="comment">/* Set LSEBYP and LSEON bits */</span></div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span>      *(<a class="code hl_define" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t *) <a class="code hl_define" href="group___r_c_c.html#ga40b5a415d697b6af7babd8a208c92435">BDCR_ADDRESS</a> = <a class="code hl_define" href="group___r_c_c___l_s_e___configuration.html#gac911af00bffa1bd1b1676f582a8a88e1">RCC_LSE_Bypass</a> | <a class="code hl_define" href="group___r_c_c___l_s_e___configuration.html#gac981ea636c2f215e4473901e0912f55a">RCC_LSE_ON</a>;</div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span>    <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span>  }</div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span>}</div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno">  427</span> </div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno"><a class="line" href="group___r_c_c.html#ga81e3ca29fd154ac2019bba6936d6d5ed">  440</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___r_c_c___group1.html#ga81e3ca29fd154ac2019bba6936d6d5ed">RCC_LSICmd</a>(<a class="code hl_enumeration" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span>{</div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span> </div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span>  *(<a class="code hl_define" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *) <a class="code hl_define" href="group___r_c_c.html#gaa253e36e7e5fb02998c0e4d0388abc52">CSR_LSION_BB</a> = (uint32_t)NewState;</div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span>}</div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span> </div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno">  448</span><span class="preprocessor">#if defined(STM32F410xx) || defined(STM32F412xG) || defined(STM32F446xx) || defined(STM32F469_479xx)</span></div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno">  488</span><span class="keywordtype">void</span> RCC_PLLConfig(uint32_t RCC_PLLSource, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP, uint32_t PLLQ, uint32_t PLLR)</div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno">  489</span>{</div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno">  490</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno">  491</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___r_c_c___p_l_l___clock___source.html#ga8a8a84a16989bb4e5aca1af65ccf9a1b">IS_RCC_PLL_SOURCE</a>(RCC_PLLSource));</div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno">  492</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___r_c_c___p_l_l___clock___source.html#ga8db327c085e20aeb673a9784f8508597">IS_RCC_PLLM_VALUE</a>(PLLM));</div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno">  493</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___r_c_c___p_l_l___clock___source.html#ga12835741fbedd278ad1e91abebe00837">IS_RCC_PLLN_VALUE</a>(PLLN));</div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno">  494</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___r_c_c___p_l_l___clock___source.html#gad808f83505f4e802e5bafab7831f0235">IS_RCC_PLLP_VALUE</a>(PLLP));</div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno">  495</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___r_c_c___p_l_l___clock___source.html#gad66dbe75bf8ab2b64b200e796281a851">IS_RCC_PLLQ_VALUE</a>(PLLQ));</div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno">  496</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_RCC_PLLR_VALUE(PLLR));</div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno">  497</span>  </div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR = PLLM | (PLLN &lt;&lt; 6) | (((PLLP &gt;&gt; 1) -1) &lt;&lt; 16) | (RCC_PLLSource) |</div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span>                 (PLLQ &lt;&lt; 24) | (PLLR &lt;&lt; 28);</div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno">  500</span>}</div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno">  501</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F410xx || STM32F412xG || STM32F446xx || STM32F469_479xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno">  502</span> </div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno">  503</span><span class="preprocessor">#if defined(STM32F40_41xxx) || defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM32F401xx) || defined(STM32F411xE)</span></div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno">  539</span><span class="keywordtype">void</span> RCC_PLLConfig(uint32_t RCC_PLLSource, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP, uint32_t PLLQ)</div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno">  540</span>{</div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno">  541</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno">  542</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___r_c_c___p_l_l___clock___source.html#ga8a8a84a16989bb4e5aca1af65ccf9a1b">IS_RCC_PLL_SOURCE</a>(RCC_PLLSource));</div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno">  543</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___r_c_c___p_l_l___clock___source.html#ga8db327c085e20aeb673a9784f8508597">IS_RCC_PLLM_VALUE</a>(PLLM));</div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno">  544</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___r_c_c___p_l_l___clock___source.html#ga12835741fbedd278ad1e91abebe00837">IS_RCC_PLLN_VALUE</a>(PLLN));</div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno">  545</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___r_c_c___p_l_l___clock___source.html#gad808f83505f4e802e5bafab7831f0235">IS_RCC_PLLP_VALUE</a>(PLLP));</div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno">  546</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___r_c_c___p_l_l___clock___source.html#gad66dbe75bf8ab2b64b200e796281a851">IS_RCC_PLLQ_VALUE</a>(PLLQ));</div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno">  547</span> </div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno">  548</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR = PLLM | (PLLN &lt;&lt; 6) | (((PLLP &gt;&gt; 1) -1) &lt;&lt; 16) | (RCC_PLLSource) |</div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno">  549</span>                 (PLLQ &lt;&lt; 24);</div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno">  550</span>}</div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno">  551</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F40_41xxx || STM32F427_437xx || STM32F429_439xx || STM32F401xx || STM32F411xE */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno">  552</span> </div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno"><a class="line" href="group___r_c_c.html#ga84dee53c75e58fdb53571716593c2272">  563</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___r_c_c___group1.html#ga84dee53c75e58fdb53571716593c2272">RCC_PLLCmd</a>(<a class="code hl_enumeration" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno">  564</span>{</div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno">  565</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno">  566</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno">  567</span>  *(<a class="code hl_define" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *) <a class="code hl_define" href="group___r_c_c.html#ga3f1fb2589cb8b5ac2f7121aba1135a5f">CR_PLLON_BB</a> = (uint32_t)NewState;</div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno">  568</span>}</div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno">  569</span> </div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno">  570</span><span class="preprocessor">#if defined(STM32F40_41xxx) || defined(STM32F401xx)</span></div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno">  593</span><span class="keywordtype">void</span> RCC_PLLI2SConfig(uint32_t PLLI2SN, uint32_t PLLI2SR)</div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno">  594</span>{</div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno">  595</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno">  596</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___r_c_c___p_l_l___clock___source.html#gac30fb7f6fe9f22a7d6c5585909db5c3c">IS_RCC_PLLI2SN_VALUE</a>(PLLI2SN));</div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno">  597</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___r_c_c___p_l_l___clock___source.html#gaa2fece4b24f6219b423e1b092b7705c8">IS_RCC_PLLI2SR_VALUE</a>(PLLI2SR));</div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno">  598</span> </div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno">  599</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLI2SCFGR = (PLLI2SN &lt;&lt; 6) | (PLLI2SR &lt;&lt; 28);</div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno">  600</span>}</div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno">  601</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F40_41xxx || STM32F401xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno">  602</span> </div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno">  603</span><span class="preprocessor">#if defined(STM32F411xE)</span></div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno">  631</span><span class="keywordtype">void</span> RCC_PLLI2SConfig(uint32_t PLLI2SN, uint32_t PLLI2SR, uint32_t PLLI2SM)</div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno">  632</span>{</div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno">  633</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno">  634</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___r_c_c___p_l_l___clock___source.html#gac30fb7f6fe9f22a7d6c5585909db5c3c">IS_RCC_PLLI2SN_VALUE</a>(PLLI2SN));</div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno">  635</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___r_c_c___p_l_l___clock___source.html#ga339fbc3266467ef2d551ed99b05741ad">IS_RCC_PLLI2SM_VALUE</a>(PLLI2SM));</div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno">  636</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___r_c_c___p_l_l___clock___source.html#gaa2fece4b24f6219b423e1b092b7705c8">IS_RCC_PLLI2SR_VALUE</a>(PLLI2SR));</div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno">  637</span> </div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno">  638</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLI2SCFGR = (PLLI2SN &lt;&lt; 6) | (PLLI2SR &lt;&lt; 28) | PLLI2SM;</div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno">  639</span>}</div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno">  640</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F411xE */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno">  641</span> </div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno">  642</span><span class="preprocessor">#if defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM32F469_479xx)</span></div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno">  667</span><span class="keywordtype">void</span> RCC_PLLI2SConfig(uint32_t PLLI2SN, uint32_t PLLI2SQ, uint32_t PLLI2SR)</div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno">  668</span>{</div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno">  669</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno">  670</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___r_c_c___p_l_l___clock___source.html#gac30fb7f6fe9f22a7d6c5585909db5c3c">IS_RCC_PLLI2SN_VALUE</a>(PLLI2SN));</div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno">  671</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___r_c_c___p_l_l___clock___source.html#gafedb34faed940069eb7485776e5875c5">IS_RCC_PLLI2SQ_VALUE</a>(PLLI2SQ));</div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno">  672</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___r_c_c___p_l_l___clock___source.html#gaa2fece4b24f6219b423e1b092b7705c8">IS_RCC_PLLI2SR_VALUE</a>(PLLI2SR));</div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno">  673</span> </div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno">  674</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLI2SCFGR = (PLLI2SN &lt;&lt; 6) | (PLLI2SQ &lt;&lt; 24) | (PLLI2SR &lt;&lt; 28);</div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno">  675</span>}</div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno">  676</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F427_437xx || STM32F429_439xx || STM32F469_479xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno">  677</span> </div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno">  678</span><span class="preprocessor">#if defined(STM32F412xG ) || defined(STM32F446xx)</span></div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno">  713</span><span class="keywordtype">void</span> RCC_PLLI2SConfig(uint32_t PLLI2SM, uint32_t PLLI2SN, uint32_t PLLI2SP, uint32_t PLLI2SQ, uint32_t PLLI2SR)</div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno">  714</span>{</div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno">  715</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno">  716</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___r_c_c___p_l_l___clock___source.html#ga339fbc3266467ef2d551ed99b05741ad">IS_RCC_PLLI2SM_VALUE</a>(PLLI2SM));</div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno">  717</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___r_c_c___p_l_l___clock___source.html#gac30fb7f6fe9f22a7d6c5585909db5c3c">IS_RCC_PLLI2SN_VALUE</a>(PLLI2SN));</div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno">  718</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_RCC_PLLI2SP_VALUE(PLLI2SP));</div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno">  719</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___r_c_c___p_l_l___clock___source.html#gafedb34faed940069eb7485776e5875c5">IS_RCC_PLLI2SQ_VALUE</a>(PLLI2SQ));</div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno">  720</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___r_c_c___p_l_l___clock___source.html#gaa2fece4b24f6219b423e1b092b7705c8">IS_RCC_PLLI2SR_VALUE</a>(PLLI2SR));</div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno">  721</span> </div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno">  722</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLI2SCFGR =  PLLI2SM | (PLLI2SN &lt;&lt; 6) | (((PLLI2SP &gt;&gt; 1) -1) &lt;&lt; 16) | (PLLI2SQ &lt;&lt; 24) | (PLLI2SR &lt;&lt; 28);</div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno">  723</span>}</div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno">  724</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F412xG || STM32F446xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno">  725</span> </div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno"><a class="line" href="group___r_c_c.html#ga2efe493a6337d5e0034bfcdfb0f541e4">  732</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___r_c_c___group1.html#ga2efe493a6337d5e0034bfcdfb0f541e4">RCC_PLLI2SCmd</a>(<a class="code hl_enumeration" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno">  733</span>{</div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno">  734</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno">  735</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno">  736</span>  *(<a class="code hl_define" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *) <a class="code hl_define" href="group___r_c_c.html#ga0c0fb27aba4eb660f7590252596bdfc5">CR_PLLI2SON_BB</a> = (uint32_t)NewState;</div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno">  737</span>}</div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno">  738</span> </div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno">  739</span><span class="preprocessor">#if defined(STM32F469_479xx)</span></div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno">  765</span><span class="keywordtype">void</span> RCC_PLLSAIConfig(uint32_t PLLSAIN, uint32_t PLLSAIP, uint32_t PLLSAIQ, uint32_t PLLSAIR)</div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno">  766</span>{</div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno">  767</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno">  768</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___r_c_c___p_l_l___clock___source.html#ga400e5231409376eba690f252db7b2a19">IS_RCC_PLLSAIN_VALUE</a>(PLLSAIN));</div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno">  769</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_RCC_PLLSAIP_VALUE(PLLSAIP));</div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno">  770</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___r_c_c___p_l_l___clock___source.html#ga505ad7125d7fbf79e8520912e4bbd761">IS_RCC_PLLSAIQ_VALUE</a>(PLLSAIQ));</div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno">  771</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___r_c_c___p_l_l___clock___source.html#ga62ec96fd175b9eaa54709bf76f5a344b">IS_RCC_PLLSAIR_VALUE</a>(PLLSAIR));</div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno">  772</span> </div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno">  773</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLSAICFGR = (PLLSAIN &lt;&lt; 6) | (((PLLSAIP &gt;&gt; 1) -1) &lt;&lt; 16) | (PLLSAIQ &lt;&lt; 24) | (PLLSAIR &lt;&lt; 28);</div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno">  774</span>}</div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno">  775</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F469_479xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno">  776</span> </div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno">  777</span><span class="preprocessor">#if defined(STM32F446xx)</span></div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno">  806</span><span class="keywordtype">void</span> RCC_PLLSAIConfig(uint32_t PLLSAIM, uint32_t PLLSAIN, uint32_t PLLSAIP, uint32_t PLLSAIQ)</div>
<div class="line"><a id="l00807" name="l00807"></a><span class="lineno">  807</span>{</div>
<div class="line"><a id="l00808" name="l00808"></a><span class="lineno">  808</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00809" name="l00809"></a><span class="lineno">  809</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_RCC_PLLSAIM_VALUE(PLLSAIM));</div>
<div class="line"><a id="l00810" name="l00810"></a><span class="lineno">  810</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___r_c_c___p_l_l___clock___source.html#ga400e5231409376eba690f252db7b2a19">IS_RCC_PLLSAIN_VALUE</a>(PLLSAIN));</div>
<div class="line"><a id="l00811" name="l00811"></a><span class="lineno">  811</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_RCC_PLLSAIP_VALUE(PLLSAIP));</div>
<div class="line"><a id="l00812" name="l00812"></a><span class="lineno">  812</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___r_c_c___p_l_l___clock___source.html#ga505ad7125d7fbf79e8520912e4bbd761">IS_RCC_PLLSAIQ_VALUE</a>(PLLSAIQ));</div>
<div class="line"><a id="l00813" name="l00813"></a><span class="lineno">  813</span> </div>
<div class="line"><a id="l00814" name="l00814"></a><span class="lineno">  814</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLSAICFGR = PLLSAIM | (PLLSAIN &lt;&lt; 6) | (((PLLSAIP &gt;&gt; 1) -1) &lt;&lt; 16)  | (PLLSAIQ &lt;&lt; 24);</div>
<div class="line"><a id="l00815" name="l00815"></a><span class="lineno">  815</span>}</div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno">  816</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F446xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno">  817</span> </div>
<div class="line"><a id="l00818" name="l00818"></a><span class="lineno">  818</span><span class="preprocessor">#if defined(STM32F40_41xxx) || defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM32F401xx) || defined(STM32F411xE)</span></div>
<div class="line"><a id="l00841" name="l00841"></a><span class="lineno">  841</span><span class="keywordtype">void</span> RCC_PLLSAIConfig(uint32_t PLLSAIN, uint32_t PLLSAIQ, uint32_t PLLSAIR)</div>
<div class="line"><a id="l00842" name="l00842"></a><span class="lineno">  842</span>{</div>
<div class="line"><a id="l00843" name="l00843"></a><span class="lineno">  843</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00844" name="l00844"></a><span class="lineno">  844</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___r_c_c___p_l_l___clock___source.html#ga400e5231409376eba690f252db7b2a19">IS_RCC_PLLSAIN_VALUE</a>(PLLSAIN));</div>
<div class="line"><a id="l00845" name="l00845"></a><span class="lineno">  845</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___r_c_c___p_l_l___clock___source.html#ga62ec96fd175b9eaa54709bf76f5a344b">IS_RCC_PLLSAIR_VALUE</a>(PLLSAIR));</div>
<div class="line"><a id="l00846" name="l00846"></a><span class="lineno">  846</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___r_c_c___p_l_l___clock___source.html#ga505ad7125d7fbf79e8520912e4bbd761">IS_RCC_PLLSAIQ_VALUE</a>(PLLSAIQ));</div>
<div class="line"><a id="l00847" name="l00847"></a><span class="lineno">  847</span>  </div>
<div class="line"><a id="l00848" name="l00848"></a><span class="lineno">  848</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLSAICFGR = (PLLSAIN &lt;&lt; 6) | (PLLSAIQ &lt;&lt; 24) | (PLLSAIR &lt;&lt; 28);</div>
<div class="line"><a id="l00849" name="l00849"></a><span class="lineno">  849</span>}</div>
<div class="line"><a id="l00850" name="l00850"></a><span class="lineno">  850</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F40_41xxx || STM32F427_437xx || STM32F429_439xx || STM32F401xx || STM32F411xE */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00851" name="l00851"></a><span class="lineno">  851</span> </div>
<div class="line"><a id="l00861" name="l00861"></a><span class="lineno"><a class="line" href="group___r_c_c.html#gaf7b2c8f7533c8321dce97196d9f77fc1">  861</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___r_c_c___group1.html#gaf7b2c8f7533c8321dce97196d9f77fc1">RCC_PLLSAICmd</a>(<a class="code hl_enumeration" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div>
<div class="line"><a id="l00862" name="l00862"></a><span class="lineno">  862</span>{</div>
<div class="line"><a id="l00863" name="l00863"></a><span class="lineno">  863</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00864" name="l00864"></a><span class="lineno">  864</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div>
<div class="line"><a id="l00865" name="l00865"></a><span class="lineno">  865</span>  *(<a class="code hl_define" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *) <a class="code hl_define" href="group___r_c_c.html#gab84e7d3874237ee56e5cb3a26644cd13">CR_PLLSAION_BB</a> = (uint32_t)NewState;</div>
<div class="line"><a id="l00866" name="l00866"></a><span class="lineno">  866</span>}</div>
<div class="line"><a id="l00867" name="l00867"></a><span class="lineno">  867</span> </div>
<div class="line"><a id="l00879" name="l00879"></a><span class="lineno"><a class="line" href="group___r_c_c.html#ga0ff1fd7b9a8a49cdda11b7d7261c3494">  879</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___r_c_c___group1.html#ga0ff1fd7b9a8a49cdda11b7d7261c3494">RCC_ClockSecuritySystemCmd</a>(<a class="code hl_enumeration" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div>
<div class="line"><a id="l00880" name="l00880"></a><span class="lineno">  880</span>{</div>
<div class="line"><a id="l00881" name="l00881"></a><span class="lineno">  881</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00882" name="l00882"></a><span class="lineno">  882</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div>
<div class="line"><a id="l00883" name="l00883"></a><span class="lineno">  883</span>  *(<a class="code hl_define" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *) <a class="code hl_define" href="group___r_c_c.html#gaca914aed10477ae4090fea0a9639b1ea">CR_CSSON_BB</a> = (uint32_t)NewState;</div>
<div class="line"><a id="l00884" name="l00884"></a><span class="lineno">  884</span>}</div>
<div class="line"><a id="l00885" name="l00885"></a><span class="lineno">  885</span> </div>
<div class="line"><a id="l00904" name="l00904"></a><span class="lineno"><a class="line" href="group___r_c_c.html#ga15c9ecb6ef015ed008cb28e5b7a50531">  904</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___r_c_c___group1.html#ga15c9ecb6ef015ed008cb28e5b7a50531">RCC_MCO1Config</a>(uint32_t RCC_MCO1Source, uint32_t RCC_MCO1Div)</div>
<div class="line"><a id="l00905" name="l00905"></a><span class="lineno">  905</span>{</div>
<div class="line"><a id="l00906" name="l00906"></a><span class="lineno">  906</span>  uint32_t tmpreg = 0;</div>
<div class="line"><a id="l00907" name="l00907"></a><span class="lineno">  907</span>  </div>
<div class="line"><a id="l00908" name="l00908"></a><span class="lineno">  908</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00909" name="l00909"></a><span class="lineno">  909</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___r_c_c___m_c_o1___clock___source___prescaler.html#ga073031d9c90c555f7874912b7e4905f6">IS_RCC_MCO1SOURCE</a>(RCC_MCO1Source));</div>
<div class="line"><a id="l00910" name="l00910"></a><span class="lineno">  910</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___r_c_c___m_c_o1___clock___source___prescaler.html#ga8a8ff14a7fcdc6ef638ca8666e609c99">IS_RCC_MCO1DIV</a>(RCC_MCO1Div));  </div>
<div class="line"><a id="l00911" name="l00911"></a><span class="lineno">  911</span> </div>
<div class="line"><a id="l00912" name="l00912"></a><span class="lineno">  912</span>  tmpreg = <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR;</div>
<div class="line"><a id="l00913" name="l00913"></a><span class="lineno">  913</span> </div>
<div class="line"><a id="l00914" name="l00914"></a><span class="lineno">  914</span>  <span class="comment">/* Clear MCO1[1:0] and MCO1PRE[2:0] bits */</span></div>
<div class="line"><a id="l00915" name="l00915"></a><span class="lineno">  915</span>  tmpreg &amp;= <a class="code hl_define" href="group___r_c_c.html#ga51f5130a66963090dc02b4ebd47e2f83">CFGR_MCO1_RESET_MASK</a>;</div>
<div class="line"><a id="l00916" name="l00916"></a><span class="lineno">  916</span> </div>
<div class="line"><a id="l00917" name="l00917"></a><span class="lineno">  917</span>  <span class="comment">/* Select MCO1 clock source and prescaler */</span></div>
<div class="line"><a id="l00918" name="l00918"></a><span class="lineno">  918</span>  tmpreg |= RCC_MCO1Source | RCC_MCO1Div;</div>
<div class="line"><a id="l00919" name="l00919"></a><span class="lineno">  919</span>  </div>
<div class="line"><a id="l00920" name="l00920"></a><span class="lineno">  920</span>  <span class="comment">/* Store the new value */</span></div>
<div class="line"><a id="l00921" name="l00921"></a><span class="lineno">  921</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR = tmpreg;</div>
<div class="line"><a id="l00922" name="l00922"></a><span class="lineno">  922</span> </div>
<div class="line"><a id="l00923" name="l00923"></a><span class="lineno">  923</span><span class="preprocessor">#if defined(STM32F410xx)</span></div>
<div class="line"><a id="l00924" name="l00924"></a><span class="lineno">  924</span>  RCC_MCO1Cmd(<a class="code hl_enumvalue" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf">ENABLE</a>);</div>
<div class="line"><a id="l00925" name="l00925"></a><span class="lineno">  925</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F410xx */</span><span class="preprocessor">   </span></div>
<div class="line"><a id="l00926" name="l00926"></a><span class="lineno">  926</span>}</div>
<div class="line"><a id="l00927" name="l00927"></a><span class="lineno">  927</span> </div>
<div class="line"><a id="l00949" name="l00949"></a><span class="lineno"><a class="line" href="group___r_c_c.html#gaf50f10675b747de60c739e44e5c22aee">  949</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___r_c_c___group1.html#gaf50f10675b747de60c739e44e5c22aee">RCC_MCO2Config</a>(uint32_t RCC_MCO2Source, uint32_t RCC_MCO2Div)</div>
<div class="line"><a id="l00950" name="l00950"></a><span class="lineno">  950</span>{</div>
<div class="line"><a id="l00951" name="l00951"></a><span class="lineno">  951</span>  uint32_t tmpreg = 0;</div>
<div class="line"><a id="l00952" name="l00952"></a><span class="lineno">  952</span>  </div>
<div class="line"><a id="l00953" name="l00953"></a><span class="lineno">  953</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00954" name="l00954"></a><span class="lineno">  954</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___r_c_c___m_c_o2___clock___source___prescaler.html#ga99f4a9acbacb5e4d2b27bb9f4f2c0a2f">IS_RCC_MCO2SOURCE</a>(RCC_MCO2Source));</div>
<div class="line"><a id="l00955" name="l00955"></a><span class="lineno">  955</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___r_c_c___m_c_o2___clock___source___prescaler.html#gab28570d78a518bc83f82a96e7b0b8a73">IS_RCC_MCO2DIV</a>(RCC_MCO2Div));</div>
<div class="line"><a id="l00956" name="l00956"></a><span class="lineno">  956</span>  </div>
<div class="line"><a id="l00957" name="l00957"></a><span class="lineno">  957</span>  tmpreg = <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR;</div>
<div class="line"><a id="l00958" name="l00958"></a><span class="lineno">  958</span>  </div>
<div class="line"><a id="l00959" name="l00959"></a><span class="lineno">  959</span>  <span class="comment">/* Clear MCO2 and MCO2PRE[2:0] bits */</span></div>
<div class="line"><a id="l00960" name="l00960"></a><span class="lineno">  960</span>  tmpreg &amp;= <a class="code hl_define" href="group___r_c_c.html#gabd7dd9cf31a9cc27fd9c0c1624f9a298">CFGR_MCO2_RESET_MASK</a>;</div>
<div class="line"><a id="l00961" name="l00961"></a><span class="lineno">  961</span> </div>
<div class="line"><a id="l00962" name="l00962"></a><span class="lineno">  962</span>  <span class="comment">/* Select MCO2 clock source and prescaler */</span></div>
<div class="line"><a id="l00963" name="l00963"></a><span class="lineno">  963</span>  tmpreg |= RCC_MCO2Source | RCC_MCO2Div;</div>
<div class="line"><a id="l00964" name="l00964"></a><span class="lineno">  964</span>  </div>
<div class="line"><a id="l00965" name="l00965"></a><span class="lineno">  965</span>  <span class="comment">/* Store the new value */</span></div>
<div class="line"><a id="l00966" name="l00966"></a><span class="lineno">  966</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR = tmpreg;</div>
<div class="line"><a id="l00967" name="l00967"></a><span class="lineno">  967</span> </div>
<div class="line"><a id="l00968" name="l00968"></a><span class="lineno">  968</span><span class="preprocessor">#if defined(STM32F410xx)</span></div>
<div class="line"><a id="l00969" name="l00969"></a><span class="lineno">  969</span>  RCC_MCO2Cmd(<a class="code hl_enumvalue" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf">ENABLE</a>);</div>
<div class="line"><a id="l00970" name="l00970"></a><span class="lineno">  970</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F410xx */</span><span class="preprocessor">   </span></div>
<div class="line"><a id="l00971" name="l00971"></a><span class="lineno">  971</span>}</div>
<div class="line"><a id="l00972" name="l00972"></a><span class="lineno">  972</span> </div>
<div class="line"><a id="l01149" name="l01149"></a><span class="lineno"><a class="line" href="group___r_c_c.html#ga3551a36a8f0a3dc96a74d6b939048337"> 1149</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___r_c_c___group2.html#ga3551a36a8f0a3dc96a74d6b939048337">RCC_SYSCLKConfig</a>(uint32_t RCC_SYSCLKSource)</div>
<div class="line"><a id="l01150" name="l01150"></a><span class="lineno"> 1150</span>{</div>
<div class="line"><a id="l01151" name="l01151"></a><span class="lineno"> 1151</span>  uint32_t tmpreg = 0;</div>
<div class="line"><a id="l01152" name="l01152"></a><span class="lineno"> 1152</span> </div>
<div class="line"><a id="l01153" name="l01153"></a><span class="lineno"> 1153</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l01154" name="l01154"></a><span class="lineno"> 1154</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_RCC_SYSCLK_SOURCE(RCC_SYSCLKSource));</div>
<div class="line"><a id="l01155" name="l01155"></a><span class="lineno"> 1155</span> </div>
<div class="line"><a id="l01156" name="l01156"></a><span class="lineno"> 1156</span>  tmpreg = <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR;</div>
<div class="line"><a id="l01157" name="l01157"></a><span class="lineno"> 1157</span> </div>
<div class="line"><a id="l01158" name="l01158"></a><span class="lineno"> 1158</span>  <span class="comment">/* Clear SW[1:0] bits */</span></div>
<div class="line"><a id="l01159" name="l01159"></a><span class="lineno"> 1159</span>  tmpreg &amp;= ~RCC_CFGR_SW;</div>
<div class="line"><a id="l01160" name="l01160"></a><span class="lineno"> 1160</span> </div>
<div class="line"><a id="l01161" name="l01161"></a><span class="lineno"> 1161</span>  <span class="comment">/* Set SW[1:0] bits according to RCC_SYSCLKSource value */</span></div>
<div class="line"><a id="l01162" name="l01162"></a><span class="lineno"> 1162</span>  tmpreg |= RCC_SYSCLKSource;</div>
<div class="line"><a id="l01163" name="l01163"></a><span class="lineno"> 1163</span> </div>
<div class="line"><a id="l01164" name="l01164"></a><span class="lineno"> 1164</span>  <span class="comment">/* Store the new value */</span></div>
<div class="line"><a id="l01165" name="l01165"></a><span class="lineno"> 1165</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR = tmpreg;</div>
<div class="line"><a id="l01166" name="l01166"></a><span class="lineno"> 1166</span>}</div>
<div class="line"><a id="l01167" name="l01167"></a><span class="lineno"> 1167</span> </div>
<div class="line"><a id="l01178" name="l01178"></a><span class="lineno"><a class="line" href="group___r_c_c.html#gaaeb32311c208b2a980841c9c884a41ea"> 1178</a></span>uint8_t <a class="code hl_function" href="group___r_c_c___group2.html#gaaeb32311c208b2a980841c9c884a41ea">RCC_GetSYSCLKSource</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01179" name="l01179"></a><span class="lineno"> 1179</span>{</div>
<div class="line"><a id="l01180" name="l01180"></a><span class="lineno"> 1180</span>  <span class="keywordflow">return</span> ((uint8_t)(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga15bf2269500dc97e137315f44aa015c9">RCC_CFGR_SWS</a>));</div>
<div class="line"><a id="l01181" name="l01181"></a><span class="lineno"> 1181</span>}</div>
<div class="line"><a id="l01182" name="l01182"></a><span class="lineno"> 1182</span> </div>
<div class="line"><a id="l01203" name="l01203"></a><span class="lineno"><a class="line" href="group___r_c_c.html#ga9d0aec72e236c6cdf3a3a82dfb525491"> 1203</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___r_c_c___group2.html#ga9d0aec72e236c6cdf3a3a82dfb525491">RCC_HCLKConfig</a>(uint32_t RCC_SYSCLK)</div>
<div class="line"><a id="l01204" name="l01204"></a><span class="lineno"> 1204</span>{</div>
<div class="line"><a id="l01205" name="l01205"></a><span class="lineno"> 1205</span>  uint32_t tmpreg = 0;</div>
<div class="line"><a id="l01206" name="l01206"></a><span class="lineno"> 1206</span>  </div>
<div class="line"><a id="l01207" name="l01207"></a><span class="lineno"> 1207</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l01208" name="l01208"></a><span class="lineno"> 1208</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___r_c_c___a_h_b___clock___source.html#ga6e9f1c193a2f41bcb3c2f7fa8459b5b3">IS_RCC_HCLK</a>(RCC_SYSCLK));</div>
<div class="line"><a id="l01209" name="l01209"></a><span class="lineno"> 1209</span> </div>
<div class="line"><a id="l01210" name="l01210"></a><span class="lineno"> 1210</span>  tmpreg = <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR;</div>
<div class="line"><a id="l01211" name="l01211"></a><span class="lineno"> 1211</span> </div>
<div class="line"><a id="l01212" name="l01212"></a><span class="lineno"> 1212</span>  <span class="comment">/* Clear HPRE[3:0] bits */</span></div>
<div class="line"><a id="l01213" name="l01213"></a><span class="lineno"> 1213</span>  tmpreg &amp;= ~RCC_CFGR_HPRE;</div>
<div class="line"><a id="l01214" name="l01214"></a><span class="lineno"> 1214</span> </div>
<div class="line"><a id="l01215" name="l01215"></a><span class="lineno"> 1215</span>  <span class="comment">/* Set HPRE[3:0] bits according to RCC_SYSCLK value */</span></div>
<div class="line"><a id="l01216" name="l01216"></a><span class="lineno"> 1216</span>  tmpreg |= RCC_SYSCLK;</div>
<div class="line"><a id="l01217" name="l01217"></a><span class="lineno"> 1217</span> </div>
<div class="line"><a id="l01218" name="l01218"></a><span class="lineno"> 1218</span>  <span class="comment">/* Store the new value */</span></div>
<div class="line"><a id="l01219" name="l01219"></a><span class="lineno"> 1219</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR = tmpreg;</div>
<div class="line"><a id="l01220" name="l01220"></a><span class="lineno"> 1220</span>}</div>
<div class="line"><a id="l01221" name="l01221"></a><span class="lineno"> 1221</span> </div>
<div class="line"><a id="l01234" name="l01234"></a><span class="lineno"><a class="line" href="group___r_c_c.html#ga448137346d4292985d4e7a61dd1a824f"> 1234</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___r_c_c___group2.html#ga448137346d4292985d4e7a61dd1a824f">RCC_PCLK1Config</a>(uint32_t RCC_HCLK)</div>
<div class="line"><a id="l01235" name="l01235"></a><span class="lineno"> 1235</span>{</div>
<div class="line"><a id="l01236" name="l01236"></a><span class="lineno"> 1236</span>  uint32_t tmpreg = 0;</div>
<div class="line"><a id="l01237" name="l01237"></a><span class="lineno"> 1237</span> </div>
<div class="line"><a id="l01238" name="l01238"></a><span class="lineno"> 1238</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l01239" name="l01239"></a><span class="lineno"> 1239</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___r_c_c___a_p_b1___a_p_b2___clock___source.html#gab70f1257ea47c1da4def8e351af4d9f2">IS_RCC_PCLK</a>(RCC_HCLK));</div>
<div class="line"><a id="l01240" name="l01240"></a><span class="lineno"> 1240</span> </div>
<div class="line"><a id="l01241" name="l01241"></a><span class="lineno"> 1241</span>  tmpreg = <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR;</div>
<div class="line"><a id="l01242" name="l01242"></a><span class="lineno"> 1242</span> </div>
<div class="line"><a id="l01243" name="l01243"></a><span class="lineno"> 1243</span>  <span class="comment">/* Clear PPRE1[2:0] bits */</span></div>
<div class="line"><a id="l01244" name="l01244"></a><span class="lineno"> 1244</span>  tmpreg &amp;= ~RCC_CFGR_PPRE1;</div>
<div class="line"><a id="l01245" name="l01245"></a><span class="lineno"> 1245</span> </div>
<div class="line"><a id="l01246" name="l01246"></a><span class="lineno"> 1246</span>  <span class="comment">/* Set PPRE1[2:0] bits according to RCC_HCLK value */</span></div>
<div class="line"><a id="l01247" name="l01247"></a><span class="lineno"> 1247</span>  tmpreg |= RCC_HCLK;</div>
<div class="line"><a id="l01248" name="l01248"></a><span class="lineno"> 1248</span> </div>
<div class="line"><a id="l01249" name="l01249"></a><span class="lineno"> 1249</span>  <span class="comment">/* Store the new value */</span></div>
<div class="line"><a id="l01250" name="l01250"></a><span class="lineno"> 1250</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR = tmpreg;</div>
<div class="line"><a id="l01251" name="l01251"></a><span class="lineno"> 1251</span>}</div>
<div class="line"><a id="l01252" name="l01252"></a><span class="lineno"> 1252</span> </div>
<div class="line"><a id="l01265" name="l01265"></a><span class="lineno"><a class="line" href="group___r_c_c.html#ga09f9c010a4adca9e036da42c2ca6126a"> 1265</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___r_c_c___group2.html#ga09f9c010a4adca9e036da42c2ca6126a">RCC_PCLK2Config</a>(uint32_t RCC_HCLK)</div>
<div class="line"><a id="l01266" name="l01266"></a><span class="lineno"> 1266</span>{</div>
<div class="line"><a id="l01267" name="l01267"></a><span class="lineno"> 1267</span>  uint32_t tmpreg = 0;</div>
<div class="line"><a id="l01268" name="l01268"></a><span class="lineno"> 1268</span> </div>
<div class="line"><a id="l01269" name="l01269"></a><span class="lineno"> 1269</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l01270" name="l01270"></a><span class="lineno"> 1270</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___r_c_c___a_p_b1___a_p_b2___clock___source.html#gab70f1257ea47c1da4def8e351af4d9f2">IS_RCC_PCLK</a>(RCC_HCLK));</div>
<div class="line"><a id="l01271" name="l01271"></a><span class="lineno"> 1271</span> </div>
<div class="line"><a id="l01272" name="l01272"></a><span class="lineno"> 1272</span>  tmpreg = <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR;</div>
<div class="line"><a id="l01273" name="l01273"></a><span class="lineno"> 1273</span> </div>
<div class="line"><a id="l01274" name="l01274"></a><span class="lineno"> 1274</span>  <span class="comment">/* Clear PPRE2[2:0] bits */</span></div>
<div class="line"><a id="l01275" name="l01275"></a><span class="lineno"> 1275</span>  tmpreg &amp;= ~RCC_CFGR_PPRE2;</div>
<div class="line"><a id="l01276" name="l01276"></a><span class="lineno"> 1276</span> </div>
<div class="line"><a id="l01277" name="l01277"></a><span class="lineno"> 1277</span>  <span class="comment">/* Set PPRE2[2:0] bits according to RCC_HCLK value */</span></div>
<div class="line"><a id="l01278" name="l01278"></a><span class="lineno"> 1278</span>  tmpreg |= RCC_HCLK &lt;&lt; 3;</div>
<div class="line"><a id="l01279" name="l01279"></a><span class="lineno"> 1279</span> </div>
<div class="line"><a id="l01280" name="l01280"></a><span class="lineno"> 1280</span>  <span class="comment">/* Store the new value */</span></div>
<div class="line"><a id="l01281" name="l01281"></a><span class="lineno"> 1281</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR = tmpreg;</div>
<div class="line"><a id="l01282" name="l01282"></a><span class="lineno"> 1282</span>}</div>
<div class="line"><a id="l01283" name="l01283"></a><span class="lineno"> 1283</span> </div>
<div class="line"><a id="l01317" name="l01317"></a><span class="lineno"><a class="line" href="group___r_c_c.html#ga3e9944fd1ed734275222bbb3e3f29993"> 1317</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___r_c_c___group2.html#ga3e9944fd1ed734275222bbb3e3f29993">RCC_GetClocksFreq</a>(<a class="code hl_struct" href="struct_r_c_c___clocks_type_def.html">RCC_ClocksTypeDef</a>* RCC_Clocks)</div>
<div class="line"><a id="l01318" name="l01318"></a><span class="lineno"> 1318</span>{</div>
<div class="line"><a id="l01319" name="l01319"></a><span class="lineno"> 1319</span>  uint32_t tmp = 0, presc = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;</div>
<div class="line"><a id="l01320" name="l01320"></a><span class="lineno"> 1320</span><span class="preprocessor">#if defined(STM32F412xG) || defined(STM32F446xx)  </span></div>
<div class="line"><a id="l01321" name="l01321"></a><span class="lineno"> 1321</span>  uint32_t pllr = 2;</div>
<div class="line"><a id="l01322" name="l01322"></a><span class="lineno"> 1322</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F412xG || STM32F446xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01323" name="l01323"></a><span class="lineno"> 1323</span>  </div>
<div class="line"><a id="l01324" name="l01324"></a><span class="lineno"> 1324</span>  <span class="comment">/* Get SYSCLK source -------------------------------------------------------*/</span></div>
<div class="line"><a id="l01325" name="l01325"></a><span class="lineno"> 1325</span>  tmp = <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga15bf2269500dc97e137315f44aa015c9">RCC_CFGR_SWS</a>;</div>
<div class="line"><a id="l01326" name="l01326"></a><span class="lineno"> 1326</span>  </div>
<div class="line"><a id="l01327" name="l01327"></a><span class="lineno"> 1327</span>  <span class="keywordflow">switch</span> (tmp)</div>
<div class="line"><a id="l01328" name="l01328"></a><span class="lineno"> 1328</span>  {</div>
<div class="line"><a id="l01329" name="l01329"></a><span class="lineno"> 1329</span>  <span class="keywordflow">case</span> 0x00:  <span class="comment">/* HSI used as system clock source */</span></div>
<div class="line"><a id="l01330" name="l01330"></a><span class="lineno"> 1330</span>    RCC_Clocks-&gt;<a class="code hl_variable" href="struct_r_c_c___clocks_type_def.html#a2ba325067f3d464ad7955358932563d8">SYSCLK_Frequency</a> = <a class="code hl_define" href="group___library__configuration__section.html#gaaa8c76e274d0f6dd2cefb5d0b17fbc37">HSI_VALUE</a>;</div>
<div class="line"><a id="l01331" name="l01331"></a><span class="lineno"> 1331</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01332" name="l01332"></a><span class="lineno"> 1332</span>  <span class="keywordflow">case</span> 0x04:  <span class="comment">/* HSE used as system clock  source */</span></div>
<div class="line"><a id="l01333" name="l01333"></a><span class="lineno"> 1333</span>    RCC_Clocks-&gt;<a class="code hl_variable" href="struct_r_c_c___clocks_type_def.html#a2ba325067f3d464ad7955358932563d8">SYSCLK_Frequency</a> = <a class="code hl_define" href="stm32f4xx__conf_8h.html#aeafcff4f57440c60e64812dddd13e7cb">HSE_VALUE</a>;</div>
<div class="line"><a id="l01334" name="l01334"></a><span class="lineno"> 1334</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01335" name="l01335"></a><span class="lineno"> 1335</span>  <span class="keywordflow">case</span> 0x08:  <span class="comment">/* PLL P used as system clock  source */</span></div>
<div class="line"><a id="l01336" name="l01336"></a><span class="lineno"> 1336</span>    </div>
<div class="line"><a id="l01337" name="l01337"></a><span class="lineno"> 1337</span>    <span class="comment">/* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN</span></div>
<div class="line"><a id="l01338" name="l01338"></a><span class="lineno"> 1338</span><span class="comment">    SYSCLK = PLL_VCO / PLLP</span></div>
<div class="line"><a id="l01339" name="l01339"></a><span class="lineno"> 1339</span><span class="comment">    */</span>    </div>
<div class="line"><a id="l01340" name="l01340"></a><span class="lineno"> 1340</span>    pllsource = (<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga92cb53ea81d2c47537eb217cc6659a2e">RCC_PLLCFGR_PLLSRC</a>) &gt;&gt; 22;</div>
<div class="line"><a id="l01341" name="l01341"></a><span class="lineno"> 1341</span>    pllm = <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga9a42e8b9ee60126976d9be056e5e66b1">RCC_PLLCFGR_PLLM</a>;</div>
<div class="line"><a id="l01342" name="l01342"></a><span class="lineno"> 1342</span>    </div>
<div class="line"><a id="l01343" name="l01343"></a><span class="lineno"> 1343</span>    <span class="keywordflow">if</span> (pllsource != 0)</div>
<div class="line"><a id="l01344" name="l01344"></a><span class="lineno"> 1344</span>    {</div>
<div class="line"><a id="l01345" name="l01345"></a><span class="lineno"> 1345</span>      <span class="comment">/* HSE used as PLL clock source */</span></div>
<div class="line"><a id="l01346" name="l01346"></a><span class="lineno"> 1346</span>      pllvco = (<a class="code hl_define" href="stm32f4xx__conf_8h.html#aeafcff4f57440c60e64812dddd13e7cb">HSE_VALUE</a> / pllm) * ((<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga4b571901d7cdc93ca1ecc1531f26ba6a">RCC_PLLCFGR_PLLN</a>) &gt;&gt; 6);</div>
<div class="line"><a id="l01347" name="l01347"></a><span class="lineno"> 1347</span>    }</div>
<div class="line"><a id="l01348" name="l01348"></a><span class="lineno"> 1348</span>    <span class="keywordflow">else</span></div>
<div class="line"><a id="l01349" name="l01349"></a><span class="lineno"> 1349</span>    {</div>
<div class="line"><a id="l01350" name="l01350"></a><span class="lineno"> 1350</span>      <span class="comment">/* HSI used as PLL clock source */</span></div>
<div class="line"><a id="l01351" name="l01351"></a><span class="lineno"> 1351</span>      pllvco = (<a class="code hl_define" href="group___library__configuration__section.html#gaaa8c76e274d0f6dd2cefb5d0b17fbc37">HSI_VALUE</a> / pllm) * ((<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga4b571901d7cdc93ca1ecc1531f26ba6a">RCC_PLLCFGR_PLLN</a>) &gt;&gt; 6);      </div>
<div class="line"><a id="l01352" name="l01352"></a><span class="lineno"> 1352</span>    }</div>
<div class="line"><a id="l01353" name="l01353"></a><span class="lineno"> 1353</span>    </div>
<div class="line"><a id="l01354" name="l01354"></a><span class="lineno"> 1354</span>    pllp = (((<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga2561745be271ee828e26de601f72162d">RCC_PLLCFGR_PLLP</a>) &gt;&gt;16) + 1 ) *2;</div>
<div class="line"><a id="l01355" name="l01355"></a><span class="lineno"> 1355</span>    RCC_Clocks-&gt;<a class="code hl_variable" href="struct_r_c_c___clocks_type_def.html#a2ba325067f3d464ad7955358932563d8">SYSCLK_Frequency</a> = pllvco/pllp;</div>
<div class="line"><a id="l01356" name="l01356"></a><span class="lineno"> 1356</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01357" name="l01357"></a><span class="lineno"> 1357</span> </div>
<div class="line"><a id="l01358" name="l01358"></a><span class="lineno"> 1358</span><span class="preprocessor">#if defined(STM32F412xG) || defined(STM32F446xx)</span></div>
<div class="line"><a id="l01359" name="l01359"></a><span class="lineno"> 1359</span>  <span class="keywordflow">case</span> 0x0C:  <span class="comment">/* PLL R used as system clock  source */</span></div>
<div class="line"><a id="l01360" name="l01360"></a><span class="lineno"> 1360</span>    <span class="comment">/* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN</span></div>
<div class="line"><a id="l01361" name="l01361"></a><span class="lineno"> 1361</span><span class="comment">    SYSCLK = PLL_VCO / PLLR</span></div>
<div class="line"><a id="l01362" name="l01362"></a><span class="lineno"> 1362</span><span class="comment">    */</span>    </div>
<div class="line"><a id="l01363" name="l01363"></a><span class="lineno"> 1363</span>    pllsource = (<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga92cb53ea81d2c47537eb217cc6659a2e">RCC_PLLCFGR_PLLSRC</a>) &gt;&gt; 22;</div>
<div class="line"><a id="l01364" name="l01364"></a><span class="lineno"> 1364</span>    pllm = <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga9a42e8b9ee60126976d9be056e5e66b1">RCC_PLLCFGR_PLLM</a>;</div>
<div class="line"><a id="l01365" name="l01365"></a><span class="lineno"> 1365</span>    </div>
<div class="line"><a id="l01366" name="l01366"></a><span class="lineno"> 1366</span>    <span class="keywordflow">if</span> (pllsource != 0)</div>
<div class="line"><a id="l01367" name="l01367"></a><span class="lineno"> 1367</span>    {</div>
<div class="line"><a id="l01368" name="l01368"></a><span class="lineno"> 1368</span>      <span class="comment">/* HSE used as PLL clock source */</span></div>
<div class="line"><a id="l01369" name="l01369"></a><span class="lineno"> 1369</span>      pllvco = (<a class="code hl_define" href="stm32f4xx__conf_8h.html#aeafcff4f57440c60e64812dddd13e7cb">HSE_VALUE</a> / pllm) * ((<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga4b571901d7cdc93ca1ecc1531f26ba6a">RCC_PLLCFGR_PLLN</a>) &gt;&gt; 6);</div>
<div class="line"><a id="l01370" name="l01370"></a><span class="lineno"> 1370</span>    }</div>
<div class="line"><a id="l01371" name="l01371"></a><span class="lineno"> 1371</span>    <span class="keywordflow">else</span></div>
<div class="line"><a id="l01372" name="l01372"></a><span class="lineno"> 1372</span>    {</div>
<div class="line"><a id="l01373" name="l01373"></a><span class="lineno"> 1373</span>      <span class="comment">/* HSI used as PLL clock source */</span></div>
<div class="line"><a id="l01374" name="l01374"></a><span class="lineno"> 1374</span>      pllvco = (<a class="code hl_define" href="group___library__configuration__section.html#gaaa8c76e274d0f6dd2cefb5d0b17fbc37">HSI_VALUE</a> / pllm) * ((<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga4b571901d7cdc93ca1ecc1531f26ba6a">RCC_PLLCFGR_PLLN</a>) &gt;&gt; 6);      </div>
<div class="line"><a id="l01375" name="l01375"></a><span class="lineno"> 1375</span>    }</div>
<div class="line"><a id="l01376" name="l01376"></a><span class="lineno"> 1376</span>    </div>
<div class="line"><a id="l01377" name="l01377"></a><span class="lineno"> 1377</span>    pllr = (((<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR &amp; RCC_PLLCFGR_PLLR) &gt;&gt;28) + 1 ) *2;</div>
<div class="line"><a id="l01378" name="l01378"></a><span class="lineno"> 1378</span>    RCC_Clocks-&gt;<a class="code hl_variable" href="struct_r_c_c___clocks_type_def.html#a2ba325067f3d464ad7955358932563d8">SYSCLK_Frequency</a> = pllvco/pllr;    </div>
<div class="line"><a id="l01379" name="l01379"></a><span class="lineno"> 1379</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01380" name="l01380"></a><span class="lineno"> 1380</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F412xG || STM32F446xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01381" name="l01381"></a><span class="lineno"> 1381</span>    </div>
<div class="line"><a id="l01382" name="l01382"></a><span class="lineno"> 1382</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l01383" name="l01383"></a><span class="lineno"> 1383</span>    RCC_Clocks-&gt;<a class="code hl_variable" href="struct_r_c_c___clocks_type_def.html#a2ba325067f3d464ad7955358932563d8">SYSCLK_Frequency</a> = <a class="code hl_define" href="group___library__configuration__section.html#gaaa8c76e274d0f6dd2cefb5d0b17fbc37">HSI_VALUE</a>;</div>
<div class="line"><a id="l01384" name="l01384"></a><span class="lineno"> 1384</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01385" name="l01385"></a><span class="lineno"> 1385</span>  }</div>
<div class="line"><a id="l01386" name="l01386"></a><span class="lineno"> 1386</span>  <span class="comment">/* Compute HCLK, PCLK1 and PCLK2 clocks frequencies ------------------------*/</span></div>
<div class="line"><a id="l01387" name="l01387"></a><span class="lineno"> 1387</span>  </div>
<div class="line"><a id="l01388" name="l01388"></a><span class="lineno"> 1388</span>  <span class="comment">/* Get HCLK prescaler */</span></div>
<div class="line"><a id="l01389" name="l01389"></a><span class="lineno"> 1389</span>  tmp = <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gafe10e66938644ee8054a2426ff23efea">RCC_CFGR_HPRE</a>;</div>
<div class="line"><a id="l01390" name="l01390"></a><span class="lineno"> 1390</span>  tmp = tmp &gt;&gt; 4;</div>
<div class="line"><a id="l01391" name="l01391"></a><span class="lineno"> 1391</span>  presc = APBAHBPrescTable[tmp];</div>
<div class="line"><a id="l01392" name="l01392"></a><span class="lineno"> 1392</span>  <span class="comment">/* HCLK clock frequency */</span></div>
<div class="line"><a id="l01393" name="l01393"></a><span class="lineno"> 1393</span>  RCC_Clocks-&gt;<a class="code hl_variable" href="struct_r_c_c___clocks_type_def.html#a41b9859d33954117daf7fab42f804b92">HCLK_Frequency</a> = RCC_Clocks-&gt;<a class="code hl_variable" href="struct_r_c_c___clocks_type_def.html#a2ba325067f3d464ad7955358932563d8">SYSCLK_Frequency</a> &gt;&gt; presc;</div>
<div class="line"><a id="l01394" name="l01394"></a><span class="lineno"> 1394</span> </div>
<div class="line"><a id="l01395" name="l01395"></a><span class="lineno"> 1395</span>  <span class="comment">/* Get PCLK1 prescaler */</span></div>
<div class="line"><a id="l01396" name="l01396"></a><span class="lineno"> 1396</span>  tmp = <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga50b2423a5fea74a47b9eb8ab51869412">RCC_CFGR_PPRE1</a>;</div>
<div class="line"><a id="l01397" name="l01397"></a><span class="lineno"> 1397</span>  tmp = tmp &gt;&gt; 10;</div>
<div class="line"><a id="l01398" name="l01398"></a><span class="lineno"> 1398</span>  presc = APBAHBPrescTable[tmp];</div>
<div class="line"><a id="l01399" name="l01399"></a><span class="lineno"> 1399</span>  <span class="comment">/* PCLK1 clock frequency */</span></div>
<div class="line"><a id="l01400" name="l01400"></a><span class="lineno"> 1400</span>  RCC_Clocks-&gt;<a class="code hl_variable" href="struct_r_c_c___clocks_type_def.html#add4cfc63c35178d187107edc764e0b8f">PCLK1_Frequency</a> = RCC_Clocks-&gt;<a class="code hl_variable" href="struct_r_c_c___clocks_type_def.html#a41b9859d33954117daf7fab42f804b92">HCLK_Frequency</a> &gt;&gt; presc;</div>
<div class="line"><a id="l01401" name="l01401"></a><span class="lineno"> 1401</span> </div>
<div class="line"><a id="l01402" name="l01402"></a><span class="lineno"> 1402</span>  <span class="comment">/* Get PCLK2 prescaler */</span></div>
<div class="line"><a id="l01403" name="l01403"></a><span class="lineno"> 1403</span>  tmp = <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad61bd4f9f345ba41806813b0bfff1311">RCC_CFGR_PPRE2</a>;</div>
<div class="line"><a id="l01404" name="l01404"></a><span class="lineno"> 1404</span>  tmp = tmp &gt;&gt; 13;</div>
<div class="line"><a id="l01405" name="l01405"></a><span class="lineno"> 1405</span>  presc = APBAHBPrescTable[tmp];</div>
<div class="line"><a id="l01406" name="l01406"></a><span class="lineno"> 1406</span>  <span class="comment">/* PCLK2 clock frequency */</span></div>
<div class="line"><a id="l01407" name="l01407"></a><span class="lineno"> 1407</span>  RCC_Clocks-&gt;<a class="code hl_variable" href="struct_r_c_c___clocks_type_def.html#ad854f0b70a6c4cf6de6dbbdcbc99b856">PCLK2_Frequency</a> = RCC_Clocks-&gt;<a class="code hl_variable" href="struct_r_c_c___clocks_type_def.html#a41b9859d33954117daf7fab42f804b92">HCLK_Frequency</a> &gt;&gt; presc;</div>
<div class="line"><a id="l01408" name="l01408"></a><span class="lineno"> 1408</span>}</div>
<div class="line"><a id="l01409" name="l01409"></a><span class="lineno"> 1409</span> </div>
<div class="line"><a id="l01470" name="l01470"></a><span class="lineno"><a class="line" href="group___r_c_c.html#ga1473d8a5a020642966359611c44181b0"> 1470</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___r_c_c___group3.html#ga1473d8a5a020642966359611c44181b0">RCC_RTCCLKConfig</a>(uint32_t RCC_RTCCLKSource)</div>
<div class="line"><a id="l01471" name="l01471"></a><span class="lineno"> 1471</span>{</div>
<div class="line"><a id="l01472" name="l01472"></a><span class="lineno"> 1472</span>  uint32_t tmpreg = 0;</div>
<div class="line"><a id="l01473" name="l01473"></a><span class="lineno"> 1473</span> </div>
<div class="line"><a id="l01474" name="l01474"></a><span class="lineno"> 1474</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l01475" name="l01475"></a><span class="lineno"> 1475</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___r_c_c___r_t_c___clock___source.html#gae76a0340b02b5342e756fa0d2112ebf5">IS_RCC_RTCCLK_SOURCE</a>(RCC_RTCCLKSource));</div>
<div class="line"><a id="l01476" name="l01476"></a><span class="lineno"> 1476</span> </div>
<div class="line"><a id="l01477" name="l01477"></a><span class="lineno"> 1477</span>  <span class="keywordflow">if</span> ((RCC_RTCCLKSource &amp; 0x00000300) == 0x00000300)</div>
<div class="line"><a id="l01478" name="l01478"></a><span class="lineno"> 1478</span>  { <span class="comment">/* If HSE is selected as RTC clock source, configure HSE division factor for RTC clock */</span></div>
<div class="line"><a id="l01479" name="l01479"></a><span class="lineno"> 1479</span>    tmpreg = <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR;</div>
<div class="line"><a id="l01480" name="l01480"></a><span class="lineno"> 1480</span> </div>
<div class="line"><a id="l01481" name="l01481"></a><span class="lineno"> 1481</span>    <span class="comment">/* Clear RTCPRE[4:0] bits */</span></div>
<div class="line"><a id="l01482" name="l01482"></a><span class="lineno"> 1482</span>    tmpreg &amp;= ~RCC_CFGR_RTCPRE;</div>
<div class="line"><a id="l01483" name="l01483"></a><span class="lineno"> 1483</span> </div>
<div class="line"><a id="l01484" name="l01484"></a><span class="lineno"> 1484</span>    <span class="comment">/* Configure HSE division factor for RTC clock */</span></div>
<div class="line"><a id="l01485" name="l01485"></a><span class="lineno"> 1485</span>    tmpreg |= (RCC_RTCCLKSource &amp; 0xFFFFCFF);</div>
<div class="line"><a id="l01486" name="l01486"></a><span class="lineno"> 1486</span> </div>
<div class="line"><a id="l01487" name="l01487"></a><span class="lineno"> 1487</span>    <span class="comment">/* Store the new value */</span></div>
<div class="line"><a id="l01488" name="l01488"></a><span class="lineno"> 1488</span>    <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR = tmpreg;</div>
<div class="line"><a id="l01489" name="l01489"></a><span class="lineno"> 1489</span>  }</div>
<div class="line"><a id="l01490" name="l01490"></a><span class="lineno"> 1490</span>    </div>
<div class="line"><a id="l01491" name="l01491"></a><span class="lineno"> 1491</span>  <span class="comment">/* Select the RTC clock source */</span></div>
<div class="line"><a id="l01492" name="l01492"></a><span class="lineno"> 1492</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR |= (RCC_RTCCLKSource &amp; 0x00000FFF);</div>
<div class="line"><a id="l01493" name="l01493"></a><span class="lineno"> 1493</span>}</div>
<div class="line"><a id="l01494" name="l01494"></a><span class="lineno"> 1494</span> </div>
<div class="line"><a id="l01502" name="l01502"></a><span class="lineno"><a class="line" href="group___r_c_c.html#ga9802f84846df2cea8e369234ed13b159"> 1502</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___r_c_c___group3.html#ga9802f84846df2cea8e369234ed13b159">RCC_RTCCLKCmd</a>(<a class="code hl_enumeration" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div>
<div class="line"><a id="l01503" name="l01503"></a><span class="lineno"> 1503</span>{</div>
<div class="line"><a id="l01504" name="l01504"></a><span class="lineno"> 1504</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l01505" name="l01505"></a><span class="lineno"> 1505</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div>
<div class="line"><a id="l01506" name="l01506"></a><span class="lineno"> 1506</span> </div>
<div class="line"><a id="l01507" name="l01507"></a><span class="lineno"> 1507</span>  *(<a class="code hl_define" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *) <a class="code hl_define" href="group___r_c_c.html#gaf70aaf70b0752ccb3a60307b2fb46038">BDCR_RTCEN_BB</a> = (uint32_t)NewState;</div>
<div class="line"><a id="l01508" name="l01508"></a><span class="lineno"> 1508</span>}</div>
<div class="line"><a id="l01509" name="l01509"></a><span class="lineno"> 1509</span> </div>
<div class="line"><a id="l01519" name="l01519"></a><span class="lineno"><a class="line" href="group___r_c_c.html#ga636c3b72f35391e67f12a551b15fa54a"> 1519</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___r_c_c___group3.html#ga636c3b72f35391e67f12a551b15fa54a">RCC_BackupResetCmd</a>(<a class="code hl_enumeration" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div>
<div class="line"><a id="l01520" name="l01520"></a><span class="lineno"> 1520</span>{</div>
<div class="line"><a id="l01521" name="l01521"></a><span class="lineno"> 1521</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l01522" name="l01522"></a><span class="lineno"> 1522</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div>
<div class="line"><a id="l01523" name="l01523"></a><span class="lineno"> 1523</span>  *(<a class="code hl_define" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *) <a class="code hl_define" href="group___r_c_c.html#ga892fdf297b85b85cbaf0723649b31818">BDCR_BDRST_BB</a> = (uint32_t)NewState;</div>
<div class="line"><a id="l01524" name="l01524"></a><span class="lineno"> 1524</span>}</div>
<div class="line"><a id="l01525" name="l01525"></a><span class="lineno"> 1525</span> </div>
<div class="line"><a id="l01526" name="l01526"></a><span class="lineno"> 1526</span><span class="preprocessor">#if defined (STM32F412xG) || defined(STM32F446xx)</span></div>
<div class="line"><a id="l01545" name="l01545"></a><span class="lineno"> 1545</span><span class="keywordtype">void</span> RCC_I2SCLKConfig(uint32_t RCC_I2SAPBx, uint32_t RCC_I2SCLKSource)</div>
<div class="line"><a id="l01546" name="l01546"></a><span class="lineno"> 1546</span>{</div>
<div class="line"><a id="l01547" name="l01547"></a><span class="lineno"> 1547</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l01548" name="l01548"></a><span class="lineno"> 1548</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_RCC_I2SCLK_SOURCE(RCC_I2SCLKSource));</div>
<div class="line"><a id="l01549" name="l01549"></a><span class="lineno"> 1549</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_RCC_I2S_APBx(RCC_I2SAPBx));</div>
<div class="line"><a id="l01550" name="l01550"></a><span class="lineno"> 1550</span>  </div>
<div class="line"><a id="l01551" name="l01551"></a><span class="lineno"> 1551</span>  <span class="keywordflow">if</span>(RCC_I2SAPBx == RCC_I2SBus_APB1)</div>
<div class="line"><a id="l01552" name="l01552"></a><span class="lineno"> 1552</span>  {</div>
<div class="line"><a id="l01553" name="l01553"></a><span class="lineno"> 1553</span>    <span class="comment">/* Clear APB1 I2Sx clock source selection bits */</span></div>
<div class="line"><a id="l01554" name="l01554"></a><span class="lineno"> 1554</span>    <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;DCKCFGR &amp;= ~RCC_DCKCFGR_I2S1SRC;</div>
<div class="line"><a id="l01555" name="l01555"></a><span class="lineno"> 1555</span>    <span class="comment">/* Set new APB1 I2Sx clock source*/</span></div>
<div class="line"><a id="l01556" name="l01556"></a><span class="lineno"> 1556</span>    <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;DCKCFGR |= RCC_I2SCLKSource;</div>
<div class="line"><a id="l01557" name="l01557"></a><span class="lineno"> 1557</span>  }</div>
<div class="line"><a id="l01558" name="l01558"></a><span class="lineno"> 1558</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l01559" name="l01559"></a><span class="lineno"> 1559</span>  {</div>
<div class="line"><a id="l01560" name="l01560"></a><span class="lineno"> 1560</span>    <span class="comment">/* Clear APB2 I2Sx clock source selection  bits */</span></div>
<div class="line"><a id="l01561" name="l01561"></a><span class="lineno"> 1561</span>    <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;DCKCFGR &amp;= ~RCC_DCKCFGR_I2S2SRC;</div>
<div class="line"><a id="l01562" name="l01562"></a><span class="lineno"> 1562</span>    <span class="comment">/* Set new APB2 I2Sx clock source */</span></div>
<div class="line"><a id="l01563" name="l01563"></a><span class="lineno"> 1563</span>    <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;DCKCFGR |= (RCC_I2SCLKSource &lt;&lt; 2);</div>
<div class="line"><a id="l01564" name="l01564"></a><span class="lineno"> 1564</span>  }</div>
<div class="line"><a id="l01565" name="l01565"></a><span class="lineno"> 1565</span>}</div>
<div class="line"><a id="l01566" name="l01566"></a><span class="lineno"> 1566</span><span class="preprocessor">#if defined(STM32F446xx)</span></div>
<div class="line"><a id="l01584" name="l01584"></a><span class="lineno"> 1584</span><span class="keywordtype">void</span> RCC_SAICLKConfig(uint32_t RCC_SAIInstance, uint32_t RCC_SAICLKSource)</div>
<div class="line"><a id="l01585" name="l01585"></a><span class="lineno"> 1585</span>{</div>
<div class="line"><a id="l01586" name="l01586"></a><span class="lineno"> 1586</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l01587" name="l01587"></a><span class="lineno"> 1587</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_RCC_SAICLK_SOURCE(RCC_SAICLKSource));</div>
<div class="line"><a id="l01588" name="l01588"></a><span class="lineno"> 1588</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_RCC_SAI_INSTANCE(RCC_SAIInstance));</div>
<div class="line"><a id="l01589" name="l01589"></a><span class="lineno"> 1589</span>  </div>
<div class="line"><a id="l01590" name="l01590"></a><span class="lineno"> 1590</span>  <span class="keywordflow">if</span>(RCC_SAIInstance == RCC_SAIInstance_SAI1)</div>
<div class="line"><a id="l01591" name="l01591"></a><span class="lineno"> 1591</span>  {</div>
<div class="line"><a id="l01592" name="l01592"></a><span class="lineno"> 1592</span>    <span class="comment">/* Clear SAI1 clock source selection bits */</span></div>
<div class="line"><a id="l01593" name="l01593"></a><span class="lineno"> 1593</span>    <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;DCKCFGR &amp;= ~RCC_DCKCFGR_SAI1SRC;</div>
<div class="line"><a id="l01594" name="l01594"></a><span class="lineno"> 1594</span>    <span class="comment">/* Set new SAI1 clock source */</span></div>
<div class="line"><a id="l01595" name="l01595"></a><span class="lineno"> 1595</span>    <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;DCKCFGR |= RCC_SAICLKSource;</div>
<div class="line"><a id="l01596" name="l01596"></a><span class="lineno"> 1596</span>  }</div>
<div class="line"><a id="l01597" name="l01597"></a><span class="lineno"> 1597</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l01598" name="l01598"></a><span class="lineno"> 1598</span>  {</div>
<div class="line"><a id="l01599" name="l01599"></a><span class="lineno"> 1599</span>    <span class="comment">/* Clear SAI2 clock source selection bits */</span></div>
<div class="line"><a id="l01600" name="l01600"></a><span class="lineno"> 1600</span>    <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;DCKCFGR &amp;= ~RCC_DCKCFGR_SAI2SRC;</div>
<div class="line"><a id="l01601" name="l01601"></a><span class="lineno"> 1601</span>    <span class="comment">/* Set new SAI2 clock source */</span></div>
<div class="line"><a id="l01602" name="l01602"></a><span class="lineno"> 1602</span>    <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;DCKCFGR |= (RCC_SAICLKSource &lt;&lt; 2);</div>
<div class="line"><a id="l01603" name="l01603"></a><span class="lineno"> 1603</span>  }</div>
<div class="line"><a id="l01604" name="l01604"></a><span class="lineno"> 1604</span>}</div>
<div class="line"><a id="l01605" name="l01605"></a><span class="lineno"> 1605</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F446xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01606" name="l01606"></a><span class="lineno"> 1606</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F412xG || STM32F446xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01607" name="l01607"></a><span class="lineno"> 1607</span> </div>
<div class="line"><a id="l01608" name="l01608"></a><span class="lineno"> 1608</span><span class="preprocessor">#if defined(STM32F410xx)</span></div>
<div class="line"><a id="l01620" name="l01620"></a><span class="lineno"> 1620</span><span class="keywordtype">void</span> RCC_I2SCLKConfig(uint32_t RCC_I2SCLKSource)</div>
<div class="line"><a id="l01621" name="l01621"></a><span class="lineno"> 1621</span>{</div>
<div class="line"><a id="l01622" name="l01622"></a><span class="lineno"> 1622</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l01623" name="l01623"></a><span class="lineno"> 1623</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_RCC_I2SCLK_SOURCE(RCC_I2SCLKSource));</div>
<div class="line"><a id="l01624" name="l01624"></a><span class="lineno"> 1624</span>  </div>
<div class="line"><a id="l01625" name="l01625"></a><span class="lineno"> 1625</span>  <span class="comment">/* Clear I2Sx clock source selection bits */</span></div>
<div class="line"><a id="l01626" name="l01626"></a><span class="lineno"> 1626</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;DCKCFGR &amp;= ~RCC_DCKCFGR_I2SSRC;</div>
<div class="line"><a id="l01627" name="l01627"></a><span class="lineno"> 1627</span>  <span class="comment">/* Set new I2Sx clock source*/</span></div>
<div class="line"><a id="l01628" name="l01628"></a><span class="lineno"> 1628</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;DCKCFGR |= RCC_I2SCLKSource;</div>
<div class="line"><a id="l01629" name="l01629"></a><span class="lineno"> 1629</span>}</div>
<div class="line"><a id="l01630" name="l01630"></a><span class="lineno"> 1630</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F410xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01631" name="l01631"></a><span class="lineno"> 1631</span> </div>
<div class="line"><a id="l01632" name="l01632"></a><span class="lineno"> 1632</span><span class="preprocessor">#if defined(STM32F40_41xxx) || defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM32F401xx) || defined(STM32F411xE) || defined(STM32F469_479xx)</span></div>
<div class="line"><a id="l01643" name="l01643"></a><span class="lineno"> 1643</span><span class="keywordtype">void</span> RCC_I2SCLKConfig(uint32_t RCC_I2SCLKSource)</div>
<div class="line"><a id="l01644" name="l01644"></a><span class="lineno"> 1644</span>{</div>
<div class="line"><a id="l01645" name="l01645"></a><span class="lineno"> 1645</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l01646" name="l01646"></a><span class="lineno"> 1646</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_RCC_I2SCLK_SOURCE(RCC_I2SCLKSource));</div>
<div class="line"><a id="l01647" name="l01647"></a><span class="lineno"> 1647</span> </div>
<div class="line"><a id="l01648" name="l01648"></a><span class="lineno"> 1648</span>  *(<a class="code hl_define" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *) <a class="code hl_define" href="group___r_c_c.html#ga9076f5ddbb262fd45584702f5d280c9e">CFGR_I2SSRC_BB</a> = RCC_I2SCLKSource;  </div>
<div class="line"><a id="l01649" name="l01649"></a><span class="lineno"> 1649</span>}</div>
<div class="line"><a id="l01650" name="l01650"></a><span class="lineno"> 1650</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F40_41xxx || STM32F427_437xx || STM32F429_439xx || STM32F401xx || STM32F411xE || STM32F469_479xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01651" name="l01651"></a><span class="lineno"> 1651</span> </div>
<div class="line"><a id="l01652" name="l01652"></a><span class="lineno"> 1652</span><span class="preprocessor">#if defined(STM32F40_41xxx) || defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM32F469_479xx)</span></div>
<div class="line"><a id="l01670" name="l01670"></a><span class="lineno"> 1670</span><span class="keywordtype">void</span> RCC_SAIBlockACLKConfig(uint32_t RCC_SAIBlockACLKSource)</div>
<div class="line"><a id="l01671" name="l01671"></a><span class="lineno"> 1671</span>{</div>
<div class="line"><a id="l01672" name="l01672"></a><span class="lineno"> 1672</span>  uint32_t tmpreg = 0;</div>
<div class="line"><a id="l01673" name="l01673"></a><span class="lineno"> 1673</span>  </div>
<div class="line"><a id="l01674" name="l01674"></a><span class="lineno"> 1674</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l01675" name="l01675"></a><span class="lineno"> 1675</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_RCC_SAIACLK_SOURCE(RCC_SAIBlockACLKSource));</div>
<div class="line"><a id="l01676" name="l01676"></a><span class="lineno"> 1676</span>  </div>
<div class="line"><a id="l01677" name="l01677"></a><span class="lineno"> 1677</span>  tmpreg = <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;DCKCFGR;</div>
<div class="line"><a id="l01678" name="l01678"></a><span class="lineno"> 1678</span> </div>
<div class="line"><a id="l01679" name="l01679"></a><span class="lineno"> 1679</span>  <span class="comment">/* Clear RCC_DCKCFGR_SAI1ASRC[1:0] bits */</span></div>
<div class="line"><a id="l01680" name="l01680"></a><span class="lineno"> 1680</span>  tmpreg &amp;= ~RCC_DCKCFGR_SAI1ASRC;</div>
<div class="line"><a id="l01681" name="l01681"></a><span class="lineno"> 1681</span> </div>
<div class="line"><a id="l01682" name="l01682"></a><span class="lineno"> 1682</span>  <span class="comment">/* Set SAI Block A source selection value */</span></div>
<div class="line"><a id="l01683" name="l01683"></a><span class="lineno"> 1683</span>  tmpreg |= RCC_SAIBlockACLKSource;</div>
<div class="line"><a id="l01684" name="l01684"></a><span class="lineno"> 1684</span> </div>
<div class="line"><a id="l01685" name="l01685"></a><span class="lineno"> 1685</span>  <span class="comment">/* Store the new value */</span></div>
<div class="line"><a id="l01686" name="l01686"></a><span class="lineno"> 1686</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;DCKCFGR = tmpreg;</div>
<div class="line"><a id="l01687" name="l01687"></a><span class="lineno"> 1687</span>}</div>
<div class="line"><a id="l01688" name="l01688"></a><span class="lineno"> 1688</span> </div>
<div class="line"><a id="l01706" name="l01706"></a><span class="lineno"> 1706</span><span class="keywordtype">void</span> RCC_SAIBlockBCLKConfig(uint32_t RCC_SAIBlockBCLKSource)</div>
<div class="line"><a id="l01707" name="l01707"></a><span class="lineno"> 1707</span>{</div>
<div class="line"><a id="l01708" name="l01708"></a><span class="lineno"> 1708</span>  uint32_t tmpreg = 0;</div>
<div class="line"><a id="l01709" name="l01709"></a><span class="lineno"> 1709</span>  </div>
<div class="line"><a id="l01710" name="l01710"></a><span class="lineno"> 1710</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l01711" name="l01711"></a><span class="lineno"> 1711</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_RCC_SAIBCLK_SOURCE(RCC_SAIBlockBCLKSource));</div>
<div class="line"><a id="l01712" name="l01712"></a><span class="lineno"> 1712</span>  </div>
<div class="line"><a id="l01713" name="l01713"></a><span class="lineno"> 1713</span>  tmpreg = <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;DCKCFGR;</div>
<div class="line"><a id="l01714" name="l01714"></a><span class="lineno"> 1714</span> </div>
<div class="line"><a id="l01715" name="l01715"></a><span class="lineno"> 1715</span>  <span class="comment">/* Clear RCC_DCKCFGR_SAI1BSRC[1:0] bits */</span></div>
<div class="line"><a id="l01716" name="l01716"></a><span class="lineno"> 1716</span>  tmpreg &amp;= ~RCC_DCKCFGR_SAI1BSRC;</div>
<div class="line"><a id="l01717" name="l01717"></a><span class="lineno"> 1717</span> </div>
<div class="line"><a id="l01718" name="l01718"></a><span class="lineno"> 1718</span>  <span class="comment">/* Set SAI Block B source selection value */</span></div>
<div class="line"><a id="l01719" name="l01719"></a><span class="lineno"> 1719</span>  tmpreg |= RCC_SAIBlockBCLKSource;</div>
<div class="line"><a id="l01720" name="l01720"></a><span class="lineno"> 1720</span> </div>
<div class="line"><a id="l01721" name="l01721"></a><span class="lineno"> 1721</span>  <span class="comment">/* Store the new value */</span></div>
<div class="line"><a id="l01722" name="l01722"></a><span class="lineno"> 1722</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;DCKCFGR = tmpreg;</div>
<div class="line"><a id="l01723" name="l01723"></a><span class="lineno"> 1723</span>}</div>
<div class="line"><a id="l01724" name="l01724"></a><span class="lineno"> 1724</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F40_41xxx || STM32F427_437xx || STM32F429_439xx || STM32F469_479xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01725" name="l01725"></a><span class="lineno"> 1725</span> </div>
<div class="line"><a id="l01739" name="l01739"></a><span class="lineno"><a class="line" href="group___r_c_c.html#ga71a887e0e7ef3d49ff87f2cbc435b099"> 1739</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___r_c_c___group3.html#ga71a887e0e7ef3d49ff87f2cbc435b099">RCC_SAIPLLI2SClkDivConfig</a>(uint32_t RCC_PLLI2SDivQ)  </div>
<div class="line"><a id="l01740" name="l01740"></a><span class="lineno"> 1740</span>{</div>
<div class="line"><a id="l01741" name="l01741"></a><span class="lineno"> 1741</span>  uint32_t tmpreg = 0;</div>
<div class="line"><a id="l01742" name="l01742"></a><span class="lineno"> 1742</span>  </div>
<div class="line"><a id="l01743" name="l01743"></a><span class="lineno"> 1743</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l01744" name="l01744"></a><span class="lineno"> 1744</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___r_c_c___p_l_l___clock___source.html#gac5c5714485768563fbfc6aafaf1084b7">IS_RCC_PLLI2S_DIVQ_VALUE</a>(RCC_PLLI2SDivQ));</div>
<div class="line"><a id="l01745" name="l01745"></a><span class="lineno"> 1745</span>  </div>
<div class="line"><a id="l01746" name="l01746"></a><span class="lineno"> 1746</span>  tmpreg = <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;DCKCFGR;</div>
<div class="line"><a id="l01747" name="l01747"></a><span class="lineno"> 1747</span> </div>
<div class="line"><a id="l01748" name="l01748"></a><span class="lineno"> 1748</span>  <span class="comment">/* Clear PLLI2SDIVQ[4:0] bits */</span></div>
<div class="line"><a id="l01749" name="l01749"></a><span class="lineno"> 1749</span>  tmpreg &amp;= ~(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga18080f9f063307e69574aa540d77c4c1">RCC_DCKCFGR_PLLI2SDIVQ</a>);</div>
<div class="line"><a id="l01750" name="l01750"></a><span class="lineno"> 1750</span> </div>
<div class="line"><a id="l01751" name="l01751"></a><span class="lineno"> 1751</span>  <span class="comment">/* Set PLLI2SDIVQ values */</span></div>
<div class="line"><a id="l01752" name="l01752"></a><span class="lineno"> 1752</span>  tmpreg |= (RCC_PLLI2SDivQ - 1);</div>
<div class="line"><a id="l01753" name="l01753"></a><span class="lineno"> 1753</span> </div>
<div class="line"><a id="l01754" name="l01754"></a><span class="lineno"> 1754</span>  <span class="comment">/* Store the new value */</span></div>
<div class="line"><a id="l01755" name="l01755"></a><span class="lineno"> 1755</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;DCKCFGR = tmpreg;</div>
<div class="line"><a id="l01756" name="l01756"></a><span class="lineno"> 1756</span>}</div>
<div class="line"><a id="l01757" name="l01757"></a><span class="lineno"> 1757</span> </div>
<div class="line"><a id="l01771" name="l01771"></a><span class="lineno"><a class="line" href="group___r_c_c.html#gabefc354915bd57804329349ec3f33fab"> 1771</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___r_c_c___group3.html#gabefc354915bd57804329349ec3f33fab">RCC_SAIPLLSAIClkDivConfig</a>(uint32_t RCC_PLLSAIDivQ)  </div>
<div class="line"><a id="l01772" name="l01772"></a><span class="lineno"> 1772</span>{</div>
<div class="line"><a id="l01773" name="l01773"></a><span class="lineno"> 1773</span>  uint32_t tmpreg = 0;</div>
<div class="line"><a id="l01774" name="l01774"></a><span class="lineno"> 1774</span>  </div>
<div class="line"><a id="l01775" name="l01775"></a><span class="lineno"> 1775</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l01776" name="l01776"></a><span class="lineno"> 1776</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___r_c_c___p_l_l___clock___source.html#gade1d727f609c44d4b13a57261edffaf9">IS_RCC_PLLSAI_DIVQ_VALUE</a>(RCC_PLLSAIDivQ));</div>
<div class="line"><a id="l01777" name="l01777"></a><span class="lineno"> 1777</span>  </div>
<div class="line"><a id="l01778" name="l01778"></a><span class="lineno"> 1778</span>  tmpreg = <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;DCKCFGR;</div>
<div class="line"><a id="l01779" name="l01779"></a><span class="lineno"> 1779</span> </div>
<div class="line"><a id="l01780" name="l01780"></a><span class="lineno"> 1780</span>  <span class="comment">/* Clear PLLI2SDIVQ[4:0] and PLLSAIDIVQ[4:0] bits */</span></div>
<div class="line"><a id="l01781" name="l01781"></a><span class="lineno"> 1781</span>  tmpreg &amp;= ~(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga881b528af3124735a1f78fad18b27f0f">RCC_DCKCFGR_PLLSAIDIVQ</a>);</div>
<div class="line"><a id="l01782" name="l01782"></a><span class="lineno"> 1782</span> </div>
<div class="line"><a id="l01783" name="l01783"></a><span class="lineno"> 1783</span>  <span class="comment">/* Set PLLSAIDIVQ values */</span></div>
<div class="line"><a id="l01784" name="l01784"></a><span class="lineno"> 1784</span>  tmpreg |= ((RCC_PLLSAIDivQ - 1) &lt;&lt; 8);</div>
<div class="line"><a id="l01785" name="l01785"></a><span class="lineno"> 1785</span> </div>
<div class="line"><a id="l01786" name="l01786"></a><span class="lineno"> 1786</span>  <span class="comment">/* Store the new value */</span></div>
<div class="line"><a id="l01787" name="l01787"></a><span class="lineno"> 1787</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;DCKCFGR = tmpreg;</div>
<div class="line"><a id="l01788" name="l01788"></a><span class="lineno"> 1788</span>}</div>
<div class="line"><a id="l01789" name="l01789"></a><span class="lineno"> 1789</span> </div>
<div class="line"><a id="l01807" name="l01807"></a><span class="lineno"><a class="line" href="group___r_c_c.html#gac04a91996aefd2a517cf90c2a44830d2"> 1807</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___r_c_c___group3.html#gac04a91996aefd2a517cf90c2a44830d2">RCC_LTDCCLKDivConfig</a>(uint32_t RCC_PLLSAIDivR)</div>
<div class="line"><a id="l01808" name="l01808"></a><span class="lineno"> 1808</span>{</div>
<div class="line"><a id="l01809" name="l01809"></a><span class="lineno"> 1809</span>  uint32_t tmpreg = 0;</div>
<div class="line"><a id="l01810" name="l01810"></a><span class="lineno"> 1810</span>  </div>
<div class="line"><a id="l01811" name="l01811"></a><span class="lineno"> 1811</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l01812" name="l01812"></a><span class="lineno"> 1812</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___r_c_c___p_l_l_s_a_i_div_r___factor.html#gac6e3736031b122076e3831cc57da4efe">IS_RCC_PLLSAI_DIVR_VALUE</a>(RCC_PLLSAIDivR));</div>
<div class="line"><a id="l01813" name="l01813"></a><span class="lineno"> 1813</span>  </div>
<div class="line"><a id="l01814" name="l01814"></a><span class="lineno"> 1814</span>  tmpreg = <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;DCKCFGR;</div>
<div class="line"><a id="l01815" name="l01815"></a><span class="lineno"> 1815</span> </div>
<div class="line"><a id="l01816" name="l01816"></a><span class="lineno"> 1816</span>  <span class="comment">/* Clear PLLSAIDIVR[2:0] bits */</span></div>
<div class="line"><a id="l01817" name="l01817"></a><span class="lineno"> 1817</span>  tmpreg &amp;= ~RCC_DCKCFGR_PLLSAIDIVR;</div>
<div class="line"><a id="l01818" name="l01818"></a><span class="lineno"> 1818</span> </div>
<div class="line"><a id="l01819" name="l01819"></a><span class="lineno"> 1819</span>  <span class="comment">/* Set PLLSAIDIVR values */</span></div>
<div class="line"><a id="l01820" name="l01820"></a><span class="lineno"> 1820</span>  tmpreg |= RCC_PLLSAIDivR;</div>
<div class="line"><a id="l01821" name="l01821"></a><span class="lineno"> 1821</span> </div>
<div class="line"><a id="l01822" name="l01822"></a><span class="lineno"> 1822</span>  <span class="comment">/* Store the new value */</span></div>
<div class="line"><a id="l01823" name="l01823"></a><span class="lineno"> 1823</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;DCKCFGR = tmpreg;</div>
<div class="line"><a id="l01824" name="l01824"></a><span class="lineno"> 1824</span>}</div>
<div class="line"><a id="l01825" name="l01825"></a><span class="lineno"> 1825</span> </div>
<div class="line"><a id="l01826" name="l01826"></a><span class="lineno"> 1826</span><span class="preprocessor">#if defined(STM32F412xG)</span></div>
<div class="line"><a id="l01837" name="l01837"></a><span class="lineno"> 1837</span><span class="keywordtype">void</span> RCC_DFSDM1CLKConfig(uint32_t RCC_DFSDM1CLKSource)</div>
<div class="line"><a id="l01838" name="l01838"></a><span class="lineno"> 1838</span>{</div>
<div class="line"><a id="l01839" name="l01839"></a><span class="lineno"> 1839</span>  uint32_t tmpreg = 0;</div>
<div class="line"><a id="l01840" name="l01840"></a><span class="lineno"> 1840</span>  </div>
<div class="line"><a id="l01841" name="l01841"></a><span class="lineno"> 1841</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l01842" name="l01842"></a><span class="lineno"> 1842</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_RCC_DFSDM1CLK_SOURCE(RCC_DFSDM1CLKSource));</div>
<div class="line"><a id="l01843" name="l01843"></a><span class="lineno"> 1843</span>  </div>
<div class="line"><a id="l01844" name="l01844"></a><span class="lineno"> 1844</span>  tmpreg = <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;DCKCFGR;</div>
<div class="line"><a id="l01845" name="l01845"></a><span class="lineno"> 1845</span> </div>
<div class="line"><a id="l01846" name="l01846"></a><span class="lineno"> 1846</span>  <span class="comment">/* Clear CKDFSDM-SEL  bit */</span></div>
<div class="line"><a id="l01847" name="l01847"></a><span class="lineno"> 1847</span>  tmpreg &amp;= ~RCC_DCKCFGR_CKDFSDM1SEL;</div>
<div class="line"><a id="l01848" name="l01848"></a><span class="lineno"> 1848</span> </div>
<div class="line"><a id="l01849" name="l01849"></a><span class="lineno"> 1849</span>  <span class="comment">/* Set CKDFSDM-SEL bit according to RCC_DFSDMCLKSource value */</span></div>
<div class="line"><a id="l01850" name="l01850"></a><span class="lineno"> 1850</span>  tmpreg |= (RCC_DFSDM1CLKSource &lt;&lt; 31) ;</div>
<div class="line"><a id="l01851" name="l01851"></a><span class="lineno"> 1851</span> </div>
<div class="line"><a id="l01852" name="l01852"></a><span class="lineno"> 1852</span>  <span class="comment">/* Store the new value */</span></div>
<div class="line"><a id="l01853" name="l01853"></a><span class="lineno"> 1853</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;DCKCFGR = tmpreg;</div>
<div class="line"><a id="l01854" name="l01854"></a><span class="lineno"> 1854</span>}</div>
<div class="line"><a id="l01855" name="l01855"></a><span class="lineno"> 1855</span> </div>
<div class="line"><a id="l01866" name="l01866"></a><span class="lineno"> 1866</span><span class="keywordtype">void</span> RCC_DFSDM1ACLKConfig(uint32_t RCC_DFSDMACLKSource)</div>
<div class="line"><a id="l01867" name="l01867"></a><span class="lineno"> 1867</span>{</div>
<div class="line"><a id="l01868" name="l01868"></a><span class="lineno"> 1868</span>  uint32_t tmpreg = 0;</div>
<div class="line"><a id="l01869" name="l01869"></a><span class="lineno"> 1869</span>  </div>
<div class="line"><a id="l01870" name="l01870"></a><span class="lineno"> 1870</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l01871" name="l01871"></a><span class="lineno"> 1871</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_RCC_DFSDMACLK_SOURCE(RCC_DFSDMACLKSource));</div>
<div class="line"><a id="l01872" name="l01872"></a><span class="lineno"> 1872</span>  </div>
<div class="line"><a id="l01873" name="l01873"></a><span class="lineno"> 1873</span>  tmpreg = <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;DCKCFGR;</div>
<div class="line"><a id="l01874" name="l01874"></a><span class="lineno"> 1874</span> </div>
<div class="line"><a id="l01875" name="l01875"></a><span class="lineno"> 1875</span>  <span class="comment">/* Clear CKDFSDMA SEL  bit */</span></div>
<div class="line"><a id="l01876" name="l01876"></a><span class="lineno"> 1876</span>  tmpreg &amp;= ~RCC_DCKCFGR_CKDFSDM1ASEL;</div>
<div class="line"><a id="l01877" name="l01877"></a><span class="lineno"> 1877</span> </div>
<div class="line"><a id="l01878" name="l01878"></a><span class="lineno"> 1878</span>  <span class="comment">/* Set CKDFSDM-SEL   bt according to RCC_DFSDMCLKSource value */</span></div>
<div class="line"><a id="l01879" name="l01879"></a><span class="lineno"> 1879</span>  tmpreg |= RCC_DFSDMACLKSource;</div>
<div class="line"><a id="l01880" name="l01880"></a><span class="lineno"> 1880</span> </div>
<div class="line"><a id="l01881" name="l01881"></a><span class="lineno"> 1881</span>  <span class="comment">/* Store the new value */</span></div>
<div class="line"><a id="l01882" name="l01882"></a><span class="lineno"> 1882</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;DCKCFGR = tmpreg;</div>
<div class="line"><a id="l01883" name="l01883"></a><span class="lineno"> 1883</span>}</div>
<div class="line"><a id="l01884" name="l01884"></a><span class="lineno"> 1884</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F412xG */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01885" name="l01885"></a><span class="lineno"> 1885</span> </div>
<div class="line"><a id="l01904" name="l01904"></a><span class="lineno"><a class="line" href="group___r_c_c.html#gaf0599100e7afdf8ed988e351a899e922"> 1904</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___r_c_c___group3.html#gaf0599100e7afdf8ed988e351a899e922">RCC_TIMCLKPresConfig</a>(uint32_t RCC_TIMCLKPrescaler)</div>
<div class="line"><a id="l01905" name="l01905"></a><span class="lineno"> 1905</span>{</div>
<div class="line"><a id="l01906" name="l01906"></a><span class="lineno"> 1906</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l01907" name="l01907"></a><span class="lineno"> 1907</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___r_c_c___t_i_m___p_rescaler___selection.html#ga828df772e202d7b95b5424156dbd42e1">IS_RCC_TIMCLK_PRESCALER</a>(RCC_TIMCLKPrescaler));</div>
<div class="line"><a id="l01908" name="l01908"></a><span class="lineno"> 1908</span> </div>
<div class="line"><a id="l01909" name="l01909"></a><span class="lineno"> 1909</span>  *(<a class="code hl_define" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *) <a class="code hl_define" href="group___r_c_c.html#gaff212f4f5168f26347acf1abbb331961">DCKCFGR_TIMPRE_BB</a> = RCC_TIMCLKPrescaler;</div>
<div class="line"><a id="l01910" name="l01910"></a><span class="lineno"> 1910</span>}</div>
<div class="line"><a id="l01911" name="l01911"></a><span class="lineno"> 1911</span> </div>
<div class="line"><a id="l01946" name="l01946"></a><span class="lineno"><a class="line" href="group___r_c_c.html#ga80c89116820d48bb38db2e7d5e5a49b9"> 1946</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___r_c_c___group3.html#ga80c89116820d48bb38db2e7d5e5a49b9">RCC_AHB1PeriphClockCmd</a>(uint32_t RCC_AHB1Periph, <a class="code hl_enumeration" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div>
<div class="line"><a id="l01947" name="l01947"></a><span class="lineno"> 1947</span>{</div>
<div class="line"><a id="l01948" name="l01948"></a><span class="lineno"> 1948</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l01949" name="l01949"></a><span class="lineno"> 1949</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___r_c_c___a_h_b1___peripherals.html#ga647f5c8de61a77084d4d0e6bdd344601">IS_RCC_AHB1_CLOCK_PERIPH</a>(RCC_AHB1Periph));</div>
<div class="line"><a id="l01950" name="l01950"></a><span class="lineno"> 1950</span> </div>
<div class="line"><a id="l01951" name="l01951"></a><span class="lineno"> 1951</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div>
<div class="line"><a id="l01952" name="l01952"></a><span class="lineno"> 1952</span>  <span class="keywordflow">if</span> (NewState != <a class="code hl_enumvalue" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div>
<div class="line"><a id="l01953" name="l01953"></a><span class="lineno"> 1953</span>  {</div>
<div class="line"><a id="l01954" name="l01954"></a><span class="lineno"> 1954</span>    <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR |= RCC_AHB1Periph;</div>
<div class="line"><a id="l01955" name="l01955"></a><span class="lineno"> 1955</span>  }</div>
<div class="line"><a id="l01956" name="l01956"></a><span class="lineno"> 1956</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l01957" name="l01957"></a><span class="lineno"> 1957</span>  {</div>
<div class="line"><a id="l01958" name="l01958"></a><span class="lineno"> 1958</span>    <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR &amp;= ~RCC_AHB1Periph;</div>
<div class="line"><a id="l01959" name="l01959"></a><span class="lineno"> 1959</span>  }</div>
<div class="line"><a id="l01960" name="l01960"></a><span class="lineno"> 1960</span>}</div>
<div class="line"><a id="l01961" name="l01961"></a><span class="lineno"> 1961</span> </div>
<div class="line"><a id="l01978" name="l01978"></a><span class="lineno"><a class="line" href="group___r_c_c.html#gaadffedbd87e796f01d9776b8ee01ff5e"> 1978</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___r_c_c___group3.html#gaadffedbd87e796f01d9776b8ee01ff5e">RCC_AHB2PeriphClockCmd</a>(uint32_t RCC_AHB2Periph, <a class="code hl_enumeration" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div>
<div class="line"><a id="l01979" name="l01979"></a><span class="lineno"> 1979</span>{</div>
<div class="line"><a id="l01980" name="l01980"></a><span class="lineno"> 1980</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l01981" name="l01981"></a><span class="lineno"> 1981</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___r_c_c___a_h_b2___peripherals.html#ga90f3f337a5f503e36280ab4504d31c39">IS_RCC_AHB2_PERIPH</a>(RCC_AHB2Periph));</div>
<div class="line"><a id="l01982" name="l01982"></a><span class="lineno"> 1982</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div>
<div class="line"><a id="l01983" name="l01983"></a><span class="lineno"> 1983</span> </div>
<div class="line"><a id="l01984" name="l01984"></a><span class="lineno"> 1984</span>  <span class="keywordflow">if</span> (NewState != <a class="code hl_enumvalue" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div>
<div class="line"><a id="l01985" name="l01985"></a><span class="lineno"> 1985</span>  {</div>
<div class="line"><a id="l01986" name="l01986"></a><span class="lineno"> 1986</span>    <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB2ENR |= RCC_AHB2Periph;</div>
<div class="line"><a id="l01987" name="l01987"></a><span class="lineno"> 1987</span>  }</div>
<div class="line"><a id="l01988" name="l01988"></a><span class="lineno"> 1988</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l01989" name="l01989"></a><span class="lineno"> 1989</span>  {</div>
<div class="line"><a id="l01990" name="l01990"></a><span class="lineno"> 1990</span>    <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB2ENR &amp;= ~RCC_AHB2Periph;</div>
<div class="line"><a id="l01991" name="l01991"></a><span class="lineno"> 1991</span>  }</div>
<div class="line"><a id="l01992" name="l01992"></a><span class="lineno"> 1992</span>}</div>
<div class="line"><a id="l01993" name="l01993"></a><span class="lineno"> 1993</span> </div>
<div class="line"><a id="l01994" name="l01994"></a><span class="lineno"> 1994</span><span class="preprocessor">#if defined(STM32F40_41xxx) || defined(STM32F412xG) || defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM32F446xx) || defined(STM32F469_479xx)</span></div>
<div class="line"><a id="l02008" name="l02008"></a><span class="lineno"> 2008</span><span class="keywordtype">void</span> <a class="code hl_function" href="group___r_c_c.html#ga4eb8c119f2e9bf2bd2e042d27f151338">RCC_AHB3PeriphClockCmd</a>(uint32_t RCC_AHB3Periph, <a class="code hl_enumeration" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div>
<div class="line"><a id="l02009" name="l02009"></a><span class="lineno"> 2009</span>{</div>
<div class="line"><a id="l02010" name="l02010"></a><span class="lineno"> 2010</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l02011" name="l02011"></a><span class="lineno"> 2011</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));  </div>
<div class="line"><a id="l02012" name="l02012"></a><span class="lineno"> 2012</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div>
<div class="line"><a id="l02013" name="l02013"></a><span class="lineno"> 2013</span> </div>
<div class="line"><a id="l02014" name="l02014"></a><span class="lineno"> 2014</span>  <span class="keywordflow">if</span> (NewState != <a class="code hl_enumvalue" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div>
<div class="line"><a id="l02015" name="l02015"></a><span class="lineno"> 2015</span>  {</div>
<div class="line"><a id="l02016" name="l02016"></a><span class="lineno"> 2016</span>    <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB3ENR |= RCC_AHB3Periph;</div>
<div class="line"><a id="l02017" name="l02017"></a><span class="lineno"> 2017</span>  }</div>
<div class="line"><a id="l02018" name="l02018"></a><span class="lineno"> 2018</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l02019" name="l02019"></a><span class="lineno"> 2019</span>  {</div>
<div class="line"><a id="l02020" name="l02020"></a><span class="lineno"> 2020</span>    <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB3ENR &amp;= ~RCC_AHB3Periph;</div>
<div class="line"><a id="l02021" name="l02021"></a><span class="lineno"> 2021</span>  }</div>
<div class="line"><a id="l02022" name="l02022"></a><span class="lineno"> 2022</span>}</div>
<div class="line"><a id="l02023" name="l02023"></a><span class="lineno"> 2023</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F40_41xxx || STM32F412xG || STM32F427_437xx || STM32F429_439xx || STM32F446xx || STM32F469_479xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02024" name="l02024"></a><span class="lineno"> 2024</span> </div>
<div class="line"><a id="l02065" name="l02065"></a><span class="lineno"><a class="line" href="group___r_c_c.html#gaee7cc5d73af7fe1986fceff8afd3973e"> 2065</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___r_c_c___group3.html#gaee7cc5d73af7fe1986fceff8afd3973e">RCC_APB1PeriphClockCmd</a>(uint32_t RCC_APB1Periph, <a class="code hl_enumeration" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div>
<div class="line"><a id="l02066" name="l02066"></a><span class="lineno"> 2066</span>{</div>
<div class="line"><a id="l02067" name="l02067"></a><span class="lineno"> 2067</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l02068" name="l02068"></a><span class="lineno"> 2068</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___r_c_c___a_p_b1___peripherals.html#gab68e85308494436c4c55a69c42a79f36">IS_RCC_APB1_PERIPH</a>(RCC_APB1Periph));  </div>
<div class="line"><a id="l02069" name="l02069"></a><span class="lineno"> 2069</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div>
<div class="line"><a id="l02070" name="l02070"></a><span class="lineno"> 2070</span> </div>
<div class="line"><a id="l02071" name="l02071"></a><span class="lineno"> 2071</span>  <span class="keywordflow">if</span> (NewState != <a class="code hl_enumvalue" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div>
<div class="line"><a id="l02072" name="l02072"></a><span class="lineno"> 2072</span>  {</div>
<div class="line"><a id="l02073" name="l02073"></a><span class="lineno"> 2073</span>    <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR |= RCC_APB1Periph;</div>
<div class="line"><a id="l02074" name="l02074"></a><span class="lineno"> 2074</span>  }</div>
<div class="line"><a id="l02075" name="l02075"></a><span class="lineno"> 2075</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l02076" name="l02076"></a><span class="lineno"> 2076</span>  {</div>
<div class="line"><a id="l02077" name="l02077"></a><span class="lineno"> 2077</span>    <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp;= ~RCC_APB1Periph;</div>
<div class="line"><a id="l02078" name="l02078"></a><span class="lineno"> 2078</span>  }</div>
<div class="line"><a id="l02079" name="l02079"></a><span class="lineno"> 2079</span>}</div>
<div class="line"><a id="l02080" name="l02080"></a><span class="lineno"> 2080</span> </div>
<div class="line"><a id="l02113" name="l02113"></a><span class="lineno"><a class="line" href="group___r_c_c.html#ga56ff55caf8d835351916b40dd030bc87"> 2113</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___r_c_c___group3.html#ga56ff55caf8d835351916b40dd030bc87">RCC_APB2PeriphClockCmd</a>(uint32_t RCC_APB2Periph, <a class="code hl_enumeration" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div>
<div class="line"><a id="l02114" name="l02114"></a><span class="lineno"> 2114</span>{</div>
<div class="line"><a id="l02115" name="l02115"></a><span class="lineno"> 2115</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l02116" name="l02116"></a><span class="lineno"> 2116</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___r_c_c___a_p_b2___peripherals.html#ga89a2b95e60e90a51b26b53cc4c0e7b14">IS_RCC_APB2_PERIPH</a>(RCC_APB2Periph));</div>
<div class="line"><a id="l02117" name="l02117"></a><span class="lineno"> 2117</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div>
<div class="line"><a id="l02118" name="l02118"></a><span class="lineno"> 2118</span> </div>
<div class="line"><a id="l02119" name="l02119"></a><span class="lineno"> 2119</span>  <span class="keywordflow">if</span> (NewState != <a class="code hl_enumvalue" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div>
<div class="line"><a id="l02120" name="l02120"></a><span class="lineno"> 2120</span>  {</div>
<div class="line"><a id="l02121" name="l02121"></a><span class="lineno"> 2121</span>    <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR |= RCC_APB2Periph;</div>
<div class="line"><a id="l02122" name="l02122"></a><span class="lineno"> 2122</span>  }</div>
<div class="line"><a id="l02123" name="l02123"></a><span class="lineno"> 2123</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l02124" name="l02124"></a><span class="lineno"> 2124</span>  {</div>
<div class="line"><a id="l02125" name="l02125"></a><span class="lineno"> 2125</span>    <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp;= ~RCC_APB2Periph;</div>
<div class="line"><a id="l02126" name="l02126"></a><span class="lineno"> 2126</span>  }</div>
<div class="line"><a id="l02127" name="l02127"></a><span class="lineno"> 2127</span>}</div>
<div class="line"><a id="l02128" name="l02128"></a><span class="lineno"> 2128</span> </div>
<div class="line"><a id="l02156" name="l02156"></a><span class="lineno"><a class="line" href="group___r_c_c.html#gaa7c450567f4731d4f0615f63586cad86"> 2156</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___r_c_c___group3.html#gaa7c450567f4731d4f0615f63586cad86">RCC_AHB1PeriphResetCmd</a>(uint32_t RCC_AHB1Periph, <a class="code hl_enumeration" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div>
<div class="line"><a id="l02157" name="l02157"></a><span class="lineno"> 2157</span>{</div>
<div class="line"><a id="l02158" name="l02158"></a><span class="lineno"> 2158</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l02159" name="l02159"></a><span class="lineno"> 2159</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___r_c_c___a_h_b1___peripherals.html#gaa9369bfafdf69d7398ae04711bc097d0">IS_RCC_AHB1_RESET_PERIPH</a>(RCC_AHB1Periph));</div>
<div class="line"><a id="l02160" name="l02160"></a><span class="lineno"> 2160</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div>
<div class="line"><a id="l02161" name="l02161"></a><span class="lineno"> 2161</span> </div>
<div class="line"><a id="l02162" name="l02162"></a><span class="lineno"> 2162</span>  <span class="keywordflow">if</span> (NewState != <a class="code hl_enumvalue" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div>
<div class="line"><a id="l02163" name="l02163"></a><span class="lineno"> 2163</span>  {</div>
<div class="line"><a id="l02164" name="l02164"></a><span class="lineno"> 2164</span>    <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1RSTR |= RCC_AHB1Periph;</div>
<div class="line"><a id="l02165" name="l02165"></a><span class="lineno"> 2165</span>  }</div>
<div class="line"><a id="l02166" name="l02166"></a><span class="lineno"> 2166</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l02167" name="l02167"></a><span class="lineno"> 2167</span>  {</div>
<div class="line"><a id="l02168" name="l02168"></a><span class="lineno"> 2168</span>    <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1RSTR &amp;= ~RCC_AHB1Periph;</div>
<div class="line"><a id="l02169" name="l02169"></a><span class="lineno"> 2169</span>  }</div>
<div class="line"><a id="l02170" name="l02170"></a><span class="lineno"> 2170</span>}</div>
<div class="line"><a id="l02171" name="l02171"></a><span class="lineno"> 2171</span> </div>
<div class="line"><a id="l02185" name="l02185"></a><span class="lineno"><a class="line" href="group___r_c_c.html#gafb119d6d1955d1b8c361e8140845ac5a"> 2185</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___r_c_c___group3.html#gafb119d6d1955d1b8c361e8140845ac5a">RCC_AHB2PeriphResetCmd</a>(uint32_t RCC_AHB2Periph, <a class="code hl_enumeration" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div>
<div class="line"><a id="l02186" name="l02186"></a><span class="lineno"> 2186</span>{</div>
<div class="line"><a id="l02187" name="l02187"></a><span class="lineno"> 2187</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l02188" name="l02188"></a><span class="lineno"> 2188</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___r_c_c___a_h_b2___peripherals.html#ga90f3f337a5f503e36280ab4504d31c39">IS_RCC_AHB2_PERIPH</a>(RCC_AHB2Periph));</div>
<div class="line"><a id="l02189" name="l02189"></a><span class="lineno"> 2189</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div>
<div class="line"><a id="l02190" name="l02190"></a><span class="lineno"> 2190</span> </div>
<div class="line"><a id="l02191" name="l02191"></a><span class="lineno"> 2191</span>  <span class="keywordflow">if</span> (NewState != <a class="code hl_enumvalue" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div>
<div class="line"><a id="l02192" name="l02192"></a><span class="lineno"> 2192</span>  {</div>
<div class="line"><a id="l02193" name="l02193"></a><span class="lineno"> 2193</span>    <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB2RSTR |= RCC_AHB2Periph;</div>
<div class="line"><a id="l02194" name="l02194"></a><span class="lineno"> 2194</span>  }</div>
<div class="line"><a id="l02195" name="l02195"></a><span class="lineno"> 2195</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l02196" name="l02196"></a><span class="lineno"> 2196</span>  {</div>
<div class="line"><a id="l02197" name="l02197"></a><span class="lineno"> 2197</span>    <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB2RSTR &amp;= ~RCC_AHB2Periph;</div>
<div class="line"><a id="l02198" name="l02198"></a><span class="lineno"> 2198</span>  }</div>
<div class="line"><a id="l02199" name="l02199"></a><span class="lineno"> 2199</span>}</div>
<div class="line"><a id="l02200" name="l02200"></a><span class="lineno"> 2200</span> </div>
<div class="line"><a id="l02201" name="l02201"></a><span class="lineno"> 2201</span><span class="preprocessor">#if defined(STM32F40_41xxx) || defined(STM32F412xG) || defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM32F446xx) || defined(STM32F469_479xx)</span></div>
<div class="line"><a id="l02212" name="l02212"></a><span class="lineno"> 2212</span><span class="keywordtype">void</span> <a class="code hl_function" href="group___r_c_c.html#gaee44f159a1ca9ebdd7117bff387cd592">RCC_AHB3PeriphResetCmd</a>(uint32_t RCC_AHB3Periph, <a class="code hl_enumeration" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div>
<div class="line"><a id="l02213" name="l02213"></a><span class="lineno"> 2213</span>{</div>
<div class="line"><a id="l02214" name="l02214"></a><span class="lineno"> 2214</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l02215" name="l02215"></a><span class="lineno"> 2215</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));</div>
<div class="line"><a id="l02216" name="l02216"></a><span class="lineno"> 2216</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div>
<div class="line"><a id="l02217" name="l02217"></a><span class="lineno"> 2217</span> </div>
<div class="line"><a id="l02218" name="l02218"></a><span class="lineno"> 2218</span>  <span class="keywordflow">if</span> (NewState != <a class="code hl_enumvalue" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div>
<div class="line"><a id="l02219" name="l02219"></a><span class="lineno"> 2219</span>  {</div>
<div class="line"><a id="l02220" name="l02220"></a><span class="lineno"> 2220</span>    <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB3RSTR |= RCC_AHB3Periph;</div>
<div class="line"><a id="l02221" name="l02221"></a><span class="lineno"> 2221</span>  }</div>
<div class="line"><a id="l02222" name="l02222"></a><span class="lineno"> 2222</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l02223" name="l02223"></a><span class="lineno"> 2223</span>  {</div>
<div class="line"><a id="l02224" name="l02224"></a><span class="lineno"> 2224</span>    <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB3RSTR &amp;= ~RCC_AHB3Periph;</div>
<div class="line"><a id="l02225" name="l02225"></a><span class="lineno"> 2225</span>  }</div>
<div class="line"><a id="l02226" name="l02226"></a><span class="lineno"> 2226</span>}</div>
<div class="line"><a id="l02227" name="l02227"></a><span class="lineno"> 2227</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F40_41xxx || STM32F412xG || STM32F427_437xx || STM32F429_439xx || STM32F446xx || STM32F469_479xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02228" name="l02228"></a><span class="lineno"> 2228</span> </div>
<div class="line"><a id="l02266" name="l02266"></a><span class="lineno"><a class="line" href="group___r_c_c.html#gab197ae4369c10b92640a733b40ed2801"> 2266</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___r_c_c___group3.html#gab197ae4369c10b92640a733b40ed2801">RCC_APB1PeriphResetCmd</a>(uint32_t RCC_APB1Periph, <a class="code hl_enumeration" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div>
<div class="line"><a id="l02267" name="l02267"></a><span class="lineno"> 2267</span>{</div>
<div class="line"><a id="l02268" name="l02268"></a><span class="lineno"> 2268</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l02269" name="l02269"></a><span class="lineno"> 2269</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___r_c_c___a_p_b1___peripherals.html#gab68e85308494436c4c55a69c42a79f36">IS_RCC_APB1_PERIPH</a>(RCC_APB1Periph));</div>
<div class="line"><a id="l02270" name="l02270"></a><span class="lineno"> 2270</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div>
<div class="line"><a id="l02271" name="l02271"></a><span class="lineno"> 2271</span>  <span class="keywordflow">if</span> (NewState != <a class="code hl_enumvalue" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div>
<div class="line"><a id="l02272" name="l02272"></a><span class="lineno"> 2272</span>  {</div>
<div class="line"><a id="l02273" name="l02273"></a><span class="lineno"> 2273</span>    <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR |= RCC_APB1Periph;</div>
<div class="line"><a id="l02274" name="l02274"></a><span class="lineno"> 2274</span>  }</div>
<div class="line"><a id="l02275" name="l02275"></a><span class="lineno"> 2275</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l02276" name="l02276"></a><span class="lineno"> 2276</span>  {</div>
<div class="line"><a id="l02277" name="l02277"></a><span class="lineno"> 2277</span>    <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR &amp;= ~RCC_APB1Periph;</div>
<div class="line"><a id="l02278" name="l02278"></a><span class="lineno"> 2278</span>  }</div>
<div class="line"><a id="l02279" name="l02279"></a><span class="lineno"> 2279</span>}</div>
<div class="line"><a id="l02280" name="l02280"></a><span class="lineno"> 2280</span> </div>
<div class="line"><a id="l02309" name="l02309"></a><span class="lineno"><a class="line" href="group___r_c_c.html#gad94553850ac07106a27ee85fec37efdf"> 2309</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___r_c_c___group3.html#gad94553850ac07106a27ee85fec37efdf">RCC_APB2PeriphResetCmd</a>(uint32_t RCC_APB2Periph, <a class="code hl_enumeration" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div>
<div class="line"><a id="l02310" name="l02310"></a><span class="lineno"> 2310</span>{</div>
<div class="line"><a id="l02311" name="l02311"></a><span class="lineno"> 2311</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l02312" name="l02312"></a><span class="lineno"> 2312</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___r_c_c___a_p_b2___peripherals.html#ga91ecddb4dcb7a07da7178e7f9ba585c7">IS_RCC_APB2_RESET_PERIPH</a>(RCC_APB2Periph));</div>
<div class="line"><a id="l02313" name="l02313"></a><span class="lineno"> 2313</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div>
<div class="line"><a id="l02314" name="l02314"></a><span class="lineno"> 2314</span>  <span class="keywordflow">if</span> (NewState != <a class="code hl_enumvalue" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div>
<div class="line"><a id="l02315" name="l02315"></a><span class="lineno"> 2315</span>  {</div>
<div class="line"><a id="l02316" name="l02316"></a><span class="lineno"> 2316</span>    <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR |= RCC_APB2Periph;</div>
<div class="line"><a id="l02317" name="l02317"></a><span class="lineno"> 2317</span>  }</div>
<div class="line"><a id="l02318" name="l02318"></a><span class="lineno"> 2318</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l02319" name="l02319"></a><span class="lineno"> 2319</span>  {</div>
<div class="line"><a id="l02320" name="l02320"></a><span class="lineno"> 2320</span>    <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR &amp;= ~RCC_APB2Periph;</div>
<div class="line"><a id="l02321" name="l02321"></a><span class="lineno"> 2321</span>  }</div>
<div class="line"><a id="l02322" name="l02322"></a><span class="lineno"> 2322</span>}</div>
<div class="line"><a id="l02323" name="l02323"></a><span class="lineno"> 2323</span> </div>
<div class="line"><a id="l02358" name="l02358"></a><span class="lineno"><a class="line" href="group___r_c_c.html#ga5cd0d5adbc7496d7005b208bd19ce255"> 2358</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___r_c_c___group3.html#ga5cd0d5adbc7496d7005b208bd19ce255">RCC_AHB1PeriphClockLPModeCmd</a>(uint32_t RCC_AHB1Periph, <a class="code hl_enumeration" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div>
<div class="line"><a id="l02359" name="l02359"></a><span class="lineno"> 2359</span>{</div>
<div class="line"><a id="l02360" name="l02360"></a><span class="lineno"> 2360</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l02361" name="l02361"></a><span class="lineno"> 2361</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___r_c_c___a_h_b1___peripherals.html#ga2a192b878ab81e83e804efd5dbd0195b">IS_RCC_AHB1_LPMODE_PERIPH</a>(RCC_AHB1Periph));</div>
<div class="line"><a id="l02362" name="l02362"></a><span class="lineno"> 2362</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div>
<div class="line"><a id="l02363" name="l02363"></a><span class="lineno"> 2363</span>  <span class="keywordflow">if</span> (NewState != <a class="code hl_enumvalue" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div>
<div class="line"><a id="l02364" name="l02364"></a><span class="lineno"> 2364</span>  {</div>
<div class="line"><a id="l02365" name="l02365"></a><span class="lineno"> 2365</span>    <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR |= RCC_AHB1Periph;</div>
<div class="line"><a id="l02366" name="l02366"></a><span class="lineno"> 2366</span>  }</div>
<div class="line"><a id="l02367" name="l02367"></a><span class="lineno"> 2367</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l02368" name="l02368"></a><span class="lineno"> 2368</span>  {</div>
<div class="line"><a id="l02369" name="l02369"></a><span class="lineno"> 2369</span>    <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR &amp;= ~RCC_AHB1Periph;</div>
<div class="line"><a id="l02370" name="l02370"></a><span class="lineno"> 2370</span>  }</div>
<div class="line"><a id="l02371" name="l02371"></a><span class="lineno"> 2371</span>}</div>
<div class="line"><a id="l02372" name="l02372"></a><span class="lineno"> 2372</span> </div>
<div class="line"><a id="l02390" name="l02390"></a><span class="lineno"><a class="line" href="group___r_c_c.html#ga1ac5bb9676ae9b48e50d6a95de922ce3"> 2390</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___r_c_c___group3.html#ga1ac5bb9676ae9b48e50d6a95de922ce3">RCC_AHB2PeriphClockLPModeCmd</a>(uint32_t RCC_AHB2Periph, <a class="code hl_enumeration" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div>
<div class="line"><a id="l02391" name="l02391"></a><span class="lineno"> 2391</span>{</div>
<div class="line"><a id="l02392" name="l02392"></a><span class="lineno"> 2392</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l02393" name="l02393"></a><span class="lineno"> 2393</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___r_c_c___a_h_b2___peripherals.html#ga90f3f337a5f503e36280ab4504d31c39">IS_RCC_AHB2_PERIPH</a>(RCC_AHB2Periph));</div>
<div class="line"><a id="l02394" name="l02394"></a><span class="lineno"> 2394</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div>
<div class="line"><a id="l02395" name="l02395"></a><span class="lineno"> 2395</span>  <span class="keywordflow">if</span> (NewState != <a class="code hl_enumvalue" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div>
<div class="line"><a id="l02396" name="l02396"></a><span class="lineno"> 2396</span>  {</div>
<div class="line"><a id="l02397" name="l02397"></a><span class="lineno"> 2397</span>    <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB2LPENR |= RCC_AHB2Periph;</div>
<div class="line"><a id="l02398" name="l02398"></a><span class="lineno"> 2398</span>  }</div>
<div class="line"><a id="l02399" name="l02399"></a><span class="lineno"> 2399</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l02400" name="l02400"></a><span class="lineno"> 2400</span>  {</div>
<div class="line"><a id="l02401" name="l02401"></a><span class="lineno"> 2401</span>    <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB2LPENR &amp;= ~RCC_AHB2Periph;</div>
<div class="line"><a id="l02402" name="l02402"></a><span class="lineno"> 2402</span>  }</div>
<div class="line"><a id="l02403" name="l02403"></a><span class="lineno"> 2403</span>}</div>
<div class="line"><a id="l02404" name="l02404"></a><span class="lineno"> 2404</span> </div>
<div class="line"><a id="l02405" name="l02405"></a><span class="lineno"> 2405</span><span class="preprocessor">#if defined(STM32F40_41xxx) || defined(STM32F412xG) || defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM32F446xx) || defined(STM32F469_479xx)</span></div>
<div class="line"><a id="l02420" name="l02420"></a><span class="lineno"> 2420</span><span class="keywordtype">void</span> <a class="code hl_function" href="group___r_c_c.html#ga4e1df07cdfd81c068902d9d35fcc3911">RCC_AHB3PeriphClockLPModeCmd</a>(uint32_t RCC_AHB3Periph, <a class="code hl_enumeration" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div>
<div class="line"><a id="l02421" name="l02421"></a><span class="lineno"> 2421</span>{</div>
<div class="line"><a id="l02422" name="l02422"></a><span class="lineno"> 2422</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l02423" name="l02423"></a><span class="lineno"> 2423</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));</div>
<div class="line"><a id="l02424" name="l02424"></a><span class="lineno"> 2424</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div>
<div class="line"><a id="l02425" name="l02425"></a><span class="lineno"> 2425</span>  <span class="keywordflow">if</span> (NewState != <a class="code hl_enumvalue" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div>
<div class="line"><a id="l02426" name="l02426"></a><span class="lineno"> 2426</span>  {</div>
<div class="line"><a id="l02427" name="l02427"></a><span class="lineno"> 2427</span>    <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB3LPENR |= RCC_AHB3Periph;</div>
<div class="line"><a id="l02428" name="l02428"></a><span class="lineno"> 2428</span>  }</div>
<div class="line"><a id="l02429" name="l02429"></a><span class="lineno"> 2429</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l02430" name="l02430"></a><span class="lineno"> 2430</span>  {</div>
<div class="line"><a id="l02431" name="l02431"></a><span class="lineno"> 2431</span>    <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB3LPENR &amp;= ~RCC_AHB3Periph;</div>
<div class="line"><a id="l02432" name="l02432"></a><span class="lineno"> 2432</span>  }</div>
<div class="line"><a id="l02433" name="l02433"></a><span class="lineno"> 2433</span>}</div>
<div class="line"><a id="l02434" name="l02434"></a><span class="lineno"> 2434</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F40_41xxx || STM32F412xG || STM32F427_437xx || STM32F429_439xx || STM32F446xx || STM32F469_479xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02435" name="l02435"></a><span class="lineno"> 2435</span> </div>
<div class="line"><a id="l02477" name="l02477"></a><span class="lineno"><a class="line" href="group___r_c_c.html#ga84dd64badb84768cbcf19e241cadff50"> 2477</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___r_c_c___group3.html#ga84dd64badb84768cbcf19e241cadff50">RCC_APB1PeriphClockLPModeCmd</a>(uint32_t RCC_APB1Periph, <a class="code hl_enumeration" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div>
<div class="line"><a id="l02478" name="l02478"></a><span class="lineno"> 2478</span>{</div>
<div class="line"><a id="l02479" name="l02479"></a><span class="lineno"> 2479</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l02480" name="l02480"></a><span class="lineno"> 2480</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___r_c_c___a_p_b1___peripherals.html#gab68e85308494436c4c55a69c42a79f36">IS_RCC_APB1_PERIPH</a>(RCC_APB1Periph));</div>
<div class="line"><a id="l02481" name="l02481"></a><span class="lineno"> 2481</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div>
<div class="line"><a id="l02482" name="l02482"></a><span class="lineno"> 2482</span>  <span class="keywordflow">if</span> (NewState != <a class="code hl_enumvalue" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div>
<div class="line"><a id="l02483" name="l02483"></a><span class="lineno"> 2483</span>  {</div>
<div class="line"><a id="l02484" name="l02484"></a><span class="lineno"> 2484</span>    <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR |= RCC_APB1Periph;</div>
<div class="line"><a id="l02485" name="l02485"></a><span class="lineno"> 2485</span>  }</div>
<div class="line"><a id="l02486" name="l02486"></a><span class="lineno"> 2486</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l02487" name="l02487"></a><span class="lineno"> 2487</span>  {</div>
<div class="line"><a id="l02488" name="l02488"></a><span class="lineno"> 2488</span>    <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR &amp;= ~RCC_APB1Periph;</div>
<div class="line"><a id="l02489" name="l02489"></a><span class="lineno"> 2489</span>  }</div>
<div class="line"><a id="l02490" name="l02490"></a><span class="lineno"> 2490</span>}</div>
<div class="line"><a id="l02491" name="l02491"></a><span class="lineno"> 2491</span> </div>
<div class="line"><a id="l02524" name="l02524"></a><span class="lineno"><a class="line" href="group___r_c_c.html#ga30365b9e0b4c5d7e98c2675c862ddd7e"> 2524</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___r_c_c___group3.html#ga30365b9e0b4c5d7e98c2675c862ddd7e">RCC_APB2PeriphClockLPModeCmd</a>(uint32_t RCC_APB2Periph, <a class="code hl_enumeration" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div>
<div class="line"><a id="l02525" name="l02525"></a><span class="lineno"> 2525</span>{</div>
<div class="line"><a id="l02526" name="l02526"></a><span class="lineno"> 2526</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l02527" name="l02527"></a><span class="lineno"> 2527</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___r_c_c___a_p_b2___peripherals.html#ga89a2b95e60e90a51b26b53cc4c0e7b14">IS_RCC_APB2_PERIPH</a>(RCC_APB2Periph));</div>
<div class="line"><a id="l02528" name="l02528"></a><span class="lineno"> 2528</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div>
<div class="line"><a id="l02529" name="l02529"></a><span class="lineno"> 2529</span>  <span class="keywordflow">if</span> (NewState != <a class="code hl_enumvalue" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div>
<div class="line"><a id="l02530" name="l02530"></a><span class="lineno"> 2530</span>  {</div>
<div class="line"><a id="l02531" name="l02531"></a><span class="lineno"> 2531</span>    <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR |= RCC_APB2Periph;</div>
<div class="line"><a id="l02532" name="l02532"></a><span class="lineno"> 2532</span>  }</div>
<div class="line"><a id="l02533" name="l02533"></a><span class="lineno"> 2533</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l02534" name="l02534"></a><span class="lineno"> 2534</span>  {</div>
<div class="line"><a id="l02535" name="l02535"></a><span class="lineno"> 2535</span>    <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR &amp;= ~RCC_APB2Periph;</div>
<div class="line"><a id="l02536" name="l02536"></a><span class="lineno"> 2536</span>  }</div>
<div class="line"><a id="l02537" name="l02537"></a><span class="lineno"> 2537</span>}</div>
<div class="line"><a id="l02538" name="l02538"></a><span class="lineno"> 2538</span> </div>
<div class="line"><a id="l02548" name="l02548"></a><span class="lineno"><a class="line" href="group___r_c_c.html#gad62e35e5a3289624e00636ff483e5399"> 2548</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___r_c_c___group3.html#gad62e35e5a3289624e00636ff483e5399">RCC_LSEModeConfig</a>(uint8_t RCC_Mode)</div>
<div class="line"><a id="l02549" name="l02549"></a><span class="lineno"> 2549</span>{</div>
<div class="line"><a id="l02550" name="l02550"></a><span class="lineno"> 2550</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l02551" name="l02551"></a><span class="lineno"> 2551</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___r_c_c___l_s_e___dual___mode___selection.html#gacae54f681f37f3e561cff967f9492a0b">IS_RCC_LSE_MODE</a>(RCC_Mode));</div>
<div class="line"><a id="l02552" name="l02552"></a><span class="lineno"> 2552</span>  </div>
<div class="line"><a id="l02553" name="l02553"></a><span class="lineno"> 2553</span>  <span class="keywordflow">if</span>(RCC_Mode == <a class="code hl_define" href="group___r_c_c___l_s_e___dual___mode___selection.html#gac289e51921d5065c6dc55c0cc752be1d">RCC_LSE_HIGHDRIVE_MODE</a>)</div>
<div class="line"><a id="l02554" name="l02554"></a><span class="lineno"> 2554</span>  {</div>
<div class="line"><a id="l02555" name="l02555"></a><span class="lineno"> 2555</span>    <a class="code hl_define" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gafe360ffbda460aef12c42651a2b17583">RCC_BDCR_LSEMOD</a>);</div>
<div class="line"><a id="l02556" name="l02556"></a><span class="lineno"> 2556</span>  }</div>
<div class="line"><a id="l02557" name="l02557"></a><span class="lineno"> 2557</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l02558" name="l02558"></a><span class="lineno"> 2558</span>  {</div>
<div class="line"><a id="l02559" name="l02559"></a><span class="lineno"> 2559</span>    <a class="code hl_define" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gafe360ffbda460aef12c42651a2b17583">RCC_BDCR_LSEMOD</a>);</div>
<div class="line"><a id="l02560" name="l02560"></a><span class="lineno"> 2560</span>  }</div>
<div class="line"><a id="l02561" name="l02561"></a><span class="lineno"> 2561</span>}</div>
<div class="line"><a id="l02562" name="l02562"></a><span class="lineno"> 2562</span> </div>
<div class="line"><a id="l02563" name="l02563"></a><span class="lineno"> 2563</span><span class="preprocessor">#if defined(STM32F410xx)</span></div>
<div class="line"><a id="l02575" name="l02575"></a><span class="lineno"> 2575</span><span class="keywordtype">void</span> RCC_LPTIM1ClockSourceConfig(uint32_t RCC_ClockSource)</div>
<div class="line"><a id="l02576" name="l02576"></a><span class="lineno"> 2576</span>{</div>
<div class="line"><a id="l02577" name="l02577"></a><span class="lineno"> 2577</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l02578" name="l02578"></a><span class="lineno"> 2578</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_RCC_LPTIM1_CLOCKSOURCE(RCC_ClockSource));</div>
<div class="line"><a id="l02579" name="l02579"></a><span class="lineno"> 2579</span> </div>
<div class="line"><a id="l02580" name="l02580"></a><span class="lineno"> 2580</span>  <span class="comment">/* Clear LPTIM1 clock source selection source bits */</span></div>
<div class="line"><a id="l02581" name="l02581"></a><span class="lineno"> 2581</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;DCKCFGR2 &amp;= ~RCC_DCKCFGR2_LPTIM1SEL;</div>
<div class="line"><a id="l02582" name="l02582"></a><span class="lineno"> 2582</span>  <span class="comment">/* Set new LPTIM1 clock source */</span></div>
<div class="line"><a id="l02583" name="l02583"></a><span class="lineno"> 2583</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;DCKCFGR2 |= RCC_ClockSource;</div>
<div class="line"><a id="l02584" name="l02584"></a><span class="lineno"> 2584</span>}</div>
<div class="line"><a id="l02585" name="l02585"></a><span class="lineno"> 2585</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F410xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02586" name="l02586"></a><span class="lineno"> 2586</span> </div>
<div class="line"><a id="l02587" name="l02587"></a><span class="lineno"> 2587</span><span class="preprocessor">#if defined(STM32F469_479xx)</span></div>
<div class="line"><a id="l02597" name="l02597"></a><span class="lineno"> 2597</span><span class="keywordtype">void</span> RCC_DSIClockSourceConfig(uint8_t RCC_ClockSource)</div>
<div class="line"><a id="l02598" name="l02598"></a><span class="lineno"> 2598</span>{</div>
<div class="line"><a id="l02599" name="l02599"></a><span class="lineno"> 2599</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l02600" name="l02600"></a><span class="lineno"> 2600</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_RCC_DSI_CLOCKSOURCE(RCC_ClockSource));</div>
<div class="line"><a id="l02601" name="l02601"></a><span class="lineno"> 2601</span>  </div>
<div class="line"><a id="l02602" name="l02602"></a><span class="lineno"> 2602</span>  <span class="keywordflow">if</span>(RCC_ClockSource == RCC_DSICLKSource_PLLR)</div>
<div class="line"><a id="l02603" name="l02603"></a><span class="lineno"> 2603</span>  {</div>
<div class="line"><a id="l02604" name="l02604"></a><span class="lineno"> 2604</span>    <a class="code hl_define" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;DCKCFGR, RCC_DCKCFGR_DSISEL);</div>
<div class="line"><a id="l02605" name="l02605"></a><span class="lineno"> 2605</span>  }</div>
<div class="line"><a id="l02606" name="l02606"></a><span class="lineno"> 2606</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l02607" name="l02607"></a><span class="lineno"> 2607</span>  {</div>
<div class="line"><a id="l02608" name="l02608"></a><span class="lineno"> 2608</span>    <a class="code hl_define" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;DCKCFGR, RCC_DCKCFGR_DSISEL);</div>
<div class="line"><a id="l02609" name="l02609"></a><span class="lineno"> 2609</span>  }</div>
<div class="line"><a id="l02610" name="l02610"></a><span class="lineno"> 2610</span>}</div>
<div class="line"><a id="l02611" name="l02611"></a><span class="lineno"> 2611</span><span class="preprocessor">#endif </span><span class="comment">/*  STM32F469_479xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02612" name="l02612"></a><span class="lineno"> 2612</span> </div>
<div class="line"><a id="l02613" name="l02613"></a><span class="lineno"> 2613</span><span class="preprocessor">#if defined(STM32F412xG) || defined(STM32F446xx) || defined(STM32F469_479xx)</span></div>
<div class="line"><a id="l02624" name="l02624"></a><span class="lineno"> 2624</span><span class="keywordtype">void</span> RCC_48MHzClockSourceConfig(uint8_t RCC_ClockSource)</div>
<div class="line"><a id="l02625" name="l02625"></a><span class="lineno"> 2625</span>{</div>
<div class="line"><a id="l02626" name="l02626"></a><span class="lineno"> 2626</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l02627" name="l02627"></a><span class="lineno"> 2627</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_RCC_48MHZ_CLOCKSOURCE(RCC_ClockSource));</div>
<div class="line"><a id="l02628" name="l02628"></a><span class="lineno"> 2628</span><span class="preprocessor">#if defined(STM32F469_479xx) </span></div>
<div class="line"><a id="l02629" name="l02629"></a><span class="lineno"> 2629</span>  <span class="keywordflow">if</span>(RCC_ClockSource == RCC_48MHZCLKSource_PLLSAI)</div>
<div class="line"><a id="l02630" name="l02630"></a><span class="lineno"> 2630</span>  {</div>
<div class="line"><a id="l02631" name="l02631"></a><span class="lineno"> 2631</span>    <a class="code hl_define" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;DCKCFGR, RCC_DCKCFGR_CK48MSEL);</div>
<div class="line"><a id="l02632" name="l02632"></a><span class="lineno"> 2632</span>  }</div>
<div class="line"><a id="l02633" name="l02633"></a><span class="lineno"> 2633</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l02634" name="l02634"></a><span class="lineno"> 2634</span>  {</div>
<div class="line"><a id="l02635" name="l02635"></a><span class="lineno"> 2635</span>    <a class="code hl_define" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;DCKCFGR, RCC_DCKCFGR_CK48MSEL);</div>
<div class="line"><a id="l02636" name="l02636"></a><span class="lineno"> 2636</span>  }</div>
<div class="line"><a id="l02637" name="l02637"></a><span class="lineno"> 2637</span><span class="preprocessor">#elif  defined(STM32F446xx)</span></div>
<div class="line"><a id="l02638" name="l02638"></a><span class="lineno"> 2638</span>  <span class="keywordflow">if</span>(RCC_ClockSource == RCC_48MHZCLKSource_PLLSAI)</div>
<div class="line"><a id="l02639" name="l02639"></a><span class="lineno"> 2639</span>  {</div>
<div class="line"><a id="l02640" name="l02640"></a><span class="lineno"> 2640</span>    <a class="code hl_define" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;DCKCFGR2, RCC_DCKCFGR2_CK48MSEL);</div>
<div class="line"><a id="l02641" name="l02641"></a><span class="lineno"> 2641</span>  }</div>
<div class="line"><a id="l02642" name="l02642"></a><span class="lineno"> 2642</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l02643" name="l02643"></a><span class="lineno"> 2643</span>  {</div>
<div class="line"><a id="l02644" name="l02644"></a><span class="lineno"> 2644</span>    <a class="code hl_define" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;DCKCFGR2, RCC_DCKCFGR2_CK48MSEL);</div>
<div class="line"><a id="l02645" name="l02645"></a><span class="lineno"> 2645</span>  }</div>
<div class="line"><a id="l02646" name="l02646"></a><span class="lineno"> 2646</span><span class="preprocessor">#elif defined(STM32F412xG)</span></div>
<div class="line"><a id="l02647" name="l02647"></a><span class="lineno"> 2647</span>  <span class="keywordflow">if</span>(RCC_ClockSource == RCC_CK48CLKSOURCE_PLLI2SQ)</div>
<div class="line"><a id="l02648" name="l02648"></a><span class="lineno"> 2648</span>  {</div>
<div class="line"><a id="l02649" name="l02649"></a><span class="lineno"> 2649</span>    <a class="code hl_define" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;DCKCFGR2, RCC_DCKCFGR2_CK48MSEL);</div>
<div class="line"><a id="l02650" name="l02650"></a><span class="lineno"> 2650</span>  }</div>
<div class="line"><a id="l02651" name="l02651"></a><span class="lineno"> 2651</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l02652" name="l02652"></a><span class="lineno"> 2652</span>  {</div>
<div class="line"><a id="l02653" name="l02653"></a><span class="lineno"> 2653</span>    <a class="code hl_define" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;DCKCFGR2, RCC_DCKCFGR2_CK48MSEL);</div>
<div class="line"><a id="l02654" name="l02654"></a><span class="lineno"> 2654</span>  }</div>
<div class="line"><a id="l02655" name="l02655"></a><span class="lineno"> 2655</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l02656" name="l02656"></a><span class="lineno"> 2656</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F469_479xx */</span><span class="preprocessor">  </span></div>
<div class="line"><a id="l02657" name="l02657"></a><span class="lineno"> 2657</span>}</div>
<div class="line"><a id="l02658" name="l02658"></a><span class="lineno"> 2658</span> </div>
<div class="line"><a id="l02668" name="l02668"></a><span class="lineno"> 2668</span><span class="keywordtype">void</span> RCC_SDIOClockSourceConfig(uint8_t RCC_ClockSource)</div>
<div class="line"><a id="l02669" name="l02669"></a><span class="lineno"> 2669</span>{</div>
<div class="line"><a id="l02670" name="l02670"></a><span class="lineno"> 2670</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l02671" name="l02671"></a><span class="lineno"> 2671</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_RCC_SDIO_CLOCKSOURCE(RCC_ClockSource));</div>
<div class="line"><a id="l02672" name="l02672"></a><span class="lineno"> 2672</span><span class="preprocessor">#if defined(STM32F469_479xx)   </span></div>
<div class="line"><a id="l02673" name="l02673"></a><span class="lineno"> 2673</span>  <span class="keywordflow">if</span>(RCC_ClockSource == RCC_SDIOCLKSource_SYSCLK)</div>
<div class="line"><a id="l02674" name="l02674"></a><span class="lineno"> 2674</span>  {</div>
<div class="line"><a id="l02675" name="l02675"></a><span class="lineno"> 2675</span>    <a class="code hl_define" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;DCKCFGR, RCC_DCKCFGR_SDIOSEL);</div>
<div class="line"><a id="l02676" name="l02676"></a><span class="lineno"> 2676</span>  }</div>
<div class="line"><a id="l02677" name="l02677"></a><span class="lineno"> 2677</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l02678" name="l02678"></a><span class="lineno"> 2678</span>  {</div>
<div class="line"><a id="l02679" name="l02679"></a><span class="lineno"> 2679</span>    <a class="code hl_define" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;DCKCFGR, RCC_DCKCFGR_SDIOSEL);</div>
<div class="line"><a id="l02680" name="l02680"></a><span class="lineno"> 2680</span>  }</div>
<div class="line"><a id="l02681" name="l02681"></a><span class="lineno"> 2681</span><span class="preprocessor">#elif defined(STM32F412xG) || defined(STM32F446xx)</span></div>
<div class="line"><a id="l02682" name="l02682"></a><span class="lineno"> 2682</span>  <span class="keywordflow">if</span>(RCC_ClockSource == RCC_SDIOCLKSource_SYSCLK)</div>
<div class="line"><a id="l02683" name="l02683"></a><span class="lineno"> 2683</span>  {</div>
<div class="line"><a id="l02684" name="l02684"></a><span class="lineno"> 2684</span>    <a class="code hl_define" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;DCKCFGR2, RCC_DCKCFGR2_SDIOSEL);</div>
<div class="line"><a id="l02685" name="l02685"></a><span class="lineno"> 2685</span>  }</div>
<div class="line"><a id="l02686" name="l02686"></a><span class="lineno"> 2686</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l02687" name="l02687"></a><span class="lineno"> 2687</span>  {</div>
<div class="line"><a id="l02688" name="l02688"></a><span class="lineno"> 2688</span>    <a class="code hl_define" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;DCKCFGR2, RCC_DCKCFGR2_SDIOSEL);</div>
<div class="line"><a id="l02689" name="l02689"></a><span class="lineno"> 2689</span>  }</div>
<div class="line"><a id="l02690" name="l02690"></a><span class="lineno"> 2690</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l02691" name="l02691"></a><span class="lineno"> 2691</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F469_479xx */</span><span class="preprocessor"> </span></div>
<div class="line"><a id="l02692" name="l02692"></a><span class="lineno"> 2692</span>}</div>
<div class="line"><a id="l02693" name="l02693"></a><span class="lineno"> 2693</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F412xG || STM32F446xx || STM32F469_479xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02694" name="l02694"></a><span class="lineno"> 2694</span> </div>
<div class="line"><a id="l02695" name="l02695"></a><span class="lineno"> 2695</span><span class="preprocessor">#if defined(STM32F446xx)</span></div>
<div class="line"><a id="l02712" name="l02712"></a><span class="lineno"> 2712</span><span class="keywordtype">void</span> RCC_AHB1ClockGatingCmd(uint32_t RCC_AHB1ClockGating, <a class="code hl_enumeration" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div>
<div class="line"><a id="l02713" name="l02713"></a><span class="lineno"> 2713</span>{</div>
<div class="line"><a id="l02714" name="l02714"></a><span class="lineno"> 2714</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l02715" name="l02715"></a><span class="lineno"> 2715</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_RCC_AHB1_CLOCKGATING(RCC_AHB1ClockGating));</div>
<div class="line"><a id="l02716" name="l02716"></a><span class="lineno"> 2716</span> </div>
<div class="line"><a id="l02717" name="l02717"></a><span class="lineno"> 2717</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div>
<div class="line"><a id="l02718" name="l02718"></a><span class="lineno"> 2718</span>  <span class="keywordflow">if</span> (NewState != <a class="code hl_enumvalue" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div>
<div class="line"><a id="l02719" name="l02719"></a><span class="lineno"> 2719</span>  {</div>
<div class="line"><a id="l02720" name="l02720"></a><span class="lineno"> 2720</span>    <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CKGATENR &amp;= ~RCC_AHB1ClockGating;</div>
<div class="line"><a id="l02721" name="l02721"></a><span class="lineno"> 2721</span>  }</div>
<div class="line"><a id="l02722" name="l02722"></a><span class="lineno"> 2722</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l02723" name="l02723"></a><span class="lineno"> 2723</span>  {</div>
<div class="line"><a id="l02724" name="l02724"></a><span class="lineno"> 2724</span>    <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CKGATENR |= RCC_AHB1ClockGating;</div>
<div class="line"><a id="l02725" name="l02725"></a><span class="lineno"> 2725</span>  }</div>
<div class="line"><a id="l02726" name="l02726"></a><span class="lineno"> 2726</span>}</div>
<div class="line"><a id="l02727" name="l02727"></a><span class="lineno"> 2727</span> </div>
<div class="line"><a id="l02737" name="l02737"></a><span class="lineno"> 2737</span><span class="keywordtype">void</span> RCC_SPDIFRXClockSourceConfig(uint8_t RCC_ClockSource)</div>
<div class="line"><a id="l02738" name="l02738"></a><span class="lineno"> 2738</span>{</div>
<div class="line"><a id="l02739" name="l02739"></a><span class="lineno"> 2739</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l02740" name="l02740"></a><span class="lineno"> 2740</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_RCC_SPDIFRX_CLOCKSOURCE(RCC_ClockSource));</div>
<div class="line"><a id="l02741" name="l02741"></a><span class="lineno"> 2741</span>  </div>
<div class="line"><a id="l02742" name="l02742"></a><span class="lineno"> 2742</span>  <span class="keywordflow">if</span>(RCC_ClockSource == RCC_SPDIFRXCLKSource_PLLI2SP)</div>
<div class="line"><a id="l02743" name="l02743"></a><span class="lineno"> 2743</span>  {</div>
<div class="line"><a id="l02744" name="l02744"></a><span class="lineno"> 2744</span>    <a class="code hl_define" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;DCKCFGR2, RCC_DCKCFGR2_SPDIFRXSEL);</div>
<div class="line"><a id="l02745" name="l02745"></a><span class="lineno"> 2745</span>  }</div>
<div class="line"><a id="l02746" name="l02746"></a><span class="lineno"> 2746</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l02747" name="l02747"></a><span class="lineno"> 2747</span>  {</div>
<div class="line"><a id="l02748" name="l02748"></a><span class="lineno"> 2748</span>    <a class="code hl_define" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;DCKCFGR2, RCC_DCKCFGR2_SPDIFRXSEL);</div>
<div class="line"><a id="l02749" name="l02749"></a><span class="lineno"> 2749</span>  }</div>
<div class="line"><a id="l02750" name="l02750"></a><span class="lineno"> 2750</span>}</div>
<div class="line"><a id="l02751" name="l02751"></a><span class="lineno"> 2751</span> </div>
<div class="line"><a id="l02761" name="l02761"></a><span class="lineno"> 2761</span><span class="keywordtype">void</span> RCC_CECClockSourceConfig(uint8_t RCC_ClockSource)</div>
<div class="line"><a id="l02762" name="l02762"></a><span class="lineno"> 2762</span>{</div>
<div class="line"><a id="l02763" name="l02763"></a><span class="lineno"> 2763</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l02764" name="l02764"></a><span class="lineno"> 2764</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_RCC_CEC_CLOCKSOURCE(RCC_ClockSource));</div>
<div class="line"><a id="l02765" name="l02765"></a><span class="lineno"> 2765</span>  </div>
<div class="line"><a id="l02766" name="l02766"></a><span class="lineno"> 2766</span>  <span class="keywordflow">if</span>(RCC_ClockSource == RCC_CECCLKSource_LSE)</div>
<div class="line"><a id="l02767" name="l02767"></a><span class="lineno"> 2767</span>  {</div>
<div class="line"><a id="l02768" name="l02768"></a><span class="lineno"> 2768</span>    <a class="code hl_define" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;DCKCFGR2, RCC_DCKCFGR2_CECSEL);</div>
<div class="line"><a id="l02769" name="l02769"></a><span class="lineno"> 2769</span>  }</div>
<div class="line"><a id="l02770" name="l02770"></a><span class="lineno"> 2770</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l02771" name="l02771"></a><span class="lineno"> 2771</span>  {</div>
<div class="line"><a id="l02772" name="l02772"></a><span class="lineno"> 2772</span>    <a class="code hl_define" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;DCKCFGR2, RCC_DCKCFGR2_CECSEL);</div>
<div class="line"><a id="l02773" name="l02773"></a><span class="lineno"> 2773</span>  }</div>
<div class="line"><a id="l02774" name="l02774"></a><span class="lineno"> 2774</span>}</div>
<div class="line"><a id="l02775" name="l02775"></a><span class="lineno"> 2775</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F446xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02776" name="l02776"></a><span class="lineno"> 2776</span> </div>
<div class="line"><a id="l02777" name="l02777"></a><span class="lineno"> 2777</span><span class="preprocessor">#if defined(STM32F410xx) || defined(STM32F412xG) || defined(STM32F446xx)</span></div>
<div class="line"><a id="l02788" name="l02788"></a><span class="lineno"> 2788</span><span class="keywordtype">void</span> RCC_FMPI2C1ClockSourceConfig(uint32_t RCC_ClockSource)</div>
<div class="line"><a id="l02789" name="l02789"></a><span class="lineno"> 2789</span>{</div>
<div class="line"><a id="l02790" name="l02790"></a><span class="lineno"> 2790</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l02791" name="l02791"></a><span class="lineno"> 2791</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_RCC_FMPI2C1_CLOCKSOURCE(RCC_ClockSource));</div>
<div class="line"><a id="l02792" name="l02792"></a><span class="lineno"> 2792</span> </div>
<div class="line"><a id="l02793" name="l02793"></a><span class="lineno"> 2793</span>  <span class="comment">/* Clear FMPI2C1 clock source selection source bits */</span></div>
<div class="line"><a id="l02794" name="l02794"></a><span class="lineno"> 2794</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;DCKCFGR2 &amp;= ~RCC_DCKCFGR2_FMPI2C1SEL;</div>
<div class="line"><a id="l02795" name="l02795"></a><span class="lineno"> 2795</span>  <span class="comment">/* Set new FMPI2C1 clock source */</span></div>
<div class="line"><a id="l02796" name="l02796"></a><span class="lineno"> 2796</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;DCKCFGR2 |= RCC_ClockSource;</div>
<div class="line"><a id="l02797" name="l02797"></a><span class="lineno"> 2797</span>}</div>
<div class="line"><a id="l02798" name="l02798"></a><span class="lineno"> 2798</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F410xx || STM32F412xG || STM32F446xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02803" name="l02803"></a><span class="lineno"> 2803</span><span class="preprocessor">#if defined(STM32F410xx)</span></div>
<div class="line"><a id="l02810" name="l02810"></a><span class="lineno"> 2810</span><span class="keywordtype">void</span> RCC_MCO1Cmd(<a class="code hl_enumeration" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div>
<div class="line"><a id="l02811" name="l02811"></a><span class="lineno"> 2811</span>{</div>
<div class="line"><a id="l02812" name="l02812"></a><span class="lineno"> 2812</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l02813" name="l02813"></a><span class="lineno"> 2813</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div>
<div class="line"><a id="l02814" name="l02814"></a><span class="lineno"> 2814</span> </div>
<div class="line"><a id="l02815" name="l02815"></a><span class="lineno"> 2815</span>  *(<a class="code hl_define" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *) RCC_CFGR_MCO1EN_BB = (uint32_t)NewState;</div>
<div class="line"><a id="l02816" name="l02816"></a><span class="lineno"> 2816</span>}</div>
<div class="line"><a id="l02817" name="l02817"></a><span class="lineno"> 2817</span> </div>
<div class="line"><a id="l02824" name="l02824"></a><span class="lineno"> 2824</span><span class="keywordtype">void</span> RCC_MCO2Cmd(<a class="code hl_enumeration" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div>
<div class="line"><a id="l02825" name="l02825"></a><span class="lineno"> 2825</span>{</div>
<div class="line"><a id="l02826" name="l02826"></a><span class="lineno"> 2826</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l02827" name="l02827"></a><span class="lineno"> 2827</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div>
<div class="line"><a id="l02828" name="l02828"></a><span class="lineno"> 2828</span> </div>
<div class="line"><a id="l02829" name="l02829"></a><span class="lineno"> 2829</span>  *(<a class="code hl_define" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *) RCC_CFGR_MCO2EN_BB = (uint32_t)NewState;</div>
<div class="line"><a id="l02830" name="l02830"></a><span class="lineno"> 2830</span>}</div>
<div class="line"><a id="l02831" name="l02831"></a><span class="lineno"> 2831</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F410xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02832" name="l02832"></a><span class="lineno"> 2832</span> </div>
<div class="line"><a id="l02860" name="l02860"></a><span class="lineno"><a class="line" href="group___r_c_c.html#gaa953aa226e9ce45300d535941e4dfe2f"> 2860</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___r_c_c___group4.html#gaa953aa226e9ce45300d535941e4dfe2f">RCC_ITConfig</a>(uint8_t RCC_IT, <a class="code hl_enumeration" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div>
<div class="line"><a id="l02861" name="l02861"></a><span class="lineno"> 2861</span>{</div>
<div class="line"><a id="l02862" name="l02862"></a><span class="lineno"> 2862</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l02863" name="l02863"></a><span class="lineno"> 2863</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___r_c_c___interrupt___source.html#ga710d72ccf88ddbec09b033c81a571a83">IS_RCC_IT</a>(RCC_IT));</div>
<div class="line"><a id="l02864" name="l02864"></a><span class="lineno"> 2864</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div>
<div class="line"><a id="l02865" name="l02865"></a><span class="lineno"> 2865</span>  <span class="keywordflow">if</span> (NewState != <a class="code hl_enumvalue" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div>
<div class="line"><a id="l02866" name="l02866"></a><span class="lineno"> 2866</span>  {</div>
<div class="line"><a id="l02867" name="l02867"></a><span class="lineno"> 2867</span>    <span class="comment">/* Perform Byte access to RCC_CIR[14:8] bits to enable the selected interrupts */</span></div>
<div class="line"><a id="l02868" name="l02868"></a><span class="lineno"> 2868</span>    *(<a class="code hl_define" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t *) <a class="code hl_define" href="group___r_c_c.html#gaab58c3f3f81bf1ab9a14cf3fececd8c4">CIR_BYTE2_ADDRESS</a> |= RCC_IT;</div>
<div class="line"><a id="l02869" name="l02869"></a><span class="lineno"> 2869</span>  }</div>
<div class="line"><a id="l02870" name="l02870"></a><span class="lineno"> 2870</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l02871" name="l02871"></a><span class="lineno"> 2871</span>  {</div>
<div class="line"><a id="l02872" name="l02872"></a><span class="lineno"> 2872</span>    <span class="comment">/* Perform Byte access to RCC_CIR[14:8] bits to disable the selected interrupts */</span></div>
<div class="line"><a id="l02873" name="l02873"></a><span class="lineno"> 2873</span>    *(<a class="code hl_define" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t *) <a class="code hl_define" href="group___r_c_c.html#gaab58c3f3f81bf1ab9a14cf3fececd8c4">CIR_BYTE2_ADDRESS</a> &amp;= (uint8_t)~RCC_IT;</div>
<div class="line"><a id="l02874" name="l02874"></a><span class="lineno"> 2874</span>  }</div>
<div class="line"><a id="l02875" name="l02875"></a><span class="lineno"> 2875</span>}</div>
<div class="line"><a id="l02876" name="l02876"></a><span class="lineno"> 2876</span> </div>
<div class="line"><a id="l02897" name="l02897"></a><span class="lineno"><a class="line" href="group___r_c_c.html#ga2897bdc52f272031c44fb1f72205d295"> 2897</a></span><a class="code hl_enumeration" href="group___exported__types.html#ga89136caac2e14c55151f527ac02daaff">FlagStatus</a> <a class="code hl_function" href="group___r_c_c___group4.html#ga2897bdc52f272031c44fb1f72205d295">RCC_GetFlagStatus</a>(uint8_t RCC_FLAG)</div>
<div class="line"><a id="l02898" name="l02898"></a><span class="lineno"> 2898</span>{</div>
<div class="line"><a id="l02899" name="l02899"></a><span class="lineno"> 2899</span>  uint32_t tmp = 0;</div>
<div class="line"><a id="l02900" name="l02900"></a><span class="lineno"> 2900</span>  uint32_t statusreg = 0;</div>
<div class="line"><a id="l02901" name="l02901"></a><span class="lineno"> 2901</span>  <a class="code hl_enumeration" href="group___exported__types.html#ga89136caac2e14c55151f527ac02daaff">FlagStatus</a> bitstatus = <a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>;</div>
<div class="line"><a id="l02902" name="l02902"></a><span class="lineno"> 2902</span> </div>
<div class="line"><a id="l02903" name="l02903"></a><span class="lineno"> 2903</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l02904" name="l02904"></a><span class="lineno"> 2904</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___r_c_c___flag.html#gaa27dea5bb62b26d0881e649770252158">IS_RCC_FLAG</a>(RCC_FLAG));</div>
<div class="line"><a id="l02905" name="l02905"></a><span class="lineno"> 2905</span> </div>
<div class="line"><a id="l02906" name="l02906"></a><span class="lineno"> 2906</span>  <span class="comment">/* Get the RCC register index */</span></div>
<div class="line"><a id="l02907" name="l02907"></a><span class="lineno"> 2907</span>  tmp = RCC_FLAG &gt;&gt; 5;</div>
<div class="line"><a id="l02908" name="l02908"></a><span class="lineno"> 2908</span>  <span class="keywordflow">if</span> (tmp == 1)               <span class="comment">/* The flag to check is in CR register */</span></div>
<div class="line"><a id="l02909" name="l02909"></a><span class="lineno"> 2909</span>  {</div>
<div class="line"><a id="l02910" name="l02910"></a><span class="lineno"> 2910</span>    statusreg = <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR;</div>
<div class="line"><a id="l02911" name="l02911"></a><span class="lineno"> 2911</span>  }</div>
<div class="line"><a id="l02912" name="l02912"></a><span class="lineno"> 2912</span>  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (tmp == 2)          <span class="comment">/* The flag to check is in BDCR register */</span></div>
<div class="line"><a id="l02913" name="l02913"></a><span class="lineno"> 2913</span>  {</div>
<div class="line"><a id="l02914" name="l02914"></a><span class="lineno"> 2914</span>    statusreg = <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR;</div>
<div class="line"><a id="l02915" name="l02915"></a><span class="lineno"> 2915</span>  }</div>
<div class="line"><a id="l02916" name="l02916"></a><span class="lineno"> 2916</span>  <span class="keywordflow">else</span>                       <span class="comment">/* The flag to check is in CSR register */</span></div>
<div class="line"><a id="l02917" name="l02917"></a><span class="lineno"> 2917</span>  {</div>
<div class="line"><a id="l02918" name="l02918"></a><span class="lineno"> 2918</span>    statusreg = <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR;</div>
<div class="line"><a id="l02919" name="l02919"></a><span class="lineno"> 2919</span>  }</div>
<div class="line"><a id="l02920" name="l02920"></a><span class="lineno"> 2920</span> </div>
<div class="line"><a id="l02921" name="l02921"></a><span class="lineno"> 2921</span>  <span class="comment">/* Get the flag position */</span></div>
<div class="line"><a id="l02922" name="l02922"></a><span class="lineno"> 2922</span>  tmp = RCC_FLAG &amp; <a class="code hl_define" href="group___r_c_c.html#ga890221cb651a3f30f6d1bca0d9b0e13d">FLAG_MASK</a>;</div>
<div class="line"><a id="l02923" name="l02923"></a><span class="lineno"> 2923</span>  <span class="keywordflow">if</span> ((statusreg &amp; ((uint32_t)1 &lt;&lt; tmp)) != (uint32_t)<a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</div>
<div class="line"><a id="l02924" name="l02924"></a><span class="lineno"> 2924</span>  {</div>
<div class="line"><a id="l02925" name="l02925"></a><span class="lineno"> 2925</span>    bitstatus = <a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792">SET</a>;</div>
<div class="line"><a id="l02926" name="l02926"></a><span class="lineno"> 2926</span>  }</div>
<div class="line"><a id="l02927" name="l02927"></a><span class="lineno"> 2927</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l02928" name="l02928"></a><span class="lineno"> 2928</span>  {</div>
<div class="line"><a id="l02929" name="l02929"></a><span class="lineno"> 2929</span>    bitstatus = <a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>;</div>
<div class="line"><a id="l02930" name="l02930"></a><span class="lineno"> 2930</span>  }</div>
<div class="line"><a id="l02931" name="l02931"></a><span class="lineno"> 2931</span>  <span class="comment">/* Return the flag status */</span></div>
<div class="line"><a id="l02932" name="l02932"></a><span class="lineno"> 2932</span>  <span class="keywordflow">return</span> bitstatus;</div>
<div class="line"><a id="l02933" name="l02933"></a><span class="lineno"> 2933</span>}</div>
<div class="line"><a id="l02934" name="l02934"></a><span class="lineno"> 2934</span> </div>
<div class="line"><a id="l02942" name="l02942"></a><span class="lineno"><a class="line" href="group___r_c_c.html#ga53f909dbb15a54124419084ebda97d72"> 2942</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___r_c_c___group4.html#ga53f909dbb15a54124419084ebda97d72">RCC_ClearFlag</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02943" name="l02943"></a><span class="lineno"> 2943</span>{</div>
<div class="line"><a id="l02944" name="l02944"></a><span class="lineno"> 2944</span>  <span class="comment">/* Set RMVF bit to clear the reset flags */</span></div>
<div class="line"><a id="l02945" name="l02945"></a><span class="lineno"> 2945</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR |= <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gafc26c5996b14005a70afbeaa29aae716">RCC_CSR_RMVF</a>;</div>
<div class="line"><a id="l02946" name="l02946"></a><span class="lineno"> 2946</span>}</div>
<div class="line"><a id="l02947" name="l02947"></a><span class="lineno"> 2947</span> </div>
<div class="line"><a id="l02962" name="l02962"></a><span class="lineno"><a class="line" href="group___r_c_c.html#ga6126c99f398ee4be410ad76ae3aee18f"> 2962</a></span><a class="code hl_typedef" href="group___exported__types.html#ga39d4411201fb731279ad5a409b2b80d7">ITStatus</a> <a class="code hl_function" href="group___r_c_c___group4.html#ga6126c99f398ee4be410ad76ae3aee18f">RCC_GetITStatus</a>(uint8_t RCC_IT)</div>
<div class="line"><a id="l02963" name="l02963"></a><span class="lineno"> 2963</span>{</div>
<div class="line"><a id="l02964" name="l02964"></a><span class="lineno"> 2964</span>  <a class="code hl_typedef" href="group___exported__types.html#ga39d4411201fb731279ad5a409b2b80d7">ITStatus</a> bitstatus = <a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>;</div>
<div class="line"><a id="l02965" name="l02965"></a><span class="lineno"> 2965</span> </div>
<div class="line"><a id="l02966" name="l02966"></a><span class="lineno"> 2966</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l02967" name="l02967"></a><span class="lineno"> 2967</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___r_c_c___interrupt___source.html#ga7a1b771d6d9c2d8346ab58a1f046f6a6">IS_RCC_GET_IT</a>(RCC_IT));</div>
<div class="line"><a id="l02968" name="l02968"></a><span class="lineno"> 2968</span> </div>
<div class="line"><a id="l02969" name="l02969"></a><span class="lineno"> 2969</span>  <span class="comment">/* Check the status of the specified RCC interrupt */</span></div>
<div class="line"><a id="l02970" name="l02970"></a><span class="lineno"> 2970</span>  <span class="keywordflow">if</span> ((<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIR &amp; RCC_IT) != (uint32_t)<a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</div>
<div class="line"><a id="l02971" name="l02971"></a><span class="lineno"> 2971</span>  {</div>
<div class="line"><a id="l02972" name="l02972"></a><span class="lineno"> 2972</span>    bitstatus = <a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792">SET</a>;</div>
<div class="line"><a id="l02973" name="l02973"></a><span class="lineno"> 2973</span>  }</div>
<div class="line"><a id="l02974" name="l02974"></a><span class="lineno"> 2974</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l02975" name="l02975"></a><span class="lineno"> 2975</span>  {</div>
<div class="line"><a id="l02976" name="l02976"></a><span class="lineno"> 2976</span>    bitstatus = <a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>;</div>
<div class="line"><a id="l02977" name="l02977"></a><span class="lineno"> 2977</span>  }</div>
<div class="line"><a id="l02978" name="l02978"></a><span class="lineno"> 2978</span>  <span class="comment">/* Return the RCC_IT status */</span></div>
<div class="line"><a id="l02979" name="l02979"></a><span class="lineno"> 2979</span>  <span class="keywordflow">return</span>  bitstatus;</div>
<div class="line"><a id="l02980" name="l02980"></a><span class="lineno"> 2980</span>}</div>
<div class="line"><a id="l02981" name="l02981"></a><span class="lineno"> 2981</span> </div>
<div class="line"><a id="l02996" name="l02996"></a><span class="lineno"><a class="line" href="group___r_c_c.html#ga529842d165910f8f87e26115da36089b"> 2996</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___r_c_c___group4.html#ga529842d165910f8f87e26115da36089b">RCC_ClearITPendingBit</a>(uint8_t RCC_IT)</div>
<div class="line"><a id="l02997" name="l02997"></a><span class="lineno"> 2997</span>{</div>
<div class="line"><a id="l02998" name="l02998"></a><span class="lineno"> 2998</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l02999" name="l02999"></a><span class="lineno"> 2999</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___r_c_c___interrupt___source.html#ga8374741e47d696accd1a72647650ba63">IS_RCC_CLEAR_IT</a>(RCC_IT));</div>
<div class="line"><a id="l03000" name="l03000"></a><span class="lineno"> 3000</span> </div>
<div class="line"><a id="l03001" name="l03001"></a><span class="lineno"> 3001</span>  <span class="comment">/* Perform Byte access to RCC_CIR[23:16] bits to clear the selected interrupt</span></div>
<div class="line"><a id="l03002" name="l03002"></a><span class="lineno"> 3002</span><span class="comment">     pending bits */</span></div>
<div class="line"><a id="l03003" name="l03003"></a><span class="lineno"> 3003</span>  *(<a class="code hl_define" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t *) <a class="code hl_define" href="group___r_c_c.html#ga43f47430582c9575970901533e525bb5">CIR_BYTE3_ADDRESS</a> = RCC_IT;</div>
<div class="line"><a id="l03004" name="l03004"></a><span class="lineno"> 3004</span>}</div>
<div class="line"><a id="l03005" name="l03005"></a><span class="lineno"> 3005</span> </div>
<div class="line"><a id="l03022" name="l03022"></a><span class="lineno"> 3022</span><span class="comment">/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/</span></div>
<div class="ttc" id="acore__cm0_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00198">core_cm0.h:198</a></div></div>
<div class="ttc" id="acore__cm0_8h_html_af63697ed9952cc71e1225efe205f6cd3"><div class="ttname"><a href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a></div><div class="ttdeci">#define __I</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00195">core_cm0.h:195</a></div></div>
<div class="ttc" id="agroup___exported__macro_html_ga133aae6fc0d41bffab39ab223a7001de"><div class="ttname"><a href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a></div><div class="ttdeci">#define CLEAR_BIT(REG, BIT)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l11819">stm32f4xx.h:11819</a></div></div>
<div class="ttc" id="agroup___exported__macro_html_ga26474f43799fbade9cf300e21dd3a91a"><div class="ttname"><a href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a></div><div class="ttdeci">#define SET_BIT(REG, BIT)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l11817">stm32f4xx.h:11817</a></div></div>
<div class="ttc" id="agroup___exported__types_html_ga39d4411201fb731279ad5a409b2b80d7"><div class="ttname"><a href="group___exported__types.html#ga39d4411201fb731279ad5a409b2b80d7">ITStatus</a></div><div class="ttdeci">enum FlagStatus ITStatus</div></div>
<div class="ttc" id="agroup___exported__types_html_ga8333b96c67f83cba354b3407fcbb6ee8"><div class="ttname"><a href="group___exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a></div><div class="ttdeci">ErrorStatus</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00780">stm32f4xx.h:780</a></div></div>
<div class="ttc" id="agroup___exported__types_html_ga89136caac2e14c55151f527ac02daaff"><div class="ttname"><a href="group___exported__types.html#ga89136caac2e14c55151f527ac02daaff">FlagStatus</a></div><div class="ttdeci">FlagStatus</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00775">stm32f4xx.h:775</a></div></div>
<div class="ttc" id="agroup___exported__types_html_gac9a7e9a35d2513ec15c3b537aaa4fba1"><div class="ttname"><a href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a></div><div class="ttdeci">FunctionalState</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00777">stm32f4xx.h:777</a></div></div>
<div class="ttc" id="agroup___exported__types_html_gaffaf7c3f537d7a3370b1bbdda67a2bf6"><div class="ttname"><a href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a></div><div class="ttdeci">#define IS_FUNCTIONAL_STATE(STATE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00778">stm32f4xx.h:778</a></div></div>
<div class="ttc" id="agroup___exported__types_html_gga8333b96c67f83cba354b3407fcbb6ee8a2fd6f336d08340583bd620a7f5694c90"><div class="ttname"><a href="group___exported__types.html#gga8333b96c67f83cba354b3407fcbb6ee8a2fd6f336d08340583bd620a7f5694c90">ERROR</a></div><div class="ttdeci">@ ERROR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00780">stm32f4xx.h:780</a></div></div>
<div class="ttc" id="agroup___exported__types_html_gga8333b96c67f83cba354b3407fcbb6ee8ac7f69f7c9e5aea9b8f54cf02870e2bf8"><div class="ttname"><a href="group___exported__types.html#gga8333b96c67f83cba354b3407fcbb6ee8ac7f69f7c9e5aea9b8f54cf02870e2bf8">SUCCESS</a></div><div class="ttdeci">@ SUCCESS</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00780">stm32f4xx.h:780</a></div></div>
<div class="ttc" id="agroup___exported__types_html_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05"><div class="ttname"><a href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a></div><div class="ttdeci">@ RESET</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00775">stm32f4xx.h:775</a></div></div>
<div class="ttc" id="agroup___exported__types_html_gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792"><div class="ttname"><a href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792">SET</a></div><div class="ttdeci">@ SET</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00775">stm32f4xx.h:775</a></div></div>
<div class="ttc" id="agroup___exported__types_html_ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf"><div class="ttname"><a href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf">ENABLE</a></div><div class="ttdeci">@ ENABLE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00777">stm32f4xx.h:777</a></div></div>
<div class="ttc" id="agroup___exported__types_html_ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d"><div class="ttname"><a href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a></div><div class="ttdeci">@ DISABLE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00777">stm32f4xx.h:777</a></div></div>
<div class="ttc" id="agroup___library__configuration__section_html_ga68ecbc9b0a1a40a1ec9d18d5e9747c4f"><div class="ttname"><a href="group___library__configuration__section.html#ga68ecbc9b0a1a40a1ec9d18d5e9747c4f">HSE_STARTUP_TIMEOUT</a></div><div class="ttdeci">#define HSE_STARTUP_TIMEOUT</div><div class="ttdoc">Comment the line below if you will not use the peripherals drivers. In this case, these drivers will ...</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00152">stm32f4xx.h:152</a></div></div>
<div class="ttc" id="agroup___library__configuration__section_html_gaaa8c76e274d0f6dd2cefb5d0b17fbc37"><div class="ttname"><a href="group___library__configuration__section.html#gaaa8c76e274d0f6dd2cefb5d0b17fbc37">HSI_VALUE</a></div><div class="ttdeci">#define HSI_VALUE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00156">stm32f4xx.h:156</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga15bf2269500dc97e137315f44aa015c9"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga15bf2269500dc97e137315f44aa015c9">RCC_CFGR_SWS</a></div><div class="ttdeci">#define RCC_CFGR_SWS</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l08991">stm32f4xx.h:8991</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga18080f9f063307e69574aa540d77c4c1"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga18080f9f063307e69574aa540d77c4c1">RCC_DCKCFGR_PLLI2SDIVQ</a></div><div class="ttdeci">#define RCC_DCKCFGR_PLLI2SDIVQ</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l09551">stm32f4xx.h:9551</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga2561745be271ee828e26de601f72162d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga2561745be271ee828e26de601f72162d">RCC_PLLCFGR_PLLP</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLLP</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l08956">stm32f4xx.h:8956</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga4b571901d7cdc93ca1ecc1531f26ba6a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga4b571901d7cdc93ca1ecc1531f26ba6a">RCC_PLLCFGR_PLLN</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLLN</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l08945">stm32f4xx.h:8945</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga50b2423a5fea74a47b9eb8ab51869412"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga50b2423a5fea74a47b9eb8ab51869412">RCC_CFGR_PPRE1</a></div><div class="ttdeci">#define RCC_CFGR_PPRE1</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l09026">stm32f4xx.h:9026</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga881b528af3124735a1f78fad18b27f0f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga881b528af3124735a1f78fad18b27f0f">RCC_DCKCFGR_PLLSAIDIVQ</a></div><div class="ttdeci">#define RCC_DCKCFGR_PLLSAIDIVQ</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l09552">stm32f4xx.h:9552</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga92cb53ea81d2c47537eb217cc6659a2e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga92cb53ea81d2c47537eb217cc6659a2e">RCC_PLLCFGR_PLLSRC</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLLSRC</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l08960">stm32f4xx.h:8960</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga9a42e8b9ee60126976d9be056e5e66b1"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga9a42e8b9ee60126976d9be056e5e66b1">RCC_PLLCFGR_PLLM</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLLM</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l08937">stm32f4xx.h:8937</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad61bd4f9f345ba41806813b0bfff1311"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad61bd4f9f345ba41806813b0bfff1311">RCC_CFGR_PPRE2</a></div><div class="ttdeci">#define RCC_CFGR_PPRE2</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l09038">stm32f4xx.h:9038</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gafc26c5996b14005a70afbeaa29aae716"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gafc26c5996b14005a70afbeaa29aae716">RCC_CSR_RMVF</a></div><div class="ttdeci">#define RCC_CSR_RMVF</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l09455">stm32f4xx.h:9455</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gafe10e66938644ee8054a2426ff23efea"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gafe10e66938644ee8054a2426ff23efea">RCC_CFGR_HPRE</a></div><div class="ttdeci">#define RCC_CFGR_HPRE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l09003">stm32f4xx.h:9003</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gafe360ffbda460aef12c42651a2b17583"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gafe360ffbda460aef12c42651a2b17583">RCC_BDCR_LSEMOD</a></div><div class="ttdeci">#define RCC_BDCR_LSEMOD</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l09443">stm32f4xx.h:9443</a></div></div>
<div class="ttc" id="agroup___peripheral__declaration_html_ga74944438a086975793d26ae48d5882d4"><div class="ttname"><a href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a></div><div class="ttdeci">#define RCC</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l02247">stm32f4xx.h:2247</a></div></div>
<div class="ttc" id="agroup___r_c_c___a_h_b1___peripherals_html_ga2a192b878ab81e83e804efd5dbd0195b"><div class="ttname"><a href="group___r_c_c___a_h_b1___peripherals.html#ga2a192b878ab81e83e804efd5dbd0195b">IS_RCC_AHB1_LPMODE_PERIPH</a></div><div class="ttdeci">#define IS_RCC_AHB1_LPMODE_PERIPH(PERIPH)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8h_source.html#l00603">stm32f4xx_rcc.h:603</a></div></div>
<div class="ttc" id="agroup___r_c_c___a_h_b1___peripherals_html_ga647f5c8de61a77084d4d0e6bdd344601"><div class="ttname"><a href="group___r_c_c___a_h_b1___peripherals.html#ga647f5c8de61a77084d4d0e6bdd344601">IS_RCC_AHB1_CLOCK_PERIPH</a></div><div class="ttdeci">#define IS_RCC_AHB1_CLOCK_PERIPH(PERIPH)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8h_source.html#l00601">stm32f4xx_rcc.h:601</a></div></div>
<div class="ttc" id="agroup___r_c_c___a_h_b1___peripherals_html_gaa9369bfafdf69d7398ae04711bc097d0"><div class="ttname"><a href="group___r_c_c___a_h_b1___peripherals.html#gaa9369bfafdf69d7398ae04711bc097d0">IS_RCC_AHB1_RESET_PERIPH</a></div><div class="ttdeci">#define IS_RCC_AHB1_RESET_PERIPH(PERIPH)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8h_source.html#l00602">stm32f4xx_rcc.h:602</a></div></div>
<div class="ttc" id="agroup___r_c_c___a_h_b2___peripherals_html_ga90f3f337a5f503e36280ab4504d31c39"><div class="ttname"><a href="group___r_c_c___a_h_b2___peripherals.html#ga90f3f337a5f503e36280ab4504d31c39">IS_RCC_AHB2_PERIPH</a></div><div class="ttdeci">#define IS_RCC_AHB2_PERIPH(PERIPH)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8h_source.html#l00619">stm32f4xx_rcc.h:619</a></div></div>
<div class="ttc" id="agroup___r_c_c___a_h_b___clock___source_html_ga6e9f1c193a2f41bcb3c2f7fa8459b5b3"><div class="ttname"><a href="group___r_c_c___a_h_b___clock___source.html#ga6e9f1c193a2f41bcb3c2f7fa8459b5b3">IS_RCC_HCLK</a></div><div class="ttdeci">#define IS_RCC_HCLK(HCLK)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8h_source.html#l00180">stm32f4xx_rcc.h:180</a></div></div>
<div class="ttc" id="agroup___r_c_c___a_p_b1___a_p_b2___clock___source_html_gab70f1257ea47c1da4def8e351af4d9f2"><div class="ttname"><a href="group___r_c_c___a_p_b1___a_p_b2___clock___source.html#gab70f1257ea47c1da4def8e351af4d9f2">IS_RCC_PCLK</a></div><div class="ttdeci">#define IS_RCC_PCLK(PCLK)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8h_source.html#l00197">stm32f4xx_rcc.h:197</a></div></div>
<div class="ttc" id="agroup___r_c_c___a_p_b1___peripherals_html_gab68e85308494436c4c55a69c42a79f36"><div class="ttname"><a href="group___r_c_c___a_p_b1___peripherals.html#gab68e85308494436c4c55a69c42a79f36">IS_RCC_APB1_PERIPH</a></div><div class="ttdeci">#define IS_RCC_APB1_PERIPH(PERIPH)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8h_source.html#l00693">stm32f4xx_rcc.h:693</a></div></div>
<div class="ttc" id="agroup___r_c_c___a_p_b2___peripherals_html_ga89a2b95e60e90a51b26b53cc4c0e7b14"><div class="ttname"><a href="group___r_c_c___a_p_b2___peripherals.html#ga89a2b95e60e90a51b26b53cc4c0e7b14">IS_RCC_APB2_PERIPH</a></div><div class="ttdeci">#define IS_RCC_APB2_PERIPH(PERIPH)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8h_source.html#l00730">stm32f4xx_rcc.h:730</a></div></div>
<div class="ttc" id="agroup___r_c_c___a_p_b2___peripherals_html_ga91ecddb4dcb7a07da7178e7f9ba585c7"><div class="ttname"><a href="group___r_c_c___a_p_b2___peripherals.html#ga91ecddb4dcb7a07da7178e7f9ba585c7">IS_RCC_APB2_RESET_PERIPH</a></div><div class="ttdeci">#define IS_RCC_APB2_RESET_PERIPH(PERIPH)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8h_source.html#l00731">stm32f4xx_rcc.h:731</a></div></div>
<div class="ttc" id="agroup___r_c_c___flag_html_ga173edf47bec93cf269a0e8d0fec9997c"><div class="ttname"><a href="group___r_c_c___flag.html#ga173edf47bec93cf269a0e8d0fec9997c">RCC_FLAG_HSERDY</a></div><div class="ttdeci">#define RCC_FLAG_HSERDY</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8h_source.html#l00785">stm32f4xx_rcc.h:785</a></div></div>
<div class="ttc" id="agroup___r_c_c___flag_html_gaa27dea5bb62b26d0881e649770252158"><div class="ttname"><a href="group___r_c_c___flag.html#gaa27dea5bb62b26d0881e649770252158">IS_RCC_FLAG</a></div><div class="ttdeci">#define IS_RCC_FLAG(FLAG)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8h_source.html#l00799">stm32f4xx_rcc.h:799</a></div></div>
<div class="ttc" id="agroup___r_c_c___flag_html_gafda50a08dc048f7c272bf04ec9c2c2b7"><div class="ttname"><a href="group___r_c_c___flag.html#gafda50a08dc048f7c272bf04ec9c2c2b7">IS_RCC_CALIBRATION_VALUE</a></div><div class="ttdeci">#define IS_RCC_CALIBRATION_VALUE(VALUE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8h_source.html#l00807">stm32f4xx_rcc.h:807</a></div></div>
<div class="ttc" id="agroup___r_c_c___group1_html_ga0c6772a1e43765909495f57815ef69e2"><div class="ttname"><a href="group___r_c_c___group1.html#ga0c6772a1e43765909495f57815ef69e2">RCC_HSICmd</a></div><div class="ttdeci">void RCC_HSICmd(FunctionalState NewState)</div><div class="ttdoc">Enables or disables the Internal High Speed oscillator (HSI).</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l00375">stm32f4xx_rcc.c:375</a></div></div>
<div class="ttc" id="agroup___r_c_c___group1_html_ga0ff1fd7b9a8a49cdda11b7d7261c3494"><div class="ttname"><a href="group___r_c_c___group1.html#ga0ff1fd7b9a8a49cdda11b7d7261c3494">RCC_ClockSecuritySystemCmd</a></div><div class="ttdeci">void RCC_ClockSecuritySystemCmd(FunctionalState NewState)</div><div class="ttdoc">Enables or disables the Clock Security System.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l00879">stm32f4xx_rcc.c:879</a></div></div>
<div class="ttc" id="agroup___r_c_c___group1_html_ga15c9ecb6ef015ed008cb28e5b7a50531"><div class="ttname"><a href="group___r_c_c___group1.html#ga15c9ecb6ef015ed008cb28e5b7a50531">RCC_MCO1Config</a></div><div class="ttdeci">void RCC_MCO1Config(uint32_t RCC_MCO1Source, uint32_t RCC_MCO1Div)</div><div class="ttdoc">Selects the clock source to output on MCO1 pin(PA8).</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l00904">stm32f4xx_rcc.c:904</a></div></div>
<div class="ttc" id="agroup___r_c_c___group1_html_ga2efe493a6337d5e0034bfcdfb0f541e4"><div class="ttname"><a href="group___r_c_c___group1.html#ga2efe493a6337d5e0034bfcdfb0f541e4">RCC_PLLI2SCmd</a></div><div class="ttdeci">void RCC_PLLI2SCmd(FunctionalState NewState)</div><div class="ttdoc">Enables or disables the PLLI2S.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l00732">stm32f4xx_rcc.c:732</a></div></div>
<div class="ttc" id="agroup___r_c_c___group1_html_ga413f6422be11b1334abe60b3bff2e062"><div class="ttname"><a href="group___r_c_c___group1.html#ga413f6422be11b1334abe60b3bff2e062">RCC_DeInit</a></div><div class="ttdeci">void RCC_DeInit(void)</div><div class="ttdoc">Resets the RCC clock configuration to the default reset state.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l00225">stm32f4xx_rcc.c:225</a></div></div>
<div class="ttc" id="agroup___r_c_c___group1_html_ga523b06e73f6aa8a03e42299c855066a8"><div class="ttname"><a href="group___r_c_c___group1.html#ga523b06e73f6aa8a03e42299c855066a8">RCC_HSEConfig</a></div><div class="ttdeci">void RCC_HSEConfig(uint8_t RCC_HSE)</div><div class="ttdoc">Configures the External High Speed oscillator (HSE).</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l00284">stm32f4xx_rcc.c:284</a></div></div>
<div class="ttc" id="agroup___r_c_c___group1_html_ga65209ab5c3589b249c7d70f978735ca6"><div class="ttname"><a href="group___r_c_c___group1.html#ga65209ab5c3589b249c7d70f978735ca6">RCC_LSEConfig</a></div><div class="ttdeci">void RCC_LSEConfig(uint8_t RCC_LSE)</div><div class="ttdoc">Configures the External Low Speed oscillator (LSE).</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l00400">stm32f4xx_rcc.c:400</a></div></div>
<div class="ttc" id="agroup___r_c_c___group1_html_ga81e3ca29fd154ac2019bba6936d6d5ed"><div class="ttname"><a href="group___r_c_c___group1.html#ga81e3ca29fd154ac2019bba6936d6d5ed">RCC_LSICmd</a></div><div class="ttdeci">void RCC_LSICmd(FunctionalState NewState)</div><div class="ttdoc">Enables or disables the Internal Low Speed oscillator (LSI).</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l00440">stm32f4xx_rcc.c:440</a></div></div>
<div class="ttc" id="agroup___r_c_c___group1_html_ga84dee53c75e58fdb53571716593c2272"><div class="ttname"><a href="group___r_c_c___group1.html#ga84dee53c75e58fdb53571716593c2272">RCC_PLLCmd</a></div><div class="ttdeci">void RCC_PLLCmd(FunctionalState NewState)</div><div class="ttdoc">Enables or disables the main PLL.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l00563">stm32f4xx_rcc.c:563</a></div></div>
<div class="ttc" id="agroup___r_c_c___group1_html_gaa2d6a35f5c2e0f86317c3beb222677fc"><div class="ttname"><a href="group___r_c_c___group1.html#gaa2d6a35f5c2e0f86317c3beb222677fc">RCC_AdjustHSICalibrationValue</a></div><div class="ttdeci">void RCC_AdjustHSICalibrationValue(uint8_t HSICalibrationValue)</div><div class="ttdoc">Adjusts the Internal High Speed oscillator (HSI) calibration value.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l00339">stm32f4xx_rcc.c:339</a></div></div>
<div class="ttc" id="agroup___r_c_c___group1_html_gae0f15692614dd048ee4110a056f001dc"><div class="ttname"><a href="group___r_c_c___group1.html#gae0f15692614dd048ee4110a056f001dc">RCC_WaitForHSEStartUp</a></div><div class="ttdeci">ErrorStatus RCC_WaitForHSEStartUp(void)</div><div class="ttdoc">Waits for HSE start-up.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l00308">stm32f4xx_rcc.c:308</a></div></div>
<div class="ttc" id="agroup___r_c_c___group1_html_gaf50f10675b747de60c739e44e5c22aee"><div class="ttname"><a href="group___r_c_c___group1.html#gaf50f10675b747de60c739e44e5c22aee">RCC_MCO2Config</a></div><div class="ttdeci">void RCC_MCO2Config(uint32_t RCC_MCO2Source, uint32_t RCC_MCO2Div)</div><div class="ttdoc">Selects the clock source to output on MCO2 pin(PC9).</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l00949">stm32f4xx_rcc.c:949</a></div></div>
<div class="ttc" id="agroup___r_c_c___group1_html_gaf7b2c8f7533c8321dce97196d9f77fc1"><div class="ttname"><a href="group___r_c_c___group1.html#gaf7b2c8f7533c8321dce97196d9f77fc1">RCC_PLLSAICmd</a></div><div class="ttdeci">void RCC_PLLSAICmd(FunctionalState NewState)</div><div class="ttdoc">Enables or disables the PLLSAI.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l00861">stm32f4xx_rcc.c:861</a></div></div>
<div class="ttc" id="agroup___r_c_c___group2_html_ga09f9c010a4adca9e036da42c2ca6126a"><div class="ttname"><a href="group___r_c_c___group2.html#ga09f9c010a4adca9e036da42c2ca6126a">RCC_PCLK2Config</a></div><div class="ttdeci">void RCC_PCLK2Config(uint32_t RCC_HCLK)</div><div class="ttdoc">Configures the High Speed APB clock (PCLK2).</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l01265">stm32f4xx_rcc.c:1265</a></div></div>
<div class="ttc" id="agroup___r_c_c___group2_html_ga3551a36a8f0a3dc96a74d6b939048337"><div class="ttname"><a href="group___r_c_c___group2.html#ga3551a36a8f0a3dc96a74d6b939048337">RCC_SYSCLKConfig</a></div><div class="ttdeci">void RCC_SYSCLKConfig(uint32_t RCC_SYSCLKSource)</div><div class="ttdoc">Configures the system clock (SYSCLK).</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l01149">stm32f4xx_rcc.c:1149</a></div></div>
<div class="ttc" id="agroup___r_c_c___group2_html_ga3e9944fd1ed734275222bbb3e3f29993"><div class="ttname"><a href="group___r_c_c___group2.html#ga3e9944fd1ed734275222bbb3e3f29993">RCC_GetClocksFreq</a></div><div class="ttdeci">void RCC_GetClocksFreq(RCC_ClocksTypeDef *RCC_Clocks)</div><div class="ttdoc">Returns the frequencies of different on chip clocks; SYSCLK, HCLK, PCLK1 and PCLK2.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l01317">stm32f4xx_rcc.c:1317</a></div></div>
<div class="ttc" id="agroup___r_c_c___group2_html_ga448137346d4292985d4e7a61dd1a824f"><div class="ttname"><a href="group___r_c_c___group2.html#ga448137346d4292985d4e7a61dd1a824f">RCC_PCLK1Config</a></div><div class="ttdeci">void RCC_PCLK1Config(uint32_t RCC_HCLK)</div><div class="ttdoc">Configures the Low Speed APB clock (PCLK1).</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l01234">stm32f4xx_rcc.c:1234</a></div></div>
<div class="ttc" id="agroup___r_c_c___group2_html_ga9d0aec72e236c6cdf3a3a82dfb525491"><div class="ttname"><a href="group___r_c_c___group2.html#ga9d0aec72e236c6cdf3a3a82dfb525491">RCC_HCLKConfig</a></div><div class="ttdeci">void RCC_HCLKConfig(uint32_t RCC_SYSCLK)</div><div class="ttdoc">Configures the AHB clock (HCLK).</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l01203">stm32f4xx_rcc.c:1203</a></div></div>
<div class="ttc" id="agroup___r_c_c___group2_html_gaaeb32311c208b2a980841c9c884a41ea"><div class="ttname"><a href="group___r_c_c___group2.html#gaaeb32311c208b2a980841c9c884a41ea">RCC_GetSYSCLKSource</a></div><div class="ttdeci">uint8_t RCC_GetSYSCLKSource(void)</div><div class="ttdoc">Returns the clock source used as system clock.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l01178">stm32f4xx_rcc.c:1178</a></div></div>
<div class="ttc" id="agroup___r_c_c___group3_html_ga1473d8a5a020642966359611c44181b0"><div class="ttname"><a href="group___r_c_c___group3.html#ga1473d8a5a020642966359611c44181b0">RCC_RTCCLKConfig</a></div><div class="ttdeci">void RCC_RTCCLKConfig(uint32_t RCC_RTCCLKSource)</div><div class="ttdoc">Configures the RTC clock (RTCCLK).</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l01470">stm32f4xx_rcc.c:1470</a></div></div>
<div class="ttc" id="agroup___r_c_c___group3_html_ga1ac5bb9676ae9b48e50d6a95de922ce3"><div class="ttname"><a href="group___r_c_c___group3.html#ga1ac5bb9676ae9b48e50d6a95de922ce3">RCC_AHB2PeriphClockLPModeCmd</a></div><div class="ttdeci">void RCC_AHB2PeriphClockLPModeCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState)</div><div class="ttdoc">Enables or disables the AHB2 peripheral clock during Low Power (Sleep) mode.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l02390">stm32f4xx_rcc.c:2390</a></div></div>
<div class="ttc" id="agroup___r_c_c___group3_html_ga30365b9e0b4c5d7e98c2675c862ddd7e"><div class="ttname"><a href="group___r_c_c___group3.html#ga30365b9e0b4c5d7e98c2675c862ddd7e">RCC_APB2PeriphClockLPModeCmd</a></div><div class="ttdeci">void RCC_APB2PeriphClockLPModeCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)</div><div class="ttdoc">Enables or disables the APB2 peripheral clock during Low Power (Sleep) mode.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l02524">stm32f4xx_rcc.c:2524</a></div></div>
<div class="ttc" id="agroup___r_c_c___group3_html_ga56ff55caf8d835351916b40dd030bc87"><div class="ttname"><a href="group___r_c_c___group3.html#ga56ff55caf8d835351916b40dd030bc87">RCC_APB2PeriphClockCmd</a></div><div class="ttdeci">void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)</div><div class="ttdoc">Enables or disables the High Speed APB (APB2) peripheral clock.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l02113">stm32f4xx_rcc.c:2113</a></div></div>
<div class="ttc" id="agroup___r_c_c___group3_html_ga5cd0d5adbc7496d7005b208bd19ce255"><div class="ttname"><a href="group___r_c_c___group3.html#ga5cd0d5adbc7496d7005b208bd19ce255">RCC_AHB1PeriphClockLPModeCmd</a></div><div class="ttdeci">void RCC_AHB1PeriphClockLPModeCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)</div><div class="ttdoc">Enables or disables the AHB1 peripheral clock during Low Power (Sleep) mode.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l02358">stm32f4xx_rcc.c:2358</a></div></div>
<div class="ttc" id="agroup___r_c_c___group3_html_ga636c3b72f35391e67f12a551b15fa54a"><div class="ttname"><a href="group___r_c_c___group3.html#ga636c3b72f35391e67f12a551b15fa54a">RCC_BackupResetCmd</a></div><div class="ttdeci">void RCC_BackupResetCmd(FunctionalState NewState)</div><div class="ttdoc">Forces or releases the Backup domain reset.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l01519">stm32f4xx_rcc.c:1519</a></div></div>
<div class="ttc" id="agroup___r_c_c___group3_html_ga71a887e0e7ef3d49ff87f2cbc435b099"><div class="ttname"><a href="group___r_c_c___group3.html#ga71a887e0e7ef3d49ff87f2cbc435b099">RCC_SAIPLLI2SClkDivConfig</a></div><div class="ttdeci">void RCC_SAIPLLI2SClkDivConfig(uint32_t RCC_PLLI2SDivQ)</div><div class="ttdoc">Configures the SAI clock Divider coming from PLLI2S.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l01739">stm32f4xx_rcc.c:1739</a></div></div>
<div class="ttc" id="agroup___r_c_c___group3_html_ga80c89116820d48bb38db2e7d5e5a49b9"><div class="ttname"><a href="group___r_c_c___group3.html#ga80c89116820d48bb38db2e7d5e5a49b9">RCC_AHB1PeriphClockCmd</a></div><div class="ttdeci">void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)</div><div class="ttdoc">Enables or disables the AHB1 peripheral clock.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l01946">stm32f4xx_rcc.c:1946</a></div></div>
<div class="ttc" id="agroup___r_c_c___group3_html_ga84dd64badb84768cbcf19e241cadff50"><div class="ttname"><a href="group___r_c_c___group3.html#ga84dd64badb84768cbcf19e241cadff50">RCC_APB1PeriphClockLPModeCmd</a></div><div class="ttdeci">void RCC_APB1PeriphClockLPModeCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)</div><div class="ttdoc">Enables or disables the APB1 peripheral clock during Low Power (Sleep) mode.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l02477">stm32f4xx_rcc.c:2477</a></div></div>
<div class="ttc" id="agroup___r_c_c___group3_html_ga9802f84846df2cea8e369234ed13b159"><div class="ttname"><a href="group___r_c_c___group3.html#ga9802f84846df2cea8e369234ed13b159">RCC_RTCCLKCmd</a></div><div class="ttdeci">void RCC_RTCCLKCmd(FunctionalState NewState)</div><div class="ttdoc">Enables or disables the RTC clock.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l01502">stm32f4xx_rcc.c:1502</a></div></div>
<div class="ttc" id="agroup___r_c_c___group3_html_gaa7c450567f4731d4f0615f63586cad86"><div class="ttname"><a href="group___r_c_c___group3.html#gaa7c450567f4731d4f0615f63586cad86">RCC_AHB1PeriphResetCmd</a></div><div class="ttdeci">void RCC_AHB1PeriphResetCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)</div><div class="ttdoc">Forces or releases AHB1 peripheral reset.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l02156">stm32f4xx_rcc.c:2156</a></div></div>
<div class="ttc" id="agroup___r_c_c___group3_html_gaadffedbd87e796f01d9776b8ee01ff5e"><div class="ttname"><a href="group___r_c_c___group3.html#gaadffedbd87e796f01d9776b8ee01ff5e">RCC_AHB2PeriphClockCmd</a></div><div class="ttdeci">void RCC_AHB2PeriphClockCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState)</div><div class="ttdoc">Enables or disables the AHB2 peripheral clock.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l01978">stm32f4xx_rcc.c:1978</a></div></div>
<div class="ttc" id="agroup___r_c_c___group3_html_gab197ae4369c10b92640a733b40ed2801"><div class="ttname"><a href="group___r_c_c___group3.html#gab197ae4369c10b92640a733b40ed2801">RCC_APB1PeriphResetCmd</a></div><div class="ttdeci">void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)</div><div class="ttdoc">Forces or releases Low Speed APB (APB1) peripheral reset.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l02266">stm32f4xx_rcc.c:2266</a></div></div>
<div class="ttc" id="agroup___r_c_c___group3_html_gabefc354915bd57804329349ec3f33fab"><div class="ttname"><a href="group___r_c_c___group3.html#gabefc354915bd57804329349ec3f33fab">RCC_SAIPLLSAIClkDivConfig</a></div><div class="ttdeci">void RCC_SAIPLLSAIClkDivConfig(uint32_t RCC_PLLSAIDivQ)</div><div class="ttdoc">Configures the SAI clock Divider coming from PLLSAI.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l01771">stm32f4xx_rcc.c:1771</a></div></div>
<div class="ttc" id="agroup___r_c_c___group3_html_gac04a91996aefd2a517cf90c2a44830d2"><div class="ttname"><a href="group___r_c_c___group3.html#gac04a91996aefd2a517cf90c2a44830d2">RCC_LTDCCLKDivConfig</a></div><div class="ttdeci">void RCC_LTDCCLKDivConfig(uint32_t RCC_PLLSAIDivR)</div><div class="ttdoc">Configures the LTDC clock Divider coming from PLLSAI.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l01807">stm32f4xx_rcc.c:1807</a></div></div>
<div class="ttc" id="agroup___r_c_c___group3_html_gad62e35e5a3289624e00636ff483e5399"><div class="ttname"><a href="group___r_c_c___group3.html#gad62e35e5a3289624e00636ff483e5399">RCC_LSEModeConfig</a></div><div class="ttdeci">void RCC_LSEModeConfig(uint8_t RCC_Mode)</div><div class="ttdoc">Configures the External Low Speed oscillator mode (LSE mode).</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l02548">stm32f4xx_rcc.c:2548</a></div></div>
<div class="ttc" id="agroup___r_c_c___group3_html_gad94553850ac07106a27ee85fec37efdf"><div class="ttname"><a href="group___r_c_c___group3.html#gad94553850ac07106a27ee85fec37efdf">RCC_APB2PeriphResetCmd</a></div><div class="ttdeci">void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)</div><div class="ttdoc">Forces or releases High Speed APB (APB2) peripheral reset.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l02309">stm32f4xx_rcc.c:2309</a></div></div>
<div class="ttc" id="agroup___r_c_c___group3_html_gaee7cc5d73af7fe1986fceff8afd3973e"><div class="ttname"><a href="group___r_c_c___group3.html#gaee7cc5d73af7fe1986fceff8afd3973e">RCC_APB1PeriphClockCmd</a></div><div class="ttdeci">void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)</div><div class="ttdoc">Enables or disables the Low Speed APB (APB1) peripheral clock.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l02065">stm32f4xx_rcc.c:2065</a></div></div>
<div class="ttc" id="agroup___r_c_c___group3_html_gaf0599100e7afdf8ed988e351a899e922"><div class="ttname"><a href="group___r_c_c___group3.html#gaf0599100e7afdf8ed988e351a899e922">RCC_TIMCLKPresConfig</a></div><div class="ttdeci">void RCC_TIMCLKPresConfig(uint32_t RCC_TIMCLKPrescaler)</div><div class="ttdoc">Configures the Timers clocks prescalers selection.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l01904">stm32f4xx_rcc.c:1904</a></div></div>
<div class="ttc" id="agroup___r_c_c___group3_html_gafb119d6d1955d1b8c361e8140845ac5a"><div class="ttname"><a href="group___r_c_c___group3.html#gafb119d6d1955d1b8c361e8140845ac5a">RCC_AHB2PeriphResetCmd</a></div><div class="ttdeci">void RCC_AHB2PeriphResetCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState)</div><div class="ttdoc">Forces or releases AHB2 peripheral reset.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l02185">stm32f4xx_rcc.c:2185</a></div></div>
<div class="ttc" id="agroup___r_c_c___group4_html_ga2897bdc52f272031c44fb1f72205d295"><div class="ttname"><a href="group___r_c_c___group4.html#ga2897bdc52f272031c44fb1f72205d295">RCC_GetFlagStatus</a></div><div class="ttdeci">FlagStatus RCC_GetFlagStatus(uint8_t RCC_FLAG)</div><div class="ttdoc">Checks whether the specified RCC flag is set or not.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l02897">stm32f4xx_rcc.c:2897</a></div></div>
<div class="ttc" id="agroup___r_c_c___group4_html_ga529842d165910f8f87e26115da36089b"><div class="ttname"><a href="group___r_c_c___group4.html#ga529842d165910f8f87e26115da36089b">RCC_ClearITPendingBit</a></div><div class="ttdeci">void RCC_ClearITPendingBit(uint8_t RCC_IT)</div><div class="ttdoc">Clears the RCC's interrupt pending bits.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l02996">stm32f4xx_rcc.c:2996</a></div></div>
<div class="ttc" id="agroup___r_c_c___group4_html_ga53f909dbb15a54124419084ebda97d72"><div class="ttname"><a href="group___r_c_c___group4.html#ga53f909dbb15a54124419084ebda97d72">RCC_ClearFlag</a></div><div class="ttdeci">void RCC_ClearFlag(void)</div><div class="ttdoc">Clears the RCC reset flags. The reset flags are: RCC_FLAG_PINRST, RCC_FLAG_PORRST,...</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l02942">stm32f4xx_rcc.c:2942</a></div></div>
<div class="ttc" id="agroup___r_c_c___group4_html_ga6126c99f398ee4be410ad76ae3aee18f"><div class="ttname"><a href="group___r_c_c___group4.html#ga6126c99f398ee4be410ad76ae3aee18f">RCC_GetITStatus</a></div><div class="ttdeci">ITStatus RCC_GetITStatus(uint8_t RCC_IT)</div><div class="ttdoc">Checks whether the specified RCC interrupt has occurred or not.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l02962">stm32f4xx_rcc.c:2962</a></div></div>
<div class="ttc" id="agroup___r_c_c___group4_html_gaa953aa226e9ce45300d535941e4dfe2f"><div class="ttname"><a href="group___r_c_c___group4.html#gaa953aa226e9ce45300d535941e4dfe2f">RCC_ITConfig</a></div><div class="ttdeci">void RCC_ITConfig(uint8_t RCC_IT, FunctionalState NewState)</div><div class="ttdoc">Enables or disables the specified RCC interrupts.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l02860">stm32f4xx_rcc.c:2860</a></div></div>
<div class="ttc" id="agroup___r_c_c___h_s_e__configuration_html_ga1616626d23fbce440398578855df6f97"><div class="ttname"><a href="group___r_c_c___h_s_e__configuration.html#ga1616626d23fbce440398578855df6f97">RCC_HSE_OFF</a></div><div class="ttdeci">#define RCC_HSE_OFF</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8h_source.html#l00065">stm32f4xx_rcc.h:65</a></div></div>
<div class="ttc" id="agroup___r_c_c___h_s_e__configuration_html_ga287bbcafd73d07ec915c2f793301908a"><div class="ttname"><a href="group___r_c_c___h_s_e__configuration.html#ga287bbcafd73d07ec915c2f793301908a">IS_RCC_HSE</a></div><div class="ttdeci">#define IS_RCC_HSE(HSE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8h_source.html#l00068">stm32f4xx_rcc.h:68</a></div></div>
<div class="ttc" id="agroup___r_c_c___interrupt___source_html_ga710d72ccf88ddbec09b033c81a571a83"><div class="ttname"><a href="group___r_c_c___interrupt___source.html#ga710d72ccf88ddbec09b033c81a571a83">IS_RCC_IT</a></div><div class="ttdeci">#define IS_RCC_IT(IT)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8h_source.html#l00216">stm32f4xx_rcc.h:216</a></div></div>
<div class="ttc" id="agroup___r_c_c___interrupt___source_html_ga7a1b771d6d9c2d8346ab58a1f046f6a6"><div class="ttname"><a href="group___r_c_c___interrupt___source.html#ga7a1b771d6d9c2d8346ab58a1f046f6a6">IS_RCC_GET_IT</a></div><div class="ttdeci">#define IS_RCC_GET_IT(IT)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8h_source.html#l00217">stm32f4xx_rcc.h:217</a></div></div>
<div class="ttc" id="agroup___r_c_c___interrupt___source_html_ga8374741e47d696accd1a72647650ba63"><div class="ttname"><a href="group___r_c_c___interrupt___source.html#ga8374741e47d696accd1a72647650ba63">IS_RCC_CLEAR_IT</a></div><div class="ttdeci">#define IS_RCC_CLEAR_IT(IT)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8h_source.html#l00221">stm32f4xx_rcc.h:221</a></div></div>
<div class="ttc" id="agroup___r_c_c___l_s_e___configuration_html_ga6645c27708d0cad1a4ab61d2abb24c77"><div class="ttname"><a href="group___r_c_c___l_s_e___configuration.html#ga6645c27708d0cad1a4ab61d2abb24c77">RCC_LSE_OFF</a></div><div class="ttdeci">#define RCC_LSE_OFF</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8h_source.html#l00230">stm32f4xx_rcc.h:230</a></div></div>
<div class="ttc" id="agroup___r_c_c___l_s_e___configuration_html_ga95d2678bf8f46e932e7cba75619a4d2c"><div class="ttname"><a href="group___r_c_c___l_s_e___configuration.html#ga95d2678bf8f46e932e7cba75619a4d2c">IS_RCC_LSE</a></div><div class="ttdeci">#define IS_RCC_LSE(LSE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8h_source.html#l00233">stm32f4xx_rcc.h:233</a></div></div>
<div class="ttc" id="agroup___r_c_c___l_s_e___configuration_html_gac911af00bffa1bd1b1676f582a8a88e1"><div class="ttname"><a href="group___r_c_c___l_s_e___configuration.html#gac911af00bffa1bd1b1676f582a8a88e1">RCC_LSE_Bypass</a></div><div class="ttdeci">#define RCC_LSE_Bypass</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8h_source.html#l00232">stm32f4xx_rcc.h:232</a></div></div>
<div class="ttc" id="agroup___r_c_c___l_s_e___configuration_html_gac981ea636c2f215e4473901e0912f55a"><div class="ttname"><a href="group___r_c_c___l_s_e___configuration.html#gac981ea636c2f215e4473901e0912f55a">RCC_LSE_ON</a></div><div class="ttdeci">#define RCC_LSE_ON</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8h_source.html#l00231">stm32f4xx_rcc.h:231</a></div></div>
<div class="ttc" id="agroup___r_c_c___l_s_e___dual___mode___selection_html_gac289e51921d5065c6dc55c0cc752be1d"><div class="ttname"><a href="group___r_c_c___l_s_e___dual___mode___selection.html#gac289e51921d5065c6dc55c0cc752be1d">RCC_LSE_HIGHDRIVE_MODE</a></div><div class="ttdeci">#define RCC_LSE_HIGHDRIVE_MODE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8h_source.html#l00078">stm32f4xx_rcc.h:78</a></div></div>
<div class="ttc" id="agroup___r_c_c___l_s_e___dual___mode___selection_html_gacae54f681f37f3e561cff967f9492a0b"><div class="ttname"><a href="group___r_c_c___l_s_e___dual___mode___selection.html#gacae54f681f37f3e561cff967f9492a0b">IS_RCC_LSE_MODE</a></div><div class="ttdeci">#define IS_RCC_LSE_MODE(MODE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8h_source.html#l00079">stm32f4xx_rcc.h:79</a></div></div>
<div class="ttc" id="agroup___r_c_c___m_c_o1___clock___source___prescaler_html_ga073031d9c90c555f7874912b7e4905f6"><div class="ttname"><a href="group___r_c_c___m_c_o1___clock___source___prescaler.html#ga073031d9c90c555f7874912b7e4905f6">IS_RCC_MCO1SOURCE</a></div><div class="ttdeci">#define IS_RCC_MCO1SOURCE(SOURCE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8h_source.html#l00749">stm32f4xx_rcc.h:749</a></div></div>
<div class="ttc" id="agroup___r_c_c___m_c_o1___clock___source___prescaler_html_ga8a8ff14a7fcdc6ef638ca8666e609c99"><div class="ttname"><a href="group___r_c_c___m_c_o1___clock___source___prescaler.html#ga8a8ff14a7fcdc6ef638ca8666e609c99">IS_RCC_MCO1DIV</a></div><div class="ttdeci">#define IS_RCC_MCO1DIV(DIV)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8h_source.html#l00752">stm32f4xx_rcc.h:752</a></div></div>
<div class="ttc" id="agroup___r_c_c___m_c_o2___clock___source___prescaler_html_ga99f4a9acbacb5e4d2b27bb9f4f2c0a2f"><div class="ttname"><a href="group___r_c_c___m_c_o2___clock___source___prescaler.html#ga99f4a9acbacb5e4d2b27bb9f4f2c0a2f">IS_RCC_MCO2SOURCE</a></div><div class="ttdeci">#define IS_RCC_MCO2SOURCE(SOURCE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8h_source.html#l00771">stm32f4xx_rcc.h:771</a></div></div>
<div class="ttc" id="agroup___r_c_c___m_c_o2___clock___source___prescaler_html_gab28570d78a518bc83f82a96e7b0b8a73"><div class="ttname"><a href="group___r_c_c___m_c_o2___clock___source___prescaler.html#gab28570d78a518bc83f82a96e7b0b8a73">IS_RCC_MCO2DIV</a></div><div class="ttdeci">#define IS_RCC_MCO2DIV(DIV)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8h_source.html#l00774">stm32f4xx_rcc.h:774</a></div></div>
<div class="ttc" id="agroup___r_c_c___p_l_l___clock___source_html_ga12835741fbedd278ad1e91abebe00837"><div class="ttname"><a href="group___r_c_c___p_l_l___clock___source.html#ga12835741fbedd278ad1e91abebe00837">IS_RCC_PLLN_VALUE</a></div><div class="ttdeci">#define IS_RCC_PLLN_VALUE(VALUE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8h_source.html#l00108">stm32f4xx_rcc.h:108</a></div></div>
<div class="ttc" id="agroup___r_c_c___p_l_l___clock___source_html_ga339fbc3266467ef2d551ed99b05741ad"><div class="ttname"><a href="group___r_c_c___p_l_l___clock___source.html#ga339fbc3266467ef2d551ed99b05741ad">IS_RCC_PLLI2SM_VALUE</a></div><div class="ttdeci">#define IS_RCC_PLLI2SM_VALUE(VALUE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8h_source.html#l00117">stm32f4xx_rcc.h:117</a></div></div>
<div class="ttc" id="agroup___r_c_c___p_l_l___clock___source_html_ga400e5231409376eba690f252db7b2a19"><div class="ttname"><a href="group___r_c_c___p_l_l___clock___source.html#ga400e5231409376eba690f252db7b2a19">IS_RCC_PLLSAIN_VALUE</a></div><div class="ttdeci">#define IS_RCC_PLLSAIN_VALUE(VALUE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8h_source.html#l00126">stm32f4xx_rcc.h:126</a></div></div>
<div class="ttc" id="agroup___r_c_c___p_l_l___clock___source_html_ga505ad7125d7fbf79e8520912e4bbd761"><div class="ttname"><a href="group___r_c_c___p_l_l___clock___source.html#ga505ad7125d7fbf79e8520912e4bbd761">IS_RCC_PLLSAIQ_VALUE</a></div><div class="ttdeci">#define IS_RCC_PLLSAIQ_VALUE(VALUE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8h_source.html#l00130">stm32f4xx_rcc.h:130</a></div></div>
<div class="ttc" id="agroup___r_c_c___p_l_l___clock___source_html_ga62ec96fd175b9eaa54709bf76f5a344b"><div class="ttname"><a href="group___r_c_c___p_l_l___clock___source.html#ga62ec96fd175b9eaa54709bf76f5a344b">IS_RCC_PLLSAIR_VALUE</a></div><div class="ttdeci">#define IS_RCC_PLLSAIR_VALUE(VALUE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8h_source.html#l00131">stm32f4xx_rcc.h:131</a></div></div>
<div class="ttc" id="agroup___r_c_c___p_l_l___clock___source_html_ga8a8a84a16989bb4e5aca1af65ccf9a1b"><div class="ttname"><a href="group___r_c_c___p_l_l___clock___source.html#ga8a8a84a16989bb4e5aca1af65ccf9a1b">IS_RCC_PLL_SOURCE</a></div><div class="ttdeci">#define IS_RCC_PLL_SOURCE(SOURCE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8h_source.html#l00105">stm32f4xx_rcc.h:105</a></div></div>
<div class="ttc" id="agroup___r_c_c___p_l_l___clock___source_html_ga8db327c085e20aeb673a9784f8508597"><div class="ttname"><a href="group___r_c_c___p_l_l___clock___source.html#ga8db327c085e20aeb673a9784f8508597">IS_RCC_PLLM_VALUE</a></div><div class="ttdeci">#define IS_RCC_PLLM_VALUE(VALUE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8h_source.html#l00107">stm32f4xx_rcc.h:107</a></div></div>
<div class="ttc" id="agroup___r_c_c___p_l_l___clock___source_html_gaa2fece4b24f6219b423e1b092b7705c8"><div class="ttname"><a href="group___r_c_c___p_l_l___clock___source.html#gaa2fece4b24f6219b423e1b092b7705c8">IS_RCC_PLLI2SR_VALUE</a></div><div class="ttdeci">#define IS_RCC_PLLI2SR_VALUE(VALUE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8h_source.html#l00116">stm32f4xx_rcc.h:116</a></div></div>
<div class="ttc" id="agroup___r_c_c___p_l_l___clock___source_html_gac30fb7f6fe9f22a7d6c5585909db5c3c"><div class="ttname"><a href="group___r_c_c___p_l_l___clock___source.html#gac30fb7f6fe9f22a7d6c5585909db5c3c">IS_RCC_PLLI2SN_VALUE</a></div><div class="ttdeci">#define IS_RCC_PLLI2SN_VALUE(VALUE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8h_source.html#l00115">stm32f4xx_rcc.h:115</a></div></div>
<div class="ttc" id="agroup___r_c_c___p_l_l___clock___source_html_gac5c5714485768563fbfc6aafaf1084b7"><div class="ttname"><a href="group___r_c_c___p_l_l___clock___source.html#gac5c5714485768563fbfc6aafaf1084b7">IS_RCC_PLLI2S_DIVQ_VALUE</a></div><div class="ttdeci">#define IS_RCC_PLLI2S_DIVQ_VALUE(VALUE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8h_source.html#l00134">stm32f4xx_rcc.h:134</a></div></div>
<div class="ttc" id="agroup___r_c_c___p_l_l___clock___source_html_gad66dbe75bf8ab2b64b200e796281a851"><div class="ttname"><a href="group___r_c_c___p_l_l___clock___source.html#gad66dbe75bf8ab2b64b200e796281a851">IS_RCC_PLLQ_VALUE</a></div><div class="ttdeci">#define IS_RCC_PLLQ_VALUE(VALUE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8h_source.html#l00110">stm32f4xx_rcc.h:110</a></div></div>
<div class="ttc" id="agroup___r_c_c___p_l_l___clock___source_html_gad808f83505f4e802e5bafab7831f0235"><div class="ttname"><a href="group___r_c_c___p_l_l___clock___source.html#gad808f83505f4e802e5bafab7831f0235">IS_RCC_PLLP_VALUE</a></div><div class="ttdeci">#define IS_RCC_PLLP_VALUE(VALUE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8h_source.html#l00109">stm32f4xx_rcc.h:109</a></div></div>
<div class="ttc" id="agroup___r_c_c___p_l_l___clock___source_html_gade1d727f609c44d4b13a57261edffaf9"><div class="ttname"><a href="group___r_c_c___p_l_l___clock___source.html#gade1d727f609c44d4b13a57261edffaf9">IS_RCC_PLLSAI_DIVQ_VALUE</a></div><div class="ttdeci">#define IS_RCC_PLLSAI_DIVQ_VALUE(VALUE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8h_source.html#l00133">stm32f4xx_rcc.h:133</a></div></div>
<div class="ttc" id="agroup___r_c_c___p_l_l___clock___source_html_gafedb34faed940069eb7485776e5875c5"><div class="ttname"><a href="group___r_c_c___p_l_l___clock___source.html#gafedb34faed940069eb7485776e5875c5">IS_RCC_PLLI2SQ_VALUE</a></div><div class="ttdeci">#define IS_RCC_PLLI2SQ_VALUE(VALUE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8h_source.html#l00118">stm32f4xx_rcc.h:118</a></div></div>
<div class="ttc" id="agroup___r_c_c___p_l_l_s_a_i_div_r___factor_html_gac6e3736031b122076e3831cc57da4efe"><div class="ttname"><a href="group___r_c_c___p_l_l_s_a_i_div_r___factor.html#gac6e3736031b122076e3831cc57da4efe">IS_RCC_PLLSAI_DIVR_VALUE</a></div><div class="ttdeci">#define IS_RCC_PLLSAI_DIVR_VALUE(VALUE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8h_source.html#l00092">stm32f4xx_rcc.h:92</a></div></div>
<div class="ttc" id="agroup___r_c_c___r_t_c___clock___source_html_gae76a0340b02b5342e756fa0d2112ebf5"><div class="ttname"><a href="group___r_c_c___r_t_c___clock___source.html#gae76a0340b02b5342e756fa0d2112ebf5">IS_RCC_RTCCLK_SOURCE</a></div><div class="ttdeci">#define IS_RCC_RTCCLK_SOURCE(SOURCE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8h_source.html#l00274">stm32f4xx_rcc.h:274</a></div></div>
<div class="ttc" id="agroup___r_c_c___t_i_m___p_rescaler___selection_html_ga828df772e202d7b95b5424156dbd42e1"><div class="ttname"><a href="group___r_c_c___t_i_m___p_rescaler___selection.html#ga828df772e202d7b95b5424156dbd42e1">IS_RCC_TIMCLK_PRESCALER</a></div><div class="ttdeci">#define IS_RCC_TIMCLK_PRESCALER(VALUE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8h_source.html#l00439">stm32f4xx_rcc.h:439</a></div></div>
<div class="ttc" id="agroup___r_c_c_html_ga0c0fb27aba4eb660f7590252596bdfc5"><div class="ttname"><a href="group___r_c_c.html#ga0c0fb27aba4eb660f7590252596bdfc5">CR_PLLI2SON_BB</a></div><div class="ttdeci">#define CR_PLLI2SON_BB</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l00087">stm32f4xx_rcc.c:87</a></div></div>
<div class="ttc" id="agroup___r_c_c_html_ga3f1fb2589cb8b5ac2f7121aba1135a5f"><div class="ttname"><a href="group___r_c_c.html#ga3f1fb2589cb8b5ac2f7121aba1135a5f">CR_PLLON_BB</a></div><div class="ttdeci">#define CR_PLLON_BB</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l00084">stm32f4xx_rcc.c:84</a></div></div>
<div class="ttc" id="agroup___r_c_c_html_ga40b5a415d697b6af7babd8a208c92435"><div class="ttname"><a href="group___r_c_c.html#ga40b5a415d697b6af7babd8a208c92435">BDCR_ADDRESS</a></div><div class="ttdeci">#define BDCR_ADDRESS</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l00149">stm32f4xx_rcc.c:149</a></div></div>
<div class="ttc" id="agroup___r_c_c_html_ga43f47430582c9575970901533e525bb5"><div class="ttname"><a href="group___r_c_c.html#ga43f47430582c9575970901533e525bb5">CIR_BYTE3_ADDRESS</a></div><div class="ttdeci">#define CIR_BYTE3_ADDRESS</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l00146">stm32f4xx_rcc.c:146</a></div></div>
<div class="ttc" id="agroup___r_c_c_html_ga4e1df07cdfd81c068902d9d35fcc3911"><div class="ttname"><a href="group___r_c_c.html#ga4e1df07cdfd81c068902d9d35fcc3911">RCC_AHB3PeriphClockLPModeCmd</a></div><div class="ttdeci">void RCC_AHB3PeriphClockLPModeCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState)</div></div>
<div class="ttc" id="agroup___r_c_c_html_ga4eb8c119f2e9bf2bd2e042d27f151338"><div class="ttname"><a href="group___r_c_c.html#ga4eb8c119f2e9bf2bd2e042d27f151338">RCC_AHB3PeriphClockCmd</a></div><div class="ttdeci">void RCC_AHB3PeriphClockCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState)</div></div>
<div class="ttc" id="agroup___r_c_c_html_ga51f5130a66963090dc02b4ebd47e2f83"><div class="ttname"><a href="group___r_c_c.html#ga51f5130a66963090dc02b4ebd47e2f83">CFGR_MCO1_RESET_MASK</a></div><div class="ttdeci">#define CFGR_MCO1_RESET_MASK</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l00134">stm32f4xx_rcc.c:134</a></div></div>
<div class="ttc" id="agroup___r_c_c_html_ga890221cb651a3f30f6d1bca0d9b0e13d"><div class="ttname"><a href="group___r_c_c.html#ga890221cb651a3f30f6d1bca0d9b0e13d">FLAG_MASK</a></div><div class="ttdeci">#define FLAG_MASK</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l00137">stm32f4xx_rcc.c:137</a></div></div>
<div class="ttc" id="agroup___r_c_c_html_ga892fdf297b85b85cbaf0723649b31818"><div class="ttname"><a href="group___r_c_c.html#ga892fdf297b85b85cbaf0723649b31818">BDCR_BDRST_BB</a></div><div class="ttdeci">#define BDCR_BDRST_BB</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l00106">stm32f4xx_rcc.c:106</a></div></div>
<div class="ttc" id="agroup___r_c_c_html_ga9076f5ddbb262fd45584702f5d280c9e"><div class="ttname"><a href="group___r_c_c.html#ga9076f5ddbb262fd45584702f5d280c9e">CFGR_I2SSRC_BB</a></div><div class="ttdeci">#define CFGR_I2SSRC_BB</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l00097">stm32f4xx_rcc.c:97</a></div></div>
<div class="ttc" id="agroup___r_c_c_html_ga9b2724575bb34217aeddcb69c41a1547"><div class="ttname"><a href="group___r_c_c.html#ga9b2724575bb34217aeddcb69c41a1547">CR_BYTE3_ADDRESS</a></div><div class="ttdeci">#define CR_BYTE3_ADDRESS</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l00140">stm32f4xx_rcc.c:140</a></div></div>
<div class="ttc" id="agroup___r_c_c_html_gaa253e36e7e5fb02998c0e4d0388abc52"><div class="ttname"><a href="group___r_c_c.html#gaa253e36e7e5fb02998c0e4d0388abc52">CSR_LSION_BB</a></div><div class="ttdeci">#define CSR_LSION_BB</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l00112">stm32f4xx_rcc.c:112</a></div></div>
<div class="ttc" id="agroup___r_c_c_html_gaab58c3f3f81bf1ab9a14cf3fececd8c4"><div class="ttname"><a href="group___r_c_c.html#gaab58c3f3f81bf1ab9a14cf3fececd8c4">CIR_BYTE2_ADDRESS</a></div><div class="ttdeci">#define CIR_BYTE2_ADDRESS</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l00143">stm32f4xx_rcc.c:143</a></div></div>
<div class="ttc" id="agroup___r_c_c_html_gab84e7d3874237ee56e5cb3a26644cd13"><div class="ttname"><a href="group___r_c_c.html#gab84e7d3874237ee56e5cb3a26644cd13">CR_PLLSAION_BB</a></div><div class="ttdeci">#define CR_PLLSAION_BB</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l00091">stm32f4xx_rcc.c:91</a></div></div>
<div class="ttc" id="agroup___r_c_c_html_gabd7dd9cf31a9cc27fd9c0c1624f9a298"><div class="ttname"><a href="group___r_c_c.html#gabd7dd9cf31a9cc27fd9c0c1624f9a298">CFGR_MCO2_RESET_MASK</a></div><div class="ttdeci">#define CFGR_MCO2_RESET_MASK</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l00133">stm32f4xx_rcc.c:133</a></div></div>
<div class="ttc" id="agroup___r_c_c_html_gac3290a833c0e35ec17d32c2d494e6133"><div class="ttname"><a href="group___r_c_c.html#gac3290a833c0e35ec17d32c2d494e6133">CR_HSION_BB</a></div><div class="ttdeci">#define CR_HSION_BB</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l00078">stm32f4xx_rcc.c:78</a></div></div>
<div class="ttc" id="agroup___r_c_c_html_gaca914aed10477ae4090fea0a9639b1ea"><div class="ttname"><a href="group___r_c_c.html#gaca914aed10477ae4090fea0a9639b1ea">CR_CSSON_BB</a></div><div class="ttdeci">#define CR_CSSON_BB</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l00081">stm32f4xx_rcc.c:81</a></div></div>
<div class="ttc" id="agroup___r_c_c_html_gaee44f159a1ca9ebdd7117bff387cd592"><div class="ttname"><a href="group___r_c_c.html#gaee44f159a1ca9ebdd7117bff387cd592">RCC_AHB3PeriphResetCmd</a></div><div class="ttdeci">void RCC_AHB3PeriphResetCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState)</div></div>
<div class="ttc" id="agroup___r_c_c_html_gaf70aaf70b0752ccb3a60307b2fb46038"><div class="ttname"><a href="group___r_c_c.html#gaf70aaf70b0752ccb3a60307b2fb46038">BDCR_RTCEN_BB</a></div><div class="ttdeci">#define BDCR_RTCEN_BB</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l00103">stm32f4xx_rcc.c:103</a></div></div>
<div class="ttc" id="agroup___r_c_c_html_gaff212f4f5168f26347acf1abbb331961"><div class="ttname"><a href="group___r_c_c.html#gaff212f4f5168f26347acf1abbb331961">DCKCFGR_TIMPRE_BB</a></div><div class="ttdeci">#define DCKCFGR_TIMPRE_BB</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l00118">stm32f4xx_rcc.c:118</a></div></div>
<div class="ttc" id="astm32f4xx__conf_8h_html_a631dea7b230e600555f979c62af1de21"><div class="ttname"><a href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a></div><div class="ttdeci">#define assert_param(expr)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__conf_8h_source.html#l00074">stm32f4xx_conf.h:74</a></div></div>
<div class="ttc" id="astm32f4xx__conf_8h_html_aeafcff4f57440c60e64812dddd13e7cb"><div class="ttname"><a href="stm32f4xx__conf_8h.html#aeafcff4f57440c60e64812dddd13e7cb">HSE_VALUE</a></div><div class="ttdeci">#define HSE_VALUE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__conf_8h_source.html#l00079">stm32f4xx_conf.h:79</a></div></div>
<div class="ttc" id="astm32f4xx__rcc_8h_html"><div class="ttname"><a href="stm32f4xx__rcc_8h.html">stm32f4xx_rcc.h</a></div><div class="ttdoc">This file contains all the functions prototypes for the RCC firmware library.</div></div>
<div class="ttc" id="astruct_r_c_c___clocks_type_def_html"><div class="ttname"><a href="struct_r_c_c___clocks_type_def.html">RCC_ClocksTypeDef</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8h_source.html#l00048">stm32f4xx_rcc.h:49</a></div></div>
<div class="ttc" id="astruct_r_c_c___clocks_type_def_html_a2ba325067f3d464ad7955358932563d8"><div class="ttname"><a href="struct_r_c_c___clocks_type_def.html#a2ba325067f3d464ad7955358932563d8">RCC_ClocksTypeDef::SYSCLK_Frequency</a></div><div class="ttdeci">uint32_t SYSCLK_Frequency</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8h_source.html#l00050">stm32f4xx_rcc.h:50</a></div></div>
<div class="ttc" id="astruct_r_c_c___clocks_type_def_html_a41b9859d33954117daf7fab42f804b92"><div class="ttname"><a href="struct_r_c_c___clocks_type_def.html#a41b9859d33954117daf7fab42f804b92">RCC_ClocksTypeDef::HCLK_Frequency</a></div><div class="ttdeci">uint32_t HCLK_Frequency</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8h_source.html#l00051">stm32f4xx_rcc.h:51</a></div></div>
<div class="ttc" id="astruct_r_c_c___clocks_type_def_html_ad854f0b70a6c4cf6de6dbbdcbc99b856"><div class="ttname"><a href="struct_r_c_c___clocks_type_def.html#ad854f0b70a6c4cf6de6dbbdcbc99b856">RCC_ClocksTypeDef::PCLK2_Frequency</a></div><div class="ttdeci">uint32_t PCLK2_Frequency</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8h_source.html#l00053">stm32f4xx_rcc.h:53</a></div></div>
<div class="ttc" id="astruct_r_c_c___clocks_type_def_html_add4cfc63c35178d187107edc764e0b8f"><div class="ttname"><a href="struct_r_c_c___clocks_type_def.html#add4cfc63c35178d187107edc764e0b8f">RCC_ClocksTypeDef::PCLK1_Frequency</a></div><div class="ttdeci">uint32_t PCLK1_Frequency</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8h_source.html#l00052">stm32f4xx_rcc.h:52</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.4
</small></address>
</body>
</html>
