{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1759091638615 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1759091638615 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 28 22:33:58 2025 " "Processing started: Sun Sep 28 22:33:58 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1759091638615 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1759091638615 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU_6502 -c CPU_6502 " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU_6502 -c CPU_6502" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1759091638615 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1759091639162 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "SRC/CLK_DIVIDER.v " "Can't analyze file -- file SRC/CLK_DIVIDER.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1759091639245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/calcul_adress.v 1 1 " "Found 1 design units, including 1 entities, in source file src/calcul_adress.v" { { "Info" "ISGN_ENTITY_NAME" "1 CALCUL_ADRESS " "Found entity 1: CALCUL_ADRESS" {  } { { "SRC/CALCUL_ADRESS.v" "" { Text "C:/Users/AINA KEVIN/Desktop/CPU 6502/NEWBa/SRC/CALCUL_ADRESS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1759091639260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1759091639260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/register_y.v 1 1 " "Found 1 design units, including 1 entities, in source file src/register_y.v" { { "Info" "ISGN_ENTITY_NAME" "1 REGISTER_Y " "Found entity 1: REGISTER_Y" {  } { { "SRC/REGISTER_Y.v" "" { Text "C:/Users/AINA KEVIN/Desktop/CPU 6502/NEWBa/SRC/REGISTER_Y.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1759091639276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1759091639276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/register_x.v 1 1 " "Found 1 design units, including 1 entities, in source file src/register_x.v" { { "Info" "ISGN_ENTITY_NAME" "1 REGISTER_X " "Found entity 1: REGISTER_X" {  } { { "SRC/REGISTER_X.v" "" { Text "C:/Users/AINA KEVIN/Desktop/CPU 6502/NEWBa/SRC/REGISTER_X.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1759091639292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1759091639292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/register_imm.v 1 1 " "Found 1 design units, including 1 entities, in source file src/register_imm.v" { { "Info" "ISGN_ENTITY_NAME" "1 REGISTER_IMM " "Found entity 1: REGISTER_IMM" {  } { { "SRC/REGISTER_IMM.v" "" { Text "C:/Users/AINA KEVIN/Desktop/CPU 6502/NEWBa/SRC/REGISTER_IMM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1759091639307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1759091639307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/register_flag.v 1 1 " "Found 1 design units, including 1 entities, in source file src/register_flag.v" { { "Info" "ISGN_ENTITY_NAME" "1 REGISTER_FLAG " "Found entity 1: REGISTER_FLAG" {  } { { "SRC/REGISTER_FLAG.v" "" { Text "C:/Users/AINA KEVIN/Desktop/CPU 6502/NEWBa/SRC/REGISTER_FLAG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1759091639323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1759091639323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/register_a.v 1 1 " "Found 1 design units, including 1 entities, in source file src/register_a.v" { { "Info" "ISGN_ENTITY_NAME" "1 REGISTER_A " "Found entity 1: REGISTER_A" {  } { { "SRC/REGISTER_A.v" "" { Text "C:/Users/AINA KEVIN/Desktop/CPU 6502/NEWBa/SRC/REGISTER_A.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1759091639339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1759091639339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/programm_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file src/programm_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 PROGRAMM_COUNTER " "Found entity 1: PROGRAMM_COUNTER" {  } { { "SRC/PROGRAMM_COUNTER.v" "" { Text "C:/Users/AINA KEVIN/Desktop/CPU 6502/NEWBa/SRC/PROGRAMM_COUNTER.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1759091639339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1759091639339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/output.v 1 1 " "Found 1 design units, including 1 entities, in source file src/output.v" { { "Info" "ISGN_ENTITY_NAME" "1 OUTPUT " "Found entity 1: OUTPUT" {  } { { "SRC/OUTPUT.v" "" { Text "C:/Users/AINA KEVIN/Desktop/CPU 6502/NEWBa/SRC/OUTPUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1759091639354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1759091639354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/new_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file src/new_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 NEW_FSM " "Found entity 1: NEW_FSM" {  } { { "SRC/NEW_FSM.v" "" { Text "C:/Users/AINA KEVIN/Desktop/CPU 6502/NEWBa/SRC/NEW_FSM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1759091639370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1759091639370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mux_out.v 1 1 " "Found 1 design units, including 1 entities, in source file src/mux_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_OUT " "Found entity 1: MUX_OUT" {  } { { "SRC/MUX_OUT.v" "" { Text "C:/Users/AINA KEVIN/Desktop/CPU 6502/NEWBa/SRC/MUX_OUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1759091639385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1759091639385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mux_data.v 1 1 " "Found 1 design units, including 1 entities, in source file src/mux_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_DATA " "Found entity 1: MUX_DATA" {  } { { "SRC/MUX_DATA.v" "" { Text "C:/Users/AINA KEVIN/Desktop/CPU 6502/NEWBa/SRC/MUX_DATA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1759091639401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1759091639401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mux_adress.v 1 1 " "Found 1 design units, including 1 entities, in source file src/mux_adress.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_ADRESS " "Found entity 1: MUX_ADRESS" {  } { { "SRC/MUX_ADRESS.v" "" { Text "C:/Users/AINA KEVIN/Desktop/CPU 6502/NEWBa/SRC/MUX_ADRESS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1759091639401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1759091639401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/memory_data_register.v 1 1 " "Found 1 design units, including 1 entities, in source file src/memory_data_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEMORY_DATA_REGISTER " "Found entity 1: MEMORY_DATA_REGISTER" {  } { { "SRC/MEMORY_DATA_REGISTER.v" "" { Text "C:/Users/AINA KEVIN/Desktop/CPU 6502/NEWBa/SRC/MEMORY_DATA_REGISTER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1759091639417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1759091639417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/memory_adress_register.v 1 1 " "Found 1 design units, including 1 entities, in source file src/memory_adress_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEMORY_ADRESS_REGISTER " "Found entity 1: MEMORY_ADRESS_REGISTER" {  } { { "SRC/MEMORY_ADRESS_REGISTER.v" "" { Text "C:/Users/AINA KEVIN/Desktop/CPU 6502/NEWBa/SRC/MEMORY_ADRESS_REGISTER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1759091639432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1759091639432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/memoire.v 1 1 " "Found 1 design units, including 1 entities, in source file src/memoire.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEMOIRE " "Found entity 1: MEMOIRE" {  } { { "SRC/MEMOIRE.v" "" { Text "C:/Users/AINA KEVIN/Desktop/CPU 6502/NEWBa/SRC/MEMOIRE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1759091639449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1759091639449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/instruction_register.v 1 1 " "Found 1 design units, including 1 entities, in source file src/instruction_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 INSTRUCTION_REGISTER " "Found entity 1: INSTRUCTION_REGISTER" {  } { { "SRC/INSTRUCTION_REGISTER.v" "" { Text "C:/Users/AINA KEVIN/Desktop/CPU 6502/NEWBa/SRC/INSTRUCTION_REGISTER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1759091639464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1759091639464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/deco_bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file src/deco_bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 DECO_BCD " "Found entity 1: DECO_BCD" {  } { { "SRC/DECO_BCD.v" "" { Text "C:/Users/AINA KEVIN/Desktop/CPU 6502/NEWBa/SRC/DECO_BCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1759091639464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1759091639464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file src/datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 DATAPATH " "Found entity 1: DATAPATH" {  } { { "SRC/DATAPATH.v" "" { Text "C:/Users/AINA KEVIN/Desktop/CPU 6502/NEWBa/SRC/DATAPATH.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1759091639479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1759091639479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/cpu_6502.v 1 1 " "Found 1 design units, including 1 entities, in source file src/cpu_6502.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_6502 " "Found entity 1: CPU_6502" {  } { { "SRC/CPU_6502.v" "" { Text "C:/Users/AINA KEVIN/Desktop/CPU 6502/NEWBa/SRC/CPU_6502.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1759091639479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1759091639479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/commande.v 1 1 " "Found 1 design units, including 1 entities, in source file src/commande.v" { { "Info" "ISGN_ENTITY_NAME" "1 COMMANDE " "Found entity 1: COMMANDE" {  } { { "SRC/COMMANDE.v" "" { Text "C:/Users/AINA KEVIN/Desktop/CPU 6502/NEWBa/SRC/COMMANDE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1759091639495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1759091639495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file src/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "SRC/ALU.v" "" { Text "C:/Users/AINA KEVIN/Desktop/CPU 6502/NEWBa/SRC/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1759091639511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1759091639511 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU_6502 " "Elaborating entity \"CPU_6502\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1759091639589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COMMANDE COMMANDE:COMMANDE_i " "Elaborating entity \"COMMANDE\" for hierarchy \"COMMANDE:COMMANDE_i\"" {  } { { "SRC/CPU_6502.v" "COMMANDE_i" { Text "C:/Users/AINA KEVIN/Desktop/CPU 6502/NEWBa/SRC/CPU_6502.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759091639605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INSTRUCTION_REGISTER COMMANDE:COMMANDE_i\|INSTRUCTION_REGISTER:INSTRUCTION_REGISTER_i " "Elaborating entity \"INSTRUCTION_REGISTER\" for hierarchy \"COMMANDE:COMMANDE_i\|INSTRUCTION_REGISTER:INSTRUCTION_REGISTER_i\"" {  } { { "SRC/COMMANDE.v" "INSTRUCTION_REGISTER_i" { Text "C:/Users/AINA KEVIN/Desktop/CPU 6502/NEWBa/SRC/COMMANDE.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759091639620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NEW_FSM COMMANDE:COMMANDE_i\|NEW_FSM:NEW_FSM_i " "Elaborating entity \"NEW_FSM\" for hierarchy \"COMMANDE:COMMANDE_i\|NEW_FSM:NEW_FSM_i\"" {  } { { "SRC/COMMANDE.v" "NEW_FSM_i" { Text "C:/Users/AINA KEVIN/Desktop/CPU 6502/NEWBa/SRC/COMMANDE.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759091639636 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SELECT_ADDRESS NEW_FSM.v(192) " "Verilog HDL Always Construct warning at NEW_FSM.v(192): inferring latch(es) for variable \"SELECT_ADDRESS\", which holds its previous value in one or more paths through the always construct" {  } { { "SRC/NEW_FSM.v" "" { Text "C:/Users/AINA KEVIN/Desktop/CPU 6502/NEWBa/SRC/NEW_FSM.v" 192 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1759091639636 "|CPU_6502|COMMANDE:COMMANDE_i|NEW_FSM:NEW_FSM_i"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alu_opcode NEW_FSM.v(192) " "Verilog HDL Always Construct warning at NEW_FSM.v(192): inferring latch(es) for variable \"alu_opcode\", which holds its previous value in one or more paths through the always construct" {  } { { "SRC/NEW_FSM.v" "" { Text "C:/Users/AINA KEVIN/Desktop/CPU 6502/NEWBa/SRC/NEW_FSM.v" 192 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1759091639636 "|CPU_6502|COMMANDE:COMMANDE_i|NEW_FSM:NEW_FSM_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_opcode\[0\] NEW_FSM.v(219) " "Inferred latch for \"alu_opcode\[0\]\" at NEW_FSM.v(219)" {  } { { "SRC/NEW_FSM.v" "" { Text "C:/Users/AINA KEVIN/Desktop/CPU 6502/NEWBa/SRC/NEW_FSM.v" 219 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1759091639652 "|CPU_6502|COMMANDE:COMMANDE_i|NEW_FSM:NEW_FSM_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_opcode\[1\] NEW_FSM.v(219) " "Inferred latch for \"alu_opcode\[1\]\" at NEW_FSM.v(219)" {  } { { "SRC/NEW_FSM.v" "" { Text "C:/Users/AINA KEVIN/Desktop/CPU 6502/NEWBa/SRC/NEW_FSM.v" 219 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1759091639652 "|CPU_6502|COMMANDE:COMMANDE_i|NEW_FSM:NEW_FSM_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_opcode\[2\] NEW_FSM.v(219) " "Inferred latch for \"alu_opcode\[2\]\" at NEW_FSM.v(219)" {  } { { "SRC/NEW_FSM.v" "" { Text "C:/Users/AINA KEVIN/Desktop/CPU 6502/NEWBa/SRC/NEW_FSM.v" 219 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1759091639652 "|CPU_6502|COMMANDE:COMMANDE_i|NEW_FSM:NEW_FSM_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_opcode\[3\] NEW_FSM.v(219) " "Inferred latch for \"alu_opcode\[3\]\" at NEW_FSM.v(219)" {  } { { "SRC/NEW_FSM.v" "" { Text "C:/Users/AINA KEVIN/Desktop/CPU 6502/NEWBa/SRC/NEW_FSM.v" 219 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1759091639652 "|CPU_6502|COMMANDE:COMMANDE_i|NEW_FSM:NEW_FSM_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SELECT_ADDRESS\[0\] NEW_FSM.v(219) " "Inferred latch for \"SELECT_ADDRESS\[0\]\" at NEW_FSM.v(219)" {  } { { "SRC/NEW_FSM.v" "" { Text "C:/Users/AINA KEVIN/Desktop/CPU 6502/NEWBa/SRC/NEW_FSM.v" 219 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1759091639652 "|CPU_6502|COMMANDE:COMMANDE_i|NEW_FSM:NEW_FSM_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SELECT_ADDRESS\[1\] NEW_FSM.v(219) " "Inferred latch for \"SELECT_ADDRESS\[1\]\" at NEW_FSM.v(219)" {  } { { "SRC/NEW_FSM.v" "" { Text "C:/Users/AINA KEVIN/Desktop/CPU 6502/NEWBa/SRC/NEW_FSM.v" 219 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1759091639652 "|CPU_6502|COMMANDE:COMMANDE_i|NEW_FSM:NEW_FSM_i"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DATAPATH DATAPATH:DATAPATH_i " "Elaborating entity \"DATAPATH\" for hierarchy \"DATAPATH:DATAPATH_i\"" {  } { { "SRC/CPU_6502.v" "DATAPATH_i" { Text "C:/Users/AINA KEVIN/Desktop/CPU 6502/NEWBa/SRC/CPU_6502.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759091639652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_DATA DATAPATH:DATAPATH_i\|MUX_DATA:MUX_DATA_i " "Elaborating entity \"MUX_DATA\" for hierarchy \"DATAPATH:DATAPATH_i\|MUX_DATA:MUX_DATA_i\"" {  } { { "SRC/DATAPATH.v" "MUX_DATA_i" { Text "C:/Users/AINA KEVIN/Desktop/CPU 6502/NEWBa/SRC/DATAPATH.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759091639683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEMORY_DATA_REGISTER DATAPATH:DATAPATH_i\|MEMORY_DATA_REGISTER:MEMORY_DATA_REGISTER_i " "Elaborating entity \"MEMORY_DATA_REGISTER\" for hierarchy \"DATAPATH:DATAPATH_i\|MEMORY_DATA_REGISTER:MEMORY_DATA_REGISTER_i\"" {  } { { "SRC/DATAPATH.v" "MEMORY_DATA_REGISTER_i" { Text "C:/Users/AINA KEVIN/Desktop/CPU 6502/NEWBa/SRC/DATAPATH.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759091639698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGISTER_Y DATAPATH:DATAPATH_i\|REGISTER_Y:REGISTER_Y_i " "Elaborating entity \"REGISTER_Y\" for hierarchy \"DATAPATH:DATAPATH_i\|REGISTER_Y:REGISTER_Y_i\"" {  } { { "SRC/DATAPATH.v" "REGISTER_Y_i" { Text "C:/Users/AINA KEVIN/Desktop/CPU 6502/NEWBa/SRC/DATAPATH.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759091639714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGISTER_X DATAPATH:DATAPATH_i\|REGISTER_X:REGISTER_X_i " "Elaborating entity \"REGISTER_X\" for hierarchy \"DATAPATH:DATAPATH_i\|REGISTER_X:REGISTER_X_i\"" {  } { { "SRC/DATAPATH.v" "REGISTER_X_i" { Text "C:/Users/AINA KEVIN/Desktop/CPU 6502/NEWBa/SRC/DATAPATH.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759091639839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGISTER_A DATAPATH:DATAPATH_i\|REGISTER_A:REGISTER_A_i " "Elaborating entity \"REGISTER_A\" for hierarchy \"DATAPATH:DATAPATH_i\|REGISTER_A:REGISTER_A_i\"" {  } { { "SRC/DATAPATH.v" "REGISTER_A_i" { Text "C:/Users/AINA KEVIN/Desktop/CPU 6502/NEWBa/SRC/DATAPATH.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759091639855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGISTER_IMM DATAPATH:DATAPATH_i\|REGISTER_IMM:REGISTER_IMM_i " "Elaborating entity \"REGISTER_IMM\" for hierarchy \"DATAPATH:DATAPATH_i\|REGISTER_IMM:REGISTER_IMM_i\"" {  } { { "SRC/DATAPATH.v" "REGISTER_IMM_i" { Text "C:/Users/AINA KEVIN/Desktop/CPU 6502/NEWBa/SRC/DATAPATH.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759091639886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU DATAPATH:DATAPATH_i\|ALU:ALU_i " "Elaborating entity \"ALU\" for hierarchy \"DATAPATH:DATAPATH_i\|ALU:ALU_i\"" {  } { { "SRC/DATAPATH.v" "ALU_i" { Text "C:/Users/AINA KEVIN/Desktop/CPU 6502/NEWBa/SRC/DATAPATH.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759091639902 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Flag_Overflow ALU.v(21) " "Verilog HDL Always Construct warning at ALU.v(21): inferring latch(es) for variable \"Flag_Overflow\", which holds its previous value in one or more paths through the always construct" {  } { { "SRC/ALU.v" "" { Text "C:/Users/AINA KEVIN/Desktop/CPU 6502/NEWBa/SRC/ALU.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1759091639907 "|CPU_6502|DATAPATH:DATAPATH_i|ALU:ALU_i"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "old_carry ALU.v(21) " "Verilog HDL Always Construct warning at ALU.v(21): inferring latch(es) for variable \"old_carry\", which holds its previous value in one or more paths through the always construct" {  } { { "SRC/ALU.v" "" { Text "C:/Users/AINA KEVIN/Desktop/CPU 6502/NEWBa/SRC/ALU.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1759091639907 "|CPU_6502|DATAPATH:DATAPATH_i|ALU:ALU_i"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp_result ALU.v(21) " "Verilog HDL Always Construct warning at ALU.v(21): inferring latch(es) for variable \"temp_result\", which holds its previous value in one or more paths through the always construct" {  } { { "SRC/ALU.v" "" { Text "C:/Users/AINA KEVIN/Desktop/CPU 6502/NEWBa/SRC/ALU.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1759091639907 "|CPU_6502|DATAPATH:DATAPATH_i|ALU:ALU_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Flag_Overflow ALU.v(104) " "Inferred latch for \"Flag_Overflow\" at ALU.v(104)" {  } { { "SRC/ALU.v" "" { Text "C:/Users/AINA KEVIN/Desktop/CPU 6502/NEWBa/SRC/ALU.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1759091639907 "|CPU_6502|DATAPATH:DATAPATH_i|ALU:ALU_i"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGISTER_FLAG DATAPATH:DATAPATH_i\|REGISTER_FLAG:REGISTER_FLAG_i " "Elaborating entity \"REGISTER_FLAG\" for hierarchy \"DATAPATH:DATAPATH_i\|REGISTER_FLAG:REGISTER_FLAG_i\"" {  } { { "SRC/DATAPATH.v" "REGISTER_FLAG_i" { Text "C:/Users/AINA KEVIN/Desktop/CPU 6502/NEWBa/SRC/DATAPATH.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759091639918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_ADRESS DATAPATH:DATAPATH_i\|MUX_ADRESS:MUX_ADRESS_i " "Elaborating entity \"MUX_ADRESS\" for hierarchy \"DATAPATH:DATAPATH_i\|MUX_ADRESS:MUX_ADRESS_i\"" {  } { { "SRC/DATAPATH.v" "MUX_ADRESS_i" { Text "C:/Users/AINA KEVIN/Desktop/CPU 6502/NEWBa/SRC/DATAPATH.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759091639933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEMORY_ADRESS_REGISTER DATAPATH:DATAPATH_i\|MEMORY_ADRESS_REGISTER:MEMORY_ADRESS_REGISTER_i " "Elaborating entity \"MEMORY_ADRESS_REGISTER\" for hierarchy \"DATAPATH:DATAPATH_i\|MEMORY_ADRESS_REGISTER:MEMORY_ADRESS_REGISTER_i\"" {  } { { "SRC/DATAPATH.v" "MEMORY_ADRESS_REGISTER_i" { Text "C:/Users/AINA KEVIN/Desktop/CPU 6502/NEWBa/SRC/DATAPATH.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759091639965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PROGRAMM_COUNTER DATAPATH:DATAPATH_i\|PROGRAMM_COUNTER:PROGRAMM_COUNTER_i " "Elaborating entity \"PROGRAMM_COUNTER\" for hierarchy \"DATAPATH:DATAPATH_i\|PROGRAMM_COUNTER:PROGRAMM_COUNTER_i\"" {  } { { "SRC/DATAPATH.v" "PROGRAMM_COUNTER_i" { Text "C:/Users/AINA KEVIN/Desktop/CPU 6502/NEWBa/SRC/DATAPATH.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759091639980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CALCUL_ADRESS DATAPATH:DATAPATH_i\|CALCUL_ADRESS:CALCUL_ADRESS_i " "Elaborating entity \"CALCUL_ADRESS\" for hierarchy \"DATAPATH:DATAPATH_i\|CALCUL_ADRESS:CALCUL_ADRESS_i\"" {  } { { "SRC/DATAPATH.v" "CALCUL_ADRESS_i" { Text "C:/Users/AINA KEVIN/Desktop/CPU 6502/NEWBa/SRC/DATAPATH.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759091640011 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ADR_tmp CALCUL_ADRESS.v(31) " "Verilog HDL Always Construct warning at CALCUL_ADRESS.v(31): inferring latch(es) for variable \"ADR_tmp\", which holds its previous value in one or more paths through the always construct" {  } { { "SRC/CALCUL_ADRESS.v" "" { Text "C:/Users/AINA KEVIN/Desktop/CPU 6502/NEWBa/SRC/CALCUL_ADRESS.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1759091640011 "|CPU_6502|DATAPATH:DATAPATH_i|CALCUL_ADRESS:CALCUL_ADRESS_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADR_tmp\[0\] CALCUL_ADRESS.v(31) " "Inferred latch for \"ADR_tmp\[0\]\" at CALCUL_ADRESS.v(31)" {  } { { "SRC/CALCUL_ADRESS.v" "" { Text "C:/Users/AINA KEVIN/Desktop/CPU 6502/NEWBa/SRC/CALCUL_ADRESS.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1759091640011 "|CPU_6502|DATAPATH:DATAPATH_i|CALCUL_ADRESS:CALCUL_ADRESS_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADR_tmp\[1\] CALCUL_ADRESS.v(31) " "Inferred latch for \"ADR_tmp\[1\]\" at CALCUL_ADRESS.v(31)" {  } { { "SRC/CALCUL_ADRESS.v" "" { Text "C:/Users/AINA KEVIN/Desktop/CPU 6502/NEWBa/SRC/CALCUL_ADRESS.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1759091640011 "|CPU_6502|DATAPATH:DATAPATH_i|CALCUL_ADRESS:CALCUL_ADRESS_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADR_tmp\[2\] CALCUL_ADRESS.v(31) " "Inferred latch for \"ADR_tmp\[2\]\" at CALCUL_ADRESS.v(31)" {  } { { "SRC/CALCUL_ADRESS.v" "" { Text "C:/Users/AINA KEVIN/Desktop/CPU 6502/NEWBa/SRC/CALCUL_ADRESS.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1759091640011 "|CPU_6502|DATAPATH:DATAPATH_i|CALCUL_ADRESS:CALCUL_ADRESS_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADR_tmp\[3\] CALCUL_ADRESS.v(31) " "Inferred latch for \"ADR_tmp\[3\]\" at CALCUL_ADRESS.v(31)" {  } { { "SRC/CALCUL_ADRESS.v" "" { Text "C:/Users/AINA KEVIN/Desktop/CPU 6502/NEWBa/SRC/CALCUL_ADRESS.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1759091640011 "|CPU_6502|DATAPATH:DATAPATH_i|CALCUL_ADRESS:CALCUL_ADRESS_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADR_tmp\[4\] CALCUL_ADRESS.v(31) " "Inferred latch for \"ADR_tmp\[4\]\" at CALCUL_ADRESS.v(31)" {  } { { "SRC/CALCUL_ADRESS.v" "" { Text "C:/Users/AINA KEVIN/Desktop/CPU 6502/NEWBa/SRC/CALCUL_ADRESS.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1759091640011 "|CPU_6502|DATAPATH:DATAPATH_i|CALCUL_ADRESS:CALCUL_ADRESS_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADR_tmp\[5\] CALCUL_ADRESS.v(31) " "Inferred latch for \"ADR_tmp\[5\]\" at CALCUL_ADRESS.v(31)" {  } { { "SRC/CALCUL_ADRESS.v" "" { Text "C:/Users/AINA KEVIN/Desktop/CPU 6502/NEWBa/SRC/CALCUL_ADRESS.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1759091640011 "|CPU_6502|DATAPATH:DATAPATH_i|CALCUL_ADRESS:CALCUL_ADRESS_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADR_tmp\[6\] CALCUL_ADRESS.v(31) " "Inferred latch for \"ADR_tmp\[6\]\" at CALCUL_ADRESS.v(31)" {  } { { "SRC/CALCUL_ADRESS.v" "" { Text "C:/Users/AINA KEVIN/Desktop/CPU 6502/NEWBa/SRC/CALCUL_ADRESS.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1759091640011 "|CPU_6502|DATAPATH:DATAPATH_i|CALCUL_ADRESS:CALCUL_ADRESS_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADR_tmp\[7\] CALCUL_ADRESS.v(31) " "Inferred latch for \"ADR_tmp\[7\]\" at CALCUL_ADRESS.v(31)" {  } { { "SRC/CALCUL_ADRESS.v" "" { Text "C:/Users/AINA KEVIN/Desktop/CPU 6502/NEWBa/SRC/CALCUL_ADRESS.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1759091640011 "|CPU_6502|DATAPATH:DATAPATH_i|CALCUL_ADRESS:CALCUL_ADRESS_i"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_OUT DATAPATH:DATAPATH_i\|MUX_OUT:MUX_OUT_i " "Elaborating entity \"MUX_OUT\" for hierarchy \"DATAPATH:DATAPATH_i\|MUX_OUT:MUX_OUT_i\"" {  } { { "SRC/DATAPATH.v" "MUX_OUT_i" { Text "C:/Users/AINA KEVIN/Desktop/CPU 6502/NEWBa/SRC/DATAPATH.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759091640027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEMOIRE MEMOIRE:MEMOIRE_i " "Elaborating entity \"MEMOIRE\" for hierarchy \"MEMOIRE:MEMOIRE_i\"" {  } { { "SRC/CPU_6502.v" "MEMOIRE_i" { Text "C:/Users/AINA KEVIN/Desktop/CPU 6502/NEWBa/SRC/CPU_6502.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759091640058 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM.data_a 0 MEMOIRE.v(11) " "Net \"ROM.data_a\" at MEMOIRE.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "SRC/MEMOIRE.v" "" { Text "C:/Users/AINA KEVIN/Desktop/CPU 6502/NEWBa/SRC/MEMOIRE.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1759091640074 "|CPU_6502|MEMOIRE:MEMOIRE_i"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM.waddr_a 0 MEMOIRE.v(11) " "Net \"ROM.waddr_a\" at MEMOIRE.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "SRC/MEMOIRE.v" "" { Text "C:/Users/AINA KEVIN/Desktop/CPU 6502/NEWBa/SRC/MEMOIRE.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1759091640074 "|CPU_6502|MEMOIRE:MEMOIRE_i"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM.we_a 0 MEMOIRE.v(11) " "Net \"ROM.we_a\" at MEMOIRE.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "SRC/MEMOIRE.v" "" { Text "C:/Users/AINA KEVIN/Desktop/CPU 6502/NEWBa/SRC/MEMOIRE.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1759091640074 "|CPU_6502|MEMOIRE:MEMOIRE_i"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OUTPUT OUTPUT:OUTPUT_i " "Elaborating entity \"OUTPUT\" for hierarchy \"OUTPUT:OUTPUT_i\"" {  } { { "SRC/CPU_6502.v" "OUTPUT_i" { Text "C:/Users/AINA KEVIN/Desktop/CPU 6502/NEWBa/SRC/CPU_6502.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759091640090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DECO_BCD OUTPUT:OUTPUT_i\|DECO_BCD:DECO_BCD_1 " "Elaborating entity \"DECO_BCD\" for hierarchy \"OUTPUT:OUTPUT_i\|DECO_BCD:DECO_BCD_1\"" {  } { { "SRC/OUTPUT.v" "DECO_BCD_1" { Text "C:/Users/AINA KEVIN/Desktop/CPU 6502/NEWBa/SRC/OUTPUT.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759091640105 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "MEMOIRE:MEMOIRE_i\|RAM " "RAM logic \"MEMOIRE:MEMOIRE_i\|RAM\" is uninferred due to asynchronous read logic" {  } { { "SRC/MEMOIRE.v" "RAM" { Text "C:/Users/AINA KEVIN/Desktop/CPU 6502/NEWBa/SRC/MEMOIRE.v" 12 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1759091640465 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "MEMOIRE:MEMOIRE_i\|ROM " "RAM logic \"MEMOIRE:MEMOIRE_i\|ROM\" is uninferred due to inappropriate RAM size" {  } { { "SRC/MEMOIRE.v" "ROM" { Text "C:/Users/AINA KEVIN/Desktop/CPU 6502/NEWBa/SRC/MEMOIRE.v" 11 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1759091640465 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1759091640465 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 21 C:/Users/AINA KEVIN/Desktop/CPU 6502/NEWBa/db/CPU_6502.ram0_MEMOIRE_8dcb22d9.hdl.mif " "Memory depth (32) in the design file differs from memory depth (21) in the Memory Initialization File \"C:/Users/AINA KEVIN/Desktop/CPU 6502/NEWBa/db/CPU_6502.ram0_MEMOIRE_8dcb22d9.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1759091640465 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/AINA KEVIN/Desktop/CPU 6502/NEWBa/db/CPU_6502.ram0_MEMOIRE_8dcb22d9.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/AINA KEVIN/Desktop/CPU 6502/NEWBa/db/CPU_6502.ram0_MEMOIRE_8dcb22d9.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1759091640465 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1759091640871 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "COMMANDE:COMMANDE_i\|NEW_FSM:NEW_FSM_i\|alu_opcode\[0\] " "Latch COMMANDE:COMMANDE_i\|NEW_FSM:NEW_FSM_i\|alu_opcode\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA COMMANDE:COMMANDE_i\|INSTRUCTION_REGISTER:INSTRUCTION_REGISTER_i\|OUT_IR\[1\] " "Ports D and ENA on the latch are fed by the same signal COMMANDE:COMMANDE_i\|INSTRUCTION_REGISTER:INSTRUCTION_REGISTER_i\|OUT_IR\[1\]" {  } { { "SRC/INSTRUCTION_REGISTER.v" "" { Text "C:/Users/AINA KEVIN/Desktop/CPU 6502/NEWBa/SRC/INSTRUCTION_REGISTER.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1759091640918 ""}  } { { "SRC/NEW_FSM.v" "" { Text "C:/Users/AINA KEVIN/Desktop/CPU 6502/NEWBa/SRC/NEW_FSM.v" 219 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1759091640918 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "COMMANDE:COMMANDE_i\|NEW_FSM:NEW_FSM_i\|alu_opcode\[2\] " "Latch COMMANDE:COMMANDE_i\|NEW_FSM:NEW_FSM_i\|alu_opcode\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA COMMANDE:COMMANDE_i\|INSTRUCTION_REGISTER:INSTRUCTION_REGISTER_i\|OUT_IR\[1\] " "Ports D and ENA on the latch are fed by the same signal COMMANDE:COMMANDE_i\|INSTRUCTION_REGISTER:INSTRUCTION_REGISTER_i\|OUT_IR\[1\]" {  } { { "SRC/INSTRUCTION_REGISTER.v" "" { Text "C:/Users/AINA KEVIN/Desktop/CPU 6502/NEWBa/SRC/INSTRUCTION_REGISTER.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1759091640918 ""}  } { { "SRC/NEW_FSM.v" "" { Text "C:/Users/AINA KEVIN/Desktop/CPU 6502/NEWBa/SRC/NEW_FSM.v" 219 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1759091640918 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "COMMANDE:COMMANDE_i\|NEW_FSM:NEW_FSM_i\|alu_opcode\[1\] " "Latch COMMANDE:COMMANDE_i\|NEW_FSM:NEW_FSM_i\|alu_opcode\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA COMMANDE:COMMANDE_i\|INSTRUCTION_REGISTER:INSTRUCTION_REGISTER_i\|OUT_IR\[1\] " "Ports D and ENA on the latch are fed by the same signal COMMANDE:COMMANDE_i\|INSTRUCTION_REGISTER:INSTRUCTION_REGISTER_i\|OUT_IR\[1\]" {  } { { "SRC/INSTRUCTION_REGISTER.v" "" { Text "C:/Users/AINA KEVIN/Desktop/CPU 6502/NEWBa/SRC/INSTRUCTION_REGISTER.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1759091640918 ""}  } { { "SRC/NEW_FSM.v" "" { Text "C:/Users/AINA KEVIN/Desktop/CPU 6502/NEWBa/SRC/NEW_FSM.v" 219 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1759091640918 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "COMMANDE:COMMANDE_i\|NEW_FSM:NEW_FSM_i\|alu_opcode\[3\] " "Latch COMMANDE:COMMANDE_i\|NEW_FSM:NEW_FSM_i\|alu_opcode\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA COMMANDE:COMMANDE_i\|INSTRUCTION_REGISTER:INSTRUCTION_REGISTER_i\|OUT_IR\[1\] " "Ports D and ENA on the latch are fed by the same signal COMMANDE:COMMANDE_i\|INSTRUCTION_REGISTER:INSTRUCTION_REGISTER_i\|OUT_IR\[1\]" {  } { { "SRC/INSTRUCTION_REGISTER.v" "" { Text "C:/Users/AINA KEVIN/Desktop/CPU 6502/NEWBa/SRC/INSTRUCTION_REGISTER.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1759091640918 ""}  } { { "SRC/NEW_FSM.v" "" { Text "C:/Users/AINA KEVIN/Desktop/CPU 6502/NEWBa/SRC/NEW_FSM.v" 219 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1759091640918 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "COMMANDE:COMMANDE_i\|NEW_FSM:NEW_FSM_i\|SELECT_ADDRESS\[0\] " "Latch COMMANDE:COMMANDE_i\|NEW_FSM:NEW_FSM_i\|SELECT_ADDRESS\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA COMMANDE:COMMANDE_i\|NEW_FSM:NEW_FSM_i\|current_state.MEM_ACCESS " "Ports D and ENA on the latch are fed by the same signal COMMANDE:COMMANDE_i\|NEW_FSM:NEW_FSM_i\|current_state.MEM_ACCESS" {  } { { "SRC/NEW_FSM.v" "" { Text "C:/Users/AINA KEVIN/Desktop/CPU 6502/NEWBa/SRC/NEW_FSM.v" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1759091640918 ""}  } { { "SRC/NEW_FSM.v" "" { Text "C:/Users/AINA KEVIN/Desktop/CPU 6502/NEWBa/SRC/NEW_FSM.v" 219 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1759091640918 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "SRC/NEW_FSM.v" "" { Text "C:/Users/AINA KEVIN/Desktop/CPU 6502/NEWBa/SRC/NEW_FSM.v" 105 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1759091640918 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1759091640918 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "131 " "131 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1759091641840 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1759091642340 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1759091642340 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "416 " "Implemented 416 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1759091642715 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1759091642715 ""} { "Info" "ICUT_CUT_TM_LCELLS" "386 " "Implemented 386 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1759091642715 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1759091642715 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4604 " "Peak virtual memory: 4604 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1759091642747 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 28 22:34:02 2025 " "Processing ended: Sun Sep 28 22:34:02 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1759091642747 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1759091642747 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1759091642747 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1759091642747 ""}
