0.7
2020.1
May 27 2020
20:09:33
C:/GitHub/ReconHardware/FPGA_Files/Projects/matrixAccelerator/matrixAccelerator.sim/sim_1/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,,,,,,,
C:/GitHub/ReconHardware/FPGA_Files/Sources/Adder/Wrappers/integer_adder_32.v,1612475931,verilog,,C:/GitHub/ReconHardware/FPGA_Files/Sources/Adder/param_int_adder.v,,integer_adder_32,,,../../../../../../Sources,,,,,
C:/GitHub/ReconHardware/FPGA_Files/Sources/Adder/adder.v,1610827986,verilog,,C:/GitHub/ReconHardware/FPGA_Files/Sources/General/matrixAccelerator.v,,adder,,,../../../../../../Sources,,,,,
C:/GitHub/ReconHardware/FPGA_Files/Sources/Adder/param_int_adder.v,1612475957,verilog,,C:/GitHub/ReconHardware/FPGA_Files/Sources/Multiplier/Wrappers/integer_multiplier_32.v,,param_int_adder,,,../../../../../../Sources,,,,,
C:/GitHub/ReconHardware/FPGA_Files/Sources/General/XBar2.v,1612309288,verilog,,C:/GitHub/ReconHardware/FPGA_Files/Sources/General/matrixAccelerator.v,,XBar2,,,../../../../../../Sources,,,,,
C:/GitHub/ReconHardware/FPGA_Files/Sources/General/matrixAccelerator.v,1612476587,verilog,,C:/GitHub/ReconHardware/FPGA_Files/Sources/Multiplier/multiplyComputePynq.v,,matrixAccelerator,,,../../../../../../Sources,,,,,
C:/GitHub/ReconHardware/FPGA_Files/Sources/Multiplier/Wrappers/integer_multiplier_32.v,1612477500,verilog,,C:/GitHub/ReconHardware/FPGA_Files/Sources/TB/Multiplier/multiplier_tb.v,,integer_multiplier_32,,,../../../../../../Sources,,,,,
C:/GitHub/ReconHardware/FPGA_Files/Sources/Multiplier/multiplyComputePynq.v,1612395797,verilog,,C:/GitHub/ReconHardware/FPGA_Files/Sources/Adder/Wrappers/integer_adder_32.v,,multiplyComputePynq,,,../../../../../../Sources,,,,,
C:/GitHub/ReconHardware/FPGA_Files/Sources/TB/Adder/adder_tb.v,1610827386,verilog,,C:/GitHub/ReconHardware/FPGA_Files/Sources/TB/Multiplier/multiplier_tb.v,C:/GitHub/ReconHardware/FPGA_Files/Sources/definitions.h,adder_tb,,,../../../../../../Sources,,,,,
C:/GitHub/ReconHardware/FPGA_Files/Sources/TB/Adder/adder_tree_tb.v,1612374410,verilog,,,C:/GitHub/ReconHardware/FPGA_Files/Sources/definitions.h,adder_tree_tb,,,../../../../../../Sources,,,,,
C:/GitHub/ReconHardware/FPGA_Files/Sources/TB/General/matrixAccelerator_tb.v,1612477583,verilog,,C:/GitHub/ReconHardware/FPGA_Files/Sources/TB/Adder/adder_tree_tb.v,C:/GitHub/ReconHardware/FPGA_Files/Sources/definitions.h,matrixAccelerator_tb,,,../../../../../../Sources,,,,,
C:/GitHub/ReconHardware/FPGA_Files/Sources/TB/Multiplier/multiplier_tb.v,1612477427,verilog,,C:/GitHub/ReconHardware/FPGA_Files/Sources/TB/General/matrixAccelerator_tb.v,C:/GitHub/ReconHardware/FPGA_Files/Sources/definitions.h,multiplier_tb,,,../../../../../../Sources,,,,,
C:/GitHub/ReconHardware/FPGA_Files/Sources/definitions.h,1610827744,verilog,,,,,,,,,,,,
