[
    ".gitignore",
    "LICENSE.md",
    "README.md",
    "src",
    "src/name",
    "src/name/bizna",
    "src/name/bizna/jarm",
    "src/name/bizna/jarm/AlignmentException.java",
    "src/name/bizna/jarm/BusErrorException.java",
    "src/name/bizna/jarm/ByteArrayRegion.java",
    "src/name/bizna/jarm/ByteBackedRegion.java",
    "src/name/bizna/jarm/CP15.java",
    "src/name/bizna/jarm/CPU.java",
    "src/name/bizna/jarm/Coprocessor.java",
    "src/name/bizna/jarm/Debugger.java",
    "src/name/bizna/jarm/EscapeCompleteException.java",
    "src/name/bizna/jarm/EscapeRetryException.java",
    "src/name/bizna/jarm/FPU.java",
    "src/name/bizna/jarm/FatalException.java",
    "src/name/bizna/jarm/MemoryRegion.java",
    "src/name/bizna/jarm/PhysicalMemorySpace.java",
    "src/name/bizna/jarm/ReservedCoprocessorNameException.java",
    "src/name/bizna/jarm/SaneCoprocessor.java",
    "src/name/bizna/jarm/UndefinedException.java",
    "src/name/bizna/jarm/UnimplementedInstructionException.java",
    "src/name/bizna/jarm/VirtualMemorySpace.java",
    "src/name/bizna/jarmtest",
    "src/name/bizna/jarmtest/CP7.java",
    "src/name/bizna/jarmtest/JarmTest.java",
    "src/name/bizna/jarmtest/LValue.java",
    "src/name/bizna/jarmtest/NonLoadableFileException.java",
    "src/name/bizna/jarmtest/RValue.java",
    "src/name/bizna/jarmtest/TestDirectory.java",
    "src/name/bizna/jarmtest/TestSpec.java",
    "src/name/bizna/jarmtest/TestThread.java",
    "src/name/bizna/jarmtool",
    "src/name/bizna/jarmtool/CP3.java",
    "src/name/bizna/jarmtool/CP7.java",
    "src/name/bizna/jarmtool/JarmTool.java",
    "src/name/bizna/jarmtool/ProgramExit.java",
    "src/name/bizna/ocarm",
    "src/name/bizna/ocarm/CP3.java",
    "src/name/bizna/ocarm/CP7.java",
    "src/name/bizna/ocarm/JARMArchitecture.java",
    "src/name/bizna/ocarm/JARMROMDevArchitecture.java",
    "src/name/bizna/ocarm/OCARM.java",
    "src/name/bizna/ocarmsim",
    "src/name/bizna/ocarmsim/BasicDebugger.java",
    "src/name/bizna/ocarmsim/Breakpoint.java",
    "src/name/bizna/ocarmsim/BreakpointException.java",
    "src/name/bizna/ocarmsim/CP3.java",
    "src/name/bizna/ocarmsim/CP7.java",
    "src/name/bizna/ocarmsim/FakeMachine.java",
    "src/name/bizna/ocarmsim/FakeNetwork.java",
    "src/name/bizna/ocarmsim/HardwareDefinition.java",
    "src/name/bizna/ocarmsim/JARMArchitecture.java",
    "src/name/bizna/ocarmsim/Launcher.java",
    "src/name/bizna/ocarmsim/OCARM.java",
    "src/name/bizna/ocarmsim/OCARMSim.java",
    "src/name/bizna/ocarmsim/ROMRegion.java",
    "src/name/bizna/ocarmsim/SRAMRegion.java",
    "src/name/bizna/ocarmsim/SimScreenPanel.java",
    "src/name/bizna/ocarmsim/SimSignal.java",
    "src/name/bizna/ocarmsim/components",
    "src/name/bizna/ocarmsim/components/SimComponent.java",
    "src/name/bizna/ocarmsim/components/SimEEPROM.java",
    "src/name/bizna/ocarmsim/components/SimFilesystem.java",
    "src/name/bizna/ocarmsim/components/SimGPU.java",
    "src/name/bizna/ocarmsim/components/SimKeyboard.java",
    "src/name/bizna/ocarmsim/components/SimScreen.java",
    "src/name/bizna/ocarmsim/gdb",
    "src/name/bizna/ocarmsim/gdb/GDBCommandPacket.java",
    "src/name/bizna/ocarmsim/gdb/GDBDebugger.java",
    "src/name/bizna/ocarmsim/gdb/GDBError.java",
    "src/name/bizna/ocarmsim/gdb/GDBPacket.java",
    "src/name/bizna/ocarmsim/gdb/GDBSocket.java",
    "src/name/bizna/ocarmsim/simpledebugger",
    "src/name/bizna/ocarmsim/simpledebugger/CPUStatePanel.java",
    "src/name/bizna/ocarmsim/simpledebugger/CoredumpUtils.java",
    "src/name/bizna/ocarmsim/simpledebugger/SimpleDebugger.java",
    "src/net",
    "src/net/minecraft",
    "src/net/minecraft/nbt",
    "src/net/minecraft/nbt/NBTTagCompound.java",
    "test",
    "test/arm",
    "test/arm/a8-300",
    "test/arm/a8-300/cin0cout0.spec",
    "test/arm/a8-300/cin0cout1.spec",
    "test/arm/a8-300/cin1cout0.spec",
    "test/arm/a8-300/cin1cout1.spec",
    "test/arm/a8-300/code.elf",
    "test/arm/a8-300/code.s",
    "test/arm/a8-300/s",
    "test/arm/a8-300/s/cin0cout0.spec",
    "test/arm/a8-300/s/cin0cout1.spec",
    "test/arm/a8-300/s/cin1cout0.spec",
    "test/arm/a8-300/s/cin1cout1.spec",
    "test/arm/a8-300/s/code.elf",
    "test/arm/a8-300/s/code.s",
    "test/arm/a8-302",
    "test/arm/a8-302/asr",
    "test/arm/a8-302/asr/cin0cout0.spec",
    "test/arm/a8-302/asr/cin0cout0neg.spec",
    "test/arm/a8-302/asr/cin0cout1.spec",
    "test/arm/a8-302/asr/cin0cout1neg.spec",
    "test/arm/a8-302/asr/cin1cout0.spec",
    "test/arm/a8-302/asr/cin1cout0neg.spec",
    "test/arm/a8-302/asr/cin1cout1.spec",
    "test/arm/a8-302/asr/cin1cout1neg.spec",
    "test/arm/a8-302/asr/code.elf",
    "test/arm/a8-302/asr/code.s",
    "test/arm/a8-302/cin0cout0.spec",
    "test/arm/a8-302/cin0cout1.spec",
    "test/arm/a8-302/cin1cout0.spec",
    "test/arm/a8-302/cin1cout1.spec",
    "test/arm/a8-302/code.elf",
    "test/arm/a8-302/code.s",
    "test/arm/a8-302/lsl",
    "test/arm/a8-302/lsl/cin0cout0.spec",
    "test/arm/a8-302/lsl/cin0cout0neg.spec",
    "test/arm/a8-302/lsl/cin0cout1.spec",
    "test/arm/a8-302/lsl/cin0cout1neg.spec",
    "test/arm/a8-302/lsl/cin1cout0.spec",
    "test/arm/a8-302/lsl/cin1cout0neg.spec",
    "test/arm/a8-302/lsl/cin1cout1.spec",
    "test/arm/a8-302/lsl/cin1cout1neg.spec",
    "test/arm/a8-302/lsl/code.elf",
    "test/arm/a8-302/lsl/code.s",
    "test/arm/a8-302/lsr",
    "test/arm/a8-302/lsr/cin0cout0.spec",
    "test/arm/a8-302/lsr/cin0cout0neg.spec",
    "test/arm/a8-302/lsr/cin0cout1.spec",
    "test/arm/a8-302/lsr/cin0cout1neg.spec",
    "test/arm/a8-302/lsr/cin1cout0.spec",
    "test/arm/a8-302/lsr/cin1cout0neg.spec",
    "test/arm/a8-302/lsr/cin1cout1.spec",
    "test/arm/a8-302/lsr/cin1cout1neg.spec",
    "test/arm/a8-302/lsr/code.elf",
    "test/arm/a8-302/lsr/code.s",
    "test/arm/a8-302/ror",
    "test/arm/a8-302/ror/cin0cout0.spec",
    "test/arm/a8-302/ror/cin0cout0neg.spec",
    "test/arm/a8-302/ror/cin0cout1.spec",
    "test/arm/a8-302/ror/cin0cout1neg.spec",
    "test/arm/a8-302/ror/cin1cout0.spec",
    "test/arm/a8-302/ror/cin1cout0neg.spec",
    "test/arm/a8-302/ror/cin1cout1.spec",
    "test/arm/a8-302/ror/cin1cout1neg.spec",
    "test/arm/a8-302/ror/code.elf",
    "test/arm/a8-302/ror/code.s",
    "test/arm/a8-302/rrx",
    "test/arm/a8-302/rrx/cin0cout0.spec",
    "test/arm/a8-302/rrx/cin0cout0neg.spec",
    "test/arm/a8-302/rrx/cin0cout1.spec",
    "test/arm/a8-302/rrx/cin0cout1neg.spec",
    "test/arm/a8-302/rrx/cin1cout0.spec",
    "test/arm/a8-302/rrx/cin1cout0neg.spec",
    "test/arm/a8-302/rrx/cin1cout1.spec",
    "test/arm/a8-302/rrx/cin1cout1neg.spec",
    "test/arm/a8-302/rrx/code.elf",
    "test/arm/a8-302/rrx/code.s",
    "test/arm/a8-302/s",
    "test/arm/a8-302/s/cin0cout0.spec",
    "test/arm/a8-302/s/cin0cout0neg.spec",
    "test/arm/a8-302/s/cin0cout1.spec",
    "test/arm/a8-302/s/cin0cout1neg.spec",
    "test/arm/a8-302/s/cin1cout0.spec",
    "test/arm/a8-302/s/cin1cout0neg.spec",
    "test/arm/a8-302/s/cin1cout1.spec",
    "test/arm/a8-302/s/cin1cout1neg.spec",
    "test/arm/a8-302/s/code.elf",
    "test/arm/a8-302/s/code.s",
    "test/arm/a8-304",
    "test/arm/a8-304/asr",
    "test/arm/a8-304/asr/cin0cout0.spec",
    "test/arm/a8-304/asr/cin0cout0neg.spec",
    "test/arm/a8-304/asr/cin0cout1.spec",
    "test/arm/a8-304/asr/cin0cout1neg.spec",
    "test/arm/a8-304/asr/cin1cout0.spec",
    "test/arm/a8-304/asr/cin1cout0neg.spec",
    "test/arm/a8-304/asr/cin1cout1.spec",
    "test/arm/a8-304/asr/cin1cout1neg.spec",
    "test/arm/a8-304/asr/code.elf",
    "test/arm/a8-304/asr/code.s",
    "test/arm/a8-304/lsl",
    "test/arm/a8-304/lsl/cin0cout0.spec",
    "test/arm/a8-304/lsl/cin0cout0neg.spec",
    "test/arm/a8-304/lsl/cin0cout1.spec",
    "test/arm/a8-304/lsl/cin0cout1neg.spec",
    "test/arm/a8-304/lsl/cin1cout0.spec",
    "test/arm/a8-304/lsl/cin1cout0neg.spec",
    "test/arm/a8-304/lsl/cin1cout1.spec",
    "test/arm/a8-304/lsl/cin1cout1neg.spec",
    "test/arm/a8-304/lsl/code.elf",
    "test/arm/a8-304/lsl/code.s",
    "test/arm/a8-304/lsr",
    "test/arm/a8-304/lsr/cin0cout0.spec",
    "test/arm/a8-304/lsr/cin0cout0neg.spec",
    "test/arm/a8-304/lsr/cin0cout1.spec",
    "test/arm/a8-304/lsr/cin0cout1neg.spec",
    "test/arm/a8-304/lsr/cin1cout0.spec",
    "test/arm/a8-304/lsr/cin1cout0neg.spec",
    "test/arm/a8-304/lsr/cin1cout1.spec",
    "test/arm/a8-304/lsr/cin1cout1neg.spec",
    "test/arm/a8-304/lsr/code.elf",
    "test/arm/a8-304/lsr/code.s",
    "test/arm/a8-304/ror",
    "test/arm/a8-304/ror/cin0cout0.spec",
    "test/arm/a8-304/ror/cin0cout0neg.spec",
    "test/arm/a8-304/ror/cin0cout1.spec",
    "test/arm/a8-304/ror/cin0cout1neg.spec",
    "test/arm/a8-304/ror/cin1cout0.spec",
    "test/arm/a8-304/ror/cin1cout0neg.spec",
    "test/arm/a8-304/ror/cin1cout1.spec",
    "test/arm/a8-304/ror/cin1cout1neg.spec",
    "test/arm/a8-304/ror/code.elf",
    "test/arm/a8-304/ror/code.s",
    "test/arm/a8-304/s",
    "test/arm/a8-304/s/cin0cout0.spec",
    "test/arm/a8-304/s/cin0cout0neg.spec",
    "test/arm/a8-304/s/cin0cout1.spec",
    "test/arm/a8-304/s/cin0cout1neg.spec",
    "test/arm/a8-304/s/cin1cout0.spec",
    "test/arm/a8-304/s/cin1cout0neg.spec",
    "test/arm/a8-304/s/cin1cout1.spec",
    "test/arm/a8-304/s/cin1cout1neg.spec",
    "test/arm/a8-304/s/code.elf",
    "test/arm/a8-304/s/code.s",
    "test/arm/a8-308",
    "test/arm/a8-308/cin0cout0.spec",
    "test/arm/a8-308/cin0cout1.spec",
    "test/arm/a8-308/cin1cout0.spec",
    "test/arm/a8-308/cin1cout1.spec",
    "test/arm/a8-308/code.elf",
    "test/arm/a8-308/code.s",
    "test/arm/a8-308/s",
    "test/arm/a8-308/s/cin0cout0.spec",
    "test/arm/a8-308/s/cin0cout1.spec",
    "test/arm/a8-308/s/cin1cout0.spec",
    "test/arm/a8-308/s/cin1cout1.spec",
    "test/arm/a8-308/s/code.elf",
    "test/arm/a8-308/s/code.s",
    "test/arm/a8-312",
    "test/arm/a8-312/asr",
    "test/arm/a8-312/asr/cin0cout0.spec",
    "test/arm/a8-312/asr/cin0cout0neg.spec",
    "test/arm/a8-312/asr/cin0cout1.spec",
    "test/arm/a8-312/asr/cin0cout1neg.spec",
    "test/arm/a8-312/asr/cin1cout0.spec",
    "test/arm/a8-312/asr/cin1cout0neg.spec",
    "test/arm/a8-312/asr/cin1cout1.spec",
    "test/arm/a8-312/asr/cin1cout1neg.spec",
    "test/arm/a8-312/asr/code.elf",
    "test/arm/a8-312/asr/code.s",
    "test/arm/a8-312/cin0cout0.spec",
    "test/arm/a8-312/cin0cout1.spec",
    "test/arm/a8-312/cin1cout0.spec",
    "test/arm/a8-312/cin1cout1.spec",
    "test/arm/a8-312/code.elf",
    "test/arm/a8-312/code.s",
    "test/arm/a8-312/lsl",
    "test/arm/a8-312/lsl/cin0cout0.spec",
    "test/arm/a8-312/lsl/cin0cout0neg.spec",
    "test/arm/a8-312/lsl/cin0cout1.spec",
    "test/arm/a8-312/lsl/cin0cout1neg.spec",
    "test/arm/a8-312/lsl/cin1cout0.spec",
    "test/arm/a8-312/lsl/cin1cout0neg.spec",
    "test/arm/a8-312/lsl/cin1cout1.spec",
    "test/arm/a8-312/lsl/cin1cout1neg.spec",
    "test/arm/a8-312/lsl/code.elf",
    "test/arm/a8-312/lsl/code.s",
    "test/arm/a8-312/lsr",
    "test/arm/a8-312/lsr/cin0cout0.spec",
    "test/arm/a8-312/lsr/cin0cout0neg.spec",
    "test/arm/a8-312/lsr/cin0cout1.spec",
    "test/arm/a8-312/lsr/cin0cout1neg.spec",
    "test/arm/a8-312/lsr/cin1cout0.spec",
    "test/arm/a8-312/lsr/cin1cout0neg.spec",
    "test/arm/a8-312/lsr/cin1cout1.spec",
    "test/arm/a8-312/lsr/cin1cout1neg.spec",
    "test/arm/a8-312/lsr/code.elf",
    "test/arm/a8-312/lsr/code.s",
    "test/arm/a8-312/ror",
    "test/arm/a8-312/ror/cin0cout0.spec",
    "test/arm/a8-312/ror/cin0cout0neg.spec",
    "test/arm/a8-312/ror/cin0cout1.spec",
    "test/arm/a8-312/ror/cin0cout1neg.spec",
    "test/arm/a8-312/ror/cin1cout0.spec",
    "test/arm/a8-312/ror/cin1cout0neg.spec",
    "test/arm/a8-312/ror/cin1cout1.spec",
    "test/arm/a8-312/ror/cin1cout1neg.spec",
    "test/arm/a8-312/ror/code.elf",
    "test/arm/a8-312/ror/code.s",
    "test/arm/a8-312/rrx",
    "test/arm/a8-312/rrx/cin0cout0.spec",
    "test/arm/a8-312/rrx/cin0cout0neg.spec",
    "test/arm/a8-312/rrx/cin0cout1.spec",
    "test/arm/a8-312/rrx/cin0cout1neg.spec",
    "test/arm/a8-312/rrx/cin1cout0.spec",
    "test/arm/a8-312/rrx/cin1cout0neg.spec",
    "test/arm/a8-312/rrx/cin1cout1.spec",
    "test/arm/a8-312/rrx/cin1cout1neg.spec",
    "test/arm/a8-312/rrx/code.elf",
    "test/arm/a8-312/rrx/code.s",
    "test/arm/a8-312/s",
    "test/arm/a8-312/s/cin0cout0.spec",
    "test/arm/a8-312/s/cin0cout0neg.spec",
    "test/arm/a8-312/s/cin0cout1.spec",
    "test/arm/a8-312/s/cin0cout1neg.spec",
    "test/arm/a8-312/s/cin1cout0.spec",
    "test/arm/a8-312/s/cin1cout0neg.spec",
    "test/arm/a8-312/s/cin1cout1.spec",
    "test/arm/a8-312/s/cin1cout1neg.spec",
    "test/arm/a8-312/s/code.elf",
    "test/arm/a8-312/s/code.s",
    "test/arm/a8-314",
    "test/arm/a8-314/asr",
    "test/arm/a8-314/asr/cin0cout0.spec",
    "test/arm/a8-314/asr/cin0cout0neg.spec",
    "test/arm/a8-314/asr/cin0cout1.spec",
    "test/arm/a8-314/asr/cin0cout1neg.spec",
    "test/arm/a8-314/asr/cin1cout0.spec",
    "test/arm/a8-314/asr/cin1cout0neg.spec",
    "test/arm/a8-314/asr/cin1cout1.spec",
    "test/arm/a8-314/asr/cin1cout1neg.spec",
    "test/arm/a8-314/asr/code.elf",
    "test/arm/a8-314/asr/code.s",
    "test/arm/a8-314/lsl",
    "test/arm/a8-314/lsl/cin0cout0.spec",
    "test/arm/a8-314/lsl/cin0cout0neg.spec",
    "test/arm/a8-314/lsl/cin0cout1.spec",
    "test/arm/a8-314/lsl/cin0cout1neg.spec",
    "test/arm/a8-314/lsl/cin1cout0.spec",
    "test/arm/a8-314/lsl/cin1cout0neg.spec",
    "test/arm/a8-314/lsl/cin1cout1.spec",
    "test/arm/a8-314/lsl/cin1cout1neg.spec",
    "test/arm/a8-314/lsl/code.elf",
    "test/arm/a8-314/lsl/code.s",
    "test/arm/a8-314/lsr",
    "test/arm/a8-314/lsr/cin0cout0.spec",
    "test/arm/a8-314/lsr/cin0cout0neg.spec",
    "test/arm/a8-314/lsr/cin0cout1.spec",
    "test/arm/a8-314/lsr/cin0cout1neg.spec",
    "test/arm/a8-314/lsr/cin1cout0.spec",
    "test/arm/a8-314/lsr/cin1cout0neg.spec",
    "test/arm/a8-314/lsr/cin1cout1.spec",
    "test/arm/a8-314/lsr/cin1cout1neg.spec",
    "test/arm/a8-314/lsr/code.elf",
    "test/arm/a8-314/lsr/code.s",
    "test/arm/a8-314/ror",
    "test/arm/a8-314/ror/cin0cout0.spec",
    "test/arm/a8-314/ror/cin0cout0neg.spec",
    "test/arm/a8-314/ror/cin0cout1.spec",
    "test/arm/a8-314/ror/cin0cout1neg.spec",
    "test/arm/a8-314/ror/cin1cout0.spec",
    "test/arm/a8-314/ror/cin1cout0neg.spec",
    "test/arm/a8-314/ror/cin1cout1.spec",
    "test/arm/a8-314/ror/cin1cout1neg.spec",
    "test/arm/a8-314/ror/code.elf",
    "test/arm/a8-314/ror/code.s",
    "test/arm/a8-314/s",
    "test/arm/a8-314/s/cin0cout0.spec",
    "test/arm/a8-314/s/cin0cout0neg.spec",
    "test/arm/a8-314/s/cin0cout1.spec",
    "test/arm/a8-314/s/cin0cout1neg.spec",
    "test/arm/a8-314/s/cin1cout0.spec",
    "test/arm/a8-314/s/cin1cout0neg.spec",
    "test/arm/a8-314/s/cin1cout1.spec",
    "test/arm/a8-314/s/cin1cout1neg.spec",
    "test/arm/a8-314/s/code.elf",
    "test/arm/a8-314/s/code.s",
    "test/arm/a8-324",
    "test/arm/a8-324/ab.spec",
    "test/arm/a8-324/all_ones.spec",
    "test/arm/a8-324/all_zeroes.spec",
    "test/arm/a8-324/code.elf",
    "test/arm/a8-324/code.s",
    "test/arm/a8-324/s",
    "test/arm/a8-324/s/ab.spec",
    "test/arm/a8-324/s/all_ones.spec",
    "test/arm/a8-324/s/all_zeroes.spec",
    "test/arm/a8-324/s/code.elf",
    "test/arm/a8-324/s/code.s",
    "test/arm/a8-326",
    "test/arm/a8-326/all_ones.spec",
    "test/arm/a8-326/all_zeroes.spec",
    "test/arm/a8-326/alternating_opposites.spec",
    "test/arm/a8-326/asrs",
    "test/arm/a8-326/asrs/all_ones.spec",
    "test/arm/a8-326/asrs/all_zeroes.spec",
    "test/arm/a8-326/asrs/alternating_opposites.spec",
    "test/arm/a8-326/asrs/code.elf",
    "test/arm/a8-326/asrs/code.s",
    "test/arm/a8-326/asrs/mostly_opposite.spec",
    "test/arm/a8-326/asrs/mostly_opposite_2.spec",
    "test/arm/a8-326/asrs/opposites.spec",
    "test/arm/a8-326/code.elf",
    "test/arm/a8-326/code.s",
    "test/arm/a8-326/lsls",
    "test/arm/a8-326/lsls/all_ones.spec",
    "test/arm/a8-326/lsls/all_zeroes.spec",
    "test/arm/a8-326/lsls/alternating_opposites.spec",
    "test/arm/a8-326/lsls/code.elf",
    "test/arm/a8-326/lsls/code.s",
    "test/arm/a8-326/lsls/mostly_opposite.spec",
    "test/arm/a8-326/lsls/mostly_opposite_2.spec",
    "test/arm/a8-326/lsls/opposites.spec",
    "test/arm/a8-326/lsrs",
    "test/arm/a8-326/lsrs/all_ones.spec",
    "test/arm/a8-326/lsrs/all_zeroes.spec",
    "test/arm/a8-326/lsrs/alternating_opposites.spec",
    "test/arm/a8-326/lsrs/code.elf",
    "test/arm/a8-326/lsrs/code.s",
    "test/arm/a8-326/lsrs/mostly_opposite.spec",
    "test/arm/a8-326/lsrs/mostly_opposite_2.spec",
    "test/arm/a8-326/lsrs/opposites.spec",
    "test/arm/a8-326/opposites.spec",
    "test/arm/a8-326/rors",
    "test/arm/a8-326/rors/all_ones_cin0.spec",
    "test/arm/a8-326/rors/all_ones_cin1.spec",
    "test/arm/a8-326/rors/all_zeroes_cin0.spec",
    "test/arm/a8-326/rors/all_zeroes_cin1.spec",
    "test/arm/a8-326/rors/alternating_opposites_cin0.spec",
    "test/arm/a8-326/rors/alternating_opposites_cin1.spec",
    "test/arm/a8-326/rors/code.elf",
    "test/arm/a8-326/rors/code.s",
    "test/arm/a8-326/rors/mostly_opposite_2_cin0.spec",
    "test/arm/a8-326/rors/mostly_opposite_2_cin1.spec",
    "test/arm/a8-326/rors/mostly_opposite_cin0.spec",
    "test/arm/a8-326/rors/mostly_opposite_cin1.spec",
    "test/arm/a8-326/rors/opposites_cin0.spec",
    "test/arm/a8-326/rors/opposites_cin1.spec",
    "test/arm/a8-326/s",
    "test/arm/a8-326/s/all_ones.spec",
    "test/arm/a8-326/s/all_zeroes.spec",
    "test/arm/a8-326/s/alternating_opposites.spec",
    "test/arm/a8-326/s/code.elf",
    "test/arm/a8-326/s/code.s",
    "test/arm/a8-326/s/opposites.spec",
    "test/arm/a8-328",
    "test/arm/a8-328/asr",
    "test/arm/a8-328/asr/all_ones.spec",
    "test/arm/a8-328/asr/all_zeroes.spec",
    "test/arm/a8-328/asr/alternating_opposites.spec",
    "test/arm/a8-328/asr/code.elf",
    "test/arm/a8-328/asr/code.s",
    "test/arm/a8-328/asr/mostly_opposite.spec",
    "test/arm/a8-328/asr/mostly_opposite_2.spec",
    "test/arm/a8-328/asr/opposites.spec",
    "test/arm/a8-328/asrs",
    "test/arm/a8-328/asrs/all_ones.spec",
    "test/arm/a8-328/asrs/all_zeroes.spec",
    "test/arm/a8-328/asrs/alternating_opposites.spec",
    "test/arm/a8-328/asrs/code.elf",
    "test/arm/a8-328/asrs/code.s",
    "test/arm/a8-328/asrs/mostly_opposite.spec",
    "test/arm/a8-328/asrs/mostly_opposite_2.spec",
    "test/arm/a8-328/asrs/opposites.spec",
    "test/arm/a8-328/lsl",
    "test/arm/a8-328/lsl/all_ones.spec",
    "test/arm/a8-328/lsl/all_zeroes.spec",
    "test/arm/a8-328/lsl/alternating_opposites.spec",
    "test/arm/a8-328/lsl/code.elf",
    "test/arm/a8-328/lsl/code.s",
    "test/arm/a8-328/lsl/mostly_opposite.spec",
    "test/arm/a8-328/lsl/mostly_opposite_2.spec",
    "test/arm/a8-328/lsl/opposites.spec",
    "test/arm/a8-328/lsls",
    "test/arm/a8-328/lsls/all_ones.spec",
    "test/arm/a8-328/lsls/all_zeroes.spec",
    "test/arm/a8-328/lsls/alternating_opposites.spec",
    "test/arm/a8-328/lsls/code.elf",
    "test/arm/a8-328/lsls/code.s",
    "test/arm/a8-328/lsls/mostly_opposite.spec",
    "test/arm/a8-328/lsls/mostly_opposite_2.spec",
    "test/arm/a8-328/lsls/opposites.spec",
    "test/arm/a8-328/lsr",
    "test/arm/a8-328/lsr/all_ones.spec",
    "test/arm/a8-328/lsr/all_zeroes.spec",
    "test/arm/a8-328/lsr/alternating_opposites.spec",
    "test/arm/a8-328/lsr/code.elf",
    "test/arm/a8-328/lsr/code.s",
    "test/arm/a8-328/lsr/mostly_opposite.spec",
    "test/arm/a8-328/lsr/mostly_opposite_2.spec",
    "test/arm/a8-328/lsr/opposites.spec",
    "test/arm/a8-328/lsrs",
    "test/arm/a8-328/lsrs/all_ones.spec",
    "test/arm/a8-328/lsrs/all_zeroes.spec",
    "test/arm/a8-328/lsrs/alternating_opposites.spec",
    "test/arm/a8-328/lsrs/code.elf",
    "test/arm/a8-328/lsrs/code.s",
    "test/arm/a8-328/lsrs/mostly_opposite.spec",
    "test/arm/a8-328/lsrs/mostly_opposite_2.spec",
    "test/arm/a8-328/lsrs/opposites.spec",
    "test/arm/a8-328/ror",
    "test/arm/a8-328/ror/all_ones.spec",
    "test/arm/a8-328/ror/all_zeroes.spec",
    "test/arm/a8-328/ror/alternating_opposites.spec",
    "test/arm/a8-328/ror/code.elf",
    "test/arm/a8-328/ror/code.s",
    "test/arm/a8-328/ror/mostly_opposite.spec",
    "test/arm/a8-328/ror/mostly_opposite_2.spec",
    "test/arm/a8-328/ror/opposites.spec",
    "test/arm/a8-328/rors",
    "test/arm/a8-328/rors/all_ones.spec",
    "test/arm/a8-328/rors/all_zeroes.spec",
    "test/arm/a8-328/rors/alternating_opposites.spec",
    "test/arm/a8-328/rors/code.elf",
    "test/arm/a8-328/rors/code.s",
    "test/arm/a8-328/rors/mostly_opposite.spec",
    "test/arm/a8-328/rors/mostly_opposite_2.spec",
    "test/arm/a8-328/rors/opposites.spec",
    "test/arm/a8-334",
    "test/arm/a8-334/code.elf",
    "test/arm/a8-334/code.s",
    "test/arm/a8-334/test.spec",
    "test/arm/a8-336",
    "test/arm/a8-336/all_ones.spec",
    "test/arm/a8-336/all_zeroes.spec",
    "test/arm/a8-336/code.elf",
    "test/arm/a8-336/code.s",
    "test/arm/a8-336/no_sr_flags.spec",
    "test/arm/a8-336/no_sr_flags_2.spec",
    "test/arm/a8-338",
    "test/arm/a8-338/allones_allones.spec",
    "test/arm/a8-338/allones_allzeroes.spec",
    "test/arm/a8-338/allzeroes_allones.spec",
    "test/arm/a8-338/allzeroes_allzeroes.spec",
    "test/arm/a8-338/code.elf",
    "test/arm/a8-338/code.s",
    "test/arm/a8-338/digits.spec",
    "test/arm/a8-340",
    "test/arm/a8-340/all_ones.spec",
    "test/arm/a8-340/all_zeroes.spec",
    "test/arm/a8-340/code.elf",
    "test/arm/a8-340/code.s",
    "test/arm/a8-340/no_sr_flags.spec",
    "test/arm/a8-340/no_sr_flags_2.spec",
    "test/arm/a8-340/s",
    "test/arm/a8-340/s/all_ones.spec",
    "test/arm/a8-340/s/all_zeroes.spec",
    "test/arm/a8-340/s/code.elf",
    "test/arm/a8-340/s/code.s",
    "test/arm/a8-340/s/nontrivial_erase.spec",
    "test/arm/a8-340/s/yes_sr_flags.spec",
    "test/arm/a8-340/s/yes_sr_flags_2.spec",
    "test/arm/a8-342",
    "test/arm/a8-342/all_ones.spec",
    "test/arm/a8-342/all_zeroes.spec",
    "test/arm/a8-342/code.elf",
    "test/arm/a8-342/code.s",
    "test/arm/a8-342/no_sr_flags.spec",
    "test/arm/a8-342/no_sr_flags_2.spec",
    "test/arm/a8-342/s",
    "test/arm/a8-342/s/all_ones.spec",
    "test/arm/a8-342/s/all_zeroes.spec",
    "test/arm/a8-342/s/code.elf",
    "test/arm/a8-342/s/code.s",
    "test/arm/a8-342/s/nontrivial_erase.spec",
    "test/arm/a8-342/s/yes_sr_flags.spec",
    "test/arm/a8-342/s/yes_sr_flags_2.spec",
    "test/arm/a8-344",
    "test/arm/a8-344/all_ones.spec",
    "test/arm/a8-344/all_zeroes.spec",
    "test/arm/a8-344/code.elf",
    "test/arm/a8-344/code.s",
    "test/arm/a8-344/no_sr_flags.spec",
    "test/arm/a8-344/no_sr_flags_2.spec",
    "test/arm/a8-344/s",
    "test/arm/a8-344/s/all_ones.spec",
    "test/arm/a8-344/s/all_zeroes.spec",
    "test/arm/a8-344/s/code.elf",
    "test/arm/a8-344/s/code.s",
    "test/arm/a8-344/s/nontrivial_erase.spec",
    "test/arm/a8-344/s/yes_sr_flags.spec",
    "test/arm/a8-344/s/yes_sr_flags_2.spec",
    "test/arm/a8-346",
    "test/arm/a8-346/code.elf",
    "test/arm/a8-346/code.s",
    "test/arm/a8-346/test.spec",
    "test/arm/a8-348",
    "test/arm/a8-348/code.elf",
    "test/arm/a8-348/code.s",
    "test/arm/a8-348/test.spec",
    "test/arm/a8-360",
    "test/arm/a8-360/code.elf",
    "test/arm/a8-360/code.s",
    "test/arm/a8-360/test.spec",
    "test/arm/a8-362",
    "test/arm/a8-362/all_ones.spec",
    "test/arm/a8-362/all_zeroes.spec",
    "test/arm/a8-362/another_test.spec",
    "test/arm/a8-362/code.elf",
    "test/arm/a8-362/code.s",
    "test/arm/a8-364",
    "test/arm/a8-364/cin0cout0.spec",
    "test/arm/a8-364/cin0cout1.spec",
    "test/arm/a8-364/cin1cout0.spec",
    "test/arm/a8-364/cin1cout1.spec",
    "test/arm/a8-364/code.elf",
    "test/arm/a8-364/code.s",
    "test/arm/a8-366",
    "test/arm/a8-366/cin0cout0.spec",
    "test/arm/a8-366/cin0cout0neg.spec",
    "test/arm/a8-366/cin0cout1.spec",
    "test/arm/a8-366/cin0cout1neg.spec",
    "test/arm/a8-366/cin1cout0.spec",
    "test/arm/a8-366/cin1cout0neg.spec",
    "test/arm/a8-366/cin1cout1.spec",
    "test/arm/a8-366/cin1cout1neg.spec",
    "test/arm/a8-366/code.elf",
    "test/arm/a8-366/code.s",
    "test/arm/a8-368",
    "test/arm/a8-368/cin0cout0.spec",
    "test/arm/a8-368/cin0cout0neg.spec",
    "test/arm/a8-368/cin0cout1.spec",
    "test/arm/a8-368/cin0cout1neg.spec",
    "test/arm/a8-368/cin1cout0.spec",
    "test/arm/a8-368/cin1cout0neg.spec",
    "test/arm/a8-368/cin1cout1.spec",
    "test/arm/a8-368/cin1cout1neg.spec",
    "test/arm/a8-368/code.elf",
    "test/arm/a8-368/code.s",
    "test/arm/a8-370",
    "test/arm/a8-370/cin0cout0.spec",
    "test/arm/a8-370/cin0cout1.spec",
    "test/arm/a8-370/cin1cout0.spec",
    "test/arm/a8-370/cin1cout1.spec",
    "test/arm/a8-370/code.elf",
    "test/arm/a8-370/code.s",
    "test/arm/a8-372",
    "test/arm/a8-372/cin0cout0.spec",
    "test/arm/a8-372/cin0cout0neg.spec",
    "test/arm/a8-372/cin0cout1.spec",
    "test/arm/a8-372/cin0cout1neg.spec",
    "test/arm/a8-372/cin1cout0.spec",
    "test/arm/a8-372/cin1cout0neg.spec",
    "test/arm/a8-372/cin1cout1.spec",
    "test/arm/a8-372/cin1cout1neg.spec",
    "test/arm/a8-372/code.elf",
    "test/arm/a8-372/code.s",
    "test/arm/a8-374",
    "test/arm/a8-374/cin0cout0.spec",
    "test/arm/a8-374/cin0cout0neg.spec",
    "test/arm/a8-374/cin0cout1.spec",
    "test/arm/a8-374/cin0cout1neg.spec",
    "test/arm/a8-374/cin1cout0.spec",
    "test/arm/a8-374/cin1cout0neg.spec",
    "test/arm/a8-374/cin1cout1.spec",
    "test/arm/a8-374/cin1cout1neg.spec",
    "test/arm/a8-374/code.elf",
    "test/arm/a8-374/code.s",
    "test/arm/a8-376",
    "test/arm/a8-376/a0",
    "test/arm/a8-376/a0/code.elf",
    "test/arm/a8-376/a0/code.s",
    "test/arm/a8-376/a0/test.spec",
    "test/arm/a8-376/afi0af1",
    "test/arm/a8-376/afi0af1/code.elf",
    "test/arm/a8-376/afi0af1/code.s",
    "test/arm/a8-376/afi0af1/test.spec",
    "test/arm/a8-376/chmode",
    "test/arm/a8-376/chmode/code.elf",
    "test/arm/a8-376/chmode/code.s",
    "test/arm/a8-376/chmode/test.spec",
    "test/arm/a8-376/code.elf",
    "test/arm/a8-376/code.s",
    "test/arm/a8-376/f0",
    "test/arm/a8-376/f0/code.elf",
    "test/arm/a8-376/f0/code.s",
    "test/arm/a8-376/f0/test.spec",
    "test/arm/a8-376/i0",
    "test/arm/a8-376/i0/code.elf",
    "test/arm/a8-376/i0/code.s",
    "test/arm/a8-376/i0/test.spec",
    "test/arm/a8-376/invalidmode",
    "test/arm/a8-376/invalidmode/code.elf",
    "test/arm/a8-376/invalidmode/code.s",
    "test/arm/a8-376/invalidmode/test.spec",
    "test/arm/a8-376/test.spec",
    "test/arm/a8-382",
    "test/arm/a8-382/ab.spec",
    "test/arm/a8-382/all_ones.spec",
    "test/arm/a8-382/all_zeroes.spec",
    "test/arm/a8-382/code.elf",
    "test/arm/a8-382/code.s",
    "test/arm/a8-382/s",
    "test/arm/a8-382/s/ab.spec",
    "test/arm/a8-382/s/all_ones.spec",
    "test/arm/a8-382/s/all_zeroes.spec",
    "test/arm/a8-382/s/code.elf",
    "test/arm/a8-382/s/code.s",
    "test/arm/a8-384",
    "test/arm/a8-384/all_ones.spec",
    "test/arm/a8-384/all_zeroes.spec",
    "test/arm/a8-384/alternating_opposites.spec",
    "test/arm/a8-384/asrs",
    "test/arm/a8-384/asrs/all_ones.spec",
    "test/arm/a8-384/asrs/all_zeroes.spec",
    "test/arm/a8-384/asrs/alternating_opposites.spec",
    "test/arm/a8-384/asrs/code.elf",
    "test/arm/a8-384/asrs/code.s",
    "test/arm/a8-384/asrs/mostly_opposite.spec",
    "test/arm/a8-384/asrs/mostly_opposite_2.spec",
    "test/arm/a8-384/asrs/opposites.spec",
    "test/arm/a8-384/code.elf",
    "test/arm/a8-384/code.s",
    "test/arm/a8-384/lsls",
    "test/arm/a8-384/lsls/all_ones.spec",
    "test/arm/a8-384/lsls/all_zeroes.spec",
    "test/arm/a8-384/lsls/alternating_opposites.spec",
    "test/arm/a8-384/lsls/code.elf",
    "test/arm/a8-384/lsls/code.s",
    "test/arm/a8-384/lsls/mostly_opposite.spec",
    "test/arm/a8-384/lsls/mostly_opposite_2.spec",
    "test/arm/a8-384/lsls/opposites.spec",
    "test/arm/a8-384/lsrs",
    "test/arm/a8-384/lsrs/all_ones.spec",
    "test/arm/a8-384/lsrs/all_zeroes.spec",
    "test/arm/a8-384/lsrs/alternating_opposites.spec",
    "test/arm/a8-384/lsrs/code.elf",
    "test/arm/a8-384/lsrs/code.s",
    "test/arm/a8-384/lsrs/mostly_opposite.spec",
    "test/arm/a8-384/lsrs/mostly_opposite_2.spec",
    "test/arm/a8-384/lsrs/opposites.spec",
    "test/arm/a8-384/opposites.spec",
    "test/arm/a8-384/rors",
    "test/arm/a8-384/rors/all_ones_cin0.spec",
    "test/arm/a8-384/rors/all_ones_cin1.spec",
    "test/arm/a8-384/rors/all_zeroes_cin0.spec",
    "test/arm/a8-384/rors/all_zeroes_cin1.spec",
    "test/arm/a8-384/rors/alternating_opposites_cin0.spec",
    "test/arm/a8-384/rors/alternating_opposites_cin1.spec",
    "test/arm/a8-384/rors/code.elf",
    "test/arm/a8-384/rors/code.s",
    "test/arm/a8-384/rors/mostly_opposite_2_cin0.spec",
    "test/arm/a8-384/rors/mostly_opposite_2_cin1.spec",
    "test/arm/a8-384/rors/mostly_opposite_cin0.spec",
    "test/arm/a8-384/rors/mostly_opposite_cin1.spec",
    "test/arm/a8-384/rors/opposites_cin0.spec",
    "test/arm/a8-384/rors/opposites_cin1.spec",
    "test/arm/a8-384/s",
    "test/arm/a8-384/s/all_ones.spec",
    "test/arm/a8-384/s/all_zeroes.spec",
    "test/arm/a8-384/s/alternating_opposites.spec",
    "test/arm/a8-384/s/code.elf",
    "test/arm/a8-384/s/code.s",
    "test/arm/a8-384/s/opposites.spec",
    "test/arm/a8-386",
    "test/arm/a8-386/asr",
    "test/arm/a8-386/asr/all_ones.spec",
    "test/arm/a8-386/asr/all_zeroes.spec",
    "test/arm/a8-386/asr/alternating_opposites.spec",
    "test/arm/a8-386/asr/code.elf",
    "test/arm/a8-386/asr/code.s",
    "test/arm/a8-386/asr/mostly_opposite.spec",
    "test/arm/a8-386/asr/mostly_opposite_2.spec",
    "test/arm/a8-386/asr/opposites.spec",
    "test/arm/a8-386/asrs",
    "test/arm/a8-386/asrs/all_ones.spec",
    "test/arm/a8-386/asrs/all_zeroes.spec",
    "test/arm/a8-386/asrs/alternating_opposites.spec",
    "test/arm/a8-386/asrs/code.elf",
    "test/arm/a8-386/asrs/code.s",
    "test/arm/a8-386/asrs/mostly_opposite.spec",
    "test/arm/a8-386/asrs/mostly_opposite_2.spec",
    "test/arm/a8-386/asrs/opposites.spec",
    "test/arm/a8-386/lsl",
    "test/arm/a8-386/lsl/all_ones.spec",
    "test/arm/a8-386/lsl/all_zeroes.spec",
    "test/arm/a8-386/lsl/alternating_opposites.spec",
    "test/arm/a8-386/lsl/code.elf",
    "test/arm/a8-386/lsl/code.s",
    "test/arm/a8-386/lsl/mostly_opposite.spec",
    "test/arm/a8-386/lsl/mostly_opposite_2.spec",
    "test/arm/a8-386/lsl/opposites.spec",
    "test/arm/a8-386/lsls",
    "test/arm/a8-386/lsls/all_ones.spec",
    "test/arm/a8-386/lsls/all_zeroes.spec",
    "test/arm/a8-386/lsls/alternating_opposites.spec",
    "test/arm/a8-386/lsls/code.elf",
    "test/arm/a8-386/lsls/code.s",
    "test/arm/a8-386/lsls/mostly_opposite.spec",
    "test/arm/a8-386/lsls/mostly_opposite_2.spec",
    "test/arm/a8-386/lsls/opposites.spec",
    "test/arm/a8-386/lsr",
    "test/arm/a8-386/lsr/all_ones.spec",
    "test/arm/a8-386/lsr/all_zeroes.spec",
    "test/arm/a8-386/lsr/alternating_opposites.spec",
    "test/arm/a8-386/lsr/code.elf",
    "test/arm/a8-386/lsr/code.s",
    "test/arm/a8-386/lsr/mostly_opposite.spec",
    "test/arm/a8-386/lsr/mostly_opposite_2.spec",
    "test/arm/a8-386/lsr/opposites.spec",
    "test/arm/a8-386/lsrs",
    "test/arm/a8-386/lsrs/all_ones.spec",
    "test/arm/a8-386/lsrs/all_zeroes.spec",
    "test/arm/a8-386/lsrs/alternating_opposites.spec",
    "test/arm/a8-386/lsrs/code.elf",
    "test/arm/a8-386/lsrs/code.s",
    "test/arm/a8-386/lsrs/mostly_opposite.spec",
    "test/arm/a8-386/lsrs/mostly_opposite_2.spec",
    "test/arm/a8-386/lsrs/opposites.spec",
    "test/arm/a8-386/ror",
    "test/arm/a8-386/ror/all_ones.spec",
    "test/arm/a8-386/ror/all_zeroes.spec",
    "test/arm/a8-386/ror/alternating_opposites.spec",
    "test/arm/a8-386/ror/code.elf",
    "test/arm/a8-386/ror/code.s",
    "test/arm/a8-386/ror/mostly_opposite.spec",
    "test/arm/a8-386/ror/mostly_opposite_2.spec",
    "test/arm/a8-386/ror/opposites.spec",
    "test/arm/a8-386/rors",
    "test/arm/a8-386/rors/all_ones.spec",
    "test/arm/a8-386/rors/all_zeroes.spec",
    "test/arm/a8-386/rors/alternating_opposites.spec",
    "test/arm/a8-386/rors/code.elf",
    "test/arm/a8-386/rors/code.s",
    "test/arm/a8-386/rors/mostly_opposite.spec",
    "test/arm/a8-386/rors/mostly_opposite_2.spec",
    "test/arm/a8-386/rors/opposites.spec",
    "test/arm/a8-480",
    "test/arm/a8-480/code.elf",
    "test/arm/a8-480/code.s",
    "test/arm/a8-480/near_overflow.spec",
    "test/arm/a8-480/no_overflow.spec",
    "test/arm/a8-480/overflow.spec",
    "test/arm/a8-480/s",
    "test/arm/a8-480/s/code.elf",
    "test/arm/a8-480/s/code.s",
    "test/arm/a8-480/s/near_overflow.spec",
    "test/arm/a8-480/s/no_overflow.spec",
    "test/arm/a8-480/s/overflow.spec",
    "test/arm/a8-482",
    "test/arm/a8-482/code.elf",
    "test/arm/a8-482/code.s",
    "test/arm/a8-482/near_overflow.spec",
    "test/arm/a8-482/no_overflow.spec",
    "test/arm/a8-482/overflow.spec",
    "test/arm/a8-491",
    "test/arm/a8-491/code.elf",
    "test/arm/a8-491/code.s",
    "test/arm/a8-491/test.spec",
    "test/arm/a8-502",
    "test/arm/a8-502/code.elf",
    "test/arm/a8-502/code.s",
    "test/arm/a8-502/near_overflow.spec",
    "test/arm/a8-502/no_overflow.spec",
    "test/arm/a8-502/overflow.spec",
    "test/arm/a8-502/s",
    "test/arm/a8-502/s/code.elf",
    "test/arm/a8-502/s/code.s",
    "test/arm/a8-502/s/near_overflow.spec",
    "test/arm/a8-502/s/no_overflow.spec",
    "test/arm/a8-502/s/overflow.spec",
    "test/arm/a8-516",
    "test/arm/a8-516/ab.spec",
    "test/arm/a8-516/all_ones.spec",
    "test/arm/a8-516/all_zeroes.spec",
    "test/arm/a8-516/code.elf",
    "test/arm/a8-516/code.s",
    "test/arm/a8-516/s",
    "test/arm/a8-516/s/ab.spec",
    "test/arm/a8-516/s/all_ones.spec",
    "test/arm/a8-516/s/all_zeroes.spec",
    "test/arm/a8-516/s/code.elf",
    "test/arm/a8-516/s/code.s",
    "test/arm/a8-518",
    "test/arm/a8-518/all_ones.spec",
    "test/arm/a8-518/all_zeroes.spec",
    "test/arm/a8-518/alternating_opposites.spec",
    "test/arm/a8-518/asrs",
    "test/arm/a8-518/asrs/all_ones.spec",
    "test/arm/a8-518/asrs/all_zeroes.spec",
    "test/arm/a8-518/asrs/alternating_opposites.spec",
    "test/arm/a8-518/asrs/code.elf",
    "test/arm/a8-518/asrs/code.s",
    "test/arm/a8-518/asrs/mostly_opposite.spec",
    "test/arm/a8-518/asrs/mostly_opposite_2.spec",
    "test/arm/a8-518/asrs/opposites.spec",
    "test/arm/a8-518/code.elf",
    "test/arm/a8-518/code.s",
    "test/arm/a8-518/lsls",
    "test/arm/a8-518/lsls/all_ones.spec",
    "test/arm/a8-518/lsls/all_zeroes.spec",
    "test/arm/a8-518/lsls/alternating_opposites.spec",
    "test/arm/a8-518/lsls/code.elf",
    "test/arm/a8-518/lsls/code.s",
    "test/arm/a8-518/lsls/mostly_opposite.spec",
    "test/arm/a8-518/lsls/mostly_opposite_2.spec",
    "test/arm/a8-518/lsls/opposites.spec",
    "test/arm/a8-518/lsrs",
    "test/arm/a8-518/lsrs/all_ones.spec",
    "test/arm/a8-518/lsrs/all_zeroes.spec",
    "test/arm/a8-518/lsrs/alternating_opposites.spec",
    "test/arm/a8-518/lsrs/code.elf",
    "test/arm/a8-518/lsrs/code.s",
    "test/arm/a8-518/lsrs/mostly_opposite.spec",
    "test/arm/a8-518/lsrs/mostly_opposite_2.spec",
    "test/arm/a8-518/lsrs/opposites.spec",
    "test/arm/a8-518/opposites.spec",
    "test/arm/a8-518/rors",
    "test/arm/a8-518/rors/all_ones_cin0.spec",
    "test/arm/a8-518/rors/all_ones_cin1.spec",
    "test/arm/a8-518/rors/all_zeroes_cin0.spec",
    "test/arm/a8-518/rors/all_zeroes_cin1.spec",
    "test/arm/a8-518/rors/alternating_opposites_cin0.spec",
    "test/arm/a8-518/rors/alternating_opposites_cin1.spec",
    "test/arm/a8-518/rors/code.elf",
    "test/arm/a8-518/rors/code.s",
    "test/arm/a8-518/rors/mostly_opposite_2_cin0.spec",
    "test/arm/a8-518/rors/mostly_opposite_2_cin1.spec",
    "test/arm/a8-518/rors/mostly_opposite_cin0.spec",
    "test/arm/a8-518/rors/mostly_opposite_cin1.spec",
    "test/arm/a8-518/rors/opposites_cin0.spec",
    "test/arm/a8-518/rors/opposites_cin1.spec",
    "test/arm/a8-518/s",
    "test/arm/a8-518/s/all_ones.spec",
    "test/arm/a8-518/s/all_zeroes.spec",
    "test/arm/a8-518/s/alternating_opposites.spec",
    "test/arm/a8-518/s/code.elf",
    "test/arm/a8-518/s/code.s",
    "test/arm/a8-518/s/opposites.spec",
    "test/arm/a8-520",
    "test/arm/a8-520/asr",
    "test/arm/a8-520/asr/all_ones.spec",
    "test/arm/a8-520/asr/all_zeroes.spec",
    "test/arm/a8-520/asr/alternating_opposites.spec",
    "test/arm/a8-520/asr/code.elf",
    "test/arm/a8-520/asr/code.s",
    "test/arm/a8-520/asr/mostly_opposite.spec",
    "test/arm/a8-520/asr/mostly_opposite_2.spec",
    "test/arm/a8-520/asr/opposites.spec",
    "test/arm/a8-520/asrs",
    "test/arm/a8-520/asrs/all_ones.spec",
    "test/arm/a8-520/asrs/all_zeroes.spec",
    "test/arm/a8-520/asrs/alternating_opposites.spec",
    "test/arm/a8-520/asrs/code.elf",
    "test/arm/a8-520/asrs/code.s",
    "test/arm/a8-520/asrs/mostly_opposite.spec",
    "test/arm/a8-520/asrs/mostly_opposite_2.spec",
    "test/arm/a8-520/asrs/opposites.spec",
    "test/arm/a8-520/lsl",
    "test/arm/a8-520/lsl/all_ones.spec",
    "test/arm/a8-520/lsl/all_zeroes.spec",
    "test/arm/a8-520/lsl/alternating_opposites.spec",
    "test/arm/a8-520/lsl/code.elf",
    "test/arm/a8-520/lsl/code.s",
    "test/arm/a8-520/lsl/mostly_opposite.spec",
    "test/arm/a8-520/lsl/mostly_opposite_2.spec",
    "test/arm/a8-520/lsl/opposites.spec",
    "test/arm/a8-520/lsls",
    "test/arm/a8-520/lsls/all_ones.spec",
    "test/arm/a8-520/lsls/all_zeroes.spec",
    "test/arm/a8-520/lsls/alternating_opposites.spec",
    "test/arm/a8-520/lsls/code.elf",
    "test/arm/a8-520/lsls/code.s",
    "test/arm/a8-520/lsls/mostly_opposite.spec",
    "test/arm/a8-520/lsls/mostly_opposite_2.spec",
    "test/arm/a8-520/lsls/opposites.spec",
    "test/arm/a8-520/lsr",
    "test/arm/a8-520/lsr/all_ones.spec",
    "test/arm/a8-520/lsr/all_zeroes.spec",
    "test/arm/a8-520/lsr/alternating_opposites.spec",
    "test/arm/a8-520/lsr/code.elf",
    "test/arm/a8-520/lsr/code.s",
    "test/arm/a8-520/lsr/mostly_opposite.spec",
    "test/arm/a8-520/lsr/mostly_opposite_2.spec",
    "test/arm/a8-520/lsr/opposites.spec",
    "test/arm/a8-520/lsrs",
    "test/arm/a8-520/lsrs/all_ones.spec",
    "test/arm/a8-520/lsrs/all_zeroes.spec",
    "test/arm/a8-520/lsrs/alternating_opposites.spec",
    "test/arm/a8-520/lsrs/code.elf",
    "test/arm/a8-520/lsrs/code.s",
    "test/arm/a8-520/lsrs/mostly_opposite.spec",
    "test/arm/a8-520/lsrs/mostly_opposite_2.spec",
    "test/arm/a8-520/lsrs/opposites.spec",
    "test/arm/a8-520/ror",
    "test/arm/a8-520/ror/all_ones.spec",
    "test/arm/a8-520/ror/all_zeroes.spec",
    "test/arm/a8-520/ror/alternating_opposites.spec",
    "test/arm/a8-520/ror/code.elf",
    "test/arm/a8-520/ror/code.s",
    "test/arm/a8-520/ror/mostly_opposite.spec",
    "test/arm/a8-520/ror/mostly_opposite_2.spec",
    "test/arm/a8-520/ror/opposites.spec",
    "test/arm/a8-520/rors",
    "test/arm/a8-520/rors/all_ones.spec",
    "test/arm/a8-520/rors/all_zeroes.spec",
    "test/arm/a8-520/rors/alternating_opposites.spec",
    "test/arm/a8-520/rors/code.elf",
    "test/arm/a8-520/rors/code.s",
    "test/arm/a8-520/rors/mostly_opposite.spec",
    "test/arm/a8-520/rors/mostly_opposite_2.spec",
    "test/arm/a8-520/rors/opposites.spec",
    "test/arm/a8-522",
    "test/arm/a8-522/bt",
    "test/arm/a8-522/bt/code.elf",
    "test/arm/a8-522/bt/code.s",
    "test/arm/a8-522/bt/test.spec",
    "test/arm/a8-522/tb",
    "test/arm/a8-522/tb/code.elf",
    "test/arm/a8-522/tb/code.s",
    "test/arm/a8-522/tb/test.spec",
    "test/arm/a8-540",
    "test/arm/a8-540/code.elf",
    "test/arm/a8-540/code.s",
    "test/arm/a8-540/nosat.spec",
    "test/arm/a8-540/nosat_sticky.spec",
    "test/arm/a8-540/sat_neg.spec",
    "test/arm/a8-540/sat_pos.spec",
    "test/arm/a8-542",
    "test/arm/a8-542/code.elf",
    "test/arm/a8-542/code.s",
    "test/arm/a8-542/nosat.spec",
    "test/arm/a8-542/sat1.spec",
    "test/arm/a8-542/satboth.spec",
    "test/arm/a8-544",
    "test/arm/a8-544/code.elf",
    "test/arm/a8-544/code.s",
    "test/arm/a8-544/test.spec",
    "test/arm/a8-560",
    "test/arm/a8-560/code.elf",
    "test/arm/a8-560/code.s",
    "test/arm/a8-560/test.spec",
    "test/arm/a8-562",
    "test/arm/a8-562/code.elf",
    "test/arm/a8-562/code.s",
    "test/arm/a8-562/test.spec",
    "test/arm/a8-564",
    "test/arm/a8-564/code.elf",
    "test/arm/a8-564/code.s",
    "test/arm/a8-564/test.spec",
    "test/arm/a8-566",
    "test/arm/a8-566/code.elf",
    "test/arm/a8-566/code.s",
    "test/arm/a8-566/test.spec",
    "test/arm/a8-598",
    "test/arm/a8-598/code.elf",
    "test/arm/a8-598/code.s",
    "test/arm/a8-598/test.spec",
    "test/arm/a8-600",
    "test/arm/a8-600/code.elf",
    "test/arm/a8-600/code.s",
    "test/arm/a8-600/negneg.spec",
    "test/arm/a8-600/negpos.spec",
    "test/arm/a8-600/posneg.spec",
    "test/arm/a8-600/pospos.spec",
    "test/arm/a8-604",
    "test/arm/a8-604/code.elf",
    "test/arm/a8-604/code.s",
    "test/arm/a8-604/test.spec",
    "test/arm/generate_boolbitops.lua",
    "test/compile_all_tests.sh",
    "test/compile_test.sh",
    "test/linkerscript.ld",
    "test/standard_ivs.s",
    "test/todo.txt"
]