{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1678994229427 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1678994229431 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 16 16:17:09 2023 " "Processing started: Thu Mar 16 16:17:09 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1678994229431 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678994229431 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off teste123 -c teste123 " "Command: quartus_map --read_settings_files=on --write_settings_files=off teste123 -c teste123" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678994229431 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1678994230028 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1678994230028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teste123.vhd 2 1 " "Found 2 design units, including 1 entities, in source file teste123.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 teste123-logica " "Found design unit 1: teste123-logica" {  } { { "teste123.vhd" "" { Text "C:/intelFPGA_lite/18.1/1688936/teste123/teste123.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678994239269 ""} { "Info" "ISGN_ENTITY_NAME" "1 teste123 " "Found entity 1: teste123" {  } { { "teste123.vhd" "" { Text "C:/intelFPGA_lite/18.1/1688936/teste123/teste123.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678994239269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678994239269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vhdl3-gg " "Found design unit 1: vhdl3-gg" {  } { { "Vhdl3.vhd" "" { Text "C:/intelFPGA_lite/18.1/1688936/teste123/Vhdl3.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678994239269 ""} { "Info" "ISGN_ENTITY_NAME" "1 vhdl3 " "Found entity 1: vhdl3" {  } { { "Vhdl3.vhd" "" { Text "C:/intelFPGA_lite/18.1/1688936/teste123/Vhdl3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678994239269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678994239269 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Vhdl3 " "Elaborating entity \"Vhdl3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1678994239300 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "B\[7\] GND " "Pin \"B\[7\]\" is stuck at GND" {  } { { "Vhdl3.vhd" "" { Text "C:/intelFPGA_lite/18.1/1688936/teste123/Vhdl3.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678994239675 "|vhdl3|B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B\[6\] VCC " "Pin \"B\[6\]\" is stuck at VCC" {  } { { "Vhdl3.vhd" "" { Text "C:/intelFPGA_lite/18.1/1688936/teste123/Vhdl3.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678994239675 "|vhdl3|B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B\[5\] GND " "Pin \"B\[5\]\" is stuck at GND" {  } { { "Vhdl3.vhd" "" { Text "C:/intelFPGA_lite/18.1/1688936/teste123/Vhdl3.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678994239675 "|vhdl3|B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B\[4\] GND " "Pin \"B\[4\]\" is stuck at GND" {  } { { "Vhdl3.vhd" "" { Text "C:/intelFPGA_lite/18.1/1688936/teste123/Vhdl3.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678994239675 "|vhdl3|B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B\[3\] GND " "Pin \"B\[3\]\" is stuck at GND" {  } { { "Vhdl3.vhd" "" { Text "C:/intelFPGA_lite/18.1/1688936/teste123/Vhdl3.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678994239675 "|vhdl3|B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B\[2\] GND " "Pin \"B\[2\]\" is stuck at GND" {  } { { "Vhdl3.vhd" "" { Text "C:/intelFPGA_lite/18.1/1688936/teste123/Vhdl3.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678994239675 "|vhdl3|B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B\[1\] GND " "Pin \"B\[1\]\" is stuck at GND" {  } { { "Vhdl3.vhd" "" { Text "C:/intelFPGA_lite/18.1/1688936/teste123/Vhdl3.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678994239675 "|vhdl3|B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B\[0\] VCC " "Pin \"B\[0\]\" is stuck at VCC" {  } { { "Vhdl3.vhd" "" { Text "C:/intelFPGA_lite/18.1/1688936/teste123/Vhdl3.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678994239675 "|vhdl3|B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "C\[0\] VCC " "Pin \"C\[0\]\" is stuck at VCC" {  } { { "Vhdl3.vhd" "" { Text "C:/intelFPGA_lite/18.1/1688936/teste123/Vhdl3.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678994239675 "|vhdl3|C[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "C\[1\] VCC " "Pin \"C\[1\]\" is stuck at VCC" {  } { { "Vhdl3.vhd" "" { Text "C:/intelFPGA_lite/18.1/1688936/teste123/Vhdl3.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678994239675 "|vhdl3|C[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "C\[2\] VCC " "Pin \"C\[2\]\" is stuck at VCC" {  } { { "Vhdl3.vhd" "" { Text "C:/intelFPGA_lite/18.1/1688936/teste123/Vhdl3.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678994239675 "|vhdl3|C[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "C\[3\] GND " "Pin \"C\[3\]\" is stuck at GND" {  } { { "Vhdl3.vhd" "" { Text "C:/intelFPGA_lite/18.1/1688936/teste123/Vhdl3.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678994239675 "|vhdl3|C[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "C\[4\] GND " "Pin \"C\[4\]\" is stuck at GND" {  } { { "Vhdl3.vhd" "" { Text "C:/intelFPGA_lite/18.1/1688936/teste123/Vhdl3.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678994239675 "|vhdl3|C[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "C\[5\] GND " "Pin \"C\[5\]\" is stuck at GND" {  } { { "Vhdl3.vhd" "" { Text "C:/intelFPGA_lite/18.1/1688936/teste123/Vhdl3.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678994239675 "|vhdl3|C[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "C\[6\] GND " "Pin \"C\[6\]\" is stuck at GND" {  } { { "Vhdl3.vhd" "" { Text "C:/intelFPGA_lite/18.1/1688936/teste123/Vhdl3.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678994239675 "|vhdl3|C[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "C\[7\] GND " "Pin \"C\[7\]\" is stuck at GND" {  } { { "Vhdl3.vhd" "" { Text "C:/intelFPGA_lite/18.1/1688936/teste123/Vhdl3.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678994239675 "|vhdl3|C[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "C\[8\] GND " "Pin \"C\[8\]\" is stuck at GND" {  } { { "Vhdl3.vhd" "" { Text "C:/intelFPGA_lite/18.1/1688936/teste123/Vhdl3.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678994239675 "|vhdl3|C[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "C\[9\] GND " "Pin \"C\[9\]\" is stuck at GND" {  } { { "Vhdl3.vhd" "" { Text "C:/intelFPGA_lite/18.1/1688936/teste123/Vhdl3.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678994239675 "|vhdl3|C[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "C\[10\] GND " "Pin \"C\[10\]\" is stuck at GND" {  } { { "Vhdl3.vhd" "" { Text "C:/intelFPGA_lite/18.1/1688936/teste123/Vhdl3.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678994239675 "|vhdl3|C[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "C\[11\] GND " "Pin \"C\[11\]\" is stuck at GND" {  } { { "Vhdl3.vhd" "" { Text "C:/intelFPGA_lite/18.1/1688936/teste123/Vhdl3.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678994239675 "|vhdl3|C[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "C\[12\] GND " "Pin \"C\[12\]\" is stuck at GND" {  } { { "Vhdl3.vhd" "" { Text "C:/intelFPGA_lite/18.1/1688936/teste123/Vhdl3.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678994239675 "|vhdl3|C[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "C\[13\] GND " "Pin \"C\[13\]\" is stuck at GND" {  } { { "Vhdl3.vhd" "" { Text "C:/intelFPGA_lite/18.1/1688936/teste123/Vhdl3.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678994239675 "|vhdl3|C[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "C\[14\] GND " "Pin \"C\[14\]\" is stuck at GND" {  } { { "Vhdl3.vhd" "" { Text "C:/intelFPGA_lite/18.1/1688936/teste123/Vhdl3.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678994239675 "|vhdl3|C[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "C\[15\] GND " "Pin \"C\[15\]\" is stuck at GND" {  } { { "Vhdl3.vhd" "" { Text "C:/intelFPGA_lite/18.1/1688936/teste123/Vhdl3.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678994239675 "|vhdl3|C[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "C\[16\] GND " "Pin \"C\[16\]\" is stuck at GND" {  } { { "Vhdl3.vhd" "" { Text "C:/intelFPGA_lite/18.1/1688936/teste123/Vhdl3.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678994239675 "|vhdl3|C[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "C\[17\] GND " "Pin \"C\[17\]\" is stuck at GND" {  } { { "Vhdl3.vhd" "" { Text "C:/intelFPGA_lite/18.1/1688936/teste123/Vhdl3.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678994239675 "|vhdl3|C[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "C\[18\] GND " "Pin \"C\[18\]\" is stuck at GND" {  } { { "Vhdl3.vhd" "" { Text "C:/intelFPGA_lite/18.1/1688936/teste123/Vhdl3.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678994239675 "|vhdl3|C[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "C\[19\] GND " "Pin \"C\[19\]\" is stuck at GND" {  } { { "Vhdl3.vhd" "" { Text "C:/intelFPGA_lite/18.1/1688936/teste123/Vhdl3.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678994239675 "|vhdl3|C[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "C\[20\] GND " "Pin \"C\[20\]\" is stuck at GND" {  } { { "Vhdl3.vhd" "" { Text "C:/intelFPGA_lite/18.1/1688936/teste123/Vhdl3.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678994239675 "|vhdl3|C[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "C\[21\] GND " "Pin \"C\[21\]\" is stuck at GND" {  } { { "Vhdl3.vhd" "" { Text "C:/intelFPGA_lite/18.1/1688936/teste123/Vhdl3.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678994239675 "|vhdl3|C[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "C\[22\] GND " "Pin \"C\[22\]\" is stuck at GND" {  } { { "Vhdl3.vhd" "" { Text "C:/intelFPGA_lite/18.1/1688936/teste123/Vhdl3.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678994239675 "|vhdl3|C[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "C\[23\] GND " "Pin \"C\[23\]\" is stuck at GND" {  } { { "Vhdl3.vhd" "" { Text "C:/intelFPGA_lite/18.1/1688936/teste123/Vhdl3.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678994239675 "|vhdl3|C[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "C\[24\] GND " "Pin \"C\[24\]\" is stuck at GND" {  } { { "Vhdl3.vhd" "" { Text "C:/intelFPGA_lite/18.1/1688936/teste123/Vhdl3.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678994239675 "|vhdl3|C[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "C\[25\] GND " "Pin \"C\[25\]\" is stuck at GND" {  } { { "Vhdl3.vhd" "" { Text "C:/intelFPGA_lite/18.1/1688936/teste123/Vhdl3.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678994239675 "|vhdl3|C[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "C\[26\] GND " "Pin \"C\[26\]\" is stuck at GND" {  } { { "Vhdl3.vhd" "" { Text "C:/intelFPGA_lite/18.1/1688936/teste123/Vhdl3.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678994239675 "|vhdl3|C[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "C\[27\] GND " "Pin \"C\[27\]\" is stuck at GND" {  } { { "Vhdl3.vhd" "" { Text "C:/intelFPGA_lite/18.1/1688936/teste123/Vhdl3.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678994239675 "|vhdl3|C[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "C\[28\] GND " "Pin \"C\[28\]\" is stuck at GND" {  } { { "Vhdl3.vhd" "" { Text "C:/intelFPGA_lite/18.1/1688936/teste123/Vhdl3.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678994239675 "|vhdl3|C[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "C\[29\] GND " "Pin \"C\[29\]\" is stuck at GND" {  } { { "Vhdl3.vhd" "" { Text "C:/intelFPGA_lite/18.1/1688936/teste123/Vhdl3.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678994239675 "|vhdl3|C[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "C\[30\] GND " "Pin \"C\[30\]\" is stuck at GND" {  } { { "Vhdl3.vhd" "" { Text "C:/intelFPGA_lite/18.1/1688936/teste123/Vhdl3.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678994239675 "|vhdl3|C[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "C\[31\] GND " "Pin \"C\[31\]\" is stuck at GND" {  } { { "Vhdl3.vhd" "" { Text "C:/intelFPGA_lite/18.1/1688936/teste123/Vhdl3.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678994239675 "|vhdl3|C[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1678994239675 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1678994239784 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678994239784 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[6\] " "No output dependent on input pin \"A\[6\]\"" {  } { { "Vhdl3.vhd" "" { Text "C:/intelFPGA_lite/18.1/1688936/teste123/Vhdl3.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678994239816 "|vhdl3|A[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[5\] " "No output dependent on input pin \"A\[5\]\"" {  } { { "Vhdl3.vhd" "" { Text "C:/intelFPGA_lite/18.1/1688936/teste123/Vhdl3.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678994239816 "|vhdl3|A[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[4\] " "No output dependent on input pin \"A\[4\]\"" {  } { { "Vhdl3.vhd" "" { Text "C:/intelFPGA_lite/18.1/1688936/teste123/Vhdl3.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678994239816 "|vhdl3|A[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[3\] " "No output dependent on input pin \"A\[3\]\"" {  } { { "Vhdl3.vhd" "" { Text "C:/intelFPGA_lite/18.1/1688936/teste123/Vhdl3.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678994239816 "|vhdl3|A[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[2\] " "No output dependent on input pin \"A\[2\]\"" {  } { { "Vhdl3.vhd" "" { Text "C:/intelFPGA_lite/18.1/1688936/teste123/Vhdl3.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678994239816 "|vhdl3|A[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[1\] " "No output dependent on input pin \"A\[1\]\"" {  } { { "Vhdl3.vhd" "" { Text "C:/intelFPGA_lite/18.1/1688936/teste123/Vhdl3.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678994239816 "|vhdl3|A[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[0\] " "No output dependent on input pin \"A\[0\]\"" {  } { { "Vhdl3.vhd" "" { Text "C:/intelFPGA_lite/18.1/1688936/teste123/Vhdl3.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678994239816 "|vhdl3|A[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1678994239816 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "47 " "Implemented 47 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1678994239816 ""} { "Info" "ICUT_CUT_TM_OPINS" "40 " "Implemented 40 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1678994239816 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1678994239816 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 50 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 50 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4849 " "Peak virtual memory: 4849 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1678994239831 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 16 16:17:19 2023 " "Processing ended: Thu Mar 16 16:17:19 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1678994239831 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1678994239831 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1678994239831 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1678994239831 ""}
