<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="TrafficLightControlSystem2.0.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Test_TopCtrl_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Test_TopCtrl_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Test_TopCtrl_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Test_TopCtrl_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Test_control_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Test_control_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Test_divide_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Test_divide_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="TopCtrl.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="TopCtrl.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="TopCtrl.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="TopCtrl.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="TopCtrl.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="TopCtrl.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="TopCtrl.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="TopCtrl.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="TopCtrl.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="TopCtrl.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TopCtrl.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="TopCtrl.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="TopCtrl.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="TopCtrl.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="TopCtrl.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="TopCtrl.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="TopCtrl.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="TopCtrl.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="TopCtrl.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="TopCtrl.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="TopCtrl_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="TopCtrl_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="TopCtrl_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="TopCtrl_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="TopCtrl_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="TopCtrl_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="TopCtrl_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="TopCtrl_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="TopCtrl_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="TopCtrl_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="TopCtrl_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="TopCtrl_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="TopCtrl_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="TopCtrl_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="TopCtrl_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="divide_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="topctrl.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="topctrl.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="topctrl.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1442560000" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1442560000">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1444355275" xil_pn:in_ck="-4909875290817786491" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1444355275">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Test_TopCtrl.v"/>
      <outfile xil_pn:name="Test_control.v"/>
      <outfile xil_pn:name="Test_divide.v"/>
      <outfile xil_pn:name="Test_ledctrl.v"/>
      <outfile xil_pn:name="TopCtrl.v"/>
      <outfile xil_pn:name="control.v"/>
      <outfile xil_pn:name="divide.v"/>
      <outfile xil_pn:name="led_ctrl.v"/>
      <outfile xil_pn:name="time_trans.v"/>
    </transform>
    <transform xil_pn:end_ts="1444355281" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="5123969667676786334" xil_pn:start_ts="1444355281">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1444355281" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="3254613422333022816" xil_pn:start_ts="1444355281">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1442560006" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="7137894739036976554" xil_pn:start_ts="1442560006">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1444355281" xil_pn:in_ck="-4909875290817786491" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1444355281">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Test_TopCtrl.v"/>
      <outfile xil_pn:name="Test_control.v"/>
      <outfile xil_pn:name="Test_divide.v"/>
      <outfile xil_pn:name="Test_ledctrl.v"/>
      <outfile xil_pn:name="TopCtrl.v"/>
      <outfile xil_pn:name="control.v"/>
      <outfile xil_pn:name="divide.v"/>
      <outfile xil_pn:name="led_ctrl.v"/>
      <outfile xil_pn:name="time_trans.v"/>
    </transform>
    <transform xil_pn:end_ts="1444355286" xil_pn:in_ck="-4909875290817786491" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-2916832271904185635" xil_pn:start_ts="1444355281">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Test_TopCtrl_beh.prj"/>
      <outfile xil_pn:name="Test_TopCtrl_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1444355804" xil_pn:in_ck="-394824668255838772" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="6108835486478951616" xil_pn:start_ts="1444355803">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Test_TopCtrl_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1442550957" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1442550957">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1442550957" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-3045402880670610527" xil_pn:start_ts="1442550957">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1442550957" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="7137894739036976554" xil_pn:start_ts="1442550957">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1442550957" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1442550957">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1442550957" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-5778036895546911585" xil_pn:start_ts="1442550957">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1442550957" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="2988080280822507185" xil_pn:start_ts="1442550957">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1442550957" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-2306088022720161420" xil_pn:start_ts="1442550957">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1444356582" xil_pn:in_ck="-4433833860305013487" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-3613378900494085155" xil_pn:start_ts="1444356565">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="TopCtrl.lso"/>
      <outfile xil_pn:name="TopCtrl.ngc"/>
      <outfile xil_pn:name="TopCtrl.ngr"/>
      <outfile xil_pn:name="TopCtrl.prj"/>
      <outfile xil_pn:name="TopCtrl.stx"/>
      <outfile xil_pn:name="TopCtrl.syr"/>
      <outfile xil_pn:name="TopCtrl.xst"/>
      <outfile xil_pn:name="TopCtrl_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1442555771" xil_pn:in_ck="133964837133335508" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="1262981242907832522" xil_pn:start_ts="1442555771">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1442556244" xil_pn:in_ck="4049453520912541090" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="406676621855165197" xil_pn:start_ts="1442556238">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="TopCtrl.bld"/>
      <outfile xil_pn:name="TopCtrl.ngd"/>
      <outfile xil_pn:name="TopCtrl_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1442556248" xil_pn:in_ck="4099995627426267907" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-1303429204059397298" xil_pn:start_ts="1442556244">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="TopCtrl.pcf"/>
      <outfile xil_pn:name="TopCtrl_map.map"/>
      <outfile xil_pn:name="TopCtrl_map.mrp"/>
      <outfile xil_pn:name="TopCtrl_map.ncd"/>
      <outfile xil_pn:name="TopCtrl_map.ngm"/>
      <outfile xil_pn:name="TopCtrl_map.xrpt"/>
      <outfile xil_pn:name="TopCtrl_summary.xml"/>
      <outfile xil_pn:name="TopCtrl_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1442556258" xil_pn:in_ck="-4526920050064435588" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="1934304854298957634" xil_pn:start_ts="1442556248">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="TopCtrl.ncd"/>
      <outfile xil_pn:name="TopCtrl.pad"/>
      <outfile xil_pn:name="TopCtrl.par"/>
      <outfile xil_pn:name="TopCtrl.ptwx"/>
      <outfile xil_pn:name="TopCtrl.unroutes"/>
      <outfile xil_pn:name="TopCtrl.xpi"/>
      <outfile xil_pn:name="TopCtrl_pad.csv"/>
      <outfile xil_pn:name="TopCtrl_pad.txt"/>
      <outfile xil_pn:name="TopCtrl_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1442556280" xil_pn:in_ck="133964837133327883" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="-7817169320884990698" xil_pn:start_ts="1442556258">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="TopCtrl.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="topctrl.bgn"/>
      <outfile xil_pn:name="topctrl.bit"/>
      <outfile xil_pn:name="topctrl.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1442556258" xil_pn:in_ck="-2571562432385671937" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1442556255">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="TopCtrl.twr"/>
      <outfile xil_pn:name="TopCtrl.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1442552135" xil_pn:in_ck="133964837133328015" xil_pn:name="TRAN_createTimingConstraints" xil_pn:start_ts="1442552134">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
  </transforms>

</generated_project>
