LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.NUMERIC_STD.ALL;
USE work.my_pkg.ALL;
----------------------------------------
ENTITY racket_R_position IS
	PORT	(	clk			:	IN		STD_LOGIC;
				rst			:	IN		STD_LOGIC;
				ena			:	IN		STD_LOGIC;
				btn_up_R		:	IN		STD_LOGIC;
				btn_dn_R		:	IN		STD_LOGIC;
				x_R_Ra		:	OUT	STD_LOGIC_VECTOR( 3 DOWNTO 0 );
				x_R_Ra_p1	:	OUT	STD_LOGIC_VECTOR( 3 DOWNTO 0 );
				x_R_Ra_m1	:	OUT	STD_LOGIC_VECTOR( 3 DOWNTO 0 );
				y_R_Ra		:	OUT	STD_LOGIC_VECTOR( 2 DOWNTO 0 );
				y_R_Ra_p1	:	OUT	STD_LOGIC_VECTOR( 2 DOWNTO 0 );
				y_R_Ra_m1	:	OUT	STD_LOGIC_VECTOR( 2 DOWNTO 0 ));
END ENTITY;
----------------------------------------
ARCHITECTURE arch OF racket_R_position IS
	
	SIGNAL	y_R_Ra_s		:	STD_LOGIC_VECTOR( 2 DOWNTO 0 );

	TYPE state IS (st0, st1, st2, st3, st4, st5);
	SIGNAL pr_state, nx_state	:	state;
	
BEGIN
	
	x_R_Ra	<=	"1111";
	x_R_Ra_p1	<=	"1111";
	x_R_Ra_m1	<=	"1111";
	
	y_R_Ra		<=	y_R_Ra_s;
	y_R_Ra_p1	<=	std_logic_vector(to_unsigned((to_integer(unsigned(y_R_Ra_s))+1), y_R_Ra_p1'length));
	y_R_Ra_m1	<=	std_logic_vector(to_unsigned((to_integer(unsigned(y_R_Ra_s))-1), y_R_Ra_m1'length));
	
	-------------------------------------------------------------
	--                 LOWER SECTION OF FSM                    --
	-------------------------------------------------------------
	sequential: PROCESS(rst, clk)
	BEGIN
		IF (rst = '1') THEN
			pr_state	<=	st0;
		ELSIF (rising_edge(clk)) THEN
			pr_state	<=	nx_state;
		END IF;
	END PROCESS sequential;
	
	-------------------------------------------------------------
	--                 UPPER SECTION OF FSM                    --
	-------------------------------------------------------------
	combinational: PROCESS(btn_up_R, btn_dn_R)
	BEGIN
		CASE pr_state IS
			WHEN st0	=>
				
				y_R_Ra_s		<=	"001";
				
				IF (btn_up_R = '1') THEN
					nx_state	<= st1;
				ELSE
					nx_state	<= st0;
				END IF;
			WHEN st1	=>
				
				y_R_Ra_s		<=	"010";
				
				IF (btn_up_R = '1') THEN
					nx_state	<= st2;
				ELSIF (btn_dn_R = '1') THEN
					nx_state	<= st0;
				ELSE
					nx_state	<= st1;
				END IF;
			WHEN st2	=>
				
				y_R_Ra_s		<=	"011";
				
				IF (btn_up_R = '1') THEN
					nx_state	<= st3;
				ELSIF (btn_dn_R = '1') THEN
					nx_state	<= st1;
				ELSE
					nx_state	<= st2;
				END IF;
				
			WHEN st3	=>
				
				y_R_Ra_s		<=	"100";
				
				IF (btn_up_R = '1') THEN
					nx_state	<= st4;
				ELSIF (btn_dn_R = '1') THEN
					nx_state	<= st2;
				ELSE
					nx_state	<= st3;
				END IF;
				
			WHEN st4	=>
				
				y_R_Ra_s		<=	"101";
				
				IF (btn_up_R = '1') THEN
					nx_state	<= st5;
				ELSIF (btn_dn_R = '1') THEN
					nx_state	<= st3;
				ELSE
					nx_state	<= st4;
				END IF;
			WHEN st5	=>
				
				y_R_Ra_s		<=	"110";
				
				IF (btn_dn_R = '1') THEN
					nx_state	<= st4;
				ELSE
					nx_state	<= st5;
				END IF;
		END CASE;
	END PROCESS combinational;
END ARCHITECTURE;