#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x27a48a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x27b4be0 .scope module, "tb" "tb" 3 109;
 .timescale -12 -12;
L_0x27a2780 .functor NOT 1, L_0x27ffa30, C4<0>, C4<0>, C4<0>;
L_0x27a29c0 .functor XOR 1, L_0x27ff6d0, L_0x27ff770, C4<0>, C4<0>;
L_0x27a2c80 .functor XOR 1, L_0x27a29c0, L_0x27ff8c0, C4<0>, C4<0>;
v0x27ee2f0_0 .net *"_ivl_10", 0 0, L_0x27ff8c0;  1 drivers
v0x27ee3f0_0 .net *"_ivl_12", 0 0, L_0x27a2c80;  1 drivers
v0x27ee4d0_0 .net *"_ivl_2", 0 0, L_0x27ff630;  1 drivers
v0x27ee590_0 .net *"_ivl_4", 0 0, L_0x27ff6d0;  1 drivers
v0x27ee670_0 .net *"_ivl_6", 0 0, L_0x27ff770;  1 drivers
v0x27ee7a0_0 .net *"_ivl_8", 0 0, L_0x27a29c0;  1 drivers
v0x27ee880_0 .var "clk", 0 0;
v0x27ee920_0 .net "in", 0 0, v0x27ecee0_0;  1 drivers
v0x27ee9c0_0 .net "out_dut", 0 0, L_0x27ff4f0;  1 drivers
v0x27eeaf0_0 .net "out_ref", 0 0, L_0x27ff360;  1 drivers
v0x27eeb90_0 .net "reset", 0 0, v0x27ecfb0_0;  1 drivers
v0x27eec30_0 .var/2u "stats1", 159 0;
v0x27eecd0_0 .var/2u "strobe", 0 0;
v0x27eed90_0 .net "tb_match", 0 0, L_0x27ffa30;  1 drivers
v0x27eee30_0 .net "tb_mismatch", 0 0, L_0x27a2780;  1 drivers
v0x27eeed0_0 .net "wavedrom_enable", 0 0, v0x27ed150_0;  1 drivers
v0x27eefa0_0 .net "wavedrom_title", 511 0, v0x27ed240_0;  1 drivers
L_0x27ff630 .concat [ 1 0 0 0], L_0x27ff360;
L_0x27ff6d0 .concat [ 1 0 0 0], L_0x27ff360;
L_0x27ff770 .concat [ 1 0 0 0], L_0x27ff4f0;
L_0x27ff8c0 .concat [ 1 0 0 0], L_0x27ff360;
L_0x27ffa30 .cmp/eeq 1, L_0x27ff630, L_0x27a2c80;
S_0x27bedb0 .scope module, "good1" "reference_module" 3 150, 3 4 0, S_0x27b4be0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "out";
P_0x27c9d80 .param/l "A" 0 3 10, +C4<00000000000000000000000000000000>;
P_0x27c9dc0 .param/l "B" 0 3 10, +C4<00000000000000000000000000000001>;
P_0x27c9e00 .param/l "C" 0 3 10, +C4<00000000000000000000000000000010>;
P_0x27c9e40 .param/l "D" 0 3 10, +C4<00000000000000000000000000000011>;
v0x27a88e0_0 .net *"_ivl_0", 31 0, L_0x27ef1b0;  1 drivers
L_0x7fbca7150018 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x27a8ad0_0 .net *"_ivl_3", 29 0, L_0x7fbca7150018;  1 drivers
L_0x7fbca7150060 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x27a27f0_0 .net/2u *"_ivl_4", 31 0, L_0x7fbca7150060;  1 drivers
v0x27a2a90_0 .net "clk", 0 0, v0x27ee880_0;  1 drivers
v0x27a2d50_0 .net "in", 0 0, v0x27ecee0_0;  alias, 1 drivers
v0x27a3550_0 .var "next", 1 0;
v0x27a3a10_0 .net "out", 0 0, L_0x27ff360;  alias, 1 drivers
v0x27ebe90_0 .net "reset", 0 0, v0x27ecfb0_0;  alias, 1 drivers
v0x27ebf50_0 .var "state", 1 0;
E_0x27b1b80 .event posedge, v0x27a2a90_0;
E_0x27b1920 .event anyedge, v0x27ebf50_0, v0x27a2d50_0;
L_0x27ef1b0 .concat [ 2 30 0 0], v0x27ebf50_0, L_0x7fbca7150018;
L_0x27ff360 .cmp/eq 32, L_0x27ef1b0, L_0x7fbca7150060;
S_0x27ec140 .scope module, "stim1" "stimulus_gen" 3 145, 3 33 0, S_0x27b4be0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "in";
    .port_info 2 /OUTPUT 1 "reset";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
    .port_info 5 /INPUT 1 "tb_match";
v0x27ece10_0 .net "clk", 0 0, v0x27ee880_0;  alias, 1 drivers
v0x27ecee0_0 .var "in", 0 0;
v0x27ecfb0_0 .var "reset", 0 0;
v0x27ed0b0_0 .net "tb_match", 0 0, L_0x27ffa30;  alias, 1 drivers
v0x27ed150_0 .var "wavedrom_enable", 0 0;
v0x27ed240_0 .var "wavedrom_title", 511 0;
E_0x279a9f0/0 .event negedge, v0x27a2a90_0;
E_0x279a9f0/1 .event posedge, v0x27a2a90_0;
E_0x279a9f0 .event/or E_0x279a9f0/0, E_0x279a9f0/1;
S_0x27ec3e0 .scope task, "reset_test" "reset_test" 3 41, 3 41 0, S_0x27ec140;
 .timescale -12 -12;
v0x27ec620_0 .var/2u "arfail", 0 0;
v0x27ec700_0 .var "async", 0 0;
v0x27ec7c0_0 .var/2u "datafail", 0 0;
v0x27ec860_0 .var/2u "srfail", 0 0;
E_0x27cee10 .event negedge, v0x27a2a90_0;
TD_tb.stim1.reset_test ;
    %wait E_0x27b1b80;
    %wait E_0x27b1b80;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27ecfb0_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x27b1b80;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x27cee10;
    %load/vec4 v0x27ed0b0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x27ec7c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27ecfb0_0, 0;
    %wait E_0x27b1b80;
    %load/vec4 v0x27ed0b0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x27ec620_0, 0, 1;
    %wait E_0x27b1b80;
    %load/vec4 v0x27ed0b0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x27ec860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27ecfb0_0, 0;
    %load/vec4 v0x27ec860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 55 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x27ec620_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x27ec700_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x27ec7c0_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x27ec700_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 57 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x27ec920 .scope task, "wavedrom_start" "wavedrom_start" 3 68, 3 68 0, S_0x27ec140;
 .timescale -12 -12;
v0x27ecb20_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x27ecc00 .scope task, "wavedrom_stop" "wavedrom_stop" 3 71, 3 71 0, S_0x27ec140;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x27ed3a0 .scope module, "top_module1" "top_module" 3 156, 4 1 0, S_0x27b4be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "out";
P_0x27ed580 .param/l "A" 1 4 9, C4<00>;
P_0x27ed5c0 .param/l "B" 1 4 9, C4<01>;
P_0x27ed600 .param/l "C" 1 4 9, C4<10>;
P_0x27ed640 .param/l "D" 1 4 9, C4<11>;
L_0x7fbca71500a8 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x27ed990_0 .net/2u *"_ivl_0", 1 0, L_0x7fbca71500a8;  1 drivers
v0x27eda90_0 .net "clk", 0 0, v0x27ee880_0;  alias, 1 drivers
v0x27edba0_0 .var "current_state", 1 0;
v0x27edc40_0 .net "in", 0 0, v0x27ecee0_0;  alias, 1 drivers
v0x27edd30_0 .var "next_state", 1 0;
v0x27ede60_0 .net "out", 0 0, L_0x27ff4f0;  alias, 1 drivers
v0x27edf20_0 .net "reset", 0 0, v0x27ecfb0_0;  alias, 1 drivers
E_0x27b24d0 .event posedge, v0x27ebe90_0, v0x27a2a90_0;
E_0x27ed930 .event anyedge, v0x27edba0_0, v0x27a2d50_0;
L_0x27ff4f0 .cmp/eq 2, v0x27edba0_0, L_0x7fbca71500a8;
S_0x27ee090 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 164, 3 164 0, S_0x27b4be0;
 .timescale -12 -12;
E_0x27ee270 .event anyedge, v0x27eecd0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x27eecd0_0;
    %nor/r;
    %assign/vec4 v0x27eecd0_0, 0;
    %wait E_0x27ee270;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x27ec140;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27ecfb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27ecee0_0, 0;
    %wait E_0x27b1b80;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27ecfb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27ecee0_0, 0;
    %wait E_0x27b1b80;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27ecee0_0, 0;
    %wait E_0x27b1b80;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27ecee0_0, 0;
    %wait E_0x27b1b80;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27ecee0_0, 0;
    %wait E_0x27b1b80;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27ecee0_0, 0;
    %wait E_0x27b1b80;
    %wait E_0x27cee10;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27ecfb0_0, 0;
    %wait E_0x27b1b80;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27ecfb0_0, 0;
    %wait E_0x27b1b80;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27ecee0_0, 0;
    %wait E_0x27b1b80;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27ecee0_0, 0;
    %wait E_0x27b1b80;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27ecee0_0, 0;
    %wait E_0x27b1b80;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27ecee0_0, 0;
    %wait E_0x27b1b80;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27ecee0_0, 0;
    %wait E_0x27b1b80;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27ecee0_0, 0;
    %wait E_0x27b1b80;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27ecee0_0, 0;
    %wait E_0x27b1b80;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27ecee0_0, 0;
    %wait E_0x27cee10;
    %fork TD_tb.stim1.wavedrom_stop, S_0x27ecc00;
    %join;
    %pushi/vec4 200, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x279a9f0;
    %vpi_func 3 100 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x27ecee0_0, 0;
    %vpi_func 3 101 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v0x27ecfb0_0, 0;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 104 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x27bedb0;
T_5 ;
Ewait_0 .event/or E_0x27b1920, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x27ebf50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %jmp T_5.4;
T_5.0 ;
    %load/vec4 v0x27a2d50_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.5, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.6, 8;
T_5.5 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.6, 8;
 ; End of false expr.
    %blend;
T_5.6;
    %pad/s 2;
    %store/vec4 v0x27a3550_0, 0, 2;
    %jmp T_5.4;
T_5.1 ;
    %load/vec4 v0x27a2d50_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.7, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.8, 8;
T_5.7 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_5.8, 8;
 ; End of false expr.
    %blend;
T_5.8;
    %pad/s 2;
    %store/vec4 v0x27a3550_0, 0, 2;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v0x27a2d50_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.9, 8;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_5.10, 8;
T_5.9 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.10, 8;
 ; End of false expr.
    %blend;
T_5.10;
    %pad/s 2;
    %store/vec4 v0x27a3550_0, 0, 2;
    %jmp T_5.4;
T_5.3 ;
    %load/vec4 v0x27a2d50_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.11, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.12, 8;
T_5.11 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_5.12, 8;
 ; End of false expr.
    %blend;
T_5.12;
    %pad/s 2;
    %store/vec4 v0x27a3550_0, 0, 2;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x27bedb0;
T_6 ;
    %wait E_0x27b1b80;
    %load/vec4 v0x27ebe90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x27ebf50_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x27a3550_0;
    %assign/vec4 v0x27ebf50_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x27ed3a0;
T_7 ;
    %wait E_0x27ed930;
    %load/vec4 v0x27edba0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x27edd30_0, 0, 2;
    %jmp T_7.5;
T_7.0 ;
    %load/vec4 v0x27edc40_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.6, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_7.7, 8;
T_7.6 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_7.7, 8;
 ; End of false expr.
    %blend;
T_7.7;
    %store/vec4 v0x27edd30_0, 0, 2;
    %jmp T_7.5;
T_7.1 ;
    %load/vec4 v0x27edc40_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.8, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_7.9, 8;
T_7.8 ; End of true expr.
    %pushi/vec4 2, 0, 2;
    %jmp/0 T_7.9, 8;
 ; End of false expr.
    %blend;
T_7.9;
    %store/vec4 v0x27edd30_0, 0, 2;
    %jmp T_7.5;
T_7.2 ;
    %load/vec4 v0x27edc40_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.10, 8;
    %pushi/vec4 3, 0, 2;
    %jmp/1 T_7.11, 8;
T_7.10 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_7.11, 8;
 ; End of false expr.
    %blend;
T_7.11;
    %store/vec4 v0x27edd30_0, 0, 2;
    %jmp T_7.5;
T_7.3 ;
    %load/vec4 v0x27edc40_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.12, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_7.13, 8;
T_7.12 ; End of true expr.
    %pushi/vec4 2, 0, 2;
    %jmp/0 T_7.13, 8;
 ; End of false expr.
    %blend;
T_7.13;
    %store/vec4 v0x27edd30_0, 0, 2;
    %jmp T_7.5;
T_7.5 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x27ed3a0;
T_8 ;
    %wait E_0x27b24d0;
    %load/vec4 v0x27edf20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x27edba0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x27edd30_0;
    %assign/vec4 v0x27edba0_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x27b4be0;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27ee880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27eecd0_0, 0, 1;
    %end;
    .thread T_9, $init;
    .scope S_0x27b4be0;
T_10 ;
T_10.0 ;
    %delay 5, 0;
    %load/vec4 v0x27ee880_0;
    %inv;
    %store/vec4 v0x27ee880_0, 0, 1;
    %jmp T_10.0;
T_10.1 ;
    %end;
    .thread T_10;
    .scope S_0x27b4be0;
T_11 ;
    %vpi_call/w 3 137 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 138 "$dumpvars", 32'sb00000000000000000000000000000001, v0x27ece10_0, v0x27eee30_0, v0x27ee880_0, v0x27ee920_0, v0x27eeb90_0, v0x27eeaf0_0, v0x27ee9c0_0 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x27b4be0;
T_12 ;
    %load/vec4 v0x27eec30_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0x27eec30_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x27eec30_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 173 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_12.1;
T_12.0 ;
    %vpi_call/w 3 174 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_12.1 ;
    %load/vec4 v0x27eec30_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x27eec30_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 176 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 177 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x27eec30_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x27eec30_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 178 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_12, $final;
    .scope S_0x27b4be0;
T_13 ;
    %wait E_0x279a9f0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27eec30_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27eec30_0, 4, 32;
    %load/vec4 v0x27eed90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x27eec30_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %vpi_func 3 189 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27eec30_0, 4, 32;
T_13.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27eec30_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27eec30_0, 4, 32;
T_13.0 ;
    %load/vec4 v0x27eeaf0_0;
    %load/vec4 v0x27eeaf0_0;
    %load/vec4 v0x27ee9c0_0;
    %xor;
    %load/vec4 v0x27eeaf0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.4, 6;
    %load/vec4 v0x27eec30_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.6, 4;
    %vpi_func 3 193 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27eec30_0, 4, 32;
T_13.6 ;
    %load/vec4 v0x27eec30_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27eec30_0, 4, 32;
T_13.4 ;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/fsm3s/fsm3s_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can55_depth0/machine/fsm3s/iter0/response26/top_module.sv";
