<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1851" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1851{left:96px;bottom:48px;letter-spacing:-0.15px;}
#t2_1851{left:483px;bottom:48px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t3_1851{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t4_1851{left:601px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.71px;}
#t5_1851{left:101px;bottom:944px;letter-spacing:-0.13px;}
#t6_1851{left:139px;bottom:944px;letter-spacing:0.09px;}
#t7_1851{left:385px;bottom:941px;letter-spacing:0.12px;word-spacing:0.08px;}
#t8_1851{left:385px;bottom:923px;letter-spacing:0.13px;word-spacing:-1.5px;}
#t9_1851{left:489px;bottom:932px;letter-spacing:0.13px;word-spacing:-0.04px;}
#ta_1851{left:588px;bottom:932px;letter-spacing:0.12px;}
#tb_1851{left:157px;bottom:920px;letter-spacing:0.11px;}
#tc_1851{left:101px;bottom:896px;letter-spacing:0.18px;}
#td_1851{left:163px;bottom:896px;letter-spacing:0.1px;word-spacing:-0.23px;}
#te_1851{left:101px;bottom:877px;letter-spacing:0.14px;}
#tf_1851{left:385px;bottom:883px;letter-spacing:0.12px;word-spacing:0.08px;}
#tg_1851{left:385px;bottom:865px;letter-spacing:0.13px;word-spacing:-1.5px;}
#th_1851{left:489px;bottom:874px;letter-spacing:0.13px;word-spacing:-0.04px;}
#ti_1851{left:588px;bottom:874px;letter-spacing:0.12px;}
#tj_1851{left:157px;bottom:853px;letter-spacing:0.14px;word-spacing:-0.02px;}
#tk_1851{left:101px;bottom:828px;letter-spacing:0.2px;}
#tl_1851{left:160px;bottom:828px;letter-spacing:0.11px;word-spacing:-0.02px;}
#tm_1851{left:101px;bottom:810px;letter-spacing:0.13px;}
#tn_1851{left:385px;bottom:816px;letter-spacing:0.12px;word-spacing:0.08px;}
#to_1851{left:385px;bottom:798px;letter-spacing:0.13px;word-spacing:-1.5px;}
#tp_1851{left:489px;bottom:807px;letter-spacing:0.13px;word-spacing:-0.04px;}
#tq_1851{left:588px;bottom:827px;letter-spacing:0.12px;}
#tr_1851{left:588px;bottom:805px;letter-spacing:0.14px;word-spacing:0.39px;}
#ts_1851{left:588px;bottom:787px;letter-spacing:0.14px;word-spacing:0.41px;}
#tt_1851{left:158px;bottom:786px;letter-spacing:0.14px;word-spacing:-0.02px;}
#tu_1851{left:101px;bottom:761px;letter-spacing:0.17px;}
#tv_1851{left:144px;bottom:761px;letter-spacing:0.15px;word-spacing:-0.44px;}
#tw_1851{left:385px;bottom:752px;letter-spacing:0.12px;word-spacing:0.07px;}
#tx_1851{left:385px;bottom:734px;letter-spacing:0.1px;word-spacing:-0.04px;}
#ty_1851{left:510px;bottom:743px;letter-spacing:0.13px;word-spacing:-0.04px;}
#tz_1851{left:588px;bottom:761px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t10_1851{left:588px;bottom:743px;letter-spacing:0.09px;word-spacing:0.07px;}
#t11_1851{left:588px;bottom:724px;letter-spacing:0.11px;word-spacing:-0.03px;}
#t12_1851{left:158px;bottom:731px;letter-spacing:0.16px;word-spacing:-0.04px;}
#t13_1851{left:101px;bottom:700px;letter-spacing:0.17px;}
#t14_1851{left:145px;bottom:700px;letter-spacing:0.13px;word-spacing:0.07px;}
#t15_1851{left:101px;bottom:682px;letter-spacing:0.11px;word-spacing:-0.03px;}
#t16_1851{left:385px;bottom:676px;letter-spacing:0.12px;word-spacing:0.07px;}
#t17_1851{left:385px;bottom:657px;letter-spacing:0.1px;word-spacing:-0.04px;}
#t18_1851{left:510px;bottom:666px;letter-spacing:0.13px;word-spacing:-0.04px;}
#t19_1851{left:588px;bottom:685px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t1a_1851{left:588px;bottom:666px;letter-spacing:0.09px;word-spacing:0.07px;}
#t1b_1851{left:588px;bottom:648px;letter-spacing:0.11px;word-spacing:-0.03px;}
#t1c_1851{left:158px;bottom:657px;letter-spacing:0.09px;}
#t1d_1851{left:158px;bottom:633px;letter-spacing:0.09px;}
#t1e_1851{left:101px;bottom:608px;letter-spacing:0.21px;}
#t1f_1851{left:134px;bottom:608px;letter-spacing:0.14px;word-spacing:-0.03px;}
#t1g_1851{left:385px;bottom:556px;letter-spacing:0.12px;word-spacing:0.07px;}
#t1h_1851{left:385px;bottom:538px;letter-spacing:0.12px;word-spacing:-0.04px;}
#t1i_1851{left:510px;bottom:547px;letter-spacing:0.13px;word-spacing:-0.04px;}
#t1j_1851{left:588px;bottom:566px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t1k_1851{left:588px;bottom:547px;letter-spacing:0.09px;word-spacing:0.07px;}
#t1l_1851{left:588px;bottom:529px;letter-spacing:0.11px;word-spacing:-0.03px;}
#t1m_1851{left:158px;bottom:584px;letter-spacing:0.09px;}
#t1n_1851{left:158px;bottom:559px;letter-spacing:0.09px;}
#t1o_1851{left:158px;bottom:535px;letter-spacing:0.09px;}
#t1p_1851{left:158px;bottom:511px;letter-spacing:0.13px;word-spacing:-0.04px;}
#t1q_1851{left:158px;bottom:486px;letter-spacing:0.13px;word-spacing:-0.04px;}
#t1r_1851{left:96px;bottom:1038px;letter-spacing:-0.18px;word-spacing:1.21px;}
#t1s_1851{left:161px;bottom:1038px;}
#t1t_1851{left:167px;bottom:1038px;letter-spacing:0.12px;}
#t1u_1851{left:201px;bottom:1038px;letter-spacing:0.16px;word-spacing:0.03px;}
#t1v_1851{left:183px;bottom:1000px;letter-spacing:0.12px;word-spacing:-0.03px;}
#t1w_1851{left:186px;bottom:978px;letter-spacing:0.14px;word-spacing:0.07px;}
#t1x_1851{left:284px;bottom:986px;}
#t1y_1851{left:405px;bottom:1000px;letter-spacing:-0.11px;word-spacing:0.21px;}
#t1z_1851{left:392px;bottom:978px;letter-spacing:0.14px;}
#t20_1851{left:464px;bottom:986px;}
#t21_1851{left:507px;bottom:1010px;letter-spacing:0.11px;}
#t22_1851{left:501px;bottom:991px;letter-spacing:0.13px;}
#t23_1851{left:514px;bottom:969px;letter-spacing:0.14px;}
#t24_1851{left:545px;bottom:976px;}
#t25_1851{left:612px;bottom:1000px;letter-spacing:0.12px;word-spacing:-0.03px;}
#t26_1851{left:595px;bottom:978px;letter-spacing:0.15px;word-spacing:-0.03px;}
#t27_1851{left:693px;bottom:986px;}
#t28_1851{left:739px;bottom:1000px;letter-spacing:0.12px;word-spacing:-0.03px;}
#t29_1851{left:723px;bottom:978px;letter-spacing:0.15px;word-spacing:-0.03px;}
#t2a_1851{left:820px;bottom:986px;}
#t2b_1851{left:101px;bottom:463px;letter-spacing:-0.14px;}
#t2c_1851{left:123px;bottom:447px;letter-spacing:-0.14px;}
#t2d_1851{left:145px;bottom:447px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t2e_1851{left:123px;bottom:430px;letter-spacing:-0.14px;}
#t2f_1851{left:145px;bottom:430px;letter-spacing:-0.12px;word-spacing:-0.35px;}
#t2g_1851{left:145px;bottom:416px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t2h_1851{left:123px;bottom:399px;letter-spacing:-0.14px;}
#t2i_1851{left:145px;bottom:399px;letter-spacing:-0.12px;word-spacing:-0.16px;}
#t2j_1851{left:145px;bottom:385px;letter-spacing:-0.11px;word-spacing:0.03px;}
#t2k_1851{left:123px;bottom:369px;letter-spacing:-0.14px;}
#t2l_1851{left:145px;bottom:369px;letter-spacing:-0.11px;word-spacing:-0.77px;}
#t2m_1851{left:830px;bottom:369px;}
#t2n_1851{left:145px;bottom:355px;letter-spacing:-0.12px;word-spacing:0.45px;}
#t2o_1851{left:830px;bottom:355px;}
#t2p_1851{left:145px;bottom:341px;letter-spacing:-0.13px;word-spacing:0.99px;}
#t2q_1851{left:145px;bottom:327px;letter-spacing:-0.09px;}
#t2r_1851{left:123px;bottom:311px;letter-spacing:-0.14px;}
#t2s_1851{left:145px;bottom:311px;letter-spacing:-0.12px;word-spacing:-0.15px;}
#t2t_1851{left:145px;bottom:297px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t2u_1851{left:123px;bottom:280px;letter-spacing:-0.14px;}
#t2v_1851{left:145px;bottom:280px;letter-spacing:-0.12px;word-spacing:0.19px;}
#t2w_1851{left:145px;bottom:266px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t2x_1851{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_1851{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s2_1851{font-size:15px;font-family:Arial-Bold_61q;color:#000;}
.s3_1851{font-size:15px;font-family:Arial_61s;color:#000;}
.s4_1851{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s5_1851{font-size:18px;font-family:Arial-Bold_62f;color:#000;}
.s6_1851{font-size:12px;font-family:Arial-Bold_61q;color:#000;}
.s7_1851{font-size:14px;font-family:Arial-BoldItalic_623;color:#000;}
.s8_1851{font-size:14px;font-family:Arial-Italic_62c;color:#000;}
.s9_1851{font-size:14px;font-family:Arial-Italic_62g;color:#000;}
.sa_1851{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1851" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_62f;
	src: url("fonts/Arial-Bold_62f.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62g;
	src: url("fonts/Arial-Italic_62g.woff") format("woff");
}

@font-face {
	font-family: Arial_61s;
	src: url("fonts/Arial_61s.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1851Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1851" style="-webkit-user-select: none;"><object width="935" height="1210" data="1851/1851.svg" type="image/svg+xml" id="pdf1851" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1851" class="t s1_1851">584 </span><span id="t2_1851" class="t s1_1851">General-Purpose Instructions in 64-Bit Mode </span>
<span id="t3_1851" class="t s1_1851">AMD64 Technology </span><span id="t4_1851" class="t s1_1851">24594—Rev. 3.35—June 2023 </span>
<span id="t5_1851" class="t s2_1851">WAIT</span><span id="t6_1851" class="t s3_1851">—Wait for Interrupt </span>
<span id="t7_1851" class="t s3_1851">Same as </span>
<span id="t8_1851" class="t s3_1851">legacy mode. </span>
<span id="t9_1851" class="t s3_1851">Not relevant. </span><span id="ta_1851" class="t s3_1851">No GPR register results. </span>
<span id="tb_1851" class="t s3_1851">9B </span>
<span id="tc_1851" class="t s2_1851">WBINVD</span><span id="td_1851" class="t s3_1851">—Writeback and Invalidate All </span>
<span id="te_1851" class="t s3_1851">Caches </span>
<span id="tf_1851" class="t s3_1851">Same as </span>
<span id="tg_1851" class="t s3_1851">legacy mode. </span>
<span id="th_1851" class="t s3_1851">Not relevant. </span><span id="ti_1851" class="t s3_1851">No GPR register results. </span>
<span id="tj_1851" class="t s3_1851">0F 09 </span>
<span id="tk_1851" class="t s2_1851">WRMSR</span><span id="tl_1851" class="t s3_1851">—Write to Model-Specific </span>
<span id="tm_1851" class="t s3_1851">Register </span>
<span id="tn_1851" class="t s3_1851">Same as </span>
<span id="to_1851" class="t s3_1851">legacy mode. </span>
<span id="tp_1851" class="t s3_1851">Not relevant. </span>
<span id="tq_1851" class="t s3_1851">No GPR register results. </span>
<span id="tr_1851" class="t s3_1851">MSR[63:32] = RDX[31:0] </span>
<span id="ts_1851" class="t s3_1851">MSR[31:0] = RAX[31:0] </span>
<span id="tt_1851" class="t s3_1851">0F 30 </span>
<span id="tu_1851" class="t s2_1851">XADD</span><span id="tv_1851" class="t s3_1851">—Exchange and Add </span>
<span id="tw_1851" class="t s3_1851">Promoted to </span>
<span id="tx_1851" class="t s3_1851">64 bits. </span>
<span id="ty_1851" class="t s3_1851">32 bits </span>
<span id="tz_1851" class="t s3_1851">Zero-extends 32- </span>
<span id="t10_1851" class="t s3_1851">bit register </span>
<span id="t11_1851" class="t s3_1851">results to 64 bits. </span>
<span id="t12_1851" class="t s3_1851">0F C1 </span>
<span id="t13_1851" class="t s2_1851">XCHG</span><span id="t14_1851" class="t s3_1851">—Exchange Register/Memory </span>
<span id="t15_1851" class="t s3_1851">with Register </span>
<span id="t16_1851" class="t s3_1851">Promoted to </span>
<span id="t17_1851" class="t s3_1851">64 bits. </span>
<span id="t18_1851" class="t s3_1851">32 bits </span>
<span id="t19_1851" class="t s3_1851">Zero-extends 32- </span>
<span id="t1a_1851" class="t s3_1851">bit register </span>
<span id="t1b_1851" class="t s3_1851">results to 64 bits. </span>
<span id="t1c_1851" class="t s3_1851">87 </span>
<span id="t1d_1851" class="t s3_1851">90 </span>
<span id="t1e_1851" class="t s2_1851">XOR</span><span id="t1f_1851" class="t s3_1851">—Logical Exclusive OR </span>
<span id="t1g_1851" class="t s3_1851">Promoted to </span>
<span id="t1h_1851" class="t s3_1851">64 bits. </span>
<span id="t1i_1851" class="t s3_1851">32 bits </span>
<span id="t1j_1851" class="t s3_1851">Zero-extends 32- </span>
<span id="t1k_1851" class="t s3_1851">bit register </span>
<span id="t1l_1851" class="t s3_1851">results to 64 bits. </span>
<span id="t1m_1851" class="t s3_1851">31 </span>
<span id="t1n_1851" class="t s3_1851">33 </span>
<span id="t1o_1851" class="t s3_1851">35 </span>
<span id="t1p_1851" class="t s3_1851">81 /6 </span>
<span id="t1q_1851" class="t s3_1851">83 /6 </span>
<span id="t1r_1851" class="t s4_1851">Table B</span><span id="t1s_1851" class="t s5_1851">-</span><span id="t1t_1851" class="t s4_1851">1. </span><span id="t1u_1851" class="t s4_1851">Operations and Operands in 64-Bit Mode (continued) </span>
<span id="t1v_1851" class="t s2_1851">Instruction and </span>
<span id="t1w_1851" class="t s2_1851">Opcode (hex) </span>
<span id="t1x_1851" class="t s6_1851">1 </span>
<span id="t1y_1851" class="t s2_1851">Type of </span>
<span id="t1z_1851" class="t s2_1851">Operation </span>
<span id="t20_1851" class="t s6_1851">2 </span>
<span id="t21_1851" class="t s2_1851">Default </span>
<span id="t22_1851" class="t s2_1851">Operand </span>
<span id="t23_1851" class="t s2_1851">Size </span>
<span id="t24_1851" class="t s6_1851">3 </span>
<span id="t25_1851" class="t s2_1851">For 32-Bit </span>
<span id="t26_1851" class="t s2_1851">Operand Size </span>
<span id="t27_1851" class="t s6_1851">4 </span>
<span id="t28_1851" class="t s2_1851">For 64-Bit </span>
<span id="t29_1851" class="t s2_1851">Operand Size </span>
<span id="t2a_1851" class="t s6_1851">4 </span>
<span id="t2b_1851" class="t s7_1851">Notes: </span>
<span id="t2c_1851" class="t s8_1851">1. </span><span id="t2d_1851" class="t s8_1851">See “General Rules for 64-Bit Mode” on page 559, for opcodes that do not appear in this table. </span>
<span id="t2e_1851" class="t s8_1851">2. </span><span id="t2f_1851" class="t s8_1851">The type of operation, excluding considerations of operand size or extension of results. See “General Rules for 64- </span>
<span id="t2g_1851" class="t s8_1851">Bit Mode” on page 559 for definitions of “Promoted to 64 bits” and related topics. </span>
<span id="t2h_1851" class="t s8_1851">3. </span><span id="t2i_1851" class="t s8_1851">If “Type of Operation” is 64 bits, a REX prefix is needed for 64-bit operand size, unless the instruction size defaults </span>
<span id="t2j_1851" class="t s8_1851">to 64 bits. If the operand size is fixed, operand-size overrides are silently ignored. </span>
<span id="t2k_1851" class="t s8_1851">4. </span><span id="t2l_1851" class="t s8_1851">Special actions in 64-bit mode, in addition to legacy-mode actions. Zero or sign extensions apply only to result oper</span><span id="t2m_1851" class="t s9_1851">- </span>
<span id="t2n_1851" class="t s8_1851">ands, not source operands. Unless otherwise stated, 8-bit and 16-bit results leave the high 56 or 48 bits, respec</span><span id="t2o_1851" class="t s9_1851">- </span>
<span id="t2p_1851" class="t s8_1851">tively, of 64-bit destination registers unchanged. Immediates and branch displacements are sign-extended to 64 </span>
<span id="t2q_1851" class="t s8_1851">bits. </span>
<span id="t2r_1851" class="t s8_1851">5. </span><span id="t2s_1851" class="t s8_1851">Any pointer registers (rDI, rSI) or count registers (rCX) are address-sized and default to 64 bits. For 32-bit address </span>
<span id="t2t_1851" class="t s8_1851">size, any pointer and count registers are zero-extended to 64 bits. </span>
<span id="t2u_1851" class="t s8_1851">6. </span><span id="t2v_1851" class="t s8_1851">The default operand size can be overridden to 16 bits with 66h prefix, but there is no 32-bit operand-size override </span>
<span id="t2w_1851" class="t s8_1851">in 64-bit mode. </span>
<span id="t2x_1851" class="t sa_1851">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
