Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date              : Sun Jan 14 17:06:53 2024
| Host              : inf139-desktop running 64-bit Ubuntu 22.04.3 LTS
| Command           : report_timing -file hdl_128_1_1_2/timing.post_synth.txt
| Design            : fullSysGen
| Device            : xcu280-fsvh2892
| Speed File        : -2L  PRODUCTION 1.30 05-01-2022
| Temperature Grade : E
-----------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.993ns  (required time - arrival time)
  Source:                 stealSide/virtualStealServers_0/fifoTailReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            stealSide/virtualStealServers_0/rPause_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        2.911ns  (logic 1.080ns (37.101%)  route 1.831ns (62.899%))
  Logic Levels:           18  (CARRY8=13 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=167690, unset)       0.000     0.000    stealSide/virtualStealServers_0/clock
                         FDRE                                         r  stealSide/virtualStealServers_0/fifoTailReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.077 r  stealSide/virtualStealServers_0/fifoTailReg_reg[1]/Q
                         net (fo=14, unplaced)        0.133     0.210    stealSide/virtualStealServers_0/_io_write_address_bits_T[6]
                         LUT4 (Prop_LUT4_I0_O)        0.139     0.349 r  stealSide/virtualStealServers_0/task_stealSide_vss_axi_full_0_ARLEN[3]_INST_0_i_209/O
                         net (fo=1, unplaced)         0.242     0.591    stealSide/virtualStealServers_0/task_stealSide_vss_axi_full_0_ARLEN[3]_INST_0_i_209_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.140     0.731 r  stealSide/virtualStealServers_0/task_stealSide_vss_axi_full_0_ARLEN[3]_INST_0_i_154/CO[7]
                         net (fo=1, unplaced)         0.005     0.736    stealSide/virtualStealServers_0/task_stealSide_vss_axi_full_0_ARLEN[3]_INST_0_i_154_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.022     0.758 r  stealSide/virtualStealServers_0/task_stealSide_vss_axi_full_0_ARLEN[3]_INST_0_i_106/CO[7]
                         net (fo=1, unplaced)         0.005     0.763    stealSide/virtualStealServers_0/task_stealSide_vss_axi_full_0_ARLEN[3]_INST_0_i_106_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.022     0.785 r  stealSide/virtualStealServers_0/task_stealSide_vss_axi_full_0_ARLEN[3]_INST_0_i_50/CO[7]
                         net (fo=1, unplaced)         0.005     0.790    stealSide/virtualStealServers_0/task_stealSide_vss_axi_full_0_ARLEN[3]_INST_0_i_50_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.022     0.812 r  stealSide/virtualStealServers_0/task_stealSide_vss_axi_full_0_ARLEN[3]_INST_0_i_9/CO[7]
                         net (fo=151, unplaced)       0.306     1.118    stealSide/virtualStealServers_0/task_stealSide_vss_axi_full_0_ARLEN[3]_INST_0_i_9_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.053     1.171 r  stealSide/virtualStealServers_0/lengthHistroy[4]_i_1/O
                         net (fo=2, unplaced)         0.210     1.381    stealSide/virtualStealServers_0/lengthHistroy[4]_i_1_n_0
                         CARRY8 (Prop_CARRY8_DI[1]_CO[7])
                                                      0.127     1.508 r  stealSide/virtualStealServers_0/FSM_onehot_stateReg_reg[7]_i_132/CO[7]
                         net (fo=1, unplaced)         0.005     1.513    stealSide/virtualStealServers_0/FSM_onehot_stateReg_reg[7]_i_132_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.022     1.535 r  stealSide/virtualStealServers_0/FSM_onehot_stateReg_reg[7]_i_115/CO[7]
                         net (fo=1, unplaced)         0.005     1.540    stealSide/virtualStealServers_0/FSM_onehot_stateReg_reg[7]_i_115_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.022     1.562 r  stealSide/virtualStealServers_0/FSM_onehot_stateReg_reg[7]_i_97/CO[7]
                         net (fo=1, unplaced)         0.005     1.567    stealSide/virtualStealServers_0/FSM_onehot_stateReg_reg[7]_i_97_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.022     1.589 r  stealSide/virtualStealServers_0/FSM_onehot_stateReg_reg[7]_i_79/CO[7]
                         net (fo=1, unplaced)         0.005     1.594    stealSide/virtualStealServers_0/FSM_onehot_stateReg_reg[7]_i_79_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.022     1.616 r  stealSide/virtualStealServers_0/FSM_onehot_stateReg_reg[7]_i_61/CO[7]
                         net (fo=1, unplaced)         0.005     1.621    stealSide/virtualStealServers_0/FSM_onehot_stateReg_reg[7]_i_61_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.022     1.643 r  stealSide/virtualStealServers_0/FSM_onehot_stateReg_reg[7]_i_38/CO[7]
                         net (fo=1, unplaced)         0.005     1.648    stealSide/virtualStealServers_0/FSM_onehot_stateReg_reg[7]_i_38_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.022     1.670 r  stealSide/virtualStealServers_0/FSM_onehot_stateReg_reg[7]_i_28/CO[7]
                         net (fo=1, unplaced)         0.005     1.675    stealSide/virtualStealServers_0/FSM_onehot_stateReg_reg[7]_i_28_n_0
                         CARRY8 (Prop_CARRY8_CI_O[2])
                                                      0.067     1.742 r  stealSide/virtualStealServers_0/FSM_onehot_stateReg_reg[7]_i_27/O[2]
                         net (fo=1, unplaced)         0.185     1.927    stealSide/virtualStealServers_0/FSM_onehot_stateReg_reg[7]_i_27_n_13
                         LUT2 (Prop_LUT2_I1_O)        0.037     1.964 r  stealSide/virtualStealServers_0/FSM_onehot_stateReg[7]_i_10/O
                         net (fo=1, unplaced)         0.029     1.993    stealSide/virtualStealServers_0/FSM_onehot_stateReg[7]_i_10_n_0
                         CARRY8 (Prop_CARRY8_S[5]_CO[7])
                                                      0.166     2.159 f  stealSide/virtualStealServers_0/FSM_onehot_stateReg_reg[7]_i_3/CO[7]
                         net (fo=69, unplaced)        0.290     2.449    stealSide/virtualStealServers_0/FSM_onehot_stateReg_reg[7]_i_3_n_0
                         LUT3 (Prop_LUT3_I0_O)        0.038     2.487 r  stealSide/virtualStealServers_0/FSM_onehot_stateReg[5]_i_2__126/O
                         net (fo=10, unplaced)        0.218     2.705    stealSide/virtualStealServers_0/wrReqData__deq/rPause_reg[7]_1
                         LUT6 (Prop_LUT6_I4_O)        0.038     2.743 r  stealSide/virtualStealServers_0/wrReqData__deq/rPause[7]_i_1/O
                         net (fo=8, unplaced)         0.168     2.911    stealSide/virtualStealServers_0/wrReqData__deq_n_80
                         FDRE                                         r  stealSide/virtualStealServers_0/rPause_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clock (IN)
                         net (fo=167690, unset)       0.000     4.000    stealSide/virtualStealServers_0/clock
                         FDRE                                         r  stealSide/virtualStealServers_0/rPause_reg[0]/C
                         clock pessimism              0.000     4.000    
                         clock uncertainty           -0.035     3.965    
                         FDRE (Setup_FDRE_C_CE)      -0.061     3.904    stealSide/virtualStealServers_0/rPause_reg[0]
  -------------------------------------------------------------------
                         required time                          3.904    
                         arrival time                          -2.911    
  -------------------------------------------------------------------
                         slack                                  0.993    




