--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/rommac/Storage/apps/Xilinx_old/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce
-intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml pong.twx pong.ncd -o pong.twr
pong.pcf -ucf pong.ucf

Design file:              pong.ncd
Physical constraint file: pong.pcf
Device,package,speed:     xc3s50a,tq144,-4 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "instance_name/CLKIN_IBUFG" PERIOD = 83.3333333 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  20.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "instance_name/CLKIN_IBUFG" PERIOD = 83.3333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 63.333ns (period - (min low pulse limit / (low pulse / period)))
  Period: 83.333ns
  Low pulse: 41.666ns
  Low pulse limit: 10.000ns (Tdcmpw_CLKIN_10_25)
  Physical resource: instance_name/DCM_SP_INST/CLKIN
  Logical resource: instance_name/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: instance_name/CLKIN_IBUFG
--------------------------------------------------------------------------------
Slack: 63.333ns (period - (min high pulse limit / (high pulse / period)))
  Period: 83.333ns
  High pulse: 41.666ns
  High pulse limit: 10.000ns (Tdcmpw_CLKIN_10_25)
  Physical resource: instance_name/DCM_SP_INST/CLKIN
  Logical resource: instance_name/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: instance_name/CLKIN_IBUFG
--------------------------------------------------------------------------------
Slack: 79.334ns (period - min period limit)
  Period: 83.333ns
  Min period limit: 3.999ns (250.063MHz) (Tdcmpc)
  Physical resource: instance_name/DCM_SP_INST/CLKIN
  Logical resource: instance_name/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: instance_name/CLKIN_IBUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "instance_name/CLKFX_BUF" derived 
from  NET "instance_name/CLKIN_IBUFG" PERIOD = 83.3333333 ns HIGH 50%;  divided 
by 2.08 to 40.000 nS and duty cycle corrected to HIGH 19.999 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 18700 paths analyzed, 468 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.827ns.
--------------------------------------------------------------------------------

Paths for end point inst_pad/update2_0 (SLICE_X8Y11.SR), 1489 paths
--------------------------------------------------------------------------------
Slack (setup path):     27.173ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_pad/y_ball_pos_4 (FF)
  Destination:          inst_pad/update2_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      12.777ns (Levels of Logic = 7)
  Clock Path Skew:      -0.050ns (0.227 - 0.277)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: inst_pad/y_ball_pos_4 to inst_pad/update2_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y11.YQ       Tcko                  0.676   inst_pad/y_ball_pos<5>
                                                       inst_pad/y_ball_pos_4
    SLICE_X10Y7.G3       net (fanout=28)       1.310   inst_pad/y_ball_pos<4>
    SLICE_X10Y7.Y        Tilo                  0.707   inst_pad/N34
                                                       inst_pad/Madd_add0000_addsub0000_xor<5>111
    SLICE_X10Y7.F3       net (fanout=4)        0.161   inst_pad/N70
    SLICE_X10Y7.X        Tilo                  0.692   inst_pad/N34
                                                       inst_pad/Madd_add0000_addsub0000_xor<8>111
    SLICE_X8Y7.F2        net (fanout=4)        0.468   inst_pad/N34
    SLICE_X8Y7.X         Tilo                  0.692   inst_pad/add0000_addsub0000<8>
                                                       inst_pad/Madd_add0000_addsub0000_xor<8>1
    SLICE_X15Y9.F1       net (fanout=6)        1.150   inst_pad/add0000_addsub0000<8>
    SLICE_X15Y9.COUT     Topcyf                1.195   inst_pad/Mcompar_update2_cmp_lt0004_cy<9>
                                                       inst_pad/Mcompar_update2_cmp_lt0004_lut<8>
                                                       inst_pad/Mcompar_update2_cmp_lt0004_cy<8>
                                                       inst_pad/Mcompar_update2_cmp_lt0004_cy<9>
    SLICE_X8Y14.G2       net (fanout=1)        1.061   inst_pad/Mcompar_update2_cmp_lt0004_cy<9>
    SLICE_X8Y14.Y        Tilo                  0.707   N691
                                                       inst_pad/hit_reset_not00012257
    SLICE_X9Y14.F1       net (fanout=5)        0.283   inst_pad/N107
    SLICE_X9Y14.X        Tilo                  0.643   N55
                                                       inst_pad/hit_reset_not000122_SW0_SW0
    SLICE_X9Y10.F2       net (fanout=1)        0.367   N55
    SLICE_X9Y10.X        Tilo                  0.643   inst_pad/update2_or0000
                                                       inst_pad/update2_or00001
    SLICE_X8Y11.SR       net (fanout=1)        1.155   inst_pad/update2_or0000
    SLICE_X8Y11.CLK      Tsrck                 0.867   inst_pad/update2<0>
                                                       inst_pad/update2_0
    -------------------------------------------------  ---------------------------
    Total                                     12.777ns (6.822ns logic, 5.955ns route)
                                                       (53.4% logic, 46.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     27.233ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_pad/y_ball_pos_6 (FF)
  Destination:          inst_pad/update2_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      12.717ns (Levels of Logic = 6)
  Clock Path Skew:      -0.050ns (0.227 - 0.277)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: inst_pad/y_ball_pos_6 to inst_pad/update2_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y10.YQ       Tcko                  0.676   inst_pad/y_ball_pos<7>
                                                       inst_pad/y_ball_pos_6
    SLICE_X10Y7.F4       net (fanout=22)       2.118   inst_pad/y_ball_pos<6>
    SLICE_X10Y7.X        Tilo                  0.692   inst_pad/N34
                                                       inst_pad/Madd_add0000_addsub0000_xor<8>111
    SLICE_X8Y7.F2        net (fanout=4)        0.468   inst_pad/N34
    SLICE_X8Y7.X         Tilo                  0.692   inst_pad/add0000_addsub0000<8>
                                                       inst_pad/Madd_add0000_addsub0000_xor<8>1
    SLICE_X15Y9.F1       net (fanout=6)        1.150   inst_pad/add0000_addsub0000<8>
    SLICE_X15Y9.COUT     Topcyf                1.195   inst_pad/Mcompar_update2_cmp_lt0004_cy<9>
                                                       inst_pad/Mcompar_update2_cmp_lt0004_lut<8>
                                                       inst_pad/Mcompar_update2_cmp_lt0004_cy<8>
                                                       inst_pad/Mcompar_update2_cmp_lt0004_cy<9>
    SLICE_X8Y14.G2       net (fanout=1)        1.061   inst_pad/Mcompar_update2_cmp_lt0004_cy<9>
    SLICE_X8Y14.Y        Tilo                  0.707   N691
                                                       inst_pad/hit_reset_not00012257
    SLICE_X9Y14.F1       net (fanout=5)        0.283   inst_pad/N107
    SLICE_X9Y14.X        Tilo                  0.643   N55
                                                       inst_pad/hit_reset_not000122_SW0_SW0
    SLICE_X9Y10.F2       net (fanout=1)        0.367   N55
    SLICE_X9Y10.X        Tilo                  0.643   inst_pad/update2_or0000
                                                       inst_pad/update2_or00001
    SLICE_X8Y11.SR       net (fanout=1)        1.155   inst_pad/update2_or0000
    SLICE_X8Y11.CLK      Tsrck                 0.867   inst_pad/update2<0>
                                                       inst_pad/update2_0
    -------------------------------------------------  ---------------------------
    Total                                     12.717ns (6.115ns logic, 6.602ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     27.355ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_pad/y_pos_bar_top_6 (FF)
  Destination:          inst_pad/update2_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      12.513ns (Levels of Logic = 6)
  Clock Path Skew:      -0.132ns (0.421 - 0.553)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: inst_pad/y_pos_bar_top_6 to inst_pad/update2_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y3.XQ       Tcko                  0.591   inst_pad/y_pos_bar_top<6>
                                                       inst_pad/y_pos_bar_top_6
    SLICE_X19Y5.G3       net (fanout=26)       1.681   inst_pad/y_pos_bar_top<6>
    SLICE_X19Y5.Y        Tilo                  0.648   inst_pad/add0004_addsub0000<8>
                                                       inst_pad/Madd_add0004_addsub0000_cy<7>11_SW0
    SLICE_X19Y5.F3       net (fanout=2)        0.931   N47
    SLICE_X19Y5.X        Tilo                  0.643   inst_pad/add0004_addsub0000<8>
                                                       inst_pad/add0004_addsub0000<8>1
    SLICE_X15Y9.F2       net (fanout=3)        1.098   inst_pad/add0004_addsub0000<8>
    SLICE_X15Y9.COUT     Topcyf                1.195   inst_pad/Mcompar_update2_cmp_lt0004_cy<9>
                                                       inst_pad/Mcompar_update2_cmp_lt0004_lut<8>
                                                       inst_pad/Mcompar_update2_cmp_lt0004_cy<8>
                                                       inst_pad/Mcompar_update2_cmp_lt0004_cy<9>
    SLICE_X8Y14.G2       net (fanout=1)        1.061   inst_pad/Mcompar_update2_cmp_lt0004_cy<9>
    SLICE_X8Y14.Y        Tilo                  0.707   N691
                                                       inst_pad/hit_reset_not00012257
    SLICE_X9Y14.F1       net (fanout=5)        0.283   inst_pad/N107
    SLICE_X9Y14.X        Tilo                  0.643   N55
                                                       inst_pad/hit_reset_not000122_SW0_SW0
    SLICE_X9Y10.F2       net (fanout=1)        0.367   N55
    SLICE_X9Y10.X        Tilo                  0.643   inst_pad/update2_or0000
                                                       inst_pad/update2_or00001
    SLICE_X8Y11.SR       net (fanout=1)        1.155   inst_pad/update2_or0000
    SLICE_X8Y11.CLK      Tsrck                 0.867   inst_pad/update2<0>
                                                       inst_pad/update2_0
    -------------------------------------------------  ---------------------------
    Total                                     12.513ns (5.937ns logic, 6.576ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------

Paths for end point inst_pad/update2_1 (SLICE_X8Y11.SR), 1489 paths
--------------------------------------------------------------------------------
Slack (setup path):     27.173ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_pad/y_ball_pos_4 (FF)
  Destination:          inst_pad/update2_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      12.777ns (Levels of Logic = 7)
  Clock Path Skew:      -0.050ns (0.227 - 0.277)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: inst_pad/y_ball_pos_4 to inst_pad/update2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y11.YQ       Tcko                  0.676   inst_pad/y_ball_pos<5>
                                                       inst_pad/y_ball_pos_4
    SLICE_X10Y7.G3       net (fanout=28)       1.310   inst_pad/y_ball_pos<4>
    SLICE_X10Y7.Y        Tilo                  0.707   inst_pad/N34
                                                       inst_pad/Madd_add0000_addsub0000_xor<5>111
    SLICE_X10Y7.F3       net (fanout=4)        0.161   inst_pad/N70
    SLICE_X10Y7.X        Tilo                  0.692   inst_pad/N34
                                                       inst_pad/Madd_add0000_addsub0000_xor<8>111
    SLICE_X8Y7.F2        net (fanout=4)        0.468   inst_pad/N34
    SLICE_X8Y7.X         Tilo                  0.692   inst_pad/add0000_addsub0000<8>
                                                       inst_pad/Madd_add0000_addsub0000_xor<8>1
    SLICE_X15Y9.F1       net (fanout=6)        1.150   inst_pad/add0000_addsub0000<8>
    SLICE_X15Y9.COUT     Topcyf                1.195   inst_pad/Mcompar_update2_cmp_lt0004_cy<9>
                                                       inst_pad/Mcompar_update2_cmp_lt0004_lut<8>
                                                       inst_pad/Mcompar_update2_cmp_lt0004_cy<8>
                                                       inst_pad/Mcompar_update2_cmp_lt0004_cy<9>
    SLICE_X8Y14.G2       net (fanout=1)        1.061   inst_pad/Mcompar_update2_cmp_lt0004_cy<9>
    SLICE_X8Y14.Y        Tilo                  0.707   N691
                                                       inst_pad/hit_reset_not00012257
    SLICE_X9Y14.F1       net (fanout=5)        0.283   inst_pad/N107
    SLICE_X9Y14.X        Tilo                  0.643   N55
                                                       inst_pad/hit_reset_not000122_SW0_SW0
    SLICE_X9Y10.F2       net (fanout=1)        0.367   N55
    SLICE_X9Y10.X        Tilo                  0.643   inst_pad/update2_or0000
                                                       inst_pad/update2_or00001
    SLICE_X8Y11.SR       net (fanout=1)        1.155   inst_pad/update2_or0000
    SLICE_X8Y11.CLK      Tsrck                 0.867   inst_pad/update2<0>
                                                       inst_pad/update2_1
    -------------------------------------------------  ---------------------------
    Total                                     12.777ns (6.822ns logic, 5.955ns route)
                                                       (53.4% logic, 46.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     27.233ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_pad/y_ball_pos_6 (FF)
  Destination:          inst_pad/update2_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      12.717ns (Levels of Logic = 6)
  Clock Path Skew:      -0.050ns (0.227 - 0.277)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: inst_pad/y_ball_pos_6 to inst_pad/update2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y10.YQ       Tcko                  0.676   inst_pad/y_ball_pos<7>
                                                       inst_pad/y_ball_pos_6
    SLICE_X10Y7.F4       net (fanout=22)       2.118   inst_pad/y_ball_pos<6>
    SLICE_X10Y7.X        Tilo                  0.692   inst_pad/N34
                                                       inst_pad/Madd_add0000_addsub0000_xor<8>111
    SLICE_X8Y7.F2        net (fanout=4)        0.468   inst_pad/N34
    SLICE_X8Y7.X         Tilo                  0.692   inst_pad/add0000_addsub0000<8>
                                                       inst_pad/Madd_add0000_addsub0000_xor<8>1
    SLICE_X15Y9.F1       net (fanout=6)        1.150   inst_pad/add0000_addsub0000<8>
    SLICE_X15Y9.COUT     Topcyf                1.195   inst_pad/Mcompar_update2_cmp_lt0004_cy<9>
                                                       inst_pad/Mcompar_update2_cmp_lt0004_lut<8>
                                                       inst_pad/Mcompar_update2_cmp_lt0004_cy<8>
                                                       inst_pad/Mcompar_update2_cmp_lt0004_cy<9>
    SLICE_X8Y14.G2       net (fanout=1)        1.061   inst_pad/Mcompar_update2_cmp_lt0004_cy<9>
    SLICE_X8Y14.Y        Tilo                  0.707   N691
                                                       inst_pad/hit_reset_not00012257
    SLICE_X9Y14.F1       net (fanout=5)        0.283   inst_pad/N107
    SLICE_X9Y14.X        Tilo                  0.643   N55
                                                       inst_pad/hit_reset_not000122_SW0_SW0
    SLICE_X9Y10.F2       net (fanout=1)        0.367   N55
    SLICE_X9Y10.X        Tilo                  0.643   inst_pad/update2_or0000
                                                       inst_pad/update2_or00001
    SLICE_X8Y11.SR       net (fanout=1)        1.155   inst_pad/update2_or0000
    SLICE_X8Y11.CLK      Tsrck                 0.867   inst_pad/update2<0>
                                                       inst_pad/update2_1
    -------------------------------------------------  ---------------------------
    Total                                     12.717ns (6.115ns logic, 6.602ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     27.355ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_pad/y_pos_bar_top_6 (FF)
  Destination:          inst_pad/update2_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      12.513ns (Levels of Logic = 6)
  Clock Path Skew:      -0.132ns (0.421 - 0.553)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: inst_pad/y_pos_bar_top_6 to inst_pad/update2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y3.XQ       Tcko                  0.591   inst_pad/y_pos_bar_top<6>
                                                       inst_pad/y_pos_bar_top_6
    SLICE_X19Y5.G3       net (fanout=26)       1.681   inst_pad/y_pos_bar_top<6>
    SLICE_X19Y5.Y        Tilo                  0.648   inst_pad/add0004_addsub0000<8>
                                                       inst_pad/Madd_add0004_addsub0000_cy<7>11_SW0
    SLICE_X19Y5.F3       net (fanout=2)        0.931   N47
    SLICE_X19Y5.X        Tilo                  0.643   inst_pad/add0004_addsub0000<8>
                                                       inst_pad/add0004_addsub0000<8>1
    SLICE_X15Y9.F2       net (fanout=3)        1.098   inst_pad/add0004_addsub0000<8>
    SLICE_X15Y9.COUT     Topcyf                1.195   inst_pad/Mcompar_update2_cmp_lt0004_cy<9>
                                                       inst_pad/Mcompar_update2_cmp_lt0004_lut<8>
                                                       inst_pad/Mcompar_update2_cmp_lt0004_cy<8>
                                                       inst_pad/Mcompar_update2_cmp_lt0004_cy<9>
    SLICE_X8Y14.G2       net (fanout=1)        1.061   inst_pad/Mcompar_update2_cmp_lt0004_cy<9>
    SLICE_X8Y14.Y        Tilo                  0.707   N691
                                                       inst_pad/hit_reset_not00012257
    SLICE_X9Y14.F1       net (fanout=5)        0.283   inst_pad/N107
    SLICE_X9Y14.X        Tilo                  0.643   N55
                                                       inst_pad/hit_reset_not000122_SW0_SW0
    SLICE_X9Y10.F2       net (fanout=1)        0.367   N55
    SLICE_X9Y10.X        Tilo                  0.643   inst_pad/update2_or0000
                                                       inst_pad/update2_or00001
    SLICE_X8Y11.SR       net (fanout=1)        1.155   inst_pad/update2_or0000
    SLICE_X8Y11.CLK      Tsrck                 0.867   inst_pad/update2<0>
                                                       inst_pad/update2_1
    -------------------------------------------------  ---------------------------
    Total                                     12.513ns (5.937ns logic, 6.576ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------

Paths for end point inst_pad/x_ball_dir (SLICE_X5Y13.CE), 1487 paths
--------------------------------------------------------------------------------
Slack (setup path):     28.197ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_pad/y_pos_bar_top_2_4 (FF)
  Destination:          inst_pad/x_ball_dir (FF)
  Requirement:          40.000ns
  Data Path Delay:      11.785ns (Levels of Logic = 7)
  Clock Path Skew:      -0.018ns (0.223 - 0.241)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: inst_pad/y_pos_bar_top_2_4 to inst_pad/x_ball_dir
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y12.XQ      Tcko                  0.631   inst_pad/y_pos_bar_top_2<4>
                                                       inst_pad/y_pos_bar_top_2_4
    SLICE_X10Y10.G2      net (fanout=17)       1.179   inst_pad/y_pos_bar_top_2<4>
    SLICE_X10Y10.Y       Tilo                  0.707   inst_pad/N40
                                                       inst_pad/y_pos_bar_top_2_and0000_inv2_SW0
    SLICE_X10Y10.F4      net (fanout=4)        0.147   N35
    SLICE_X10Y10.X       Tilo                  0.692   inst_pad/N40
                                                       inst_pad/Madd_add0001_addsub0000_xor<8>13
    SLICE_X4Y9.F1        net (fanout=10)       0.924   inst_pad/N40
    SLICE_X4Y9.X         Tilo                  0.692   inst_pad/add0001_addsub0000<7>
                                                       inst_pad/Madd_add0001_addsub0000_xor<7>11
    SLICE_X6Y7.BY        net (fanout=2)        0.705   inst_pad/add0001_addsub0000<7>
    SLICE_X6Y7.COUT      Tbycy                 1.095   inst_pad/Mcompar_update2_cmp_gt0000_cy<7>
                                                       inst_pad/Mcompar_update2_cmp_gt0000_cy<7>
    SLICE_X6Y8.CIN       net (fanout=1)        0.000   inst_pad/Mcompar_update2_cmp_gt0000_cy<7>
    SLICE_X6Y8.COUT      Tbyp                  0.156   inst_pad/Mcompar_update2_cmp_gt0000_cy<9>
                                                       inst_pad/Mcompar_update2_cmp_gt0000_cy<8>
                                                       inst_pad/Mcompar_update2_cmp_gt0000_cy<9>
    SLICE_X4Y11.F1       net (fanout=4)        1.499   inst_pad/Mcompar_update2_cmp_gt0000_cy<9>
    SLICE_X4Y11.X        Tilo                  0.692   inst_pad/hit_reset_not00012124
                                                       inst_pad/hit_reset_not00012124
    SLICE_X8Y12.G1       net (fanout=5)        1.026   inst_pad/hit_reset_not00012124
    SLICE_X8Y12.Y        Tilo                  0.707   inst_pad/y_ball_dir_not0001
                                                       inst_pad/x_ball_dir_not00011
    SLICE_X5Y13.CE       net (fanout=1)        0.622   inst_pad/x_ball_dir_not0001
    SLICE_X5Y13.CLK      Tceck                 0.311   inst_pad/x_ball_dir
                                                       inst_pad/x_ball_dir
    -------------------------------------------------  ---------------------------
    Total                                     11.785ns (5.683ns logic, 6.102ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     28.225ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_pad/y_ball_pos_4 (FF)
  Destination:          inst_pad/x_ball_dir (FF)
  Requirement:          40.000ns
  Data Path Delay:      11.721ns (Levels of Logic = 6)
  Clock Path Skew:      -0.054ns (0.223 - 0.277)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: inst_pad/y_ball_pos_4 to inst_pad/x_ball_dir
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y11.YQ       Tcko                  0.676   inst_pad/y_ball_pos<5>
                                                       inst_pad/y_ball_pos_4
    SLICE_X10Y7.G3       net (fanout=28)       1.310   inst_pad/y_ball_pos<4>
    SLICE_X10Y7.Y        Tilo                  0.707   inst_pad/N34
                                                       inst_pad/Madd_add0000_addsub0000_xor<5>111
    SLICE_X10Y7.F3       net (fanout=4)        0.161   inst_pad/N70
    SLICE_X10Y7.X        Tilo                  0.692   inst_pad/N34
                                                       inst_pad/Madd_add0000_addsub0000_xor<8>111
    SLICE_X8Y7.F2        net (fanout=4)        0.468   inst_pad/N34
    SLICE_X8Y7.X         Tilo                  0.692   inst_pad/add0000_addsub0000<8>
                                                       inst_pad/Madd_add0000_addsub0000_xor<8>1
    SLICE_X17Y9.F1       net (fanout=6)        1.830   inst_pad/add0000_addsub0000<8>
    SLICE_X17Y9.COUT     Topcyf                1.195   inst_pad/Mcompar_update2_cmp_gt0007_cy<9>
                                                       inst_pad/Mcompar_update2_cmp_gt0007_lut<8>
                                                       inst_pad/Mcompar_update2_cmp_gt0007_cy<8>
                                                       inst_pad/Mcompar_update2_cmp_gt0007_cy<9>
    SLICE_X9Y10.G3       net (fanout=2)        1.197   inst_pad/Mcompar_update2_cmp_gt0007_cy<9>
    SLICE_X9Y10.Y        Tilo                  0.648   inst_pad/update2_or0000
                                                       inst_pad/hit_reset_not0001214
    SLICE_X8Y12.G3       net (fanout=5)        0.505   inst_pad/hit_reset_not0001214
    SLICE_X8Y12.Y        Tilo                  0.707   inst_pad/y_ball_dir_not0001
                                                       inst_pad/x_ball_dir_not00011
    SLICE_X5Y13.CE       net (fanout=1)        0.622   inst_pad/x_ball_dir_not0001
    SLICE_X5Y13.CLK      Tceck                 0.311   inst_pad/x_ball_dir
                                                       inst_pad/x_ball_dir
    -------------------------------------------------  ---------------------------
    Total                                     11.721ns (5.628ns logic, 6.093ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     28.227ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_pad/y_ball_pos_4 (FF)
  Destination:          inst_pad/x_ball_dir (FF)
  Requirement:          40.000ns
  Data Path Delay:      11.719ns (Levels of Logic = 7)
  Clock Path Skew:      -0.054ns (0.223 - 0.277)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: inst_pad/y_ball_pos_4 to inst_pad/x_ball_dir
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y11.YQ       Tcko                  0.676   inst_pad/y_ball_pos<5>
                                                       inst_pad/y_ball_pos_4
    SLICE_X10Y7.G3       net (fanout=28)       1.310   inst_pad/y_ball_pos<4>
    SLICE_X10Y7.Y        Tilo                  0.707   inst_pad/N34
                                                       inst_pad/Madd_add0000_addsub0000_xor<5>111
    SLICE_X10Y7.F3       net (fanout=4)        0.161   inst_pad/N70
    SLICE_X10Y7.X        Tilo                  0.692   inst_pad/N34
                                                       inst_pad/Madd_add0000_addsub0000_xor<8>111
    SLICE_X8Y7.F2        net (fanout=4)        0.468   inst_pad/N34
    SLICE_X8Y7.X         Tilo                  0.692   inst_pad/add0000_addsub0000<8>
                                                       inst_pad/Madd_add0000_addsub0000_xor<8>1
    SLICE_X15Y9.F1       net (fanout=6)        1.150   inst_pad/add0000_addsub0000<8>
    SLICE_X15Y9.COUT     Topcyf                1.195   inst_pad/Mcompar_update2_cmp_lt0004_cy<9>
                                                       inst_pad/Mcompar_update2_cmp_lt0004_lut<8>
                                                       inst_pad/Mcompar_update2_cmp_lt0004_cy<8>
                                                       inst_pad/Mcompar_update2_cmp_lt0004_cy<9>
    SLICE_X8Y14.G2       net (fanout=1)        1.061   inst_pad/Mcompar_update2_cmp_lt0004_cy<9>
    SLICE_X8Y14.Y        Tilo                  0.707   N691
                                                       inst_pad/hit_reset_not00012257
    SLICE_X8Y14.F4       net (fanout=5)        0.170   inst_pad/N107
    SLICE_X8Y14.X        Tilo                  0.692   N691
                                                       inst_pad/hit_reset_not000122_SW1
    SLICE_X8Y12.G2       net (fanout=1)        0.398   N691
    SLICE_X8Y12.Y        Tilo                  0.707   inst_pad/y_ball_dir_not0001
                                                       inst_pad/x_ball_dir_not00011
    SLICE_X5Y13.CE       net (fanout=1)        0.622   inst_pad/x_ball_dir_not0001
    SLICE_X5Y13.CLK      Tceck                 0.311   inst_pad/x_ball_dir
                                                       inst_pad/x_ball_dir
    -------------------------------------------------  ---------------------------
    Total                                     11.719ns (6.379ns logic, 5.340ns route)
                                                       (54.4% logic, 45.6% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "instance_name/CLKFX_BUF" derived from
 NET "instance_name/CLKIN_IBUFG" PERIOD = 83.3333333 ns HIGH 50%;
 divided by 2.08 to 40.000 nS and duty cycle corrected to HIGH 19.999 nS 

--------------------------------------------------------------------------------

Paths for end point inst_pad/round_0 (SLICE_X17Y24.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.971ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_pad/round_0 (FF)
  Destination:          inst_pad/round_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.971ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 40.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_pad/round_0 to inst_pad/round_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y24.XQ      Tcko                  0.473   inst_pad/round<0>
                                                       inst_pad/round_0
    SLICE_X17Y24.BX      net (fanout=4)        0.414   inst_pad/round<0>
    SLICE_X17Y24.CLK     Tckdi       (-Th)    -0.084   inst_pad/round<0>
                                                       inst_pad/round_0
    -------------------------------------------------  ---------------------------
    Total                                      0.971ns (0.557ns logic, 0.414ns route)
                                                       (57.4% logic, 42.6% route)

--------------------------------------------------------------------------------

Paths for end point inst_wave/sq_wave_reg (SLICE_X20Y13.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.109ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_wave/sq_wave_reg (FF)
  Destination:          inst_wave/sq_wave_reg (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.109ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 40.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_wave/sq_wave_reg to inst_wave/sq_wave_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y13.YQ      Tcko                  0.541   inst_wave/sq_wave_reg
                                                       inst_wave/sq_wave_reg
    SLICE_X20Y13.BY      net (fanout=2)        0.395   inst_wave/sq_wave_reg
    SLICE_X20Y13.CLK     Tckdi       (-Th)    -0.173   inst_wave/sq_wave_reg
                                                       inst_wave/sq_wave_reg
    -------------------------------------------------  ---------------------------
    Total                                      1.109ns (0.714ns logic, 0.395ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Paths for end point inst_pad/scoreLeft_0 (SLICE_X17Y23.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.251ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_pad/scoreLeft_0 (FF)
  Destination:          inst_pad/scoreLeft_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.251ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 40.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_pad/scoreLeft_0 to inst_pad/scoreLeft_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y23.XQ      Tcko                  0.473   inst_pad/scoreLeft<0>
                                                       inst_pad/scoreLeft_0
    SLICE_X17Y23.BX      net (fanout=12)       0.694   inst_pad/scoreLeft<0>
    SLICE_X17Y23.CLK     Tckdi       (-Th)    -0.084   inst_pad/scoreLeft<0>
                                                       inst_pad/scoreLeft_0
    -------------------------------------------------  ---------------------------
    Total                                      1.251ns (0.557ns logic, 0.694ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "instance_name/CLKFX_BUF" derived from
 NET "instance_name/CLKIN_IBUFG" PERIOD = 83.3333333 ns HIGH 50%;
 divided by 2.08 to 40.000 nS and duty cycle corrected to HIGH 19.999 nS 

--------------------------------------------------------------------------------
Slack: 36.998ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.002ns (333.111MHz) ()
  Physical resource: instance_name/DCM_SP_INST/CLKFX
  Logical resource: instance_name/DCM_SP_INST/CLKFX
  Location pin: DCM_X0Y0.CLKFX
  Clock network: instance_name/CLKFX_BUF
--------------------------------------------------------------------------------
Slack: 38.398ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 19.999ns
  High pulse limit: 0.801ns (Tch)
  Physical resource: inst_pad/y_pos_bar_top_2<0>/CLK
  Logical resource: inst_pad/y_pos_bar_top_2_0/CK
  Location pin: SLICE_X14Y10.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 38.398ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 19.999ns
  High pulse limit: 0.801ns (Tch)
  Physical resource: inst_pad/y_pos_bar_top_2<0>/CLK
  Logical resource: inst_pad/y_pos_bar_top_2_1/CK
  Location pin: SLICE_X14Y10.CLK
  Clock network: clk
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for instance_name/CLKIN_IBUFG
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|instance_name/CLKIN_IBUFG      |     83.333ns|     20.000ns|     26.723ns|            0|            0|            0|        18700|
| instance_name/CLKFX_BUF       |     40.000ns|     12.827ns|          N/A|            0|            0|        18700|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |   12.827|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 18700 paths, 0 nets, and 2308 connections

Design statistics:
   Minimum period:  20.000ns{1}   (Maximum frequency:  50.000MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Mar  1 17:10:18 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 360 MB



