{
    "line_num": [
        [
            32,
            38
        ],
        [
            25,
            29
        ],
        [
            22,
            22
        ]
    ],
    "blocks": [
        "    always @(posedge ck) begin\n        if (ready)\n            ready <= 0;\n        if (enable) begin\n            ready <= 1;\n        end\n    end",
        "    assign enable = valid && !ready && (addr[31:16] == ADDR);\n\n    wire write;\n    assign write = | wstrb;\n    assign we = enable && write; ",
        "    initial ready = 0;"
    ]
}