static inline unsigned int F_1 ( void )\r\n{\r\nunsigned int V_1 ;\r\nasm("mrc p15, 0, %0, c1, c0, 1 @ get AUXCR" : "=r" (val) : : "cc");\r\nreturn V_1 ;\r\n}\r\nstatic inline void F_2 ( unsigned int V_1 )\r\n{\r\nasm volatile("mcr p15, 0, %0, c1, c0, 1 @ set AUXCR"\r\n: : "r" (val) : "cc");\r\nF_3 () ;\r\n}\r\nstatic T_1 void F_4 ( void )\r\n{\r\nF_5 ( F_6 () | V_2 ) ;\r\nF_2 ( F_1 () | 0x40 ) ;\r\nF_7 ( V_3 , V_4 ) ;\r\n}\r\nstatic int F_8 ( unsigned long V_1 )\r\n{\r\nF_9 () ;\r\nF_2 ( F_1 () & ~ 0x40 ) ;\r\nF_5 ( F_6 () & ~ V_2 ) ;\r\nF_7 ( V_3 , V_5 ) ;\r\nF_10 () ;\r\nF_4 () ;\r\nreturn 1 ;\r\n}\r\nstatic int F_11 ( struct V_6 * V_7 ,\r\nstruct V_8 * V_9 ,\r\nint V_10 )\r\n{\r\nF_12 ( F_13 () , V_11 ) ;\r\nF_14 ( 0 , F_8 ) ;\r\nreturn V_10 ;\r\n}\r\nstatic void F_15 ( void )\r\n{\r\nint V_12 ;\r\nstruct V_6 * V_7 ;\r\nF_16 (i) {\r\nV_7 = F_17 ( V_13 , V_12 ) ;\r\nF_18 ( V_7 ) ;\r\n}\r\nF_19 ( V_13 ) ;\r\n}\r\nstatic int T_2 F_20 ( void )\r\n{\r\nint V_14 ;\r\nint V_15 ;\r\nstruct V_6 * V_7 ;\r\nstruct V_8 * V_9 = & V_16 ;\r\nif ( ! F_21 ( L_1 ) )\r\nreturn - V_17 ;\r\nV_15 = F_22 ( V_9 ) ;\r\nif ( V_15 )\r\nreturn V_15 ;\r\nV_13 = F_23 ( struct V_6 ) ;\r\nif ( V_13 == NULL ) {\r\nV_15 = - V_18 ;\r\ngoto V_19;\r\n}\r\nF_16 (cpu_id) {\r\nV_7 = F_17 ( V_13 , V_14 ) ;\r\nV_7 -> V_20 = V_14 ;\r\nV_7 -> V_21 = V_9 -> V_21 ;\r\nV_15 = F_24 ( V_7 ) ;\r\nif ( V_15 ) {\r\nF_25 ( L_2 ,\r\nV_14 , V_15 ) ;\r\ngoto V_22;\r\n}\r\n}\r\nreturn 0 ;\r\nV_22:\r\nF_15 () ;\r\nV_19:\r\nF_26 ( V_9 ) ;\r\nreturn V_15 ;\r\n}
