/home/shinuohui/code/Spring-rCore/stage3/stm32f401_embassy/target/thumbv7em-none-eabi/release/deps/libstm32_metapac-e5b3f9740379dbdd.rmeta: /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/lib.rs /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/common.rs /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/pac.rs /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../peripherals/adc_v2.rs /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../peripherals/adccommon_v2.rs /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../peripherals/crc_v1.rs /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../peripherals/dbgmcu_f4.rs /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../peripherals/dma_v2.rs /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../peripherals/exti_v1.rs /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../peripherals/flash_f4.rs /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../peripherals/gpio_v2.rs /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../peripherals/i2c_v1.rs /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../peripherals/iwdg_v1.rs /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../peripherals/otg_v1.rs /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../peripherals/pwr_f4.rs /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../peripherals/rcc_f4.rs /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../peripherals/rtc_v2f4.rs /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../peripherals/sdmmc_v1.rs /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../peripherals/spi_v1.rs /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../peripherals/syscfg_f4.rs /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../peripherals/timer_v1.rs /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../peripherals/uid_v1.rs /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../peripherals/usart_v2.rs /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../peripherals/wwdg_v1.rs

/home/shinuohui/code/Spring-rCore/stage3/stm32f401_embassy/target/thumbv7em-none-eabi/release/deps/libstm32_metapac-e5b3f9740379dbdd.rlib: /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/lib.rs /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/common.rs /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/pac.rs /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../peripherals/adc_v2.rs /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../peripherals/adccommon_v2.rs /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../peripherals/crc_v1.rs /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../peripherals/dbgmcu_f4.rs /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../peripherals/dma_v2.rs /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../peripherals/exti_v1.rs /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../peripherals/flash_f4.rs /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../peripherals/gpio_v2.rs /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../peripherals/i2c_v1.rs /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../peripherals/iwdg_v1.rs /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../peripherals/otg_v1.rs /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../peripherals/pwr_f4.rs /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../peripherals/rcc_f4.rs /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../peripherals/rtc_v2f4.rs /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../peripherals/sdmmc_v1.rs /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../peripherals/spi_v1.rs /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../peripherals/syscfg_f4.rs /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../peripherals/timer_v1.rs /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../peripherals/uid_v1.rs /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../peripherals/usart_v2.rs /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../peripherals/wwdg_v1.rs

/home/shinuohui/code/Spring-rCore/stage3/stm32f401_embassy/target/thumbv7em-none-eabi/release/deps/stm32_metapac-e5b3f9740379dbdd.d: /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/lib.rs /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/common.rs /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/pac.rs /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../peripherals/adc_v2.rs /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../peripherals/adccommon_v2.rs /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../peripherals/crc_v1.rs /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../peripherals/dbgmcu_f4.rs /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../peripherals/dma_v2.rs /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../peripherals/exti_v1.rs /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../peripherals/flash_f4.rs /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../peripherals/gpio_v2.rs /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../peripherals/i2c_v1.rs /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../peripherals/iwdg_v1.rs /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../peripherals/otg_v1.rs /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../peripherals/pwr_f4.rs /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../peripherals/rcc_f4.rs /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../peripherals/rtc_v2f4.rs /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../peripherals/sdmmc_v1.rs /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../peripherals/spi_v1.rs /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../peripherals/syscfg_f4.rs /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../peripherals/timer_v1.rs /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../peripherals/uid_v1.rs /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../peripherals/usart_v2.rs /home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../peripherals/wwdg_v1.rs

/home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/lib.rs:
/home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/common.rs:
/home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/pac.rs:
/home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../peripherals/adc_v2.rs:
/home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../peripherals/adccommon_v2.rs:
/home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../peripherals/crc_v1.rs:
/home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../peripherals/dbgmcu_f4.rs:
/home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../peripherals/dma_v2.rs:
/home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../peripherals/exti_v1.rs:
/home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../peripherals/flash_f4.rs:
/home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../peripherals/gpio_v2.rs:
/home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../peripherals/i2c_v1.rs:
/home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../peripherals/iwdg_v1.rs:
/home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../peripherals/otg_v1.rs:
/home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../peripherals/pwr_f4.rs:
/home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../peripherals/rcc_f4.rs:
/home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../peripherals/rtc_v2f4.rs:
/home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../peripherals/sdmmc_v1.rs:
/home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../peripherals/spi_v1.rs:
/home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../peripherals/syscfg_f4.rs:
/home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../peripherals/timer_v1.rs:
/home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../peripherals/uid_v1.rs:
/home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../peripherals/usart_v2.rs:
/home/shinuohui/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/stm32-metapac-15.0.0/src/chips/stm32f401re/../../peripherals/wwdg_v1.rs:

# env-dep:STM32_METAPAC_PAC_PATH=chips/stm32f401re/pac.rs
