{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1761843263703 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761843263703 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 30 17:54:23 2025 " "Processing started: Thu Oct 30 17:54:23 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1761843263703 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1761843263703 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off register_led -c register_led --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off register_led -c register_led --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1761843263704 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1761843264305 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1761843264305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/programming/university/basic_lab_digital_circuits/lab1/one_shot.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /programming/university/basic_lab_digital_circuits/lab1/one_shot.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 one_shot-Behavioral " "Found design unit 1: one_shot-Behavioral" {  } { { "../one_shot.vhd" "" { Text "C:/Programming/University/basic_lab_digital_circuits/Lab1/one_shot.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761843275510 ""} { "Info" "ISGN_ENTITY_NAME" "1 one_shot " "Found entity 1: one_shot" {  } { { "../one_shot.vhd" "" { Text "C:/Programming/University/basic_lab_digital_circuits/Lab1/one_shot.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761843275510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1761843275510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/programming/university/basic_lab_digital_circuits/lab1/generic_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /programming/university/basic_lab_digital_circuits/lab1/generic_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 generic_register-Behavioral " "Found design unit 1: generic_register-Behavioral" {  } { { "../generic_register.vhd" "" { Text "C:/Programming/University/basic_lab_digital_circuits/Lab1/generic_register.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761843275515 ""} { "Info" "ISGN_ENTITY_NAME" "1 generic_register " "Found entity 1: generic_register" {  } { { "../generic_register.vhd" "" { Text "C:/Programming/University/basic_lab_digital_circuits/Lab1/generic_register.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761843275515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1761843275515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_led_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_led_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_led_top-Behavioral " "Found design unit 1: register_led_top-Behavioral" {  } { { "register_led_top.vhd" "" { Text "C:/Programming/University/basic_lab_digital_circuits/Lab1/Quartus/register_led_top.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761843275521 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_led_top " "Found entity 1: register_led_top" {  } { { "register_led_top.vhd" "" { Text "C:/Programming/University/basic_lab_digital_circuits/Lab1/Quartus/register_led_top.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761843275521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1761843275521 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "register_led_top " "Elaborating entity \"register_led_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1761843275559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_shot one_shot:load_oneshot " "Elaborating entity \"one_shot\" for hierarchy \"one_shot:load_oneshot\"" {  } { { "register_led_top.vhd" "load_oneshot" { Text "C:/Programming/University/basic_lab_digital_circuits/Lab1/Quartus/register_led_top.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1761843275578 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "next_state one_shot.vhd(29) " "Can't infer register for \"next_state\" at one_shot.vhd(29) because it does not hold its value outside the clock edge" {  } { { "../one_shot.vhd" "" { Text "C:/Programming/University/basic_lab_digital_circuits/Lab1/one_shot.vhd" 29 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Design Software" 0 -1 1761843275579 ""}
{ "Error" "EVRFX_VDB_2015_UNCONVERTED" "one_shot.vhd(31) " "HDL error at one_shot.vhd(31): couldn't implement registers for assignments on this clock edge" {  } { { "../one_shot.vhd" "" { Text "C:/Programming/University/basic_lab_digital_circuits/Lab1/one_shot.vhd" 31 0 0 } }  } 0 10822 "HDL error at %1!s!: couldn't implement registers for assignments on this clock edge" 0 0 "Design Software" 0 -1 1761843275579 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "one_shot:load_oneshot " "Can't elaborate user hierarchy \"one_shot:load_oneshot\"" {  } { { "register_led_top.vhd" "load_oneshot" { Text "C:/Programming/University/basic_lab_digital_circuits/Lab1/Quartus/register_led_top.vhd" 43 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Design Software" 0 -1 1761843275579 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 3 s 1  Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4784 " "Peak virtual memory: 4784 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1761843275662 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Oct 30 17:54:35 2025 " "Processing ended: Thu Oct 30 17:54:35 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1761843275662 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1761843275662 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1761843275662 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1761843275662 ""}
