{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1588743369588 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1588743369594 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 06 00:36:09 2020 " "Processing started: Wed May 06 00:36:09 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1588743369594 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588743369594 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588743369594 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1588743370107 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1588743370107 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE row_accumulator.sv(14) " "Verilog HDL Declaration information at row_accumulator.sv(14): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "src/pipelines/row_accumulator.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/pipelines/row_accumulator.sv" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1588743378958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/pipelines/row_accumulator.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/pipelines/row_accumulator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier1 " "Found entity 1: multiplier1" {  } { { "src/pipelines/row_accumulator.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/pipelines/row_accumulator.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588743378959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588743378959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/pipelines/mult.v 1 1 " "Found 1 design units, including 1 entities, in source file src/pipelines/mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 MULT " "Found entity 1: MULT" {  } { { "src/pipelines/MULT.v" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/pipelines/MULT.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588743378962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588743378962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/pipelines/lib.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/pipelines/lib.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "src/pipelines/lib.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/pipelines/lib.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588743378963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588743378963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.v" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/ROM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588743378966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588743378966 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "cisr_receivers.sv(290) " "Verilog HDL information at cisr_receivers.sv(290): always construct contains both blocking and non-blocking assignments" {  } { { "src/cisr_receivers.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/cisr_receivers.sv" 290 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1588743378968 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "row_len_done ROW_LEN_DONE cisr_receivers.sv(260) " "Verilog HDL Declaration information at cisr_receivers.sv(260): object \"row_len_done\" differs only in case from object \"ROW_LEN_DONE\" in the same scope" {  } { { "src/cisr_receivers.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/cisr_receivers.sv" 260 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1588743378968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/cisr_receivers.sv 3 3 " "Found 3 design units, including 3 entities, in source file src/cisr_receivers.sv" { { "Info" "ISGN_ENTITY_NAME" "1 row_length_receiver " "Found entity 1: row_length_receiver" {  } { { "src/cisr_receivers.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/cisr_receivers.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588743378969 ""} { "Info" "ISGN_ENTITY_NAME" "2 value_index_receiver " "Found entity 2: value_index_receiver" {  } { { "src/cisr_receivers.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/cisr_receivers.sv" 118 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588743378969 ""} { "Info" "ISGN_ENTITY_NAME" "3 cisr_decoder " "Found entity 3: cisr_decoder" {  } { { "src/cisr_receivers.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/cisr_receivers.sv" 251 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588743378969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588743378969 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "WRITE_COMPLETE write_complete ft_245_state_machine.v(67) " "Verilog HDL Declaration information at ft_245_state_machine.v(67): object \"WRITE_COMPLETE\" differs only in case from object \"write_complete\" in the same scope" {  } { { "src/active_transfer/ft_245_state_machine.v" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/ft_245_state_machine.v" 67 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1588743378971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/active_transfer/ft_245_state_machine.v 1 1 " "Found 1 design units, including 1 entities, in source file src/active_transfer/ft_245_state_machine.v" { { "Info" "ISGN_ENTITY_NAME" "1 ft_245_state_machine " "Found entity 1: ft_245_state_machine" {  } { { "src/active_transfer/ft_245_state_machine.v" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/ft_245_state_machine.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588743378972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588743378972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/active_transfer/eptwireor.v 1 1 " "Found 1 design units, including 1 entities, in source file src/active_transfer/eptwireor.v" { { "Info" "ISGN_ENTITY_NAME" "1 eptWireOR " "Found entity 1: eptWireOR" {  } { { "src/active_transfer/eptWireOR.v" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/eptWireOR.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588743378974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588743378974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/active_transfer/endpoint_registers.vqm 1 1 " "Found 1 design units, including 1 entities, in source file src/active_transfer/endpoint_registers.vqm" { { "Info" "ISGN_ENTITY_NAME" "1 endpoint_registers " "Found entity 1: endpoint_registers" {  } { { "src/active_transfer/endpoint_registers.vqm" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/endpoint_registers.vqm" 22 27 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588743378979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588743378979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/active_transfer/active_trigger.vqm 1 1 " "Found 1 design units, including 1 entities, in source file src/active_transfer/active_trigger.vqm" { { "Info" "ISGN_ENTITY_NAME" "1 active_trigger " "Found entity 1: active_trigger" {  } { { "src/active_transfer/active_trigger.vqm" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/active_trigger.vqm" 22 23 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588743378982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588743378982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/active_transfer/active_transfer_library.v 1 1 " "Found 1 design units, including 1 entities, in source file src/active_transfer/active_transfer_library.v" { { "Info" "ISGN_ENTITY_NAME" "1 active_transfer_library " "Found entity 1: active_transfer_library" {  } { { "src/active_transfer/active_transfer_library.v" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/active_transfer_library.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588743378985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588743378985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/active_transfer/active_transfer.vqm 1 1 " "Found 1 design units, including 1 entities, in source file src/active_transfer/active_transfer.vqm" { { "Info" "ISGN_ENTITY_NAME" "1 active_transfer " "Found entity 1: active_transfer" {  } { { "src/active_transfer/active_transfer.vqm" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/active_transfer.vqm" 22 24 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588743378987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588743378987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/active_transfer/active_control_register.vqm 1 1 " "Found 1 design units, including 1 entities, in source file src/active_transfer/active_control_register.vqm" { { "Info" "ISGN_ENTITY_NAME" "1 active_control_register " "Found entity 1: active_control_register" {  } { { "src/active_transfer/active_control_register.vqm" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/active_control_register.vqm" 22 32 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588743378990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588743378990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/active_transfer/active_block.vqm 1 1 " "Found 1 design units, including 1 entities, in source file src/active_transfer/active_block.vqm" { { "Info" "ISGN_ENTITY_NAME" "1 active_block " "Found entity 1: active_block" {  } { { "src/active_transfer/active_block.vqm" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/active_block.vqm" 22 21 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588743378993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588743378993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/peripherals/led_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/peripherals/led_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 led_controller " "Found entity 1: led_controller" {  } { { "src/peripherals/led_controller.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/peripherals/led_controller.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588743379014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588743379014 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "top.sv(247) " "Verilog HDL information at top.sv(247): always construct contains both blocking and non-blocking assignments" {  } { { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 247 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1588743379017 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE top.sv(162) " "Verilog HDL Declaration information at top.sv(162): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 162 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1588743379017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/top.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588743379017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588743379017 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1588743379151 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "trigger_out top.sv(45) " "Verilog HDL or VHDL warning at top.sv(45): object \"trigger_out\" assigned a value but never read" {  } { { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588743379152 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rst_trigger top.sv(46) " "Verilog HDL or VHDL warning at top.sv(46): object \"rst_trigger\" assigned a value but never read" {  } { { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588743379152 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 top.sv(266) " "Verilog HDL assignment warning at top.sv(266): truncated value with size 32 to match size of target (8)" {  } { { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588743379161 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 top.sv(277) " "Verilog HDL assignment warning at top.sv(277): truncated value with size 32 to match size of target (8)" {  } { { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 277 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588743379162 "|top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "led_data\[35..24\] 0 top.sv(59) " "Net \"led_data\[35..24\]\" at top.sv(59) has no driver or initial value, using a default initial value '0'" {  } { { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 59 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1588743379165 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SD_CLK top.sv(37) " "Output port \"SD_CLK\" at top.sv(37) has no driver" {  } { { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 37 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1588743379165 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_controller led_controller:LED_Control " "Elaborating entity \"led_controller\" for hierarchy \"led_controller:LED_Control\"" {  } { { "src/top.sv" "LED_Control" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588743379292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "active_transfer_library active_transfer_library:Active_Transfer_Controller " "Elaborating entity \"active_transfer_library\" for hierarchy \"active_transfer_library:Active_Transfer_Controller\"" {  } { { "src/top.sv" "Active_Transfer_Controller" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588743379294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ft_245_state_machine active_transfer_library:Active_Transfer_Controller\|ft_245_state_machine:FT_245_STATE_MACHINE_INST " "Elaborating entity \"ft_245_state_machine\" for hierarchy \"active_transfer_library:Active_Transfer_Controller\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\"" {  } { { "src/active_transfer/active_transfer_library.v" "FT_245_STATE_MACHINE_INST" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/active_transfer_library.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588743379295 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "usb_rxf_reg ft_245_state_machine.v(96) " "Verilog HDL warning at ft_245_state_machine.v(96): object usb_rxf_reg used but never assigned" {  } { { "src/active_transfer/ft_245_state_machine.v" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/ft_245_state_machine.v" 96 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1588743379296 "|top|active_transfer_library:Active_Transfer_Controller|ft_245_state_machine:FT_245_STATE_MACHINE_INST"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "USB_DATA_IN ft_245_state_machine.v(162) " "Verilog HDL Always Construct warning at ft_245_state_machine.v(162): variable \"USB_DATA_IN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "src/active_transfer/ft_245_state_machine.v" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/ft_245_state_machine.v" 162 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1588743379297 "|top|active_transfer_library:Active_Transfer_Controller|ft_245_state_machine:FT_245_STATE_MACHINE_INST"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "USB_REGISTER_DECODE ft_245_state_machine.v(164) " "Verilog HDL Always Construct warning at ft_245_state_machine.v(164): variable \"USB_REGISTER_DECODE\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "src/active_transfer/ft_245_state_machine.v" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/ft_245_state_machine.v" 164 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1588743379297 "|top|active_transfer_library:Active_Transfer_Controller|ft_245_state_machine:FT_245_STATE_MACHINE_INST"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "USB_REGISTER_DECODE ft_245_state_machine.v(157) " "Verilog HDL Always Construct warning at ft_245_state_machine.v(157): inferring latch(es) for variable \"USB_REGISTER_DECODE\", which holds its previous value in one or more paths through the always construct" {  } { { "src/active_transfer/ft_245_state_machine.v" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/ft_245_state_machine.v" 157 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1588743379297 "|top|active_transfer_library:Active_Transfer_Controller|ft_245_state_machine:FT_245_STATE_MACHINE_INST"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "USB_RD_N ft_245_state_machine.v(340) " "Verilog HDL Always Construct warning at ft_245_state_machine.v(340): inferring latch(es) for variable \"USB_RD_N\", which holds its previous value in one or more paths through the always construct" {  } { { "src/active_transfer/ft_245_state_machine.v" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/ft_245_state_machine.v" 340 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1588743379297 "|top|active_transfer_library:Active_Transfer_Controller|ft_245_state_machine:FT_245_STATE_MACHINE_INST"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "USB_WR ft_245_state_machine.v(423) " "Verilog HDL Always Construct warning at ft_245_state_machine.v(423): variable \"USB_WR\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "src/active_transfer/ft_245_state_machine.v" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/ft_245_state_machine.v" 423 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1588743379297 "|top|active_transfer_library:Active_Transfer_Controller|ft_245_state_machine:FT_245_STATE_MACHINE_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "USB_RD_N ft_245_state_machine.v(340) " "Inferred latch for \"USB_RD_N\" at ft_245_state_machine.v(340)" {  } { { "src/active_transfer/ft_245_state_machine.v" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/ft_245_state_machine.v" 340 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588743379297 "|top|active_transfer_library:Active_Transfer_Controller|ft_245_state_machine:FT_245_STATE_MACHINE_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "USB_REGISTER_DECODE\[0\] ft_245_state_machine.v(161) " "Inferred latch for \"USB_REGISTER_DECODE\[0\]\" at ft_245_state_machine.v(161)" {  } { { "src/active_transfer/ft_245_state_machine.v" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/ft_245_state_machine.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588743379297 "|top|active_transfer_library:Active_Transfer_Controller|ft_245_state_machine:FT_245_STATE_MACHINE_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "USB_REGISTER_DECODE\[1\] ft_245_state_machine.v(161) " "Inferred latch for \"USB_REGISTER_DECODE\[1\]\" at ft_245_state_machine.v(161)" {  } { { "src/active_transfer/ft_245_state_machine.v" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/ft_245_state_machine.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588743379297 "|top|active_transfer_library:Active_Transfer_Controller|ft_245_state_machine:FT_245_STATE_MACHINE_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "USB_REGISTER_DECODE\[2\] ft_245_state_machine.v(161) " "Inferred latch for \"USB_REGISTER_DECODE\[2\]\" at ft_245_state_machine.v(161)" {  } { { "src/active_transfer/ft_245_state_machine.v" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/ft_245_state_machine.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588743379297 "|top|active_transfer_library:Active_Transfer_Controller|ft_245_state_machine:FT_245_STATE_MACHINE_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "USB_REGISTER_DECODE\[3\] ft_245_state_machine.v(161) " "Inferred latch for \"USB_REGISTER_DECODE\[3\]\" at ft_245_state_machine.v(161)" {  } { { "src/active_transfer/ft_245_state_machine.v" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/ft_245_state_machine.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588743379297 "|top|active_transfer_library:Active_Transfer_Controller|ft_245_state_machine:FT_245_STATE_MACHINE_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "USB_REGISTER_DECODE\[4\] ft_245_state_machine.v(161) " "Inferred latch for \"USB_REGISTER_DECODE\[4\]\" at ft_245_state_machine.v(161)" {  } { { "src/active_transfer/ft_245_state_machine.v" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/ft_245_state_machine.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588743379297 "|top|active_transfer_library:Active_Transfer_Controller|ft_245_state_machine:FT_245_STATE_MACHINE_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "USB_REGISTER_DECODE\[5\] ft_245_state_machine.v(161) " "Inferred latch for \"USB_REGISTER_DECODE\[5\]\" at ft_245_state_machine.v(161)" {  } { { "src/active_transfer/ft_245_state_machine.v" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/ft_245_state_machine.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588743379297 "|top|active_transfer_library:Active_Transfer_Controller|ft_245_state_machine:FT_245_STATE_MACHINE_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "USB_REGISTER_DECODE\[6\] ft_245_state_machine.v(161) " "Inferred latch for \"USB_REGISTER_DECODE\[6\]\" at ft_245_state_machine.v(161)" {  } { { "src/active_transfer/ft_245_state_machine.v" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/ft_245_state_machine.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588743379297 "|top|active_transfer_library:Active_Transfer_Controller|ft_245_state_machine:FT_245_STATE_MACHINE_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "USB_REGISTER_DECODE\[7\] ft_245_state_machine.v(161) " "Inferred latch for \"USB_REGISTER_DECODE\[7\]\" at ft_245_state_machine.v(161)" {  } { { "src/active_transfer/ft_245_state_machine.v" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/ft_245_state_machine.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588743379297 "|top|active_transfer_library:Active_Transfer_Controller|ft_245_state_machine:FT_245_STATE_MACHINE_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_BYTE_READY ft_245_state_machine.v(118) " "Inferred latch for \"DATA_BYTE_READY\" at ft_245_state_machine.v(118)" {  } { { "src/active_transfer/ft_245_state_machine.v" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/ft_245_state_machine.v" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588743379297 "|top|active_transfer_library:Active_Transfer_Controller|ft_245_state_machine:FT_245_STATE_MACHINE_INST"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "endpoint_registers active_transfer_library:Active_Transfer_Controller\|endpoint_registers:ENDPOINT_REGISTERS_INST " "Elaborating entity \"endpoint_registers\" for hierarchy \"active_transfer_library:Active_Transfer_Controller\|endpoint_registers:ENDPOINT_REGISTERS_INST\"" {  } { { "src/active_transfer/active_transfer_library.v" "ENDPOINT_REGISTERS_INST" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/active_transfer_library.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588743379298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eptWireOR eptWireOR:wireOR " "Elaborating entity \"eptWireOR\" for hierarchy \"eptWireOR:wireOR\"" {  } { { "src/top.sv" "wireOR" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588743379301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "active_trigger active_trigger:ACTIVE_TRIGGER_INST " "Elaborating entity \"active_trigger\" for hierarchy \"active_trigger:ACTIVE_TRIGGER_INST\"" {  } { { "src/top.sv" "ACTIVE_TRIGGER_INST" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588743379302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "row_length_receiver row_length_receiver:Row_Length_Receiver " "Elaborating entity \"row_length_receiver\" for hierarchy \"row_length_receiver:Row_Length_Receiver\"" {  } { { "src/top.sv" "Row_Length_Receiver" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588743379304 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 cisr_receivers.sv(88) " "Verilog HDL assignment warning at cisr_receivers.sv(88): truncated value with size 32 to match size of target (2)" {  } { { "src/cisr_receivers.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/cisr_receivers.sv" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588743379306 "|top|row_length_receiver:Row_Length_Receiver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 cisr_receivers.sv(91) " "Verilog HDL assignment warning at cisr_receivers.sv(91): truncated value with size 32 to match size of target (8)" {  } { { "src/cisr_receivers.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/cisr_receivers.sv" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588743379306 "|top|row_length_receiver:Row_Length_Receiver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "active_block row_length_receiver:Row_Length_Receiver\|active_block:Block_Receiver " "Elaborating entity \"active_block\" for hierarchy \"row_length_receiver:Row_Length_Receiver\|active_block:Block_Receiver\"" {  } { { "src/cisr_receivers.sv" "Block_Receiver" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/cisr_receivers.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588743379371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "value_index_receiver value_index_receiver:Value_Index_Receiver " "Elaborating entity \"value_index_receiver\" for hierarchy \"value_index_receiver:Value_Index_Receiver\"" {  } { { "src/top.sv" "Value_Index_Receiver" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588743379373 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 cisr_receivers.sv(223) " "Verilog HDL assignment warning at cisr_receivers.sv(223): truncated value with size 32 to match size of target (2)" {  } { { "src/cisr_receivers.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/cisr_receivers.sv" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588743379377 "|top|value_index_receiver:Value_Index_Receiver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 cisr_receivers.sv(226) " "Verilog HDL assignment warning at cisr_receivers.sv(226): truncated value with size 32 to match size of target (8)" {  } { { "src/cisr_receivers.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/cisr_receivers.sv" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588743379377 "|top|value_index_receiver:Value_Index_Receiver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cisr_decoder cisr_decoder:CISR_Decoder " "Elaborating entity \"cisr_decoder\" for hierarchy \"cisr_decoder:CISR_Decoder\"" {  } { { "src/top.sv" "CISR_Decoder" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588743379482 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 cisr_receivers.sv(305) " "Verilog HDL assignment warning at cisr_receivers.sv(305): truncated value with size 32 to match size of target (16)" {  } { { "src/cisr_receivers.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/cisr_receivers.sv" 305 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588743379486 "|top|cisr_decoder:CISR_Decoder"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "row_len_fifo " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"row_len_fifo\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1588743379805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier1 multiplier1:Mul " "Elaborating entity \"multiplier1\" for hierarchy \"multiplier1:Mul\"" {  } { { "src/top.sv" "Mul" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588743379924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM multiplier1:Mul\|ROM:mem0 " "Elaborating entity \"ROM\" for hierarchy \"multiplier1:Mul\|ROM:mem0\"" {  } { { "src/pipelines/row_accumulator.sv" "mem0" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/pipelines/row_accumulator.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588743380074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram multiplier1:Mul\|ROM:mem0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"multiplier1:Mul\|ROM:mem0\|altsyncram:altsyncram_component\"" {  } { { "ROM.v" "altsyncram_component" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/ROM.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588743380144 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "multiplier1:Mul\|ROM:mem0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"multiplier1:Mul\|ROM:mem0\|altsyncram:altsyncram_component\"" {  } { { "ROM.v" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/ROM.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588743380161 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "multiplier1:Mul\|ROM:mem0\|altsyncram:altsyncram_component " "Instantiated megafunction \"multiplier1:Mul\|ROM:mem0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588743380161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588743380161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588743380161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588743380161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588743380161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588743380161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file vector.mif " "Parameter \"init_file\" = \"vector.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588743380161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588743380161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588743380161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588743380161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588743380161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588743380161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588743380161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588743380161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588743380161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588743380161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588743380161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588743380161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588743380161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588743380161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588743380161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588743380161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588743380161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588743380161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588743380161 ""}  } { { "ROM.v" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/ROM.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588743380161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nt32.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nt32.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nt32 " "Found entity 1: altsyncram_nt32" {  } { { "db/altsyncram_nt32.tdf" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/db/altsyncram_nt32.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588743380235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588743380235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nt32 multiplier1:Mul\|ROM:mem0\|altsyncram:altsyncram_component\|altsyncram_nt32:auto_generated " "Elaborating entity \"altsyncram_nt32\" for hierarchy \"multiplier1:Mul\|ROM:mem0\|altsyncram:altsyncram_component\|altsyncram_nt32:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588743380236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register multiplier1:Mul\|register:store\[0\].row_id_store0 " "Elaborating entity \"register\" for hierarchy \"multiplier1:Mul\|register:store\[0\].row_id_store0\"" {  } { { "src/pipelines/row_accumulator.sv" "store\[0\].row_id_store0" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/pipelines/row_accumulator.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588743380263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MULT multiplier1:Mul\|MULT:mul\[0\].mul " "Elaborating entity \"MULT\" for hierarchy \"multiplier1:Mul\|MULT:mul\[0\].mul\"" {  } { { "src/pipelines/row_accumulator.sv" "mul\[0\].mul" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/pipelines/row_accumulator.sv" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588743380294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult multiplier1:Mul\|MULT:mul\[0\].mul\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"multiplier1:Mul\|MULT:mul\[0\].mul\|lpm_mult:lpm_mult_component\"" {  } { { "src/pipelines/MULT.v" "lpm_mult_component" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/pipelines/MULT.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588743380337 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "multiplier1:Mul\|MULT:mul\[0\].mul\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"multiplier1:Mul\|MULT:mul\[0\].mul\|lpm_mult:lpm_mult_component\"" {  } { { "src/pipelines/MULT.v" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/pipelines/MULT.v" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588743380344 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "multiplier1:Mul\|MULT:mul\[0\].mul\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"multiplier1:Mul\|MULT:mul\[0\].mul\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=9 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588743380344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588743380344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588743380344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 32 " "Parameter \"lpm_widtha\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588743380344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 32 " "Parameter \"lpm_widthb\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588743380344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 64 " "Parameter \"lpm_widthp\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588743380344 ""}  } { { "src/pipelines/MULT.v" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/pipelines/MULT.v" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588743380344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_tfn.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_tfn.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_tfn " "Found entity 1: mult_tfn" {  } { { "db/mult_tfn.tdf" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/db/mult_tfn.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588743380396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588743380396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_tfn multiplier1:Mul\|MULT:mul\[0\].mul\|lpm_mult:lpm_mult_component\|mult_tfn:auto_generated " "Elaborating entity \"mult_tfn\" for hierarchy \"multiplier1:Mul\|MULT:mul\[0\].mul\|lpm_mult:lpm_mult_component\|mult_tfn:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588743380397 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "transfer_to_host Block_Receiver 32 8 " "Port \"transfer_to_host\" on the entity instantiation of \"Block_Receiver\" is connected to a signal of width 32. The formal width of the signal in the module is 8.  The extra bits will be ignored." {  } { { "src/cisr_receivers.sv" "Block_Receiver" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/cisr_receivers.sv" 158 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1588743380835 "|top|value_index_receiver:Value_Index_Receiver|active_block:Block_Receiver"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "uc_length Block_Receiver 32 8 " "Port \"uc_length\" on the entity instantiation of \"Block_Receiver\" is connected to a signal of width 32. The formal width of the signal in the module is 8.  The extra bits will be ignored." {  } { { "src/cisr_receivers.sv" "Block_Receiver" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/cisr_receivers.sv" 158 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1588743380835 "|top|value_index_receiver:Value_Index_Receiver|active_block:Block_Receiver"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "transfer_to_host Block_Receiver 32 8 " "Port \"transfer_to_host\" on the entity instantiation of \"Block_Receiver\" is connected to a signal of width 32. The formal width of the signal in the module is 8.  The extra bits will be ignored." {  } { { "src/cisr_receivers.sv" "Block_Receiver" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/cisr_receivers.sv" 42 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1588743380837 "|top|row_length_receiver:Row_Length_Receiver|active_block:Block_Receiver"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "uc_length Block_Receiver 32 8 " "Port \"uc_length\" on the entity instantiation of \"Block_Receiver\" is connected to a signal of width 32. The formal width of the signal in the module is 8.  The extra bits will be ignored." {  } { { "src/cisr_receivers.sv" "Block_Receiver" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/cisr_receivers.sv" 42 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1588743380837 "|top|row_length_receiver:Row_Length_Receiver|active_block:Block_Receiver"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "trigger_to_host ACTIVE_TRIGGER_INST 32 8 " "Port \"trigger_to_host\" on the entity instantiation of \"ACTIVE_TRIGGER_INST\" is connected to a signal of width 32. The formal width of the signal in the module is 8.  The extra bits will be ignored." {  } { { "src/top.sv" "ACTIVE_TRIGGER_INST" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 114 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1588743380839 "|top|active_trigger:ACTIVE_TRIGGER_INST"}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "760 " "Ignored 760 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "760 " "Ignored 760 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1588743381735 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1588743381735 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplier1:Mul\|MULT:mul\[3\].mul\|lpm_mult:lpm_mult_component\|mult_tfn:auto_generated\|mac_mult7 " "Synthesized away node \"multiplier1:Mul\|MULT:mul\[3\].mul\|lpm_mult:lpm_mult_component\|mult_tfn:auto_generated\|mac_mult7\"" {  } { { "db/mult_tfn.tdf" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/db/mult_tfn.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "src/pipelines/MULT.v" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/pipelines/MULT.v" 60 0 0 } } { "src/pipelines/row_accumulator.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/pipelines/row_accumulator.sv" 94 0 0 } } { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 171 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588743381814 "|top|multiplier1:Mul|MULT:mul[3].mul|lpm_mult:lpm_mult_component|mult_tfn:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplier1:Mul\|MULT:mul\[3\].mul\|lpm_mult:lpm_mult_component\|mult_tfn:auto_generated\|mac_out8 " "Synthesized away node \"multiplier1:Mul\|MULT:mul\[3\].mul\|lpm_mult:lpm_mult_component\|mult_tfn:auto_generated\|mac_out8\"" {  } { { "db/mult_tfn.tdf" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/db/mult_tfn.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "src/pipelines/MULT.v" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/pipelines/MULT.v" 60 0 0 } } { "src/pipelines/row_accumulator.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/pipelines/row_accumulator.sv" 94 0 0 } } { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 171 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588743381814 "|top|multiplier1:Mul|MULT:mul[3].mul|lpm_mult:lpm_mult_component|mult_tfn:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplier1:Mul\|MULT:mul\[2\].mul\|lpm_mult:lpm_mult_component\|mult_tfn:auto_generated\|mac_mult7 " "Synthesized away node \"multiplier1:Mul\|MULT:mul\[2\].mul\|lpm_mult:lpm_mult_component\|mult_tfn:auto_generated\|mac_mult7\"" {  } { { "db/mult_tfn.tdf" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/db/mult_tfn.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "src/pipelines/MULT.v" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/pipelines/MULT.v" 60 0 0 } } { "src/pipelines/row_accumulator.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/pipelines/row_accumulator.sv" 94 0 0 } } { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 171 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588743381814 "|top|multiplier1:Mul|MULT:mul[2].mul|lpm_mult:lpm_mult_component|mult_tfn:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplier1:Mul\|MULT:mul\[2\].mul\|lpm_mult:lpm_mult_component\|mult_tfn:auto_generated\|mac_out8 " "Synthesized away node \"multiplier1:Mul\|MULT:mul\[2\].mul\|lpm_mult:lpm_mult_component\|mult_tfn:auto_generated\|mac_out8\"" {  } { { "db/mult_tfn.tdf" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/db/mult_tfn.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "src/pipelines/MULT.v" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/pipelines/MULT.v" 60 0 0 } } { "src/pipelines/row_accumulator.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/pipelines/row_accumulator.sv" 94 0 0 } } { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 171 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588743381814 "|top|multiplier1:Mul|MULT:mul[2].mul|lpm_mult:lpm_mult_component|mult_tfn:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplier1:Mul\|MULT:mul\[1\].mul\|lpm_mult:lpm_mult_component\|mult_tfn:auto_generated\|mac_mult7 " "Synthesized away node \"multiplier1:Mul\|MULT:mul\[1\].mul\|lpm_mult:lpm_mult_component\|mult_tfn:auto_generated\|mac_mult7\"" {  } { { "db/mult_tfn.tdf" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/db/mult_tfn.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "src/pipelines/MULT.v" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/pipelines/MULT.v" 60 0 0 } } { "src/pipelines/row_accumulator.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/pipelines/row_accumulator.sv" 94 0 0 } } { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 171 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588743381814 "|top|multiplier1:Mul|MULT:mul[1].mul|lpm_mult:lpm_mult_component|mult_tfn:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplier1:Mul\|MULT:mul\[1\].mul\|lpm_mult:lpm_mult_component\|mult_tfn:auto_generated\|mac_out8 " "Synthesized away node \"multiplier1:Mul\|MULT:mul\[1\].mul\|lpm_mult:lpm_mult_component\|mult_tfn:auto_generated\|mac_out8\"" {  } { { "db/mult_tfn.tdf" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/db/mult_tfn.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "src/pipelines/MULT.v" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/pipelines/MULT.v" 60 0 0 } } { "src/pipelines/row_accumulator.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/pipelines/row_accumulator.sv" 94 0 0 } } { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 171 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588743381814 "|top|multiplier1:Mul|MULT:mul[1].mul|lpm_mult:lpm_mult_component|mult_tfn:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplier1:Mul\|MULT:mul\[0\].mul\|lpm_mult:lpm_mult_component\|mult_tfn:auto_generated\|mac_mult7 " "Synthesized away node \"multiplier1:Mul\|MULT:mul\[0\].mul\|lpm_mult:lpm_mult_component\|mult_tfn:auto_generated\|mac_mult7\"" {  } { { "db/mult_tfn.tdf" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/db/mult_tfn.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "src/pipelines/MULT.v" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/pipelines/MULT.v" 60 0 0 } } { "src/pipelines/row_accumulator.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/pipelines/row_accumulator.sv" 94 0 0 } } { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 171 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588743381814 "|top|multiplier1:Mul|MULT:mul[0].mul|lpm_mult:lpm_mult_component|mult_tfn:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "multiplier1:Mul\|MULT:mul\[0\].mul\|lpm_mult:lpm_mult_component\|mult_tfn:auto_generated\|mac_out8 " "Synthesized away node \"multiplier1:Mul\|MULT:mul\[0\].mul\|lpm_mult:lpm_mult_component\|mult_tfn:auto_generated\|mac_out8\"" {  } { { "db/mult_tfn.tdf" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/db/mult_tfn.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "src/pipelines/MULT.v" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/pipelines/MULT.v" 60 0 0 } } { "src/pipelines/row_accumulator.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/pipelines/row_accumulator.sv" 94 0 0 } } { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 171 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588743381814 "|top|multiplier1:Mul|MULT:mul[0].mul|lpm_mult:lpm_mult_component|mult_tfn:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1588743381814 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1588743381814 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1588743404945 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_CMD " "bidirectional pin \"SD_CMD\" has no driver" {  } { { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1588743405035 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1588743405035 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "src/active_transfer/ft_245_state_machine.v" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/ft_245_state_machine.v" 48 -1 0 } } { "src/peripherals/led_controller.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/peripherals/led_controller.sv" 43 -1 0 } } { "src/active_transfer/ft_245_state_machine.v" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/ft_245_state_machine.v" 362 -1 0 } } { "src/cisr_receivers.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/cisr_receivers.sv" 301 -1 0 } } { "src/active_transfer/ft_245_state_machine.v" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/ft_245_state_machine.v" 95 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1588743405102 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1588743405102 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "bc_out\[0\] GND " "Pin \"bc_out\[0\]\" is stuck at GND" {  } { { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588743415402 "|top|bc_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[0\] VCC " "Pin \"LED\[0\]\" is stuck at VCC" {  } { { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588743415402 "|top|LED[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] VCC " "Pin \"LED\[1\]\" is stuck at VCC" {  } { { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588743415402 "|top|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] VCC " "Pin \"LED\[2\]\" is stuck at VCC" {  } { { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588743415402 "|top|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] VCC " "Pin \"LED\[3\]\" is stuck at VCC" {  } { { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588743415402 "|top|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] VCC " "Pin \"LED\[4\]\" is stuck at VCC" {  } { { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588743415402 "|top|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] VCC " "Pin \"LED\[5\]\" is stuck at VCC" {  } { { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588743415402 "|top|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] VCC " "Pin \"LED\[6\]\" is stuck at VCC" {  } { { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588743415402 "|top|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] VCC " "Pin \"LED\[7\]\" is stuck at VCC" {  } { { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588743415402 "|top|LED[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[8\] VCC " "Pin \"LED\[8\]\" is stuck at VCC" {  } { { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588743415402 "|top|LED[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[9\] VCC " "Pin \"LED\[9\]\" is stuck at VCC" {  } { { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588743415402 "|top|LED[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[10\] VCC " "Pin \"LED\[10\]\" is stuck at VCC" {  } { { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588743415402 "|top|LED[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[11\] VCC " "Pin \"LED\[11\]\" is stuck at VCC" {  } { { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588743415402 "|top|LED[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SD_CLK GND " "Pin \"SD_CLK\" is stuck at GND" {  } { { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588743415402 "|top|SD_CLK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1588743415402 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1588743415651 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "65 " "65 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1588743423552 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "active_transfer_library:Active_Transfer_Controller\|endpoint_registers:ENDPOINT_REGISTERS_INST\|address_from_device\[0\]~ICOMBOUT " "Logic cell \"active_transfer_library:Active_Transfer_Controller\|endpoint_registers:ENDPOINT_REGISTERS_INST\|address_from_device\[0\]~ICOMBOUT\"" {  } { { "src/active_transfer/endpoint_registers.vqm" "address_from_device\[0\]~0" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/endpoint_registers.vqm" 357 32 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588743423594 ""} { "Info" "ISCL_SCL_CELL_NAME" "active_transfer_library:Active_Transfer_Controller\|endpoint_registers:ENDPOINT_REGISTERS_INST\|payload_from_device\[0\]~ICOMBOUT " "Logic cell \"active_transfer_library:Active_Transfer_Controller\|endpoint_registers:ENDPOINT_REGISTERS_INST\|payload_from_device\[0\]~ICOMBOUT\"" {  } { { "src/active_transfer/endpoint_registers.vqm" "payload_from_device\[0\]~0" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/endpoint_registers.vqm" 359 32 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588743423594 ""} { "Info" "ISCL_SCL_CELL_NAME" "active_transfer_library:Active_Transfer_Controller\|endpoint_registers:ENDPOINT_REGISTERS_INST\|address_from_device\[1\]~ICOMBOUT " "Logic cell \"active_transfer_library:Active_Transfer_Controller\|endpoint_registers:ENDPOINT_REGISTERS_INST\|address_from_device\[1\]~ICOMBOUT\"" {  } { { "src/active_transfer/endpoint_registers.vqm" "address_from_device\[1\]~1" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/endpoint_registers.vqm" 357 32 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588743423594 ""} { "Info" "ISCL_SCL_CELL_NAME" "active_transfer_library:Active_Transfer_Controller\|endpoint_registers:ENDPOINT_REGISTERS_INST\|payload_from_device\[1\]~ICOMBOUT " "Logic cell \"active_transfer_library:Active_Transfer_Controller\|endpoint_registers:ENDPOINT_REGISTERS_INST\|payload_from_device\[1\]~ICOMBOUT\"" {  } { { "src/active_transfer/endpoint_registers.vqm" "payload_from_device\[1\]~1" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/endpoint_registers.vqm" 359 32 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588743423594 ""} { "Info" "ISCL_SCL_CELL_NAME" "active_transfer_library:Active_Transfer_Controller\|endpoint_registers:ENDPOINT_REGISTERS_INST\|payload_from_device\[2\]~ICOMBOUT " "Logic cell \"active_transfer_library:Active_Transfer_Controller\|endpoint_registers:ENDPOINT_REGISTERS_INST\|payload_from_device\[2\]~ICOMBOUT\"" {  } { { "src/active_transfer/endpoint_registers.vqm" "payload_from_device\[2\]~2" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/endpoint_registers.vqm" 359 32 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588743423594 ""} { "Info" "ISCL_SCL_CELL_NAME" "active_transfer_library:Active_Transfer_Controller\|endpoint_registers:ENDPOINT_REGISTERS_INST\|payload_from_device\[3\]~ICOMBOUT " "Logic cell \"active_transfer_library:Active_Transfer_Controller\|endpoint_registers:ENDPOINT_REGISTERS_INST\|payload_from_device\[3\]~ICOMBOUT\"" {  } { { "src/active_transfer/endpoint_registers.vqm" "payload_from_device\[3\]~3" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/endpoint_registers.vqm" 359 32 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588743423594 ""} { "Info" "ISCL_SCL_CELL_NAME" "active_transfer_library:Active_Transfer_Controller\|endpoint_registers:ENDPOINT_REGISTERS_INST\|payload_from_device\[4\]~ICOMBOUT " "Logic cell \"active_transfer_library:Active_Transfer_Controller\|endpoint_registers:ENDPOINT_REGISTERS_INST\|payload_from_device\[4\]~ICOMBOUT\"" {  } { { "src/active_transfer/endpoint_registers.vqm" "payload_from_device\[4\]~4" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/endpoint_registers.vqm" 359 32 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588743423594 ""} { "Info" "ISCL_SCL_CELL_NAME" "active_transfer_library:Active_Transfer_Controller\|endpoint_registers:ENDPOINT_REGISTERS_INST\|length_from_device\[5\]~ICOMBOUT " "Logic cell \"active_transfer_library:Active_Transfer_Controller\|endpoint_registers:ENDPOINT_REGISTERS_INST\|length_from_device\[5\]~ICOMBOUT\"" {  } { { "src/active_transfer/endpoint_registers.vqm" "length_from_device\[5\]~0" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/endpoint_registers.vqm" 358 31 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588743423594 ""} { "Info" "ISCL_SCL_CELL_NAME" "active_transfer_library:Active_Transfer_Controller\|endpoint_registers:ENDPOINT_REGISTERS_INST\|payload_from_device\[5\]~ICOMBOUT " "Logic cell \"active_transfer_library:Active_Transfer_Controller\|endpoint_registers:ENDPOINT_REGISTERS_INST\|payload_from_device\[5\]~ICOMBOUT\"" {  } { { "src/active_transfer/endpoint_registers.vqm" "payload_from_device\[5\]~5" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/endpoint_registers.vqm" 359 32 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588743423594 ""} { "Info" "ISCL_SCL_CELL_NAME" "active_transfer_library:Active_Transfer_Controller\|endpoint_registers:ENDPOINT_REGISTERS_INST\|payload_from_device\[6\]~ICOMBOUT " "Logic cell \"active_transfer_library:Active_Transfer_Controller\|endpoint_registers:ENDPOINT_REGISTERS_INST\|payload_from_device\[6\]~ICOMBOUT\"" {  } { { "src/active_transfer/endpoint_registers.vqm" "payload_from_device\[6\]~6" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/endpoint_registers.vqm" 359 32 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588743423594 ""} { "Info" "ISCL_SCL_CELL_NAME" "active_transfer_library:Active_Transfer_Controller\|endpoint_registers:ENDPOINT_REGISTERS_INST\|payload_from_device\[7\]~ICOMBOUT " "Logic cell \"active_transfer_library:Active_Transfer_Controller\|endpoint_registers:ENDPOINT_REGISTERS_INST\|payload_from_device\[7\]~ICOMBOUT\"" {  } { { "src/active_transfer/endpoint_registers.vqm" "payload_from_device\[7\]~7" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/endpoint_registers.vqm" 359 32 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588743423594 ""} { "Info" "ISCL_SCL_CELL_NAME" "row_length_receiver:Row_Length_Receiver\|active_block:Block_Receiver\|transfer_to_device\[2\]~reg0_ICOMBOUT " "Logic cell \"row_length_receiver:Row_Length_Receiver\|active_block:Block_Receiver\|transfer_to_device\[2\]~reg0_ICOMBOUT\"" {  } { { "src/active_transfer/active_block.vqm" "transfer_to_device\[2\]~7" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/active_block.vqm" 48 34 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588743423594 ""} { "Info" "ISCL_SCL_CELL_NAME" "row_length_receiver:Row_Length_Receiver\|active_block:Block_Receiver\|transfer_to_device\[6\]~reg0_ICOMBOUT " "Logic cell \"row_length_receiver:Row_Length_Receiver\|active_block:Block_Receiver\|transfer_to_device\[6\]~reg0_ICOMBOUT\"" {  } { { "src/active_transfer/active_block.vqm" "transfer_to_device\[6\]~3" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/active_block.vqm" 48 34 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588743423594 ""} { "Info" "ISCL_SCL_CELL_NAME" "row_length_receiver:Row_Length_Receiver\|active_block:Block_Receiver\|transfer_to_device\[7\]~reg0_ICOMBOUT " "Logic cell \"row_length_receiver:Row_Length_Receiver\|active_block:Block_Receiver\|transfer_to_device\[7\]~reg0_ICOMBOUT\"" {  } { { "src/active_transfer/active_block.vqm" "transfer_to_device\[7\]~2" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/active_block.vqm" 48 34 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588743423594 ""} { "Info" "ISCL_SCL_CELL_NAME" "value_index_receiver:Value_Index_Receiver\|active_block:Block_Receiver\|ept_length\[0\]~reg0_ICOMBOUT " "Logic cell \"value_index_receiver:Value_Index_Receiver\|active_block:Block_Receiver\|ept_length\[0\]~reg0_ICOMBOUT\"" {  } { { "src/active_transfer/active_block.vqm" "ept_length\[0\]~0" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/active_block.vqm" 44 26 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588743423594 ""} { "Info" "ISCL_SCL_CELL_NAME" "value_index_receiver:Value_Index_Receiver\|active_block:Block_Receiver\|ept_length\[4\]~reg0_ICOMBOUT " "Logic cell \"value_index_receiver:Value_Index_Receiver\|active_block:Block_Receiver\|ept_length\[4\]~reg0_ICOMBOUT\"" {  } { { "src/active_transfer/active_block.vqm" "ept_length\[4\]~4" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/active_block.vqm" 44 26 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588743423594 ""} { "Info" "ISCL_SCL_CELL_NAME" "row_length_receiver:Row_Length_Receiver\|active_block:Block_Receiver\|ept_length\[0\]~reg0_ICOMBOUT " "Logic cell \"row_length_receiver:Row_Length_Receiver\|active_block:Block_Receiver\|ept_length\[0\]~reg0_ICOMBOUT\"" {  } { { "src/active_transfer/active_block.vqm" "ept_length\[0\]~0" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/active_block.vqm" 44 26 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588743423594 ""} { "Info" "ISCL_SCL_CELL_NAME" "row_length_receiver:Row_Length_Receiver\|active_block:Block_Receiver\|ept_length\[4\]~reg0_ICOMBOUT " "Logic cell \"row_length_receiver:Row_Length_Receiver\|active_block:Block_Receiver\|ept_length\[4\]~reg0_ICOMBOUT\"" {  } { { "src/active_transfer/active_block.vqm" "ept_length\[4\]~4" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/active_block.vqm" 44 26 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588743423594 ""} { "Info" "ISCL_SCL_CELL_NAME" "active_trigger:ACTIVE_TRIGGER_INST\|previous_to_trigupdate\[4\]~ICOMBOUT " "Logic cell \"active_trigger:ACTIVE_TRIGGER_INST\|previous_to_trigupdate\[4\]~ICOMBOUT\"" {  } { { "src/active_transfer/active_trigger.vqm" "previous_to_trigupdate\[4\]~0" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/active_trigger.vqm" 109 35 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588743423594 ""} { "Info" "ISCL_SCL_CELL_NAME" "active_trigger:ACTIVE_TRIGGER_INST\|previous_to_trigupdate\[5\]~ICOMBOUT " "Logic cell \"active_trigger:ACTIVE_TRIGGER_INST\|previous_to_trigupdate\[5\]~ICOMBOUT\"" {  } { { "src/active_transfer/active_trigger.vqm" "previous_to_trigupdate\[5\]~1" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/active_trigger.vqm" 109 35 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588743423594 ""} { "Info" "ISCL_SCL_CELL_NAME" "active_trigger:ACTIVE_TRIGGER_INST\|previous_to_trigupdate\[2\]~ICOMBOUT " "Logic cell \"active_trigger:ACTIVE_TRIGGER_INST\|previous_to_trigupdate\[2\]~ICOMBOUT\"" {  } { { "src/active_transfer/active_trigger.vqm" "previous_to_trigupdate\[2\]~2" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/active_trigger.vqm" 109 35 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588743423594 ""} { "Info" "ISCL_SCL_CELL_NAME" "active_trigger:ACTIVE_TRIGGER_INST\|previous_to_trigupdate\[3\]~ICOMBOUT " "Logic cell \"active_trigger:ACTIVE_TRIGGER_INST\|previous_to_trigupdate\[3\]~ICOMBOUT\"" {  } { { "src/active_transfer/active_trigger.vqm" "previous_to_trigupdate\[3\]~3" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/active_trigger.vqm" 109 35 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588743423594 ""} { "Info" "ISCL_SCL_CELL_NAME" "active_trigger:ACTIVE_TRIGGER_INST\|previous_to_trigupdate\[7\]~ICOMBOUT " "Logic cell \"active_trigger:ACTIVE_TRIGGER_INST\|previous_to_trigupdate\[7\]~ICOMBOUT\"" {  } { { "src/active_transfer/active_trigger.vqm" "previous_to_trigupdate\[7\]~4" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/active_trigger.vqm" 109 35 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588743423594 ""} { "Info" "ISCL_SCL_CELL_NAME" "active_trigger:ACTIVE_TRIGGER_INST\|previous_to_trigupdate\[6\]~ICOMBOUT " "Logic cell \"active_trigger:ACTIVE_TRIGGER_INST\|previous_to_trigupdate\[6\]~ICOMBOUT\"" {  } { { "src/active_transfer/active_trigger.vqm" "previous_to_trigupdate\[6\]~5" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/active_trigger.vqm" 109 35 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588743423594 ""} { "Info" "ISCL_SCL_CELL_NAME" "active_trigger:ACTIVE_TRIGGER_INST\|previous_to_trigupdate\[0\]~ICOMBOUT " "Logic cell \"active_trigger:ACTIVE_TRIGGER_INST\|previous_to_trigupdate\[0\]~ICOMBOUT\"" {  } { { "src/active_transfer/active_trigger.vqm" "previous_to_trigupdate\[0\]~6" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/active_trigger.vqm" 109 35 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588743423594 ""} { "Info" "ISCL_SCL_CELL_NAME" "active_trigger:ACTIVE_TRIGGER_INST\|previous_to_trigupdate\[1\]~ICOMBOUT " "Logic cell \"active_trigger:ACTIVE_TRIGGER_INST\|previous_to_trigupdate\[1\]~ICOMBOUT\"" {  } { { "src/active_transfer/active_trigger.vqm" "previous_to_trigupdate\[1\]~7" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/active_trigger.vqm" 109 35 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588743423594 ""} { "Info" "ISCL_SCL_CELL_NAME" "active_transfer_library:Active_Transfer_Controller\|endpoint_registers:ENDPOINT_REGISTERS_INST\|control_multiplexor\[2\]~ICOMBOUT " "Logic cell \"active_transfer_library:Active_Transfer_Controller\|endpoint_registers:ENDPOINT_REGISTERS_INST\|control_multiplexor\[2\]~ICOMBOUT\"" {  } { { "src/active_transfer/endpoint_registers.vqm" "control_multiplexor\[2\]~3" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/endpoint_registers.vqm" 348 32 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588743423594 ""} { "Info" "ISCL_SCL_CELL_NAME" "active_transfer_library:Active_Transfer_Controller\|endpoint_registers:ENDPOINT_REGISTERS_INST\|control_multiplexor\[0\]~ICOMBOUT " "Logic cell \"active_transfer_library:Active_Transfer_Controller\|endpoint_registers:ENDPOINT_REGISTERS_INST\|control_multiplexor\[0\]~ICOMBOUT\"" {  } { { "src/active_transfer/endpoint_registers.vqm" "control_multiplexor\[0\]~4" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/endpoint_registers.vqm" 348 32 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588743423594 ""} { "Info" "ISCL_SCL_CELL_NAME" "active_transfer_library:Active_Transfer_Controller\|endpoint_registers:ENDPOINT_REGISTERS_INST\|control_multiplexor\[1\]~ICOMBOUT " "Logic cell \"active_transfer_library:Active_Transfer_Controller\|endpoint_registers:ENDPOINT_REGISTERS_INST\|control_multiplexor\[1\]~ICOMBOUT\"" {  } { { "src/active_transfer/endpoint_registers.vqm" "control_multiplexor\[1\]~5" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/endpoint_registers.vqm" 348 32 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588743423594 ""} { "Info" "ISCL_SCL_CELL_NAME" "value_index_receiver:Value_Index_Receiver\|active_block:Block_Receiver\|transfer_to_device\[2\]~reg0_ICOMBOUT " "Logic cell \"value_index_receiver:Value_Index_Receiver\|active_block:Block_Receiver\|transfer_to_device\[2\]~reg0_ICOMBOUT\"" {  } { { "src/active_transfer/active_block.vqm" "transfer_to_device\[2\]~3" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/active_block.vqm" 48 34 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588743423594 ""} { "Info" "ISCL_SCL_CELL_NAME" "value_index_receiver:Value_Index_Receiver\|active_block:Block_Receiver\|transfer_to_device\[6\]~reg0_ICOMBOUT " "Logic cell \"value_index_receiver:Value_Index_Receiver\|active_block:Block_Receiver\|transfer_to_device\[6\]~reg0_ICOMBOUT\"" {  } { { "src/active_transfer/active_block.vqm" "transfer_to_device\[6\]~7" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/active_block.vqm" 48 34 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588743423594 ""} { "Info" "ISCL_SCL_CELL_NAME" "value_index_receiver:Value_Index_Receiver\|active_block:Block_Receiver\|transfer_to_device\[7\]~reg0_ICOMBOUT " "Logic cell \"value_index_receiver:Value_Index_Receiver\|active_block:Block_Receiver\|transfer_to_device\[7\]~reg0_ICOMBOUT\"" {  } { { "src/active_transfer/active_block.vqm" "transfer_to_device\[7\]~8" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/active_block.vqm" 48 34 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588743423594 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1588743423594 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/output_files/top.map.smsg " "Generated suppressed messages file C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/output_files/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588743423809 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1588743424380 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588743424380 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SD_DATA\[0\] " "No output dependent on input pin \"SD_DATA\[0\]\"" {  } { { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588743424905 "|top|SD_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SD_DATA\[1\] " "No output dependent on input pin \"SD_DATA\[1\]\"" {  } { { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588743424905 "|top|SD_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SD_DATA\[2\] " "No output dependent on input pin \"SD_DATA\[2\]\"" {  } { { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588743424905 "|top|SD_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SD_DATA\[3\] " "No output dependent on input pin \"SD_DATA\[3\]\"" {  } { { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588743424905 "|top|SD_DATA[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1588743424905 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7428 " "Implemented 7428 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1588743424906 ""} { "Info" "ICUT_CUT_TM_OPINS" "40 " "Implemented 40 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1588743424906 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "9 " "Implemented 9 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1588743424906 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7281 " "Implemented 7281 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1588743424906 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1588743424906 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "24 " "Implemented 24 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1588743424906 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1588743424906 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 56 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 56 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4827 " "Peak virtual memory: 4827 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1588743424990 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 06 00:37:04 2020 " "Processing ended: Wed May 06 00:37:04 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1588743424990 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:55 " "Elapsed time: 00:00:55" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1588743424990 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:10 " "Total CPU time (on all processors): 00:01:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1588743424990 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1588743424990 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1588743426486 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1588743426492 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 06 00:37:06 2020 " "Processing started: Wed May 06 00:37:06 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1588743426492 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1588743426492 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off top -c top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1588743426492 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1588743426633 ""}
{ "Info" "0" "" "Project  = top" {  } {  } 0 0 "Project  = top" 0 0 "Fitter" 0 0 1588743426634 ""}
{ "Info" "0" "" "Revision = top" {  } {  } 0 0 "Revision = top" 0 0 "Fitter" 0 0 1588743426634 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1588743426814 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1588743426814 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1588743426878 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1588743426934 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1588743426934 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "multiplier1:Mul\|ROM:mem1\|altsyncram:altsyncram_component\|altsyncram_nt32:auto_generated\|ram_block1a0 " "Atom \"multiplier1:Mul\|ROM:mem1\|altsyncram:altsyncram_component\|altsyncram_nt32:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1588743426978 "|top|multiplier1:Mul|ROM:mem1|altsyncram:altsyncram_component|altsyncram_nt32:auto_generated|ram_block1a0"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1588743426978 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1588743427124 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1588743427131 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1588743427353 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1588743427353 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1588743427353 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1588743427353 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 14270 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1588743427400 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 14272 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1588743427400 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 14274 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1588743427400 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 14276 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1588743427400 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1588743427400 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1588743427405 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1588743427542 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "11 " "The Timing Analyzer is analyzing 11 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1588743428990 ""}
{ "Info" "ISTA_SDC_FOUND" "top.sdc " "Reading SDC File: 'top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1588743428996 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "aa\[1\] " "Node: aa\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register active_transfer_library:Active_Transfer_Controller\|endpoint_registers:ENDPOINT_REGISTERS_INST\|WRITE_EN~reg0 aa\[1\] " "Register active_transfer_library:Active_Transfer_Controller\|endpoint_registers:ENDPOINT_REGISTERS_INST\|WRITE_EN~reg0 is being clocked by aa\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1588743429022 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1588743429022 "|top|aa[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "active_transfer_library:Active_Transfer_Controller\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|state\[1\] " "Node: active_transfer_library:Active_Transfer_Controller\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|state\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch active_transfer_library:Active_Transfer_Controller\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|USB_REGISTER_DECODE\[5\] active_transfer_library:Active_Transfer_Controller\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|state\[1\] " "Latch active_transfer_library:Active_Transfer_Controller\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|USB_REGISTER_DECODE\[5\] is being clocked by active_transfer_library:Active_Transfer_Controller\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|state\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1588743429022 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1588743429022 "|top|active_transfer_library:Active_Transfer_Controller|ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[1]"}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "aa\[1\] " "Virtual clock aa\[1\] is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Fitter" 0 -1 1588743429079 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1588743429080 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1588743429080 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1588743429080 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  15.151        aa\[1\] " "  15.151        aa\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1588743429080 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1588743429080 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "aa\[1\]~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node aa\[1\]~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1588743429752 ""}  } { { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 14263 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1588743429752 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "active_transfer_library:Active_Transfer_Controller\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|state\[1\]  " "Automatically promoted node active_transfer_library:Active_Transfer_Controller\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|state\[1\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1588743429752 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "active_transfer_library:Active_Transfer_Controller\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|comb~0 " "Destination node active_transfer_library:Active_Transfer_Controller\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|comb~0" {  } { { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 5328 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1588743429752 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "active_transfer_library:Active_Transfer_Controller\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|comb~1 " "Destination node active_transfer_library:Active_Transfer_Controller\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|comb~1" {  } { { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 5329 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1588743429752 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "active_transfer_library:Active_Transfer_Controller\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|read_complete~0 " "Destination node active_transfer_library:Active_Transfer_Controller\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|read_complete~0" {  } { { "src/active_transfer/ft_245_state_machine.v" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/ft_245_state_machine.v" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 9740 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1588743429752 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "active_transfer_library:Active_Transfer_Controller\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|next\[2\]~8 " "Destination node active_transfer_library:Active_Transfer_Controller\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|next\[2\]~8" {  } { { "src/active_transfer/ft_245_state_machine.v" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/ft_245_state_machine.v" 85 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 9742 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1588743429752 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "active_transfer_library:Active_Transfer_Controller\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|read_complete_reg~1 " "Destination node active_transfer_library:Active_Transfer_Controller\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|read_complete_reg~1" {  } { { "src/active_transfer/ft_245_state_machine.v" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/ft_245_state_machine.v" 89 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 9811 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1588743429752 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "active_transfer_library:Active_Transfer_Controller\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|read_complete_cntr\[7\]~12 " "Destination node active_transfer_library:Active_Transfer_Controller\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|read_complete_cntr\[7\]~12" {  } { { "src/active_transfer/ft_245_state_machine.v" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/ft_245_state_machine.v" 294 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 9839 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1588743429752 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1588743429752 ""}  } { { "src/active_transfer/ft_245_state_machine.v" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/ft_245_state_machine.v" 362 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 3527 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1588743429752 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "aa\[0\]~input (placed in PIN 89 (CLK6, DIFFCLK_3p)) " "Automatically promoted node aa\[0\]~input (placed in PIN 89 (CLK6, DIFFCLK_3p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1588743429753 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "active_transfer_library:Active_Transfer_Controller\|endpoint_registers:ENDPOINT_REGISTERS_INST\|length_to_device\[7\]~0_I " "Destination node active_transfer_library:Active_Transfer_Controller\|endpoint_registers:ENDPOINT_REGISTERS_INST\|length_to_device\[7\]~0_I" {  } { { "src/active_transfer/endpoint_registers.vqm" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/endpoint_registers.vqm" 1691 37 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 2964 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1588743429753 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "active_transfer_library:Active_Transfer_Controller\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|comb~0 " "Destination node active_transfer_library:Active_Transfer_Controller\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|comb~0" {  } { { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 5328 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1588743429753 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "active_transfer_library:Active_Transfer_Controller\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|comb~1 " "Destination node active_transfer_library:Active_Transfer_Controller\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|comb~1" {  } { { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 5329 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1588743429753 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rst_l " "Destination node rst_l" {  } { { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 52 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 3602 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1588743429753 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "active_transfer_library:Active_Transfer_Controller\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|USB_REGISTER_DECODE\[6\] " "Destination node active_transfer_library:Active_Transfer_Controller\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|USB_REGISTER_DECODE\[6\]" {  } { { "src/active_transfer/ft_245_state_machine.v" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/ft_245_state_machine.v" 161 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 3541 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1588743429753 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "active_transfer_library:Active_Transfer_Controller\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|USB_REGISTER_DECODE\[7\] " "Destination node active_transfer_library:Active_Transfer_Controller\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|USB_REGISTER_DECODE\[7\]" {  } { { "src/active_transfer/ft_245_state_machine.v" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/ft_245_state_machine.v" 161 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 3542 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1588743429753 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "active_transfer_library:Active_Transfer_Controller\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|USB_REGISTER_DECODE\[5\] " "Destination node active_transfer_library:Active_Transfer_Controller\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|USB_REGISTER_DECODE\[5\]" {  } { { "src/active_transfer/ft_245_state_machine.v" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/ft_245_state_machine.v" 161 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 3540 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1588743429753 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "active_transfer_library:Active_Transfer_Controller\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|USB_REGISTER_DECODE\[4\] " "Destination node active_transfer_library:Active_Transfer_Controller\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|USB_REGISTER_DECODE\[4\]" {  } { { "src/active_transfer/ft_245_state_machine.v" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/ft_245_state_machine.v" 161 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 3539 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1588743429753 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "active_transfer_library:Active_Transfer_Controller\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|USB_REGISTER_DECODE\[3\] " "Destination node active_transfer_library:Active_Transfer_Controller\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|USB_REGISTER_DECODE\[3\]" {  } { { "src/active_transfer/ft_245_state_machine.v" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/ft_245_state_machine.v" 161 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 3538 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1588743429753 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "active_transfer_library:Active_Transfer_Controller\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|USB_REGISTER_DECODE\[2\] " "Destination node active_transfer_library:Active_Transfer_Controller\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|USB_REGISTER_DECODE\[2\]" {  } { { "src/active_transfer/ft_245_state_machine.v" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/ft_245_state_machine.v" 161 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 3537 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1588743429753 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1588743429753 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1588743429753 ""}  } { { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 14264 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1588743429753 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst_l  " "Automatically promoted node rst_l " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1588743429754 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "active_block:BLOCK_TRANSFER_INST\|uc_out~2_I " "Destination node active_block:BLOCK_TRANSFER_INST\|uc_out~2_I" {  } { { "src/active_transfer/active_block.vqm" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/active_block.vqm" 597 24 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 3752 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1588743429754 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "active_block:BLOCK_TRANSFER_INST\|uc_out~14_I " "Destination node active_block:BLOCK_TRANSFER_INST\|uc_out~14_I" {  } { { "src/active_transfer/active_block.vqm" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/active_block.vqm" 751 25 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 3764 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1588743429754 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "active_block:BLOCK_TRANSFER_INST\|uc_out~13_I " "Destination node active_block:BLOCK_TRANSFER_INST\|uc_out~13_I" {  } { { "src/active_transfer/active_block.vqm" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/active_block.vqm" 739 25 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 3761 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1588743429754 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "active_block:BLOCK_TRANSFER_INST\|uc_out~3_I " "Destination node active_block:BLOCK_TRANSFER_INST\|uc_out~3_I" {  } { { "src/active_transfer/active_block.vqm" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/active_block.vqm" 610 24 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 3755 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1588743429754 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "active_block:BLOCK_TRANSFER_INST\|uc_out~10_I " "Destination node active_block:BLOCK_TRANSFER_INST\|uc_out~10_I" {  } { { "src/active_transfer/active_block.vqm" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/active_block.vqm" 701 25 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 3758 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1588743429754 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "row_length_receiver:Row_Length_Receiver\|active_block:Block_Receiver\|transfer_to_device\[0\]~0_I " "Destination node row_length_receiver:Row_Length_Receiver\|active_block:Block_Receiver\|transfer_to_device\[0\]~0_I" {  } { { "src/active_transfer/active_block.vqm" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/active_block.vqm" 1301 39 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 2447 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1588743429754 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "active_trigger:ACTIVE_TRIGGER_INST\|xint\[10\]~0_I " "Destination node active_trigger:ACTIVE_TRIGGER_INST\|xint\[10\]~0_I" {  } { { "src/active_transfer/active_trigger.vqm" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/active_trigger.vqm" 527 26 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 2744 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1588743429754 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "value_index_receiver:Value_Index_Receiver\|active_block:Block_Receiver\|transfer_to_device\[0\]~0_I " "Destination node value_index_receiver:Value_Index_Receiver\|active_block:Block_Receiver\|transfer_to_device\[0\]~0_I" {  } { { "src/active_transfer/active_block.vqm" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/active_transfer/active_block.vqm" 1301 39 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 5124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1588743429754 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1588743429754 ""}  } { { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 52 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 3602 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1588743429754 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1588743430571 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1588743430579 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1588743430580 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1588743430590 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1588743430604 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1588743430619 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1588743430841 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "200 Embedded multiplier block " "Packed 200 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1588743430850 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "72 " "Created 72 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1588743430850 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1588743430850 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1588743431106 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1588743431124 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1588743432118 ""}
{ "Error" "EFITAPI_FITAPI_VPR_STATUS_FAILED_TOO_MANY_BLES" "6425 6272 combinational node " "Design contains 6425 blocks of type combinational node.  However, the device contains only 6272 blocks." {  } { { "c:/intelfpga_lite/19.1/quartus/common/advisors/oa_resource_table.xml" "" { Advisor "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" "LE" } }  } 0 170011 "Design contains %1!d! blocks of type %3!s!.  However, the device contains only %2!d! blocks." 0 0 "Fitter" 0 -1 1588743432308 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1588743432308 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.01 " "Total time spent on timing analysis during the Fitter is 0.01 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1588743432309 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1588743436491 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "19 Cyclone IV E " "19 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DATA\[0\] 3.3-V LVTTL 55 " "Pin SD_DATA\[0\] uses I/O standard 3.3-V LVTTL at 55" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { SD_DATA[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DATA\[0\]" } } } } { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 40 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1588743436493 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DATA\[1\] 3.3-V LVTTL 50 " "Pin SD_DATA\[1\] uses I/O standard 3.3-V LVTTL at 50" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { SD_DATA[1] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DATA\[1\]" } } } } { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 40 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1588743436493 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DATA\[2\] 3.3-V LVTTL 53 " "Pin SD_DATA\[2\] uses I/O standard 3.3-V LVTTL at 53" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { SD_DATA[2] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DATA\[2\]" } } } } { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 40 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1588743436493 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DATA\[3\] 3.3-V LVTTL 66 " "Pin SD_DATA\[3\] uses I/O standard 3.3-V LVTTL at 66" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { SD_DATA[3] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DATA\[3\]" } } } } { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 40 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1588743436493 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_CMD 3.3-V LVTTL 67 " "Pin SD_CMD uses I/O standard 3.3-V LVTTL at 67" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { SD_CMD } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1588743436493 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bd_inout\[0\] 3.3-V LVTTL 43 " "Pin bd_inout\[0\] uses I/O standard 3.3-V LVTTL at 43" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { bd_inout[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bd_inout\[0\]" } } } } { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1588743436493 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bd_inout\[1\] 3.3-V LVTTL 38 " "Pin bd_inout\[1\] uses I/O standard 3.3-V LVTTL at 38" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { bd_inout[1] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bd_inout\[1\]" } } } } { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1588743436493 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bd_inout\[2\] 3.3-V LVTTL 39 " "Pin bd_inout\[2\] uses I/O standard 3.3-V LVTTL at 39" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { bd_inout[2] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bd_inout\[2\]" } } } } { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1588743436493 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bd_inout\[3\] 3.3-V LVTTL 34 " "Pin bd_inout\[3\] uses I/O standard 3.3-V LVTTL at 34" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { bd_inout[3] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bd_inout\[3\]" } } } } { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1588743436493 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bd_inout\[4\] 3.3-V LVTTL 33 " "Pin bd_inout\[4\] uses I/O standard 3.3-V LVTTL at 33" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { bd_inout[4] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bd_inout\[4\]" } } } } { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1588743436493 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bd_inout\[5\] 3.3-V LVTTL 32 " "Pin bd_inout\[5\] uses I/O standard 3.3-V LVTTL at 32" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { bd_inout[5] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bd_inout\[5\]" } } } } { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1588743436493 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bd_inout\[6\] 3.3-V LVTTL 30 " "Pin bd_inout\[6\] uses I/O standard 3.3-V LVTTL at 30" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { bd_inout[6] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bd_inout\[6\]" } } } } { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1588743436493 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bd_inout\[7\] 3.3-V LVTTL 28 " "Pin bd_inout\[7\] uses I/O standard 3.3-V LVTTL at 28" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { bd_inout[7] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bd_inout\[7\]" } } } } { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1588743436493 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bc_in\[0\] 3.3-V LVTTL 10 " "Pin bc_in\[0\] uses I/O standard 3.3-V LVTTL at 10" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { bc_in[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bc_in\[0\]" } } } } { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1588743436493 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "aa\[1\] 3.3-V LVTTL 23 " "Pin aa\[1\] uses I/O standard 3.3-V LVTTL at 23" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { aa[1] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "aa\[1\]" } } } } { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1588743436493 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "aa\[0\] 3.3-V LVTTL 89 " "Pin aa\[0\] uses I/O standard 3.3-V LVTTL at 89" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { aa[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "aa\[0\]" } } } } { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1588743436493 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUTTON\[0\] 3.3-V LVTTL 24 " "Pin BUTTON\[0\] uses I/O standard 3.3-V LVTTL at 24" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { BUTTON[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUTTON\[0\]" } } } } { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1588743436493 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUTTON\[1\] 3.3-V LVTTL 25 " "Pin BUTTON\[1\] uses I/O standard 3.3-V LVTTL at 25" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { BUTTON[1] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUTTON\[1\]" } } } } { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1588743436493 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bc_in\[1\] 3.3-V LVTTL 11 " "Pin bc_in\[1\] uses I/O standard 3.3-V LVTTL at 11" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { bc_in[1] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bc_in\[1\]" } } } } { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1588743436493 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1588743436493 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "1 " "Following 1 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_CMD a permanently disabled " "Pin SD_CMD has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { SD_CMD } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "src/top.sv" "" { Text "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/src/top.sv" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1588743436495 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1588743436495 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/output_files/top.fit.smsg " "Generated suppressed messages file C:/Users/James/Documents/CMU/15618/BNN_FPGA/fpga_code/output_files/top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1588743436852 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 2 s 10 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 2 errors, 10 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5352 " "Peak virtual memory: 5352 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1588743437178 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed May 06 00:37:17 2020 " "Processing ended: Wed May 06 00:37:17 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1588743437178 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1588743437178 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1588743437178 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1588743437178 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 66 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 66 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1588743437922 ""}
