# Microsemi Physical design constraints file

# Version: v11.6 SP1 11.6.1.6

# Design Name: build 

# Input Netlist Format: EDIF 

# Family: IGLOO2 , Die: M2GL050T , Package: 896 FBGA , Speed grade: STD 

# Date generated: Wed Mar 09 23:34:02 2016 


#
# Local clock constraints
#


#
# Region constraints
#


#
# Core cell constraints
#

