<!DOCTYPE HTML>
<html lang="en">

<head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
    <title>
        Full
        coverage report
    </title>
    <link rel="stylesheet" type="text/css" href="cov.css">
    <style>
        .container {
            background-color: rgb(169, 169, 169);
            width: 100%;
            min-height: 80%;
            border-radius: 15px;
        }
    </style>
</head>

<body>
    <table class="title-header-shadow">
        <td class="title-container">
            <table class="title-header">
                <td class="title-logo">
                    <a href=index.html>
                        <img src=_static/white.svg></img>
                    </a>
                </td>
                <td class="title">
                    Project
                    Full
                    coverage report
                </td>
            </table>
        </td>
    </table>
    <center>
        <table class="info-table">
            <tr class="info-table-view">
                <td width="10%" class="headerInfo">Current view:</td>
                <td width="40%" class="headerInfoValue">
                    <a href=index.html>Cores-VeeR-EL2</a>—Cores-VeeR-EL2—design—lib—ahb_to_axi4.sv
                </td>
                <td width=auto></td>
                <td width="10%"></td>
                <td width="10%" class="headerCovSummary colTop">Coverage</td>
                <td width="10%" class="headerCovSummary colTop" title="Covered + Uncovered code">Hit</td>
                <td width="10%" class="headerCovSummary colTop" title="Exercised code only">Total</td>
            </tr>
            <tr>
                <td class="headerInfo">Test Date:</td>
                <td class="headerInfoValue">
                    03-12-2024
                </td>
                <td></td>
                
    <td class="headerCovSummary rowLeft">
        Toggle
    </td>
    <td class="headerCovSummaryEntry" style="color: #0E1116; background-color: #66ff00;">
        80.0%
    </td>
    <td class="headerCovSummaryEntry">
        44
    </td>
    <td class="headerCovSummaryEntry">
        55
    </td>

            </tr>
            <tr>
                <td class="headerInfo">Test:</td>
                <td class="headerInfoValue">
                    all
                </td>
                <td></td>
                
    <td class="headerCovSummary rowLeft">
        Branch
    </td>
    <td class="headerCovSummaryEntry" style="color: #0E1116; background-color: #00ff00;">
        100.0%
    </td>
    <td class="headerCovSummaryEntry">
        23
    </td>
    <td class="headerCovSummaryEntry">
        23
    </td>

            </tr>
            
        </table>
    </center>

    <table border="0" cellpadding="0" cellspacing="0">
<tr>
<td><br/></td>
</tr>
<tr>
<td>
<pre class="sourceHeading">            Line data    Source code</pre>
<pre class="source">
<span id="L1"><span class="lineNum">       1</span>              : // SPDX-License-Identifier: Apache-2.0</span>
<span id="L2"><span class="lineNum">       2</span>              : // Copyright 2020 Western Digital Corporation or its affiliates.</span>
<span id="L3"><span class="lineNum">       3</span>              : //</span>
<span id="L4"><span class="lineNum">       4</span>              : // Licensed under the Apache License, Version 2.0 (the "License");</span>
<span id="L5"><span class="lineNum">       5</span>              : // you may not use this file except in compliance with the License.</span>
<span id="L6"><span class="lineNum">       6</span>              : // You may obtain a copy of the License at</span>
<span id="L7"><span class="lineNum">       7</span>              : //</span>
<span id="L8"><span class="lineNum">       8</span>              : // http://www.apache.org/licenses/LICENSE-2.0</span>
<span id="L9"><span class="lineNum">       9</span>              : //</span>
<span id="L10"><span class="lineNum">      10</span>              : // Unless required by applicable law or agreed to in writing, software</span>
<span id="L11"><span class="lineNum">      11</span>              : // distributed under the License is distributed on an "AS IS" BASIS,</span>
<span id="L12"><span class="lineNum">      12</span>              : // WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.</span>
<span id="L13"><span class="lineNum">      13</span>              : // See the License for the specific language governing permissions and</span>
<span id="L14"><span class="lineNum">      14</span>              : // limitations under the License.</span>
<span id="L15"><span class="lineNum">      15</span>              : //********************************************************************************</span>
<span id="L16"><span class="lineNum">      16</span>              : // $Id$</span>
<span id="L17"><span class="lineNum">      17</span>              : //</span>
<span id="L18"><span class="lineNum">      18</span>              : // Owner:</span>
<span id="L19"><span class="lineNum">      19</span>              : // Function: AHB to AXI4 Bridge</span>
<span id="L20"><span class="lineNum">      20</span>              : // Comments:</span>
<span id="L21"><span class="lineNum">      21</span>              : //</span>
<span id="L22"><span class="lineNum">      22</span>              : //********************************************************************************</span>
<span id="L23"><span class="lineNum">      23</span>              : module ahb_to_axi4</span>
<span id="L24"><span class="lineNum">      24</span>              : import el2_pkg::*;</span>
<span id="L25"><span class="lineNum">      25</span>              : #(</span>
<span id="L26"><span class="lineNum">      26</span>              :    TAG = 1,</span>
<span id="L27"><span class="lineNum">      27</span>              :    `include "el2_param.vh"</span>
<span id="L28"><span class="lineNum">      28</span>              : )</span>
<span id="L29"><span class="lineNum">      29</span>              : //   ,TAG  = 1)</span>
<span id="L30"><span class="lineNum">      30</span>              : (</span>
<span id="L31"><span class="lineNum">      31</span> <span class="tlaGNC tlaBgGNC">    29055138 :    input                   clk,</span></span>
<span id="L32"><span class="lineNum">      32</span> <span class="tlaGNC">          32 :    input                   rst_l,</span></span>
<span id="L33"><span class="lineNum">      33</span>              :    /* verilator coverage_off */</span>
<span id="L34"><span class="lineNum">      34</span>              :    input                   scan_mode,</span>
<span id="L35"><span class="lineNum">      35</span>              :    /* verilator coverage_on */</span>
<span id="L36"><span class="lineNum">      36</span> <span class="tlaGNC">          20 :    input                   bus_clk_en,</span></span>
<span id="L37"><span class="lineNum">      37</span> <span class="tlaUNC tlaBgUNC">           0 :    input                   clk_override,</span></span>
<span id="L38"><span class="lineNum">      38</span>              : </span>
<span id="L39"><span class="lineNum">      39</span>              :    // AXI signals</span>
<span id="L40"><span class="lineNum">      40</span>              :    // AXI Write Channels</span>
<span id="L41"><span class="lineNum">      41</span> <span class="tlaGNC tlaBgGNC">         402 :    output logic            axi_awvalid,</span></span>
<span id="L42"><span class="lineNum">      42</span> <span class="tlaGNC">         418 :    input  logic            axi_awready,</span></span>
<span id="L43"><span class="lineNum">      43</span>              :    /* exclude signals that are tied to constant value in this file */</span>
<span id="L44"><span class="lineNum">      44</span>              :    /*verilator coverage_off*/</span>
<span id="L45"><span class="lineNum">      45</span>              :    output logic [TAG-1:0]  axi_awid,</span>
<span id="L46"><span class="lineNum">      46</span>              :    /*verilator coverage_on*/</span>
<span id="L47"><span class="lineNum">      47</span> <span class="tlaGNC">          14 :    output logic [31:0]     axi_awaddr,</span></span>
<span id="L48"><span class="lineNum">      48</span> <span class="tlaUNC tlaBgUNC">           0 :    output logic [2:0]      axi_awsize,</span></span>
<span id="L49"><span class="lineNum">      49</span>              :    /* exclude signals that are tied to constant value in this file */</span>
<span id="L50"><span class="lineNum">      50</span>              :    /*verilator coverage_off*/</span>
<span id="L51"><span class="lineNum">      51</span>              :    output logic [2:0]      axi_awprot,</span>
<span id="L52"><span class="lineNum">      52</span>              :    output logic [7:0]      axi_awlen,</span>
<span id="L53"><span class="lineNum">      53</span>              :    output logic [1:0]      axi_awburst,</span>
<span id="L54"><span class="lineNum">      54</span>              :    /*verilator coverage_on*/</span>
<span id="L55"><span class="lineNum">      55</span>              : </span>
<span id="L56"><span class="lineNum">      56</span> <span class="tlaGNC tlaBgGNC">         402 :    output logic            axi_wvalid,</span></span>
<span id="L57"><span class="lineNum">      57</span> <span class="tlaGNC">         322 :    input  logic            axi_wready,</span></span>
<span id="L58"><span class="lineNum">      58</span> <span class="tlaGNC">          89 :    output logic [63:0]     axi_wdata,</span></span>
<span id="L59"><span class="lineNum">      59</span> <span class="tlaGNC">          14 :    output logic [7:0]      axi_wstrb,</span></span>
<span id="L60"><span class="lineNum">      60</span>              :    /* exclude signals that are tied to constant value in this file */</span>
<span id="L61"><span class="lineNum">      61</span>              :    /*verilator coverage_off*/</span>
<span id="L62"><span class="lineNum">      62</span>              :    output logic            axi_wlast,</span>
<span id="L63"><span class="lineNum">      63</span>              :    /*verilator coverage_on*/</span>
<span id="L64"><span class="lineNum">      64</span>              : </span>
<span id="L65"><span class="lineNum">      65</span> <span class="tlaGNC">         302 :    input  logic            axi_bvalid,</span></span>
<span id="L66"><span class="lineNum">      66</span>              :    /* exclude signals that are tied to constant value in this file */</span>
<span id="L67"><span class="lineNum">      67</span>              :    /*verilator coverage_off*/</span>
<span id="L68"><span class="lineNum">      68</span>              :    output logic            axi_bready,</span>
<span id="L69"><span class="lineNum">      69</span>              :    /*verilator coverage_on*/</span>
<span id="L70"><span class="lineNum">      70</span> <span class="tlaUNC tlaBgUNC">           0 :    input  logic [1:0]      axi_bresp,</span></span>
<span id="L71"><span class="lineNum">      71</span>              :    /* Exclude unused AXI rid since it has no equivalent in AHB */</span>
<span id="L72"><span class="lineNum">      72</span>              :    /*verilator coverage_off*/</span>
<span id="L73"><span class="lineNum">      73</span>              :    input  logic [TAG-1:0]  axi_bid,</span>
<span id="L74"><span class="lineNum">      74</span>              :    /*verilator coverage_on*/</span>
<span id="L75"><span class="lineNum">      75</span>              : </span>
<span id="L76"><span class="lineNum">      76</span>              :    // AXI Read Channels</span>
<span id="L77"><span class="lineNum">      77</span> <span class="tlaGNC tlaBgGNC">         202 :    output logic            axi_arvalid,</span></span>
<span id="L78"><span class="lineNum">      78</span> <span class="tlaGNC">         220 :    input  logic            axi_arready,</span></span>
<span id="L79"><span class="lineNum">      79</span>              :    /* exclude signals that are tied to constant value in this file */</span>
<span id="L80"><span class="lineNum">      80</span>              :    /*verilator coverage_off*/</span>
<span id="L81"><span class="lineNum">      81</span>              :    output logic [TAG-1:0]  axi_arid,</span>
<span id="L82"><span class="lineNum">      82</span>              :    /*verilator coverage_on*/</span>
<span id="L83"><span class="lineNum">      83</span> <span class="tlaGNC">          14 :    output logic [31:0]     axi_araddr,</span></span>
<span id="L84"><span class="lineNum">      84</span> <span class="tlaUNC tlaBgUNC">           0 :    output logic [2:0]      axi_arsize,</span></span>
<span id="L85"><span class="lineNum">      85</span>              :    /* exclude signals that are tied to constant value in this file */</span>
<span id="L86"><span class="lineNum">      86</span>              :    /*verilator coverage_off*/</span>
<span id="L87"><span class="lineNum">      87</span>              :    output logic [2:0]      axi_arprot,</span>
<span id="L88"><span class="lineNum">      88</span>              :    output logic [7:0]      axi_arlen,</span>
<span id="L89"><span class="lineNum">      89</span>              :    output logic [1:0]      axi_arburst,</span>
<span id="L90"><span class="lineNum">      90</span>              :    /*verilator coverage_on*/</span>
<span id="L91"><span class="lineNum">      91</span>              : </span>
<span id="L92"><span class="lineNum">      92</span> <span class="tlaGNC tlaBgGNC">         200 :    input  logic            axi_rvalid,</span></span>
<span id="L93"><span class="lineNum">      93</span>              :    /* exclude signals that are tied to constant value in this file */</span>
<span id="L94"><span class="lineNum">      94</span>              :    /*verilator coverage_off*/</span>
<span id="L95"><span class="lineNum">      95</span>              :    output logic            axi_rready,</span>
<span id="L96"><span class="lineNum">      96</span>              :    /*verilator coverage_on*/</span>
<span id="L97"><span class="lineNum">      97</span>              :    /* Exclude unused AXI rid since it has no equivalent in AHB */</span>
<span id="L98"><span class="lineNum">      98</span>              :    /*verilator coverage_off*/</span>
<span id="L99"><span class="lineNum">      99</span>              :    input  logic [TAG-1:0]  axi_rid,</span>
<span id="L100"><span class="lineNum">     100</span>              :    /*verilator coverage_on*/</span>
<span id="L101"><span class="lineNum">     101</span> <span class="tlaGNC">          38 :    input  logic [63:0]     axi_rdata,</span></span>
<span id="L102"><span class="lineNum">     102</span> <span class="tlaUNC tlaBgUNC">           0 :    input  logic [1:0]      axi_rresp,</span></span>
<span id="L103"><span class="lineNum">     103</span>              : </span>
<span id="L104"><span class="lineNum">     104</span>              :    // AHB-Lite signals</span>
<span id="L105"><span class="lineNum">     105</span> <span class="tlaGNC tlaBgGNC">           2 :    input logic [31:0]      ahb_haddr,     // ahb bus address</span></span>
<span id="L106"><span class="lineNum">     106</span>              :    // Exclude input signals that are unused in this file (their AXI equivalents</span>
<span id="L107"><span class="lineNum">     107</span>              :    // are tied to constants)</span>
<span id="L108"><span class="lineNum">     108</span>              :    /*verilator coverage_off*/</span>
<span id="L109"><span class="lineNum">     109</span>              :    input logic [2:0]       ahb_hburst,    // tied to 0</span>
<span id="L110"><span class="lineNum">     110</span>              :    input logic             ahb_hmastlock, // tied to 0</span>
<span id="L111"><span class="lineNum">     111</span>              :    input logic [3:0]       ahb_hprot,     // tied to 4'b0011</span>
<span id="L112"><span class="lineNum">     112</span>              :    /*verilator coverage_on*/</span>
<span id="L113"><span class="lineNum">     113</span> <span class="tlaUNC tlaBgUNC">           0 :    input logic [2:0]       ahb_hsize,     // size of bus transaction (possible values 0,1,2,3)</span></span>
<span id="L114"><span class="lineNum">     114</span> <span class="tlaGNC tlaBgGNC">         606 :    input logic [1:0]       ahb_htrans,    // Transaction type (possible values 0,2 only right now)</span></span>
<span id="L115"><span class="lineNum">     115</span> <span class="tlaGNC">           1 :    input logic             ahb_hwrite,    // ahb bus write</span></span>
<span id="L116"><span class="lineNum">     116</span> <span class="tlaGNC">          87 :    input logic [63:0]      ahb_hwdata,    // ahb bus write data</span></span>
<span id="L117"><span class="lineNum">     117</span> <span class="tlaGNC">          20 :    input logic             ahb_hsel,      // this slave was selected</span></span>
<span id="L118"><span class="lineNum">     118</span> <span class="tlaGNC">          20 :    input logic             ahb_hreadyin,  // previous hready was accepted or not</span></span>
<span id="L119"><span class="lineNum">     119</span>              : </span>
<span id="L120"><span class="lineNum">     120</span> <span class="tlaGNC">          38 :    output logic [63:0]      ahb_hrdata,      // ahb bus read data</span></span>
<span id="L121"><span class="lineNum">     121</span> <span class="tlaGNC">         223 :    output logic             ahb_hreadyout,   // slave ready to accept transaction</span></span>
<span id="L122"><span class="lineNum">     122</span> <span class="tlaUNC tlaBgUNC">           0 :    output logic             ahb_hresp        // slave response (high indicates erro)</span></span>
<span id="L123"><span class="lineNum">     123</span>              : </span>
<span id="L124"><span class="lineNum">     124</span>              : );</span>
<span id="L125"><span class="lineNum">     125</span>              : </span>
<span id="L126"><span class="lineNum">     126</span> <span class="tlaGNC tlaBgGNC">           2 :    logic [7:0]       master_wstrb;</span></span>
<span id="L127"><span class="lineNum">     127</span>              : </span>
<span id="L128"><span class="lineNum">     128</span>              :  typedef enum logic [1:0] {   IDLE   = 2'b00,    // Nothing in the buffer. No commands yet recieved</span>
<span id="L129"><span class="lineNum">     129</span>              :                               WR     = 2'b01,    // Write Command recieved</span>
<span id="L130"><span class="lineNum">     130</span>              :                               RD     = 2'b10,    // Read Command recieved</span>
<span id="L131"><span class="lineNum">     131</span>              :                               PEND   = 2'b11     // Waiting on Read Data from core</span>
<span id="L132"><span class="lineNum">     132</span>              :                             } state_t;</span>
<span id="L133"><span class="lineNum">     133</span> <span class="tlaGNC">         221 :    state_t      buf_state, buf_nxtstate;</span></span>
<span id="L134"><span class="lineNum">     134</span> <span class="tlaGNC">         806 :    logic        buf_state_en;</span></span>
<span id="L135"><span class="lineNum">     135</span>              : </span>
<span id="L136"><span class="lineNum">     136</span>              :    // Buffer signals (one entry buffer)</span>
<span id="L137"><span class="lineNum">     137</span> <span class="tlaUNC tlaBgUNC">           0 :    logic                    buf_read_error_in, buf_read_error;</span></span>
<span id="L138"><span class="lineNum">     138</span> <span class="tlaGNC tlaBgGNC">          38 :    logic [63:0]             buf_rdata;</span></span>
<span id="L139"><span class="lineNum">     139</span>              : </span>
<span id="L140"><span class="lineNum">     140</span> <span class="tlaGNC">         223 :    logic                    ahb_hready;</span></span>
<span id="L141"><span class="lineNum">     141</span> <span class="tlaGNC">         233 :    logic                    ahb_hready_q;</span></span>
<span id="L142"><span class="lineNum">     142</span> <span class="tlaGNC">         606 :    logic [1:0]              ahb_htrans_in, ahb_htrans_q;</span></span>
<span id="L143"><span class="lineNum">     143</span> <span class="tlaUNC tlaBgUNC">           0 :    logic [2:0]              ahb_hsize_q;</span></span>
<span id="L144"><span class="lineNum">     144</span> <span class="tlaGNC tlaBgGNC">           9 :    logic                    ahb_hwrite_q;</span></span>
<span id="L145"><span class="lineNum">     145</span> <span class="tlaGNC">          14 :    logic [31:0]             ahb_haddr_q;</span></span>
<span id="L146"><span class="lineNum">     146</span> <span class="tlaUNC tlaBgUNC">           0 :    logic                    ahb_hresp_q;</span></span>
<span id="L147"><span class="lineNum">     147</span>              : </span>
<span id="L148"><span class="lineNum">     148</span>              :     //Miscellaneous signals</span>
<span id="L149"><span class="lineNum">     149</span> <span class="tlaUNC">           0 :    logic                    ahb_addr_in_dccm, ahb_addr_in_iccm, ahb_addr_in_pic;</span></span>
<span id="L150"><span class="lineNum">     150</span> <span class="tlaGNC tlaBgGNC">          14 :    logic                    ahb_addr_in_dccm_region_nc, ahb_addr_in_iccm_region_nc, ahb_addr_in_pic_region_nc;</span></span>
<span id="L151"><span class="lineNum">     151</span>              :    // signals needed for the read data coming back from the core and to block any further commands as AHB is a blocking bus</span>
<span id="L152"><span class="lineNum">     152</span> <span class="tlaGNC">         200 :    logic                    buf_rdata_en;</span></span>
<span id="L153"><span class="lineNum">     153</span>              : </span>
<span id="L154"><span class="lineNum">     154</span> <span class="tlaGNC">         200 :    logic                    ahb_addr_clk_en, buf_rdata_clk_en;</span></span>
<span id="L155"><span class="lineNum">     155</span> <span class="tlaGNC">         200 :    logic                    bus_clk, ahb_addr_clk, buf_rdata_clk;</span></span>
<span id="L156"><span class="lineNum">     156</span>              :    // Command buffer is the holding station where we convert to AXI and send to core</span>
<span id="L157"><span class="lineNum">     157</span> <span class="tlaGNC">         602 :    logic                    cmdbuf_wr_en, cmdbuf_rst;</span></span>
<span id="L158"><span class="lineNum">     158</span> <span class="tlaGNC">         202 :    logic                    cmdbuf_full;</span></span>
<span id="L159"><span class="lineNum">     159</span> <span class="tlaGNC">           9 :    logic                    cmdbuf_vld, cmdbuf_write;</span></span>
<span id="L160"><span class="lineNum">     160</span> <span class="tlaGNC">          14 :    logic [1:0]              cmdbuf_size;</span></span>
<span id="L161"><span class="lineNum">     161</span> <span class="tlaGNC">          14 :    logic [7:0]              cmdbuf_wstrb;</span></span>
<span id="L162"><span class="lineNum">     162</span> <span class="tlaGNC">          14 :    logic [31:0]             cmdbuf_addr;</span></span>
<span id="L163"><span class="lineNum">     163</span> <span class="tlaGNC">          89 :    logic [63:0]             cmdbuf_wdata;</span></span>
<span id="L164"><span class="lineNum">     164</span>              : </span>
<span id="L165"><span class="lineNum">     165</span>              : // FSM to control the bus states and when to block the hready and load the command buffer</span>
<span id="L166"><span class="lineNum">     166</span> <span class="tlaGNC">          16 :    always_comb begin</span></span>
<span id="L167"><span class="lineNum">     167</span> <span class="tlaGNC">          16 :       buf_nxtstate      = IDLE;</span></span>
<span id="L168"><span class="lineNum">     168</span> <span class="tlaGNC">          16 :       buf_state_en      = 1'b0;</span></span>
<span id="L169"><span class="lineNum">     169</span> <span class="tlaGNC">          16 :       buf_rdata_en      = 1'b0;              // signal to load the buffer when the core sends read data back</span></span>
<span id="L170"><span class="lineNum">     170</span> <span class="tlaGNC">          16 :       buf_read_error_in = 1'b0;              // signal indicating that an error came back with the read from the core</span></span>
<span id="L171"><span class="lineNum">     171</span> <span class="tlaGNC">          16 :       cmdbuf_wr_en      = 1'b0;              // all clear from the gasket to load the buffer with the command for reads, command/dat for writes</span></span>
<span id="L172"><span class="lineNum">     172</span> <span class="tlaGNC">          16 :       case (buf_state)</span></span>
<span id="L173"><span class="lineNum">     173</span> <span class="tlaGNC">     8631251 :          IDLE: begin  // No commands recieved</span></span>
<span id="L174"><span class="lineNum">     174</span> <span class="tlaGNC">     8631251 :                   buf_nxtstate      = ahb_hwrite ? WR : RD;</span></span>
<span id="L175"><span class="lineNum">     175</span> <span class="tlaGNC">     8631251 :                   buf_state_en      = ahb_hready &amp; ahb_htrans[1] &amp; ahb_hsel;                 // only transition on a valid hrtans</span></span>
<span id="L176"><span class="lineNum">     176</span>              :           end</span>
<span id="L177"><span class="lineNum">     177</span> <span class="tlaGNC">        2210 :          WR: begin // Write command recieved last cycle</span></span>
<span id="L178"><span class="lineNum">     178</span> <span class="tlaGNC">        2210 :                   buf_nxtstate      = (ahb_hresp | (ahb_htrans[1:0] == 2'b0) | ~ahb_hsel) ? IDLE : ahb_hwrite  ? WR : RD;</span></span>
<span id="L179"><span class="lineNum">     179</span> <span class="tlaGNC">        2210 :                   buf_state_en      = (~cmdbuf_full | ahb_hresp) ;</span></span>
<span id="L180"><span class="lineNum">     180</span> <span class="tlaGNC">        2210 :                   cmdbuf_wr_en      = ~cmdbuf_full &amp; ~(ahb_hresp | ((ahb_htrans[1:0] == 2'b01) &amp; ahb_hsel));   // Dont send command to the buffer in case of an error or when the master is not ready with the data now.</span></span>
<span id="L181"><span class="lineNum">     181</span>              :          end</span>
<span id="L182"><span class="lineNum">     182</span> <span class="tlaGNC">         606 :          RD: begin // Read command recieved last cycle.</span></span>
<span id="L183"><span class="lineNum">     183</span> <span class="tlaGNC">         606 :                  buf_nxtstate      = ahb_hresp ? IDLE :PEND;                                       // If error go to idle, else wait for read data</span></span>
<span id="L184"><span class="lineNum">     184</span> <span class="tlaGNC">         606 :                  buf_state_en      = (~cmdbuf_full | ahb_hresp);                                   // only when command can go, or if its an error</span></span>
<span id="L185"><span class="lineNum">     185</span> <span class="tlaGNC">         606 :                  cmdbuf_wr_en      = ~ahb_hresp &amp; ~cmdbuf_full;                                    // send command only when no error</span></span>
<span id="L186"><span class="lineNum">     186</span>              :          end</span>
<span id="L187"><span class="lineNum">     187</span> <span class="tlaGNC">        4248 :          PEND: begin // Read Command has been sent. Waiting on Data.</span></span>
<span id="L188"><span class="lineNum">     188</span> <span class="tlaGNC">        4248 :                  buf_nxtstate      = IDLE;                                                          // go back for next command and present data next cycle</span></span>
<span id="L189"><span class="lineNum">     189</span> <span class="tlaGNC">        4248 :                  buf_state_en      = axi_rvalid &amp; ~cmdbuf_write;                                    // read data is back</span></span>
<span id="L190"><span class="lineNum">     190</span> <span class="tlaGNC">        4248 :                  buf_rdata_en      = buf_state_en;                                                  // buffer the read data coming back from core</span></span>
<span id="L191"><span class="lineNum">     191</span> <span class="tlaGNC">        4248 :                  buf_read_error_in = buf_state_en &amp; |axi_rresp[1:0];                                // buffer error flag if return has Error ( ECC )</span></span>
<span id="L192"><span class="lineNum">     192</span>              :          end</span>
<span id="L193"><span class="lineNum">     193</span>              :      endcase</span>
<span id="L194"><span class="lineNum">     194</span>              :    end // always_comb begin</span>
<span id="L195"><span class="lineNum">     195</span>              : </span>
<span id="L196"><span class="lineNum">     196</span>              :     rvdffs_fpga #($bits(state_t)) state_reg (.*, .din(buf_nxtstate), .dout({buf_state}), .en(buf_state_en), .clk(bus_clk), .clken(bus_clk_en), .rawclk(clk));</span>
<span id="L197"><span class="lineNum">     197</span>              : </span>
<span id="L198"><span class="lineNum">     198</span>              :    assign master_wstrb[7:0]   = ({8{ahb_hsize_q[2:0] == 3'b0}}  &amp; (8'b1    &lt;&lt; ahb_haddr_q[2:0])) |</span>
<span id="L199"><span class="lineNum">     199</span>              :                                 ({8{ahb_hsize_q[2:0] == 3'b1}}  &amp; (8'b11   &lt;&lt; ahb_haddr_q[2:0])) |</span>
<span id="L200"><span class="lineNum">     200</span>              :                                 ({8{ahb_hsize_q[2:0] == 3'b10}} &amp; (8'b1111 &lt;&lt; ahb_haddr_q[2:0])) |</span>
<span id="L201"><span class="lineNum">     201</span>              :                                 ({8{ahb_hsize_q[2:0] == 3'b11}} &amp; 8'b1111_1111);</span>
<span id="L202"><span class="lineNum">     202</span>              : </span>
<span id="L203"><span class="lineNum">     203</span>              :    // AHB signals</span>
<span id="L204"><span class="lineNum">     204</span>              :    assign ahb_hreadyout       = ahb_hresp ? (ahb_hresp_q &amp; ~ahb_hready_q) :</span>
<span id="L205"><span class="lineNum">     205</span>              :                                          ((~cmdbuf_full | (buf_state == IDLE)) &amp; ~(buf_state == RD | buf_state == PEND)  &amp; ~buf_read_error);</span>
<span id="L206"><span class="lineNum">     206</span>              : </span>
<span id="L207"><span class="lineNum">     207</span>              :    assign ahb_hready          = ahb_hreadyout &amp; ahb_hreadyin;</span>
<span id="L208"><span class="lineNum">     208</span>              :    assign ahb_htrans_in[1:0]  = {2{ahb_hsel}} &amp; ahb_htrans[1:0];</span>
<span id="L209"><span class="lineNum">     209</span>              :    assign ahb_hrdata[63:0]    = buf_rdata[63:0];</span>
<span id="L210"><span class="lineNum">     210</span>              :    assign ahb_hresp        = ((ahb_htrans_q[1:0] != 2'b0) &amp; (buf_state != IDLE)  &amp;</span>
<span id="L211"><span class="lineNum">     211</span>              : </span>
<span id="L212"><span class="lineNum">     212</span>              :                              ((~(ahb_addr_in_dccm | ahb_addr_in_iccm)) |                                                                                   // request not for ICCM or DCCM</span>
<span id="L213"><span class="lineNum">     213</span>              :                              ((ahb_addr_in_iccm | (ahb_addr_in_dccm &amp;  ahb_hwrite_q)) &amp; ~((ahb_hsize_q[1:0] == 2'b10) | (ahb_hsize_q[1:0] == 2'b11))) |    // ICCM Rd/Wr OR DCCM Wr not the right size</span>
<span id="L214"><span class="lineNum">     214</span>              :                              ((ahb_hsize_q[2:0] == 3'h1) &amp; ahb_haddr_q[0])   |                                                                             // HW size but unaligned</span>
<span id="L215"><span class="lineNum">     215</span>              :                              ((ahb_hsize_q[2:0] == 3'h2) &amp; (|ahb_haddr_q[1:0])) |                                                                          // W size but unaligned</span>
<span id="L216"><span class="lineNum">     216</span>              :                              ((ahb_hsize_q[2:0] == 3'h3) &amp; (|ahb_haddr_q[2:0])))) |                                                                        // DW size but unaligned</span>
<span id="L217"><span class="lineNum">     217</span>              :                              buf_read_error |                                                                                                              // Read ECC error</span>
<span id="L218"><span class="lineNum">     218</span>              :                              (ahb_hresp_q &amp; ~ahb_hready_q);</span>
<span id="L219"><span class="lineNum">     219</span>              : </span>
<span id="L220"><span class="lineNum">     220</span>              :    // Buffer signals - needed for the read data and ECC error response</span>
<span id="L221"><span class="lineNum">     221</span>              :    rvdff_fpga  #(.WIDTH(64)) buf_rdata_ff     (.din(axi_rdata[63:0]),   .dout(buf_rdata[63:0]), .clk(buf_rdata_clk), .clken(buf_rdata_clk_en), .rawclk(clk), .*);</span>
<span id="L222"><span class="lineNum">     222</span>              :    rvdff_fpga  #(.WIDTH(1))  buf_read_error_ff(.din(buf_read_error_in), .dout(buf_read_error),  .clk(bus_clk),       .clken(bus_clk_en),       .rawclk(clk), .*);          // buf_read_error will be high only one cycle</span>
<span id="L223"><span class="lineNum">     223</span>              : </span>
<span id="L224"><span class="lineNum">     224</span>              :    // All the Master signals are captured before presenting it to the command buffer. We check for Hresp before sending it to the cmd buffer.</span>
<span id="L225"><span class="lineNum">     225</span>              :    rvdff_fpga #(.WIDTH(1))  hresp_ff  (.din(ahb_hresp),          .dout(ahb_hresp_q),       .clk(bus_clk),      .clken(bus_clk_en),      .rawclk(clk), .*);</span>
<span id="L226"><span class="lineNum">     226</span>              :    rvdff_fpga #(.WIDTH(1))  hready_ff (.din(ahb_hready),         .dout(ahb_hready_q),      .clk(bus_clk),      .clken(bus_clk_en),      .rawclk(clk), .*);</span>
<span id="L227"><span class="lineNum">     227</span>              :    rvdff_fpga #(.WIDTH(2))  htrans_ff (.din(ahb_htrans_in[1:0]), .dout(ahb_htrans_q[1:0]), .clk(bus_clk),      .clken(bus_clk_en),      .rawclk(clk), .*);</span>
<span id="L228"><span class="lineNum">     228</span>              :    rvdff_fpga #(.WIDTH(3))  hsize_ff  (.din(ahb_hsize[2:0]),     .dout(ahb_hsize_q[2:0]),  .clk(ahb_addr_clk), .clken(ahb_addr_clk_en), .rawclk(clk), .*);</span>
<span id="L229"><span class="lineNum">     229</span>              :    rvdff_fpga #(.WIDTH(1))  hwrite_ff (.din(ahb_hwrite),         .dout(ahb_hwrite_q),      .clk(ahb_addr_clk), .clken(ahb_addr_clk_en), .rawclk(clk), .*);</span>
<span id="L230"><span class="lineNum">     230</span>              :    rvdff_fpga #(.WIDTH(32)) haddr_ff  (.din(ahb_haddr[31:0]),    .dout(ahb_haddr_q[31:0]), .clk(ahb_addr_clk), .clken(ahb_addr_clk_en), .rawclk(clk), .*);</span>
<span id="L231"><span class="lineNum">     231</span>              : </span>
<span id="L232"><span class="lineNum">     232</span>              :    // Address check  dccm</span>
<span id="L233"><span class="lineNum">     233</span>              :    rvrangecheck #(.CCM_SADR(pt.DCCM_SADR),</span>
<span id="L234"><span class="lineNum">     234</span>              :                   .CCM_SIZE(pt.DCCM_SIZE)) addr_dccm_rangecheck (</span>
<span id="L235"><span class="lineNum">     235</span>              :       .addr(ahb_haddr_q[31:0]),</span>
<span id="L236"><span class="lineNum">     236</span>              :       .in_range(ahb_addr_in_dccm),</span>
<span id="L237"><span class="lineNum">     237</span>              :       .in_region(ahb_addr_in_dccm_region_nc)</span>
<span id="L238"><span class="lineNum">     238</span>              :    );</span>
<span id="L239"><span class="lineNum">     239</span>              : </span>
<span id="L240"><span class="lineNum">     240</span>              :    // Address check  iccm</span>
<span id="L241"><span class="lineNum">     241</span>              :    if (pt.ICCM_ENABLE == 1) begin: GenICCM</span>
<span id="L242"><span class="lineNum">     242</span>              :       rvrangecheck #(.CCM_SADR(pt.ICCM_SADR),</span>
<span id="L243"><span class="lineNum">     243</span>              :                      .CCM_SIZE(pt.ICCM_SIZE)) addr_iccm_rangecheck (</span>
<span id="L244"><span class="lineNum">     244</span>              :          .addr(ahb_haddr_q[31:0]),</span>
<span id="L245"><span class="lineNum">     245</span>              :          .in_range(ahb_addr_in_iccm),</span>
<span id="L246"><span class="lineNum">     246</span>              :          .in_region(ahb_addr_in_iccm_region_nc)</span>
<span id="L247"><span class="lineNum">     247</span>              :       );</span>
<span id="L248"><span class="lineNum">     248</span>              :    end else begin: GenNoICCM</span>
<span id="L249"><span class="lineNum">     249</span>              :       assign ahb_addr_in_iccm = '0;</span>
<span id="L250"><span class="lineNum">     250</span>              :       assign ahb_addr_in_iccm_region_nc = '0;</span>
<span id="L251"><span class="lineNum">     251</span>              :    end</span>
<span id="L252"><span class="lineNum">     252</span>              : </span>
<span id="L253"><span class="lineNum">     253</span>              :    // PIC memory address check</span>
<span id="L254"><span class="lineNum">     254</span>              :    rvrangecheck #(.CCM_SADR(pt.PIC_BASE_ADDR),</span>
<span id="L255"><span class="lineNum">     255</span>              :                   .CCM_SIZE(pt.PIC_SIZE)) addr_pic_rangecheck (</span>
<span id="L256"><span class="lineNum">     256</span>              :       .addr(ahb_haddr_q[31:0]),</span>
<span id="L257"><span class="lineNum">     257</span>              :       .in_range(ahb_addr_in_pic),</span>
<span id="L258"><span class="lineNum">     258</span>              :       .in_region(ahb_addr_in_pic_region_nc)</span>
<span id="L259"><span class="lineNum">     259</span>              :    );</span>
<span id="L260"><span class="lineNum">     260</span>              : </span>
<span id="L261"><span class="lineNum">     261</span>              :    // Command Buffer - Holding for the commands to be sent for the AXI. It will be converted to the AXI signals.</span>
<span id="L262"><span class="lineNum">     262</span>              :    assign cmdbuf_rst         = (((axi_awvalid &amp; axi_awready) | (axi_arvalid &amp; axi_arready)) &amp; ~cmdbuf_wr_en) | (ahb_hresp &amp; ~cmdbuf_write);</span>
<span id="L263"><span class="lineNum">     263</span>              :    assign cmdbuf_full        = (cmdbuf_vld &amp; ~((axi_awvalid &amp; axi_awready) | (axi_arvalid &amp; axi_arready)));</span>
<span id="L264"><span class="lineNum">     264</span>              : </span>
<span id="L265"><span class="lineNum">     265</span>              :    rvdffsc_fpga #(.WIDTH(1))  cmdbuf_vldff      (.din(1'b1),              .dout(cmdbuf_vld),         .en(cmdbuf_wr_en), .clear(cmdbuf_rst), .clk(bus_clk), .clken(bus_clk_en), .rawclk(clk), .*);</span>
<span id="L266"><span class="lineNum">     266</span>              :    rvdffs_fpga  #(.WIDTH(1))  cmdbuf_writeff    (.din(ahb_hwrite_q),      .dout(cmdbuf_write),       .en(cmdbuf_wr_en),                     .clk(bus_clk), .clken(bus_clk_en), .rawclk(clk), .*);</span>
<span id="L267"><span class="lineNum">     267</span>              :    rvdffs_fpga  #(.WIDTH(2))  cmdbuf_sizeff     (.din(ahb_hsize_q[1:0]),  .dout(cmdbuf_size[1:0]),   .en(cmdbuf_wr_en),                     .clk(bus_clk), .clken(bus_clk_en), .rawclk(clk), .*);</span>
<span id="L268"><span class="lineNum">     268</span>              :    rvdffs_fpga  #(.WIDTH(8))  cmdbuf_wstrbff    (.din(master_wstrb[7:0]), .dout(cmdbuf_wstrb[7:0]),  .en(cmdbuf_wr_en),                     .clk(bus_clk), .clken(bus_clk_en), .rawclk(clk), .*);</span>
<span id="L269"><span class="lineNum">     269</span>              :    rvdffe       #(.WIDTH(32)) cmdbuf_addrff     (.din(ahb_haddr_q[31:0]), .dout(cmdbuf_addr[31:0]),  .en(cmdbuf_wr_en &amp; bus_clk_en),        .clk(clk), .*);</span>
<span id="L270"><span class="lineNum">     270</span>              :    rvdffe       #(.WIDTH(64)) cmdbuf_wdataff    (.din(ahb_hwdata[63:0]),  .dout(cmdbuf_wdata[63:0]), .en(cmdbuf_wr_en &amp; bus_clk_en),        .clk(clk), .*);</span>
<span id="L271"><span class="lineNum">     271</span>              : </span>
<span id="L272"><span class="lineNum">     272</span>              :    // AXI Write Command Channel</span>
<span id="L273"><span class="lineNum">     273</span>              :    assign axi_awvalid           = cmdbuf_vld &amp; cmdbuf_write;</span>
<span id="L274"><span class="lineNum">     274</span>              :    assign axi_awid[TAG-1:0]     = '0;</span>
<span id="L275"><span class="lineNum">     275</span>              :    assign axi_awaddr[31:0]      = cmdbuf_addr[31:0];</span>
<span id="L276"><span class="lineNum">     276</span>              :    assign axi_awsize[2:0]       = {1'b0, cmdbuf_size[1:0]};</span>
<span id="L277"><span class="lineNum">     277</span>              :    assign axi_awprot[2:0]       = 3'b0;</span>
<span id="L278"><span class="lineNum">     278</span>              :    assign axi_awlen[7:0]        = '0;</span>
<span id="L279"><span class="lineNum">     279</span>              :    assign axi_awburst[1:0]      = 2'b01;</span>
<span id="L280"><span class="lineNum">     280</span>              :    // AXI Write Data Channel - This is tied to the command channel as we only write the command buffer once we have the data.</span>
<span id="L281"><span class="lineNum">     281</span>              :    assign axi_wvalid            = cmdbuf_vld &amp; cmdbuf_write;</span>
<span id="L282"><span class="lineNum">     282</span>              :    assign axi_wdata[63:0]       = cmdbuf_wdata[63:0];</span>
<span id="L283"><span class="lineNum">     283</span>              :    assign axi_wstrb[7:0]        = cmdbuf_wstrb[7:0];</span>
<span id="L284"><span class="lineNum">     284</span>              :    assign axi_wlast             = 1'b1;</span>
<span id="L285"><span class="lineNum">     285</span>              :   // AXI Write Response - Always ready. AHB does not require a write response.</span>
<span id="L286"><span class="lineNum">     286</span>              :    assign axi_bready            = 1'b1;</span>
<span id="L287"><span class="lineNum">     287</span>              :    // AXI Read Channels</span>
<span id="L288"><span class="lineNum">     288</span>              :    assign axi_arvalid           = cmdbuf_vld &amp; ~cmdbuf_write;</span>
<span id="L289"><span class="lineNum">     289</span>              :    assign axi_arid[TAG-1:0]     = '0;</span>
<span id="L290"><span class="lineNum">     290</span>              :    assign axi_araddr[31:0]      = cmdbuf_addr[31:0];</span>
<span id="L291"><span class="lineNum">     291</span>              :    assign axi_arsize[2:0]       = {1'b0, cmdbuf_size[1:0]};</span>
<span id="L292"><span class="lineNum">     292</span>              :    assign axi_arprot            = 3'b0;</span>
<span id="L293"><span class="lineNum">     293</span>              :    assign axi_arlen[7:0]        = '0;</span>
<span id="L294"><span class="lineNum">     294</span>              :    assign axi_arburst[1:0]      = 2'b01;</span>
<span id="L295"><span class="lineNum">     295</span>              :    // AXI Read Response Channel - Always ready as AHB reads are blocking and the the buffer is available for the read coming back always.</span>
<span id="L296"><span class="lineNum">     296</span>              :    assign axi_rready            = 1'b1;</span>
<span id="L297"><span class="lineNum">     297</span>              : </span>
<span id="L298"><span class="lineNum">     298</span>              :    // Clock header logic</span>
<span id="L299"><span class="lineNum">     299</span>              :    assign ahb_addr_clk_en = bus_clk_en &amp; (ahb_hready &amp; ahb_htrans[1]);</span>
<span id="L300"><span class="lineNum">     300</span>              :    assign buf_rdata_clk_en    = bus_clk_en &amp; buf_rdata_en;</span>
<span id="L301"><span class="lineNum">     301</span>              : </span>
<span id="L302"><span class="lineNum">     302</span>              : `ifdef RV_FPGA_OPTIMIZE</span>
<span id="L303"><span class="lineNum">     303</span>              :    assign bus_clk = 1'b0;</span>
<span id="L304"><span class="lineNum">     304</span>              :    assign ahb_addr_clk = 1'b0;</span>
<span id="L305"><span class="lineNum">     305</span>              :    assign buf_rdata_clk = 1'b0;</span>
<span id="L306"><span class="lineNum">     306</span>              : `else</span>
<span id="L307"><span class="lineNum">     307</span>              :    rvclkhdr bus_cgc       (.en(bus_clk_en),       .l1clk(bus_clk),       .*);</span>
<span id="L308"><span class="lineNum">     308</span>              :    rvclkhdr ahb_addr_cgc  (.en(ahb_addr_clk_en),  .l1clk(ahb_addr_clk),  .*);</span>
<span id="L309"><span class="lineNum">     309</span>              :    rvclkhdr buf_rdata_cgc (.en(buf_rdata_clk_en), .l1clk(buf_rdata_clk), .*);</span>
<span id="L310"><span class="lineNum">     310</span>              : `endif</span>
<span id="L311"><span class="lineNum">     311</span>              : </span>
<span id="L312"><span class="lineNum">     312</span>              : `ifdef RV_ASSERT_ON</span>
<span id="L313"><span class="lineNum">     313</span>              :    property ahb_error_protocol;</span>
<span id="L314"><span class="lineNum">     314</span>              :       @(posedge bus_clk) (ahb_hready &amp; ahb_hresp) |-&gt; (~$past(ahb_hready) &amp; $past(ahb_hresp));</span>
<span id="L315"><span class="lineNum">     315</span>              :    endproperty</span>
<span id="L316"><span class="lineNum">     316</span>              :    assert_ahb_error_protocol: assert property (ahb_error_protocol) else</span>
<span id="L317"><span class="lineNum">     317</span>              :       $display("Bus Error with hReady isn't preceded with Bus Error without hready");</span>
<span id="L318"><span class="lineNum">     318</span>              : </span>
<span id="L319"><span class="lineNum">     319</span>              : `endif</span>
<span id="L320"><span class="lineNum">     320</span>              : </span>
<span id="L321"><span class="lineNum">     321</span>              : endmodule // ahb_to_axi4</span>
        </pre>
</td>
</tr>
</table>

</body>
</html>
