

================================================================
== Vivado HLS Report for 'k2c_dot'
================================================================
* Date:           Tue Apr 23 22:48:33 2024

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Group_5
* Solution:       Latency_2
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.348|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                  |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1          |    ?|    ?|         4|          -|          -|     ?|    no    |
        |- Loop 2          |    ?|    ?|         2|          -|          -|     ?|    no    |
        |- Loop 3          |    ?|    ?|         3|          -|          -|     ?|    no    |
        |- Loop 4          |    ?|    ?|         1|          -|          -|     ?|    no    |
        |- Loop 5          |    ?|    ?|         3|          -|          -|     ?|    no    |
        |- Loop 6          |    ?|    ?|         5|          -|          -|     ?|    no    |
        |- Loop 7          |    ?|    ?|         9|          -|          -|     ?|    no    |
        |- Loop 8          |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 8.1       |    ?|    ?|         5|          -|          -|     ?|    no    |
        |- Loop 9          |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 9.1       |    ?|    ?|         5|          -|          -|     ?|    no    |
        |- Loop 10         |    ?|    ?|         2|          -|          -|     ?|    no    |
        |- Loop 11         |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 11.1      |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |  ++ Loop 11.1.1  |    ?|    ?|        18|          -|          -|     ?|    no    |
        +------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 150
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1 & !exitcond1_1)
	6  / (exitcond1) | (exitcond1_1)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	2  / true
6 --> 
	8  / (exitcond2) | (exitcond2_1)
	7  / (!exitcond2 & !exitcond2_1)
7 --> 
	6  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	70  / true
70 --> 
	71  / true
71 --> 
	72  / true
72 --> 
	73  / true
73 --> 
	74  / true
74 --> 
	75  / true
75 --> 
	76  / true
76 --> 
	77  / true
77 --> 
	78  / true
78 --> 
	79  / (!exitcond8 & !exitcond8_1)
	80  / (exitcond8) | (exitcond8_1)
79 --> 
	77  / true
80 --> 
	80  / (tmp_2 & tmp_2_1)
	81  / (!tmp_2) | (!tmp_2_1)
81 --> 
	82  / true
82 --> 
	83  / (tmp_3 & tmp_3_1)
	84  / (!tmp_3) | (!tmp_3_1)
83 --> 
	81  / true
84 --> 
	85  / (!exitcond13)
	86  / (exitcond13)
85 --> 
	86  / true
86 --> 
	87  / (!exitcond13 & !exitcond13_1)
	89  / (exitcond13) | (exitcond13_1)
87 --> 
	88  / true
88 --> 
	84  / true
89 --> 
	90  / (!exitcond12)
	93  / (exitcond12)
90 --> 
	91  / true
91 --> 
	92  / true
92 --> 
	93  / true
93 --> 
	94  / (!exitcond12 & !exitcond12_1)
	98  / (exitcond12) | (exitcond12_1)
94 --> 
	95  / true
95 --> 
	96  / true
96 --> 
	97  / true
97 --> 
	89  / true
98 --> 
	99  / (!exitcond11)
	107  / (exitcond11)
99 --> 
	100  / true
100 --> 
	101  / (!exitcond15)
	102  / (exitcond15)
101 --> 
	102  / true
102 --> 
	103  / (!exitcond15 & !exitcond11_1)
	105  / (exitcond15) | (exitcond11_1)
103 --> 
	104  / true
104 --> 
	100  / true
105 --> 
	106  / true
106 --> 
	98  / true
107 --> 
	108  / (!exitcond14)
	117  / (exitcond14)
108 --> 
	109  / true
109 --> 
	110  / (!exitcond10)
	111  / (exitcond10)
110 --> 
	111  / true
111 --> 
	112  / (!exitcond10 & !exitcond10_1)
	114  / (exitcond10) | (exitcond10_1)
112 --> 
	113  / true
113 --> 
	109  / true
114 --> 
	115  / true
115 --> 
	116  / true
116 --> 
	107  / true
117 --> 
	118  / true
118 --> 
	119  / true
119 --> 
	120  / true
120 --> 
	121  / true
121 --> 
	122  / true
122 --> 
	123  / (!exitcond5 & tmp_60 == 0) | (!exitcond5 & tmp_60 == 1) | (!exitcond5 & tmp_60 == 2) | (!exitcond5 & tmp_60 == 3) | (!exitcond5 & tmp_60 == 4) | (!exitcond5 & tmp_60 == 5) | (!exitcond5 & tmp_60 == 6) | (!exitcond5 & tmp_60 == 7)
	124  / (exitcond5)
123 --> 
	122  / true
124 --> 
	125  / (tmp_7)
125 --> 
	126  / true
126 --> 
	127  / true
127 --> 
	128  / true
128 --> 
	129  / true
129 --> 
	130  / true
130 --> 
	131  / (!exitcond)
	124  / (exitcond)
131 --> 
	132  / true
132 --> 
	133  / true
133 --> 
	134  / (!exitcond3)
	130  / (exitcond3)
134 --> 
	135  / true
135 --> 
	136  / true
136 --> 
	137  / true
137 --> 
	138  / true
138 --> 
	139  / true
139 --> 
	140  / true
140 --> 
	141  / true
141 --> 
	142  / true
142 --> 
	143  / true
143 --> 
	144  / true
144 --> 
	145  / true
145 --> 
	146  / true
146 --> 
	147  / true
147 --> 
	148  / true
148 --> 
	149  / true
149 --> 
	150  / true
150 --> 
	133  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%axesA_0_read_1 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %axesA_0_read)"   --->   Operation 151 'read' 'axesA_0_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%B_numel_read_4 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %B_numel_read)"   --->   Operation 152 'read' 'B_numel_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%B_dim_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %B_dim)"   --->   Operation 153 'read' 'B_dim_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%A_numel_read_4 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %A_numel_read)"   --->   Operation 154 'read' 'A_numel_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%A_dim_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %A_dim)"   --->   Operation 155 'read' 'A_dim_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%permA = alloca [5 x i64], align 16" [Group_5/sample.c:1589]   --->   Operation 156 'alloca' 'permA' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%permB = alloca [5 x i64], align 16" [Group_5/sample.c:1590]   --->   Operation 157 'alloca' 'permB' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%freeA = alloca [5 x i64], align 16" [Group_5/sample.c:1594]   --->   Operation 158 'alloca' 'freeA' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%freeB = alloca [5 x i64], align 16" [Group_5/sample.c:1595]   --->   Operation 159 'alloca' 'freeB' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%newshpA = alloca [5 x i64], align 16" [Group_5/sample.c:1598]   --->   Operation 160 'alloca' 'newshpA' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%newshpB = alloca [5 x i64], align 16" [Group_5/sample.c:1599]   --->   Operation 161 'alloca' 'newshpB' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%Asub = alloca [5 x i64], align 16" [Group_5/sample.c:1604]   --->   Operation 162 'alloca' 'Asub' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%Bsub = alloca [5 x i64], align 16" [Group_5/sample.c:1605]   --->   Operation 163 'alloca' 'Bsub' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 164 [1/1] (1.35ns)   --->   "br label %1" [Group_5/sample.c:1609]   --->   Operation 164 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 4.34>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%count = phi i64 [ 0, %0 ], [ %count_1_1, %._crit_edge.1 ]" [Group_5/sample.c:1621]   --->   Operation 165 'phi' 'count' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "%i = phi i64 [ 0, %0 ], [ %i_12_1, %._crit_edge.1 ]" [Group_5/sample.c:1609]   --->   Operation 166 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 167 [1/1] (2.34ns)   --->   "%exitcond1 = icmp eq i64 %i, %A_dim_read" [Group_5/sample.c:1609]   --->   Operation 167 'icmp' 'exitcond1' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.preheader36.preheader, label %2" [Group_5/sample.c:1609]   --->   Operation 168 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 169 [1/1] (2.34ns)   --->   "%tmp_15 = icmp eq i64 %i, %axesA_0_read_1" [Group_5/sample.c:1615]   --->   Operation 169 'icmp' 'tmp_15' <Predicate = (!exitcond1)> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 170 [1/1] (1.35ns)   --->   "br i1 %tmp_15, label %._crit_edge.0, label %3" [Group_5/sample.c:1619]   --->   Operation 170 'br' <Predicate = (!exitcond1)> <Delay = 1.35>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%freeA_addr = getelementptr inbounds [5 x i64]* %freeA, i64 0, i64 %count" [Group_5/sample.c:1620]   --->   Operation 171 'getelementptr' 'freeA_addr' <Predicate = (!exitcond1 & !tmp_15)> <Delay = 0.00>
ST_2 : Operation 172 [1/1] (1.75ns)   --->   "store i64 %i, i64* %freeA_addr, align 8" [Group_5/sample.c:1620]   --->   Operation 172 'store' <Predicate = (!exitcond1 & !tmp_15)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 173 [1/1] (2.99ns)   --->   "%count_4 = add i64 %count, 1" [Group_5/sample.c:1621]   --->   Operation 173 'add' 'count_4' <Predicate = (!exitcond1 & !tmp_15)> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 174 [1/1] (1.35ns)   --->   "br label %._crit_edge.0" [Group_5/sample.c:1622]   --->   Operation 174 'br' <Predicate = (!exitcond1 & !tmp_15)> <Delay = 1.35>
ST_2 : Operation 175 [1/1] (0.00ns)   --->   "%count_1 = phi i64 [ %count_4, %3 ], [ %count, %2 ]" [Group_5/sample.c:1621]   --->   Operation 175 'phi' 'count_1' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "%i_12_s = or i64 %i, 1" [Group_5/sample.c:1609]   --->   Operation 176 'or' 'i_12_s' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 177 [1/1] (2.34ns)   --->   "%exitcond1_1 = icmp eq i64 %i_12_s, %A_dim_read" [Group_5/sample.c:1609]   --->   Operation 177 'icmp' 'exitcond1_1' <Predicate = (!exitcond1)> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 178 [1/1] (0.00ns)   --->   "br i1 %exitcond1_1, label %.preheader36.preheader, label %4" [Group_5/sample.c:1609]   --->   Operation 178 'br' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 179 [1/1] (1.35ns)   --->   "br label %.preheader36.0" [Group_5/sample.c:1625]   --->   Operation 179 'br' <Predicate = (exitcond1) | (exitcond1_1)> <Delay = 1.35>

State 3 <SV = 2> <Delay = 3.69>
ST_3 : Operation 180 [1/1] (2.34ns)   --->   "%tmp_1 = icmp eq i64 %i_12_s, %axesA_0_read_1" [Group_5/sample.c:1615]   --->   Operation 180 'icmp' 'tmp_1' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 181 [1/1] (1.35ns)   --->   "br i1 %tmp_1, label %._crit_edge.1, label %5" [Group_5/sample.c:1619]   --->   Operation 181 'br' <Predicate = true> <Delay = 1.35>

State 4 <SV = 3> <Delay = 2.99>
ST_4 : Operation 182 [1/1] (0.00ns)   --->   "%freeA_addr_10 = getelementptr inbounds [5 x i64]* %freeA, i64 0, i64 %count_1" [Group_5/sample.c:1620]   --->   Operation 182 'getelementptr' 'freeA_addr_10' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_4 : Operation 183 [1/1] (1.75ns)   --->   "store i64 %i_12_s, i64* %freeA_addr_10, align 8" [Group_5/sample.c:1620]   --->   Operation 183 'store' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 184 [1/1] (2.99ns)   --->   "%count_4_1 = add i64 %count_1, 1" [Group_5/sample.c:1621]   --->   Operation 184 'add' 'count_4_1' <Predicate = (!tmp_1)> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 185 [1/1] (1.35ns)   --->   "br label %._crit_edge.1" [Group_5/sample.c:1622]   --->   Operation 185 'br' <Predicate = (!tmp_1)> <Delay = 1.35>
ST_4 : Operation 186 [1/1] (2.99ns)   --->   "%i_12_1 = add i64 %i, 2" [Group_5/sample.c:1609]   --->   Operation 186 'add' 'i_12_1' <Predicate = true> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 187 [1/1] (0.00ns)   --->   "%count_1_1 = phi i64 [ %count_4_1, %5 ], [ %count_1, %4 ]" [Group_5/sample.c:1621]   --->   Operation 187 'phi' 'count_1_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 188 [1/1] (0.00ns)   --->   "br label %1" [Group_5/sample.c:1609]   --->   Operation 188 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 2> <Delay = 3.69>
ST_6 : Operation 189 [1/1] (0.00ns)   --->   "%count_2 = phi i3 [ %count_5_1, %._crit_edge1.1 ], [ 0, %.preheader36.preheader ]" [Group_5/sample.c:1637]   --->   Operation 189 'phi' 'count_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 190 [1/1] (0.00ns)   --->   "%i_1 = phi i64 [ %i_15_1, %._crit_edge1.1 ], [ 0, %.preheader36.preheader ]" [Group_5/sample.c:1625]   --->   Operation 190 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 191 [1/1] (2.34ns)   --->   "%exitcond2 = icmp eq i64 %i_1, %B_dim_read" [Group_5/sample.c:1625]   --->   Operation 191 'icmp' 'exitcond2' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 192 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %.preheader35.0, label %6" [Group_5/sample.c:1625]   --->   Operation 192 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 193 [1/1] (2.34ns)   --->   "%tmp = icmp eq i64 %i_1, 0" [Group_5/sample.c:1631]   --->   Operation 193 'icmp' 'tmp' <Predicate = (!exitcond2)> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 194 [1/1] (1.35ns)   --->   "br i1 %tmp, label %._crit_edge1.0, label %7" [Group_5/sample.c:1635]   --->   Operation 194 'br' <Predicate = (!exitcond2)> <Delay = 1.35>
ST_6 : Operation 195 [1/1] (0.00ns)   --->   "%count_2_cast4 = zext i3 %count_2 to i64" [Group_5/sample.c:1625]   --->   Operation 195 'zext' 'count_2_cast4' <Predicate = (!exitcond2 & !tmp)> <Delay = 0.00>
ST_6 : Operation 196 [1/1] (0.00ns)   --->   "%freeB_addr = getelementptr inbounds [5 x i64]* %freeB, i64 0, i64 %count_2_cast4" [Group_5/sample.c:1636]   --->   Operation 196 'getelementptr' 'freeB_addr' <Predicate = (!exitcond2 & !tmp)> <Delay = 0.00>
ST_6 : Operation 197 [1/1] (1.75ns)   --->   "store i64 %i_1, i64* %freeB_addr, align 8" [Group_5/sample.c:1636]   --->   Operation 197 'store' <Predicate = (!exitcond2 & !tmp)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 198 [1/1] (1.34ns)   --->   "%count_5 = add i3 %count_2, 1" [Group_5/sample.c:1637]   --->   Operation 198 'add' 'count_5' <Predicate = (!exitcond2 & !tmp)> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 199 [1/1] (1.35ns)   --->   "br label %._crit_edge1.0" [Group_5/sample.c:1638]   --->   Operation 199 'br' <Predicate = (!exitcond2 & !tmp)> <Delay = 1.35>
ST_6 : Operation 200 [1/1] (0.00ns)   --->   "%count_3 = phi i3 [ %count_5, %7 ], [ %count_2, %6 ]" [Group_5/sample.c:1637]   --->   Operation 200 'phi' 'count_3' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_6 : Operation 201 [1/1] (0.00ns)   --->   "%count_3_cast = zext i3 %count_3 to i64" [Group_5/sample.c:1625]   --->   Operation 201 'zext' 'count_3_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_6 : Operation 202 [1/1] (0.00ns)   --->   "%i_15_s = or i64 %i_1, 1" [Group_5/sample.c:1625]   --->   Operation 202 'or' 'i_15_s' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_6 : Operation 203 [1/1] (2.34ns)   --->   "%exitcond2_1 = icmp eq i64 %i_15_s, %B_dim_read" [Group_5/sample.c:1625]   --->   Operation 203 'icmp' 'exitcond2_1' <Predicate = (!exitcond2)> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 204 [1/1] (0.00ns)   --->   "br i1 %exitcond2_1, label %.preheader35.0, label %._crit_edge1.1" [Group_5/sample.c:1625]   --->   Operation 204 'br' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_6 : Operation 205 [1/1] (2.99ns)   --->   "%i_15_1 = add i64 %i_1, 2" [Group_5/sample.c:1625]   --->   Operation 205 'add' 'i_15_1' <Predicate = (!exitcond2 & !exitcond2_1)> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 206 [1/1] (0.00ns)   --->   "%A_shape_addr = getelementptr [5 x i64]* %A_shape, i64 0, i64 %axesA_0_read_1" [Group_5/sample.c:1645]   --->   Operation 206 'getelementptr' 'A_shape_addr' <Predicate = (exitcond2) | (exitcond2_1)> <Delay = 0.00>
ST_6 : Operation 207 [2/2] (1.75ns)   --->   "%A_shape_load = load i64* %A_shape_addr, align 8" [Group_5/sample.c:1645]   --->   Operation 207 'load' 'A_shape_load' <Predicate = (exitcond2) | (exitcond2_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 7 <SV = 3> <Delay = 1.75>
ST_7 : Operation 208 [1/1] (0.00ns)   --->   "%freeB_addr_10 = getelementptr inbounds [5 x i64]* %freeB, i64 0, i64 %count_3_cast" [Group_5/sample.c:1636]   --->   Operation 208 'getelementptr' 'freeB_addr_10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 209 [1/1] (1.75ns)   --->   "store i64 %i_15_s, i64* %freeB_addr_10, align 8" [Group_5/sample.c:1636]   --->   Operation 209 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 210 [1/1] (1.34ns)   --->   "%count_5_1 = add i3 %count_3, 1" [Group_5/sample.c:1637]   --->   Operation 210 'add' 'count_5_1' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 211 [1/1] (0.00ns)   --->   "br label %.preheader36.0" [Group_5/sample.c:1625]   --->   Operation 211 'br' <Predicate = true> <Delay = 0.00>

State 8 <SV = 3> <Delay = 1.75>
ST_8 : Operation 212 [1/2] (1.75ns)   --->   "%A_shape_load = load i64* %A_shape_addr, align 8" [Group_5/sample.c:1645]   --->   Operation 212 'load' 'A_shape_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 213 [1/1] (0.00ns)   --->   "%tmp_54 = trunc i64 %A_shape_load to i13" [Group_5/sample.c:1653]   --->   Operation 213 'trunc' 'tmp_54' <Predicate = true> <Delay = 0.00>

State 9 <SV = 4> <Delay = 4.20>
ST_9 : Operation 214 [68/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_4, %A_shape_load" [Group_5/sample.c:1653]   --->   Operation 214 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 5> <Delay = 4.20>
ST_10 : Operation 215 [67/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_4, %A_shape_load" [Group_5/sample.c:1653]   --->   Operation 215 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 6> <Delay = 4.20>
ST_11 : Operation 216 [66/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_4, %A_shape_load" [Group_5/sample.c:1653]   --->   Operation 216 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 7> <Delay = 4.20>
ST_12 : Operation 217 [65/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_4, %A_shape_load" [Group_5/sample.c:1653]   --->   Operation 217 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 8> <Delay = 4.20>
ST_13 : Operation 218 [64/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_4, %A_shape_load" [Group_5/sample.c:1653]   --->   Operation 218 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 9> <Delay = 4.20>
ST_14 : Operation 219 [63/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_4, %A_shape_load" [Group_5/sample.c:1653]   --->   Operation 219 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 10> <Delay = 4.20>
ST_15 : Operation 220 [62/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_4, %A_shape_load" [Group_5/sample.c:1653]   --->   Operation 220 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 11> <Delay = 4.20>
ST_16 : Operation 221 [61/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_4, %A_shape_load" [Group_5/sample.c:1653]   --->   Operation 221 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 12> <Delay = 4.20>
ST_17 : Operation 222 [60/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_4, %A_shape_load" [Group_5/sample.c:1653]   --->   Operation 222 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 13> <Delay = 4.20>
ST_18 : Operation 223 [59/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_4, %A_shape_load" [Group_5/sample.c:1653]   --->   Operation 223 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 14> <Delay = 4.20>
ST_19 : Operation 224 [58/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_4, %A_shape_load" [Group_5/sample.c:1653]   --->   Operation 224 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 15> <Delay = 4.20>
ST_20 : Operation 225 [57/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_4, %A_shape_load" [Group_5/sample.c:1653]   --->   Operation 225 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 16> <Delay = 4.20>
ST_21 : Operation 226 [56/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_4, %A_shape_load" [Group_5/sample.c:1653]   --->   Operation 226 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 17> <Delay = 4.20>
ST_22 : Operation 227 [55/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_4, %A_shape_load" [Group_5/sample.c:1653]   --->   Operation 227 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 18> <Delay = 4.20>
ST_23 : Operation 228 [54/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_4, %A_shape_load" [Group_5/sample.c:1653]   --->   Operation 228 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 19> <Delay = 4.20>
ST_24 : Operation 229 [53/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_4, %A_shape_load" [Group_5/sample.c:1653]   --->   Operation 229 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 20> <Delay = 4.20>
ST_25 : Operation 230 [52/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_4, %A_shape_load" [Group_5/sample.c:1653]   --->   Operation 230 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 21> <Delay = 4.20>
ST_26 : Operation 231 [51/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_4, %A_shape_load" [Group_5/sample.c:1653]   --->   Operation 231 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 22> <Delay = 4.20>
ST_27 : Operation 232 [50/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_4, %A_shape_load" [Group_5/sample.c:1653]   --->   Operation 232 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 23> <Delay = 4.20>
ST_28 : Operation 233 [49/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_4, %A_shape_load" [Group_5/sample.c:1653]   --->   Operation 233 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 24> <Delay = 4.20>
ST_29 : Operation 234 [48/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_4, %A_shape_load" [Group_5/sample.c:1653]   --->   Operation 234 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 25> <Delay = 4.20>
ST_30 : Operation 235 [47/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_4, %A_shape_load" [Group_5/sample.c:1653]   --->   Operation 235 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 26> <Delay = 4.20>
ST_31 : Operation 236 [46/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_4, %A_shape_load" [Group_5/sample.c:1653]   --->   Operation 236 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 27> <Delay = 4.20>
ST_32 : Operation 237 [45/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_4, %A_shape_load" [Group_5/sample.c:1653]   --->   Operation 237 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 28> <Delay = 4.20>
ST_33 : Operation 238 [44/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_4, %A_shape_load" [Group_5/sample.c:1653]   --->   Operation 238 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 29> <Delay = 4.20>
ST_34 : Operation 239 [43/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_4, %A_shape_load" [Group_5/sample.c:1653]   --->   Operation 239 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 30> <Delay = 4.20>
ST_35 : Operation 240 [42/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_4, %A_shape_load" [Group_5/sample.c:1653]   --->   Operation 240 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 31> <Delay = 4.20>
ST_36 : Operation 241 [41/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_4, %A_shape_load" [Group_5/sample.c:1653]   --->   Operation 241 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 32> <Delay = 4.20>
ST_37 : Operation 242 [40/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_4, %A_shape_load" [Group_5/sample.c:1653]   --->   Operation 242 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 33> <Delay = 4.20>
ST_38 : Operation 243 [39/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_4, %A_shape_load" [Group_5/sample.c:1653]   --->   Operation 243 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 34> <Delay = 4.20>
ST_39 : Operation 244 [38/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_4, %A_shape_load" [Group_5/sample.c:1653]   --->   Operation 244 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 35> <Delay = 4.20>
ST_40 : Operation 245 [37/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_4, %A_shape_load" [Group_5/sample.c:1653]   --->   Operation 245 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 36> <Delay = 4.20>
ST_41 : Operation 246 [36/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_4, %A_shape_load" [Group_5/sample.c:1653]   --->   Operation 246 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 37> <Delay = 4.20>
ST_42 : Operation 247 [35/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_4, %A_shape_load" [Group_5/sample.c:1653]   --->   Operation 247 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 38> <Delay = 4.20>
ST_43 : Operation 248 [34/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_4, %A_shape_load" [Group_5/sample.c:1653]   --->   Operation 248 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 39> <Delay = 4.20>
ST_44 : Operation 249 [33/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_4, %A_shape_load" [Group_5/sample.c:1653]   --->   Operation 249 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 40> <Delay = 4.20>
ST_45 : Operation 250 [32/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_4, %A_shape_load" [Group_5/sample.c:1653]   --->   Operation 250 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 41> <Delay = 4.20>
ST_46 : Operation 251 [31/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_4, %A_shape_load" [Group_5/sample.c:1653]   --->   Operation 251 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 42> <Delay = 4.20>
ST_47 : Operation 252 [30/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_4, %A_shape_load" [Group_5/sample.c:1653]   --->   Operation 252 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 43> <Delay = 4.20>
ST_48 : Operation 253 [29/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_4, %A_shape_load" [Group_5/sample.c:1653]   --->   Operation 253 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 44> <Delay = 4.20>
ST_49 : Operation 254 [28/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_4, %A_shape_load" [Group_5/sample.c:1653]   --->   Operation 254 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 45> <Delay = 4.20>
ST_50 : Operation 255 [27/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_4, %A_shape_load" [Group_5/sample.c:1653]   --->   Operation 255 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 46> <Delay = 4.20>
ST_51 : Operation 256 [26/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_4, %A_shape_load" [Group_5/sample.c:1653]   --->   Operation 256 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 47> <Delay = 4.20>
ST_52 : Operation 257 [25/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_4, %A_shape_load" [Group_5/sample.c:1653]   --->   Operation 257 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 48> <Delay = 4.20>
ST_53 : Operation 258 [24/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_4, %A_shape_load" [Group_5/sample.c:1653]   --->   Operation 258 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 49> <Delay = 4.20>
ST_54 : Operation 259 [23/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_4, %A_shape_load" [Group_5/sample.c:1653]   --->   Operation 259 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 50> <Delay = 4.20>
ST_55 : Operation 260 [22/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_4, %A_shape_load" [Group_5/sample.c:1653]   --->   Operation 260 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 51> <Delay = 4.20>
ST_56 : Operation 261 [21/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_4, %A_shape_load" [Group_5/sample.c:1653]   --->   Operation 261 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 52> <Delay = 4.20>
ST_57 : Operation 262 [20/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_4, %A_shape_load" [Group_5/sample.c:1653]   --->   Operation 262 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 53> <Delay = 4.20>
ST_58 : Operation 263 [19/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_4, %A_shape_load" [Group_5/sample.c:1653]   --->   Operation 263 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 54> <Delay = 4.20>
ST_59 : Operation 264 [18/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_4, %A_shape_load" [Group_5/sample.c:1653]   --->   Operation 264 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 55> <Delay = 4.20>
ST_60 : Operation 265 [17/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_4, %A_shape_load" [Group_5/sample.c:1653]   --->   Operation 265 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 56> <Delay = 4.20>
ST_61 : Operation 266 [16/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_4, %A_shape_load" [Group_5/sample.c:1653]   --->   Operation 266 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 57> <Delay = 4.20>
ST_62 : Operation 267 [15/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_4, %A_shape_load" [Group_5/sample.c:1653]   --->   Operation 267 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 58> <Delay = 4.20>
ST_63 : Operation 268 [14/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_4, %A_shape_load" [Group_5/sample.c:1653]   --->   Operation 268 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 59> <Delay = 4.20>
ST_64 : Operation 269 [13/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_4, %A_shape_load" [Group_5/sample.c:1653]   --->   Operation 269 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 60> <Delay = 4.20>
ST_65 : Operation 270 [12/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_4, %A_shape_load" [Group_5/sample.c:1653]   --->   Operation 270 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 61> <Delay = 4.20>
ST_66 : Operation 271 [11/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_4, %A_shape_load" [Group_5/sample.c:1653]   --->   Operation 271 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 62> <Delay = 4.20>
ST_67 : Operation 272 [10/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_4, %A_shape_load" [Group_5/sample.c:1653]   --->   Operation 272 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 63> <Delay = 4.20>
ST_68 : Operation 273 [9/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_4, %A_shape_load" [Group_5/sample.c:1653]   --->   Operation 273 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 64> <Delay = 4.20>
ST_69 : Operation 274 [8/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_4, %A_shape_load" [Group_5/sample.c:1653]   --->   Operation 274 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 65> <Delay = 4.20>
ST_70 : Operation 275 [7/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_4, %A_shape_load" [Group_5/sample.c:1653]   --->   Operation 275 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 66> <Delay = 4.32>
ST_71 : Operation 276 [6/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_4, %A_shape_load" [Group_5/sample.c:1653]   --->   Operation 276 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 277 [1/1] (0.00ns)   --->   "%zext_cast = zext i64 %B_numel_read_4 to i129" [Group_5/sample.c:1654]   --->   Operation 277 'zext' 'zext_cast' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 278 [6/6] (4.32ns)   --->   "%mul = mul i129 29514790517935282586, %zext_cast" [Group_5/sample.c:1654]   --->   Operation 278 'mul' 'mul' <Predicate = true> <Delay = 4.32> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 67> <Delay = 4.32>
ST_72 : Operation 279 [5/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_4, %A_shape_load" [Group_5/sample.c:1653]   --->   Operation 279 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 280 [5/6] (4.32ns)   --->   "%mul = mul i129 29514790517935282586, %zext_cast" [Group_5/sample.c:1654]   --->   Operation 280 'mul' 'mul' <Predicate = true> <Delay = 4.32> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 68> <Delay = 4.32>
ST_73 : Operation 281 [4/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_4, %A_shape_load" [Group_5/sample.c:1653]   --->   Operation 281 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 282 [4/6] (4.32ns)   --->   "%mul = mul i129 29514790517935282586, %zext_cast" [Group_5/sample.c:1654]   --->   Operation 282 'mul' 'mul' <Predicate = true> <Delay = 4.32> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 69> <Delay = 4.32>
ST_74 : Operation 283 [3/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_4, %A_shape_load" [Group_5/sample.c:1653]   --->   Operation 283 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 284 [3/6] (4.32ns)   --->   "%mul = mul i129 29514790517935282586, %zext_cast" [Group_5/sample.c:1654]   --->   Operation 284 'mul' 'mul' <Predicate = true> <Delay = 4.32> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 70> <Delay = 4.32>
ST_75 : Operation 285 [2/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_4, %A_shape_load" [Group_5/sample.c:1653]   --->   Operation 285 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 286 [2/6] (4.32ns)   --->   "%mul = mul i129 29514790517935282586, %zext_cast" [Group_5/sample.c:1654]   --->   Operation 286 'mul' 'mul' <Predicate = true> <Delay = 4.32> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 71> <Delay = 4.32>
ST_76 : Operation 287 [1/68] (4.20ns)   --->   "%free_axesA = udiv i64 %A_numel_read_4, %A_shape_load" [Group_5/sample.c:1653]   --->   Operation 287 'udiv' 'free_axesA' <Predicate = true> <Delay = 4.20> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 4.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 288 [1/6] (4.32ns)   --->   "%mul = mul i129 29514790517935282586, %zext_cast" [Group_5/sample.c:1654]   --->   Operation 288 'mul' 'mul' <Predicate = true> <Delay = 4.32> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 289 [1/1] (0.00ns)   --->   "%tmp_55 = call i60 @_ssdm_op_PartSelect.i60.i129.i32.i32(i129 %mul, i32 69, i32 128)" [Group_5/sample.c:1654]   --->   Operation 289 'partselect' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 290 [1/1] (0.00ns)   --->   "%free_axesB = zext i60 %tmp_55 to i64" [Group_5/sample.c:1654]   --->   Operation 290 'zext' 'free_axesB' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 291 [1/1] (0.00ns)   --->   "%free_axesB_cast3 = call i13 @_ssdm_op_PartSelect.i13.i129.i32.i32(i129 %mul, i32 69, i32 81)" [Group_5/sample.c:1654]   --->   Operation 291 'partselect' 'free_axesB_cast3' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 292 [1/1] (0.00ns)   --->   "%tmp_56 = trunc i64 %A_dim_read to i3"   --->   Operation 292 'trunc' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 293 [1/1] (2.99ns)   --->   "%i_16 = add i64 -1, %A_dim_read" [Group_5/sample.c:1656]   --->   Operation 293 'add' 'i_16' <Predicate = true> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 294 [1/1] (1.34ns)   --->   "%i_16_cast = add i3 -1, %tmp_56" [Group_5/sample.c:1661]   --->   Operation 294 'add' 'i_16_cast' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 295 [1/1] (1.35ns)   --->   "br label %8" [Group_5/sample.c:1656]   --->   Operation 295 'br' <Predicate = true> <Delay = 1.35>

State 77 <SV = 72> <Delay = 2.34>
ST_77 : Operation 296 [1/1] (0.00ns)   --->   "%i_4 = phi i3 [ 0, %.preheader35.0 ], [ %i_18_1, %10 ]" [Group_5/sample.c:1656]   --->   Operation 296 'phi' 'i_4' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 297 [1/1] (0.00ns)   --->   "%i_4_cast = zext i3 %i_4 to i64" [Group_5/sample.c:1656]   --->   Operation 297 'zext' 'i_4_cast' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 298 [1/1] (2.34ns)   --->   "%exitcond8 = icmp eq i64 %i_4_cast, %i_16" [Group_5/sample.c:1656]   --->   Operation 298 'icmp' 'exitcond8' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 299 [1/1] (0.00ns)   --->   "br i1 %exitcond8, label %.preheader2.preheader, label %9" [Group_5/sample.c:1656]   --->   Operation 299 'br' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 300 [1/1] (0.00ns)   --->   "%freeA_addr_11 = getelementptr inbounds [5 x i64]* %freeA, i64 0, i64 %i_4_cast" [Group_5/sample.c:1659]   --->   Operation 300 'getelementptr' 'freeA_addr_11' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_77 : Operation 301 [2/2] (1.75ns)   --->   "%freeA_load = load i64* %freeA_addr_11, align 16" [Group_5/sample.c:1659]   --->   Operation 301 'load' 'freeA_load' <Predicate = (!exitcond8)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 78 <SV = 73> <Delay = 3.51>
ST_78 : Operation 302 [1/2] (1.75ns)   --->   "%freeA_load = load i64* %freeA_addr_11, align 16" [Group_5/sample.c:1659]   --->   Operation 302 'load' 'freeA_load' <Predicate = (!exitcond8)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_78 : Operation 303 [1/1] (0.00ns)   --->   "%permA_addr = getelementptr inbounds [5 x i64]* %permA, i64 0, i64 %i_4_cast" [Group_5/sample.c:1659]   --->   Operation 303 'getelementptr' 'permA_addr' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_78 : Operation 304 [1/1] (1.75ns)   --->   "store i64 %freeA_load, i64* %permA_addr, align 16" [Group_5/sample.c:1659]   --->   Operation 304 'store' <Predicate = (!exitcond8)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_78 : Operation 305 [1/1] (0.00ns)   --->   "%i_18_s = or i3 %i_4, 1" [Group_5/sample.c:1656]   --->   Operation 305 'or' 'i_18_s' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_78 : Operation 306 [1/1] (0.00ns)   --->   "%i_18_cast = zext i3 %i_18_s to i64" [Group_5/sample.c:1656]   --->   Operation 306 'zext' 'i_18_cast' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_78 : Operation 307 [1/1] (2.34ns)   --->   "%exitcond8_1 = icmp eq i64 %i_18_cast, %i_16" [Group_5/sample.c:1656]   --->   Operation 307 'icmp' 'exitcond8_1' <Predicate = (!exitcond8)> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 308 [1/1] (0.00ns)   --->   "br i1 %exitcond8_1, label %.preheader2.preheader, label %10" [Group_5/sample.c:1656]   --->   Operation 308 'br' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_78 : Operation 309 [1/1] (0.00ns)   --->   "%freeA_addr_12 = getelementptr inbounds [5 x i64]* %freeA, i64 0, i64 %i_18_cast" [Group_5/sample.c:1659]   --->   Operation 309 'getelementptr' 'freeA_addr_12' <Predicate = (!exitcond8 & !exitcond8_1)> <Delay = 0.00>
ST_78 : Operation 310 [2/2] (1.75ns)   --->   "%freeA_load_1 = load i64* %freeA_addr_12, align 8" [Group_5/sample.c:1659]   --->   Operation 310 'load' 'freeA_load_1' <Predicate = (!exitcond8 & !exitcond8_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_78 : Operation 311 [1/1] (1.34ns)   --->   "%i_18_1 = add i3 %i_4, 2" [Group_5/sample.c:1656]   --->   Operation 311 'add' 'i_18_1' <Predicate = (!exitcond8 & !exitcond8_1)> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 312 [1/1] (1.35ns)   --->   "br label %.preheader2.0" [Group_5/sample.c:1661]   --->   Operation 312 'br' <Predicate = (exitcond8) | (exitcond8_1)> <Delay = 1.35>

State 79 <SV = 74> <Delay = 3.51>
ST_79 : Operation 313 [1/2] (1.75ns)   --->   "%freeA_load_1 = load i64* %freeA_addr_12, align 8" [Group_5/sample.c:1659]   --->   Operation 313 'load' 'freeA_load_1' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_79 : Operation 314 [1/1] (0.00ns)   --->   "%permA_addr_22 = getelementptr inbounds [5 x i64]* %permA, i64 0, i64 %i_18_cast" [Group_5/sample.c:1659]   --->   Operation 314 'getelementptr' 'permA_addr_22' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 315 [1/1] (1.75ns)   --->   "store i64 %freeA_load_1, i64* %permA_addr_22, align 8" [Group_5/sample.c:1659]   --->   Operation 315 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_79 : Operation 316 [1/1] (0.00ns)   --->   "br label %8" [Group_5/sample.c:1656]   --->   Operation 316 'br' <Predicate = true> <Delay = 0.00>

State 80 <SV = 74> <Delay = 3.68>
ST_80 : Operation 317 [1/1] (0.00ns)   --->   "%i_5 = phi i3 [ %i_19_1, %11 ], [ %i_16_cast, %.preheader2.preheader ]" [Group_5/sample.c:1661]   --->   Operation 317 'phi' 'i_5' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 318 [1/1] (0.00ns)   --->   "%i_5_cast = zext i3 %i_5 to i64" [Group_5/sample.c:1661]   --->   Operation 318 'zext' 'i_5_cast' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 319 [1/1] (2.34ns)   --->   "%tmp_2 = icmp ult i64 %i_5_cast, %A_dim_read" [Group_5/sample.c:1661]   --->   Operation 319 'icmp' 'tmp_2' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 320 [1/1] (0.00ns)   --->   "br i1 %tmp_2, label %.preheader2.1, label %.preheader33.0" [Group_5/sample.c:1661]   --->   Operation 320 'br' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 321 [1/1] (0.00ns)   --->   "%permA_addr_23 = getelementptr inbounds [5 x i64]* %permA, i64 0, i64 %i_5_cast" [Group_5/sample.c:1664]   --->   Operation 321 'getelementptr' 'permA_addr_23' <Predicate = (tmp_2)> <Delay = 0.00>
ST_80 : Operation 322 [1/1] (1.75ns)   --->   "store i64 %axesA_0_read_1, i64* %permA_addr_23, align 8" [Group_5/sample.c:1664]   --->   Operation 322 'store' <Predicate = (tmp_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_80 : Operation 323 [1/1] (1.34ns)   --->   "%i_19 = add i3 %i_5, 1" [Group_5/sample.c:1661]   --->   Operation 323 'add' 'i_19' <Predicate = (tmp_2)> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 324 [1/1] (0.00ns)   --->   "%i_19_cast = zext i3 %i_19 to i64" [Group_5/sample.c:1661]   --->   Operation 324 'zext' 'i_19_cast' <Predicate = (tmp_2)> <Delay = 0.00>
ST_80 : Operation 325 [1/1] (2.34ns)   --->   "%tmp_2_1 = icmp ult i64 %i_19_cast, %A_dim_read" [Group_5/sample.c:1661]   --->   Operation 325 'icmp' 'tmp_2_1' <Predicate = (tmp_2)> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 326 [1/1] (0.00ns)   --->   "br i1 %tmp_2_1, label %11, label %.preheader33.0" [Group_5/sample.c:1661]   --->   Operation 326 'br' <Predicate = (tmp_2)> <Delay = 0.00>
ST_80 : Operation 327 [1/1] (0.00ns)   --->   "%permA_addr_24 = getelementptr inbounds [5 x i64]* %permA, i64 0, i64 %i_19_cast" [Group_5/sample.c:1664]   --->   Operation 327 'getelementptr' 'permA_addr_24' <Predicate = (tmp_2 & tmp_2_1)> <Delay = 0.00>
ST_80 : Operation 328 [1/1] (1.75ns)   --->   "store i64 %axesA_0_read_1, i64* %permA_addr_24, align 8" [Group_5/sample.c:1664]   --->   Operation 328 'store' <Predicate = (tmp_2 & tmp_2_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_80 : Operation 329 [1/1] (1.34ns)   --->   "%i_19_1 = add i3 %i_5, 2" [Group_5/sample.c:1661]   --->   Operation 329 'add' 'i_19_1' <Predicate = (tmp_2 & tmp_2_1)> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 330 [1/1] (0.00ns)   --->   "br label %.preheader2.0" [Group_5/sample.c:1661]   --->   Operation 330 'br' <Predicate = (tmp_2 & tmp_2_1)> <Delay = 0.00>
ST_80 : Operation 331 [1/1] (0.00ns)   --->   "%permB_addr = getelementptr inbounds [5 x i64]* %permB, i64 0, i64 0" [Group_5/sample.c:1669]   --->   Operation 331 'getelementptr' 'permB_addr' <Predicate = (!tmp_2) | (!tmp_2_1)> <Delay = 0.00>
ST_80 : Operation 332 [1/1] (1.75ns)   --->   "store i64 0, i64* %permB_addr, align 16" [Group_5/sample.c:1669]   --->   Operation 332 'store' <Predicate = (!tmp_2) | (!tmp_2_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_80 : Operation 333 [1/1] (1.35ns)   --->   "br label %.preheader32.0" [Group_5/sample.c:1671]   --->   Operation 333 'br' <Predicate = (!tmp_2) | (!tmp_2_1)> <Delay = 1.35>

State 81 <SV = 75> <Delay = 2.34>
ST_81 : Operation 334 [1/1] (0.00ns)   --->   "%i_7 = phi i3 [ %i_21_1, %12 ], [ 1, %.preheader33.0 ]" [Group_5/sample.c:1671]   --->   Operation 334 'phi' 'i_7' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 335 [1/1] (0.00ns)   --->   "%j_3 = phi i64 [ %j_9_1, %12 ], [ 0, %.preheader33.0 ]" [Group_5/sample.c:1671]   --->   Operation 335 'phi' 'j_3' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 336 [1/1] (0.00ns)   --->   "%i_7_cast = zext i3 %i_7 to i64" [Group_5/sample.c:1671]   --->   Operation 336 'zext' 'i_7_cast' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 337 [1/1] (2.34ns)   --->   "%tmp_3 = icmp ult i64 %i_7_cast, %B_dim_read" [Group_5/sample.c:1671]   --->   Operation 337 'icmp' 'tmp_3' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 338 [1/1] (0.00ns)   --->   "br i1 %tmp_3, label %.preheader32.1, label %.preheader31.preheader" [Group_5/sample.c:1671]   --->   Operation 338 'br' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 339 [1/1] (0.00ns)   --->   "%freeB_addr_11 = getelementptr inbounds [5 x i64]* %freeB, i64 0, i64 %j_3" [Group_5/sample.c:1674]   --->   Operation 339 'getelementptr' 'freeB_addr_11' <Predicate = (tmp_3)> <Delay = 0.00>
ST_81 : Operation 340 [2/2] (1.75ns)   --->   "%freeB_load = load i64* %freeB_addr_11, align 16" [Group_5/sample.c:1674]   --->   Operation 340 'load' 'freeB_load' <Predicate = (tmp_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 82 <SV = 76> <Delay = 3.68>
ST_82 : Operation 341 [1/2] (1.75ns)   --->   "%freeB_load = load i64* %freeB_addr_11, align 16" [Group_5/sample.c:1674]   --->   Operation 341 'load' 'freeB_load' <Predicate = (tmp_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_82 : Operation 342 [1/1] (0.00ns)   --->   "%permB_addr_19 = getelementptr inbounds [5 x i64]* %permB, i64 0, i64 %i_7_cast" [Group_5/sample.c:1674]   --->   Operation 342 'getelementptr' 'permB_addr_19' <Predicate = (tmp_3)> <Delay = 0.00>
ST_82 : Operation 343 [1/1] (1.75ns)   --->   "store i64 %freeB_load, i64* %permB_addr_19, align 8" [Group_5/sample.c:1674]   --->   Operation 343 'store' <Predicate = (tmp_3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_82 : Operation 344 [1/1] (1.34ns)   --->   "%i_21 = add i3 1, %i_7" [Group_5/sample.c:1671]   --->   Operation 344 'add' 'i_21' <Predicate = (tmp_3)> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 345 [1/1] (0.00ns)   --->   "%i_21_cast = zext i3 %i_21 to i64" [Group_5/sample.c:1671]   --->   Operation 345 'zext' 'i_21_cast' <Predicate = (tmp_3)> <Delay = 0.00>
ST_82 : Operation 346 [1/1] (0.00ns)   --->   "%tmp_57 = trunc i64 %j_3 to i4" [Group_5/sample.c:1671]   --->   Operation 346 'trunc' 'tmp_57' <Predicate = (tmp_3)> <Delay = 0.00>
ST_82 : Operation 347 [1/1] (0.00ns)   --->   "%j_9_s = or i4 %tmp_57, 1" [Group_5/sample.c:1671]   --->   Operation 347 'or' 'j_9_s' <Predicate = (tmp_3)> <Delay = 0.00>
ST_82 : Operation 348 [1/1] (0.00ns)   --->   "%j_9_cast = zext i4 %j_9_s to i64" [Group_5/sample.c:1671]   --->   Operation 348 'zext' 'j_9_cast' <Predicate = (tmp_3)> <Delay = 0.00>
ST_82 : Operation 349 [1/1] (2.34ns)   --->   "%tmp_3_1 = icmp ult i64 %i_21_cast, %B_dim_read" [Group_5/sample.c:1671]   --->   Operation 349 'icmp' 'tmp_3_1' <Predicate = (tmp_3)> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 350 [1/1] (0.00ns)   --->   "br i1 %tmp_3_1, label %12, label %.preheader31.preheader" [Group_5/sample.c:1671]   --->   Operation 350 'br' <Predicate = (tmp_3)> <Delay = 0.00>
ST_82 : Operation 351 [1/1] (0.00ns)   --->   "%freeB_addr_12 = getelementptr inbounds [5 x i64]* %freeB, i64 0, i64 %j_9_cast" [Group_5/sample.c:1674]   --->   Operation 351 'getelementptr' 'freeB_addr_12' <Predicate = (tmp_3 & tmp_3_1)> <Delay = 0.00>
ST_82 : Operation 352 [2/2] (1.75ns)   --->   "%freeB_load_1 = load i64* %freeB_addr_12, align 8" [Group_5/sample.c:1674]   --->   Operation 352 'load' 'freeB_load_1' <Predicate = (tmp_3 & tmp_3_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_82 : Operation 353 [1/1] (1.34ns)   --->   "%i_21_1 = add i3 %i_7, 2" [Group_5/sample.c:1671]   --->   Operation 353 'add' 'i_21_1' <Predicate = (tmp_3 & tmp_3_1)> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 354 [1/1] (2.99ns)   --->   "%j_9_1 = add i64 %j_3, 2" [Group_5/sample.c:1671]   --->   Operation 354 'add' 'j_9_1' <Predicate = (tmp_3 & tmp_3_1)> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 355 [1/1] (1.35ns)   --->   "br label %.preheader31.0" [Group_5/sample.c:1676]   --->   Operation 355 'br' <Predicate = (!tmp_3) | (!tmp_3_1)> <Delay = 1.35>

State 83 <SV = 77> <Delay = 3.51>
ST_83 : Operation 356 [1/2] (1.75ns)   --->   "%freeB_load_1 = load i64* %freeB_addr_12, align 8" [Group_5/sample.c:1674]   --->   Operation 356 'load' 'freeB_load_1' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_83 : Operation 357 [1/1] (0.00ns)   --->   "%permB_addr_20 = getelementptr inbounds [5 x i64]* %permB, i64 0, i64 %i_21_cast" [Group_5/sample.c:1674]   --->   Operation 357 'getelementptr' 'permB_addr_20' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 358 [1/1] (1.75ns)   --->   "store i64 %freeB_load_1, i64* %permB_addr_20, align 8" [Group_5/sample.c:1674]   --->   Operation 358 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_83 : Operation 359 [1/1] (0.00ns)   --->   "br label %.preheader32.0" [Group_5/sample.c:1671]   --->   Operation 359 'br' <Predicate = true> <Delay = 0.00>

State 84 <SV = 77> <Delay = 2.34>
ST_84 : Operation 360 [1/1] (0.00ns)   --->   "%i_8 = phi i3 [ %i_22_1, %13 ], [ 0, %.preheader31.preheader ]" [Group_5/sample.c:1676]   --->   Operation 360 'phi' 'i_8' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 361 [1/1] (0.00ns)   --->   "%i_8_cast = zext i3 %i_8 to i64" [Group_5/sample.c:1676]   --->   Operation 361 'zext' 'i_8_cast' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 362 [1/1] (2.34ns)   --->   "%exitcond13 = icmp eq i64 %i_8_cast, %A_dim_read" [Group_5/sample.c:1676]   --->   Operation 362 'icmp' 'exitcond13' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 363 [1/1] (0.00ns)   --->   "br i1 %exitcond13, label %.preheader30.preheader, label %.preheader31.1" [Group_5/sample.c:1676]   --->   Operation 363 'br' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 364 [1/1] (0.00ns)   --->   "%permA_addr_25 = getelementptr inbounds [5 x i64]* %permA, i64 0, i64 %i_8_cast" [Group_5/sample.c:1679]   --->   Operation 364 'getelementptr' 'permA_addr_25' <Predicate = (!exitcond13)> <Delay = 0.00>
ST_84 : Operation 365 [2/2] (1.75ns)   --->   "%permA_load = load i64* %permA_addr_25, align 16" [Group_5/sample.c:1679]   --->   Operation 365 'load' 'permA_load' <Predicate = (!exitcond13)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 85 <SV = 78> <Delay = 3.51>
ST_85 : Operation 366 [1/2] (1.75ns)   --->   "%permA_load = load i64* %permA_addr_25, align 16" [Group_5/sample.c:1679]   --->   Operation 366 'load' 'permA_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_85 : Operation 367 [1/1] (0.00ns)   --->   "%A_shape_addr_1 = getelementptr [5 x i64]* %A_shape, i64 0, i64 %permA_load" [Group_5/sample.c:1679]   --->   Operation 367 'getelementptr' 'A_shape_addr_1' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 368 [2/2] (1.75ns)   --->   "%A_shape_load_1 = load i64* %A_shape_addr_1, align 8" [Group_5/sample.c:1679]   --->   Operation 368 'load' 'A_shape_load_1' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 86 <SV = 79> <Delay = 3.51>
ST_86 : Operation 369 [1/2] (1.75ns)   --->   "%A_shape_load_1 = load i64* %A_shape_addr_1, align 8" [Group_5/sample.c:1679]   --->   Operation 369 'load' 'A_shape_load_1' <Predicate = (!exitcond13)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_86 : Operation 370 [1/1] (0.00ns)   --->   "%newshpA_addr = getelementptr inbounds [5 x i64]* %newshpA, i64 0, i64 %i_8_cast" [Group_5/sample.c:1679]   --->   Operation 370 'getelementptr' 'newshpA_addr' <Predicate = (!exitcond13)> <Delay = 0.00>
ST_86 : Operation 371 [1/1] (1.75ns)   --->   "store i64 %A_shape_load_1, i64* %newshpA_addr, align 16" [Group_5/sample.c:1679]   --->   Operation 371 'store' <Predicate = (!exitcond13)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_86 : Operation 372 [1/1] (0.00ns)   --->   "%i_22_s = or i3 %i_8, 1" [Group_5/sample.c:1676]   --->   Operation 372 'or' 'i_22_s' <Predicate = (!exitcond13)> <Delay = 0.00>
ST_86 : Operation 373 [1/1] (0.00ns)   --->   "%i_22_cast = zext i3 %i_22_s to i64" [Group_5/sample.c:1676]   --->   Operation 373 'zext' 'i_22_cast' <Predicate = (!exitcond13)> <Delay = 0.00>
ST_86 : Operation 374 [1/1] (2.34ns)   --->   "%exitcond13_1 = icmp eq i64 %i_22_cast, %A_dim_read" [Group_5/sample.c:1676]   --->   Operation 374 'icmp' 'exitcond13_1' <Predicate = (!exitcond13)> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 375 [1/1] (0.00ns)   --->   "br i1 %exitcond13_1, label %.preheader30.preheader, label %13" [Group_5/sample.c:1676]   --->   Operation 375 'br' <Predicate = (!exitcond13)> <Delay = 0.00>
ST_86 : Operation 376 [1/1] (0.00ns)   --->   "%permA_addr_26 = getelementptr inbounds [5 x i64]* %permA, i64 0, i64 %i_22_cast" [Group_5/sample.c:1679]   --->   Operation 376 'getelementptr' 'permA_addr_26' <Predicate = (!exitcond13 & !exitcond13_1)> <Delay = 0.00>
ST_86 : Operation 377 [2/2] (1.75ns)   --->   "%permA_load_10 = load i64* %permA_addr_26, align 8" [Group_5/sample.c:1679]   --->   Operation 377 'load' 'permA_load_10' <Predicate = (!exitcond13 & !exitcond13_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_86 : Operation 378 [1/1] (1.34ns)   --->   "%i_22_1 = add i3 %i_8, 2" [Group_5/sample.c:1676]   --->   Operation 378 'add' 'i_22_1' <Predicate = (!exitcond13 & !exitcond13_1)> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 379 [1/1] (1.35ns)   --->   "br label %.preheader30.0" [Group_5/sample.c:1681]   --->   Operation 379 'br' <Predicate = (exitcond13) | (exitcond13_1)> <Delay = 1.35>

State 87 <SV = 80> <Delay = 3.51>
ST_87 : Operation 380 [1/2] (1.75ns)   --->   "%permA_load_10 = load i64* %permA_addr_26, align 8" [Group_5/sample.c:1679]   --->   Operation 380 'load' 'permA_load_10' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_87 : Operation 381 [1/1] (0.00ns)   --->   "%A_shape_addr_2 = getelementptr [5 x i64]* %A_shape, i64 0, i64 %permA_load_10" [Group_5/sample.c:1679]   --->   Operation 381 'getelementptr' 'A_shape_addr_2' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 382 [2/2] (1.75ns)   --->   "%A_shape_load_2 = load i64* %A_shape_addr_2, align 8" [Group_5/sample.c:1679]   --->   Operation 382 'load' 'A_shape_load_2' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 88 <SV = 81> <Delay = 3.51>
ST_88 : Operation 383 [1/2] (1.75ns)   --->   "%A_shape_load_2 = load i64* %A_shape_addr_2, align 8" [Group_5/sample.c:1679]   --->   Operation 383 'load' 'A_shape_load_2' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_88 : Operation 384 [1/1] (0.00ns)   --->   "%newshpA_addr_1 = getelementptr inbounds [5 x i64]* %newshpA, i64 0, i64 %i_22_cast" [Group_5/sample.c:1679]   --->   Operation 384 'getelementptr' 'newshpA_addr_1' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 385 [1/1] (1.75ns)   --->   "store i64 %A_shape_load_2, i64* %newshpA_addr_1, align 8" [Group_5/sample.c:1679]   --->   Operation 385 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_88 : Operation 386 [1/1] (0.00ns)   --->   "br label %.preheader31.0" [Group_5/sample.c:1676]   --->   Operation 386 'br' <Predicate = true> <Delay = 0.00>

State 89 <SV = 80> <Delay = 2.34>
ST_89 : Operation 387 [1/1] (0.00ns)   --->   "%i_9 = phi i3 [ %i_23_1, %14 ], [ 0, %.preheader30.preheader ]" [Group_5/sample.c:1681]   --->   Operation 387 'phi' 'i_9' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 388 [1/1] (0.00ns)   --->   "%i_9_cast = zext i3 %i_9 to i64" [Group_5/sample.c:1681]   --->   Operation 388 'zext' 'i_9_cast' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 389 [1/1] (2.34ns)   --->   "%exitcond12 = icmp eq i64 %i_9_cast, %B_dim_read" [Group_5/sample.c:1681]   --->   Operation 389 'icmp' 'exitcond12' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 390 [1/1] (0.00ns)   --->   "br i1 %exitcond12, label %.preheader29.preheader, label %.preheader30.1" [Group_5/sample.c:1681]   --->   Operation 390 'br' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 391 [1/1] (0.00ns)   --->   "%permB_addr_21 = getelementptr inbounds [5 x i64]* %permB, i64 0, i64 %i_9_cast" [Group_5/sample.c:1684]   --->   Operation 391 'getelementptr' 'permB_addr_21' <Predicate = (!exitcond12)> <Delay = 0.00>
ST_89 : Operation 392 [2/2] (1.75ns)   --->   "%permB_load = load i64* %permB_addr_21, align 16" [Group_5/sample.c:1684]   --->   Operation 392 'load' 'permB_load' <Predicate = (!exitcond12)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 90 <SV = 81> <Delay = 1.75>
ST_90 : Operation 393 [1/2] (1.75ns)   --->   "%permB_load = load i64* %permB_addr_21, align 16" [Group_5/sample.c:1684]   --->   Operation 393 'load' 'permB_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 91 <SV = 82> <Delay = 2.77>
ST_91 : Operation 394 [1/1] (0.00ns)   --->   "%dense_13_kernel_shap_1 = getelementptr [5 x i64]* @dense_13_kernel_shap, i64 0, i64 %permB_load" [Group_5/sample.c:1684]   --->   Operation 394 'getelementptr' 'dense_13_kernel_shap_1' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 395 [2/2] (2.77ns)   --->   "%dense_13_kernel_shap_2 = load i64* %dense_13_kernel_shap_1, align 8" [Group_5/sample.c:1684]   --->   Operation 395 'load' 'dense_13_kernel_shap_2' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>

State 92 <SV = 83> <Delay = 2.77>
ST_92 : Operation 396 [1/2] (2.77ns)   --->   "%dense_13_kernel_shap_2 = load i64* %dense_13_kernel_shap_1, align 8" [Group_5/sample.c:1684]   --->   Operation 396 'load' 'dense_13_kernel_shap_2' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>

State 93 <SV = 84> <Delay = 2.34>
ST_93 : Operation 397 [1/1] (0.00ns)   --->   "%newshpB_addr = getelementptr inbounds [5 x i64]* %newshpB, i64 0, i64 %i_9_cast" [Group_5/sample.c:1684]   --->   Operation 397 'getelementptr' 'newshpB_addr' <Predicate = (!exitcond12)> <Delay = 0.00>
ST_93 : Operation 398 [1/1] (1.75ns)   --->   "store i64 %dense_13_kernel_shap_2, i64* %newshpB_addr, align 16" [Group_5/sample.c:1684]   --->   Operation 398 'store' <Predicate = (!exitcond12)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_93 : Operation 399 [1/1] (0.00ns)   --->   "%i_23_s = or i3 %i_9, 1" [Group_5/sample.c:1681]   --->   Operation 399 'or' 'i_23_s' <Predicate = (!exitcond12)> <Delay = 0.00>
ST_93 : Operation 400 [1/1] (0.00ns)   --->   "%i_23_cast = zext i3 %i_23_s to i64" [Group_5/sample.c:1681]   --->   Operation 400 'zext' 'i_23_cast' <Predicate = (!exitcond12)> <Delay = 0.00>
ST_93 : Operation 401 [1/1] (2.34ns)   --->   "%exitcond12_1 = icmp eq i64 %i_23_cast, %B_dim_read" [Group_5/sample.c:1681]   --->   Operation 401 'icmp' 'exitcond12_1' <Predicate = (!exitcond12)> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 402 [1/1] (0.00ns)   --->   "br i1 %exitcond12_1, label %.preheader29.preheader, label %14" [Group_5/sample.c:1681]   --->   Operation 402 'br' <Predicate = (!exitcond12)> <Delay = 0.00>
ST_93 : Operation 403 [1/1] (0.00ns)   --->   "%permB_addr_22 = getelementptr inbounds [5 x i64]* %permB, i64 0, i64 %i_23_cast" [Group_5/sample.c:1684]   --->   Operation 403 'getelementptr' 'permB_addr_22' <Predicate = (!exitcond12 & !exitcond12_1)> <Delay = 0.00>
ST_93 : Operation 404 [2/2] (1.75ns)   --->   "%permB_load_10 = load i64* %permB_addr_22, align 8" [Group_5/sample.c:1684]   --->   Operation 404 'load' 'permB_load_10' <Predicate = (!exitcond12 & !exitcond12_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_93 : Operation 405 [1/1] (1.34ns)   --->   "%i_23_1 = add i3 %i_9, 2" [Group_5/sample.c:1681]   --->   Operation 405 'add' 'i_23_1' <Predicate = (!exitcond12 & !exitcond12_1)> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 406 [1/1] (1.35ns)   --->   "br label %.preheader29" [Group_5/sample.c:1687]   --->   Operation 406 'br' <Predicate = (exitcond12) | (exitcond12_1)> <Delay = 1.35>

State 94 <SV = 85> <Delay = 1.75>
ST_94 : Operation 407 [1/2] (1.75ns)   --->   "%permB_load_10 = load i64* %permB_addr_22, align 8" [Group_5/sample.c:1684]   --->   Operation 407 'load' 'permB_load_10' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 95 <SV = 86> <Delay = 2.77>
ST_95 : Operation 408 [1/1] (0.00ns)   --->   "%dense_13_kernel_shap_3 = getelementptr [5 x i64]* @dense_13_kernel_shap, i64 0, i64 %permB_load_10" [Group_5/sample.c:1684]   --->   Operation 408 'getelementptr' 'dense_13_kernel_shap_3' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 409 [2/2] (2.77ns)   --->   "%dense_13_kernel_shap_4 = load i64* %dense_13_kernel_shap_3, align 8" [Group_5/sample.c:1684]   --->   Operation 409 'load' 'dense_13_kernel_shap_4' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>

State 96 <SV = 87> <Delay = 2.77>
ST_96 : Operation 410 [1/2] (2.77ns)   --->   "%dense_13_kernel_shap_4 = load i64* %dense_13_kernel_shap_3, align 8" [Group_5/sample.c:1684]   --->   Operation 410 'load' 'dense_13_kernel_shap_4' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>

State 97 <SV = 88> <Delay = 1.75>
ST_97 : Operation 411 [1/1] (0.00ns)   --->   "%newshpB_addr_1 = getelementptr inbounds [5 x i64]* %newshpB, i64 0, i64 %i_23_cast" [Group_5/sample.c:1684]   --->   Operation 411 'getelementptr' 'newshpB_addr_1' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 412 [1/1] (1.75ns)   --->   "store i64 %dense_13_kernel_shap_4, i64* %newshpB_addr_1, align 8" [Group_5/sample.c:1684]   --->   Operation 412 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_97 : Operation 413 [1/1] (0.00ns)   --->   "br label %.preheader30.0" [Group_5/sample.c:1681]   --->   Operation 413 'br' <Predicate = true> <Delay = 0.00>

State 98 <SV = 85> <Delay = 2.99>
ST_98 : Operation 414 [1/1] (0.00ns)   --->   "%i_s = phi i64 [ %i_24, %19 ], [ 0, %.preheader29.preheader ]"   --->   Operation 414 'phi' 'i_s' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 415 [1/1] (2.34ns)   --->   "%exitcond11 = icmp eq i64 %i_s, %A_numel_read_4" [Group_5/sample.c:1687]   --->   Operation 415 'icmp' 'exitcond11' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 416 [1/1] (2.99ns)   --->   "%i_24 = add i64 %i_s, 1" [Group_5/sample.c:1687]   --->   Operation 416 'add' 'i_24' <Predicate = true> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 417 [1/1] (0.00ns)   --->   "br i1 %exitcond11, label %.preheader28.preheader, label %15" [Group_5/sample.c:1687]   --->   Operation 417 'br' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 418 [2/2] (2.70ns)   --->   "call fastcc void @k2c_idx2sub(i64 %i_s, [5 x i64]* %Asub, [5 x i64]* %A_shape, i64 %A_dim_read)" [Group_5/sample.c:1688]   --->   Operation 418 'call' <Predicate = (!exitcond11)> <Delay = 2.70> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_98 : Operation 419 [1/1] (0.00ns)   --->   "%tmp_58 = trunc i64 %A_numel_read_4 to i13"   --->   Operation 419 'trunc' 'tmp_58' <Predicate = (exitcond11)> <Delay = 0.00>
ST_98 : Operation 420 [1/1] (1.35ns)   --->   "br label %.preheader28" [Group_5/sample.c:1698]   --->   Operation 420 'br' <Predicate = (exitcond11)> <Delay = 1.35>

State 99 <SV = 86> <Delay = 1.35>
ST_99 : Operation 421 [1/2] (0.00ns)   --->   "call fastcc void @k2c_idx2sub(i64 %i_s, [5 x i64]* %Asub, [5 x i64]* %A_shape, i64 %A_dim_read)" [Group_5/sample.c:1688]   --->   Operation 421 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_99 : Operation 422 [1/1] (1.35ns)   --->   "br label %16" [Group_5/sample.c:1689]   --->   Operation 422 'br' <Predicate = true> <Delay = 1.35>

State 100 <SV = 87> <Delay = 2.34>
ST_100 : Operation 423 [1/1] (0.00ns)   --->   "%j_4 = phi i3 [ 0, %15 ], [ %j_10_1, %18 ]" [Group_5/sample.c:1689]   --->   Operation 423 'phi' 'j_4' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 424 [1/1] (0.00ns)   --->   "%j_4_cast = zext i3 %j_4 to i64" [Group_5/sample.c:1689]   --->   Operation 424 'zext' 'j_4_cast' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 425 [1/1] (2.34ns)   --->   "%exitcond15 = icmp eq i64 %j_4_cast, %A_dim_read" [Group_5/sample.c:1689]   --->   Operation 425 'icmp' 'exitcond15' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 426 [1/1] (0.00ns)   --->   "br i1 %exitcond15, label %19, label %17" [Group_5/sample.c:1689]   --->   Operation 426 'br' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 427 [1/1] (0.00ns)   --->   "%permA_addr_27 = getelementptr inbounds [5 x i64]* %permA, i64 0, i64 %j_4_cast" [Group_5/sample.c:1692]   --->   Operation 427 'getelementptr' 'permA_addr_27' <Predicate = (!exitcond15)> <Delay = 0.00>
ST_100 : Operation 428 [2/2] (1.75ns)   --->   "%permA_load_11 = load i64* %permA_addr_27, align 16" [Group_5/sample.c:1692]   --->   Operation 428 'load' 'permA_load_11' <Predicate = (!exitcond15)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 101 <SV = 88> <Delay = 3.51>
ST_101 : Operation 429 [1/2] (1.75ns)   --->   "%permA_load_11 = load i64* %permA_addr_27, align 16" [Group_5/sample.c:1692]   --->   Operation 429 'load' 'permA_load_11' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_101 : Operation 430 [1/1] (0.00ns)   --->   "%Asub_addr = getelementptr inbounds [5 x i64]* %Asub, i64 0, i64 %permA_load_11" [Group_5/sample.c:1692]   --->   Operation 430 'getelementptr' 'Asub_addr' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 431 [2/2] (1.75ns)   --->   "%Asub_load = load i64* %Asub_addr, align 8" [Group_5/sample.c:1692]   --->   Operation 431 'load' 'Asub_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 102 <SV = 89> <Delay = 3.51>
ST_102 : Operation 432 [1/2] (1.75ns)   --->   "%Asub_load = load i64* %Asub_addr, align 8" [Group_5/sample.c:1692]   --->   Operation 432 'load' 'Asub_load' <Predicate = (!exitcond15)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_102 : Operation 433 [1/1] (0.00ns)   --->   "%Bsub_addr = getelementptr inbounds [5 x i64]* %Bsub, i64 0, i64 %j_4_cast" [Group_5/sample.c:1692]   --->   Operation 433 'getelementptr' 'Bsub_addr' <Predicate = (!exitcond15)> <Delay = 0.00>
ST_102 : Operation 434 [1/1] (1.75ns)   --->   "store i64 %Asub_load, i64* %Bsub_addr, align 16" [Group_5/sample.c:1692]   --->   Operation 434 'store' <Predicate = (!exitcond15)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_102 : Operation 435 [1/1] (0.00ns)   --->   "%j_10_s = or i3 %j_4, 1" [Group_5/sample.c:1689]   --->   Operation 435 'or' 'j_10_s' <Predicate = (!exitcond15)> <Delay = 0.00>
ST_102 : Operation 436 [1/1] (0.00ns)   --->   "%j_10_cast = zext i3 %j_10_s to i64" [Group_5/sample.c:1689]   --->   Operation 436 'zext' 'j_10_cast' <Predicate = (!exitcond15)> <Delay = 0.00>
ST_102 : Operation 437 [1/1] (2.34ns)   --->   "%exitcond11_1 = icmp eq i64 %j_10_cast, %A_dim_read" [Group_5/sample.c:1689]   --->   Operation 437 'icmp' 'exitcond11_1' <Predicate = (!exitcond15)> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 438 [1/1] (0.00ns)   --->   "br i1 %exitcond11_1, label %19, label %18" [Group_5/sample.c:1689]   --->   Operation 438 'br' <Predicate = (!exitcond15)> <Delay = 0.00>
ST_102 : Operation 439 [1/1] (0.00ns)   --->   "%permA_addr_28 = getelementptr inbounds [5 x i64]* %permA, i64 0, i64 %j_10_cast" [Group_5/sample.c:1692]   --->   Operation 439 'getelementptr' 'permA_addr_28' <Predicate = (!exitcond15 & !exitcond11_1)> <Delay = 0.00>
ST_102 : Operation 440 [2/2] (1.75ns)   --->   "%permA_load_12 = load i64* %permA_addr_28, align 8" [Group_5/sample.c:1692]   --->   Operation 440 'load' 'permA_load_12' <Predicate = (!exitcond15 & !exitcond11_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_102 : Operation 441 [1/1] (1.34ns)   --->   "%j_10_1 = add i3 %j_4, 2" [Group_5/sample.c:1689]   --->   Operation 441 'add' 'j_10_1' <Predicate = (!exitcond15 & !exitcond11_1)> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 442 [1/1] (0.00ns)   --->   "%tmp_59 = trunc i64 %i_s to i3" [Group_5/sample.c:1687]   --->   Operation 442 'trunc' 'tmp_59' <Predicate = (exitcond15) | (exitcond11_1)> <Delay = 0.00>
ST_102 : Operation 443 [1/1] (0.00ns)   --->   "%newIndex9 = call i6 @_ssdm_op_PartSelect.i6.i64.i32.i32(i64 %i_s, i32 3, i32 8)" [Group_5/sample.c:1687]   --->   Operation 443 'partselect' 'newIndex9' <Predicate = (exitcond15) | (exitcond11_1)> <Delay = 0.00>
ST_102 : Operation 444 [1/1] (0.00ns)   --->   "%newIndex9_cast = zext i6 %newIndex9 to i64" [Group_5/sample.c:1687]   --->   Operation 444 'zext' 'newIndex9_cast' <Predicate = (exitcond15) | (exitcond11_1)> <Delay = 0.00>
ST_102 : Operation 445 [1/1] (0.00ns)   --->   "%A_array_0_addr = getelementptr [16 x float]* %A_array_0, i64 0, i64 %newIndex9_cast" [Group_5/sample.c:1687]   --->   Operation 445 'getelementptr' 'A_array_0_addr' <Predicate = (exitcond15) | (exitcond11_1)> <Delay = 0.00>
ST_102 : Operation 446 [2/2] (1.75ns)   --->   "%A_array_0_load = load float* %A_array_0_addr, align 4" [Group_5/sample.c:1687]   --->   Operation 446 'load' 'A_array_0_load' <Predicate = (exitcond15) | (exitcond11_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_102 : Operation 447 [1/1] (0.00ns)   --->   "%A_array_1_addr = getelementptr [16 x float]* %A_array_1, i64 0, i64 %newIndex9_cast" [Group_5/sample.c:1687]   --->   Operation 447 'getelementptr' 'A_array_1_addr' <Predicate = (exitcond15) | (exitcond11_1)> <Delay = 0.00>
ST_102 : Operation 448 [2/2] (1.75ns)   --->   "%A_array_1_load = load float* %A_array_1_addr, align 4" [Group_5/sample.c:1687]   --->   Operation 448 'load' 'A_array_1_load' <Predicate = (exitcond15) | (exitcond11_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_102 : Operation 449 [1/1] (0.00ns)   --->   "%A_array_2_addr = getelementptr [16 x float]* %A_array_2, i64 0, i64 %newIndex9_cast" [Group_5/sample.c:1687]   --->   Operation 449 'getelementptr' 'A_array_2_addr' <Predicate = (exitcond15) | (exitcond11_1)> <Delay = 0.00>
ST_102 : Operation 450 [2/2] (1.75ns)   --->   "%A_array_2_load = load float* %A_array_2_addr, align 4" [Group_5/sample.c:1687]   --->   Operation 450 'load' 'A_array_2_load' <Predicate = (exitcond15) | (exitcond11_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_102 : Operation 451 [1/1] (0.00ns)   --->   "%A_array_3_addr = getelementptr [16 x float]* %A_array_3, i64 0, i64 %newIndex9_cast" [Group_5/sample.c:1687]   --->   Operation 451 'getelementptr' 'A_array_3_addr' <Predicate = (exitcond15) | (exitcond11_1)> <Delay = 0.00>
ST_102 : Operation 452 [2/2] (1.75ns)   --->   "%A_array_3_load = load float* %A_array_3_addr, align 4" [Group_5/sample.c:1687]   --->   Operation 452 'load' 'A_array_3_load' <Predicate = (exitcond15) | (exitcond11_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_102 : Operation 453 [1/1] (0.00ns)   --->   "%A_array_4_addr = getelementptr [16 x float]* %A_array_4, i64 0, i64 %newIndex9_cast" [Group_5/sample.c:1687]   --->   Operation 453 'getelementptr' 'A_array_4_addr' <Predicate = (exitcond15) | (exitcond11_1)> <Delay = 0.00>
ST_102 : Operation 454 [2/2] (1.75ns)   --->   "%A_array_4_load = load float* %A_array_4_addr, align 4" [Group_5/sample.c:1687]   --->   Operation 454 'load' 'A_array_4_load' <Predicate = (exitcond15) | (exitcond11_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_102 : Operation 455 [1/1] (0.00ns)   --->   "%A_array_5_addr = getelementptr [16 x float]* %A_array_5, i64 0, i64 %newIndex9_cast" [Group_5/sample.c:1687]   --->   Operation 455 'getelementptr' 'A_array_5_addr' <Predicate = (exitcond15) | (exitcond11_1)> <Delay = 0.00>
ST_102 : Operation 456 [2/2] (1.75ns)   --->   "%A_array_5_load = load float* %A_array_5_addr, align 4" [Group_5/sample.c:1687]   --->   Operation 456 'load' 'A_array_5_load' <Predicate = (exitcond15) | (exitcond11_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_102 : Operation 457 [1/1] (0.00ns)   --->   "%A_array_6_addr = getelementptr [16 x float]* %A_array_6, i64 0, i64 %newIndex9_cast" [Group_5/sample.c:1687]   --->   Operation 457 'getelementptr' 'A_array_6_addr' <Predicate = (exitcond15) | (exitcond11_1)> <Delay = 0.00>
ST_102 : Operation 458 [2/2] (1.75ns)   --->   "%A_array_6_load = load float* %A_array_6_addr, align 4" [Group_5/sample.c:1687]   --->   Operation 458 'load' 'A_array_6_load' <Predicate = (exitcond15) | (exitcond11_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_102 : Operation 459 [1/1] (0.00ns)   --->   "%A_array_7_addr = getelementptr [16 x float]* %A_array_7, i64 0, i64 %newIndex9_cast" [Group_5/sample.c:1687]   --->   Operation 459 'getelementptr' 'A_array_7_addr' <Predicate = (exitcond15) | (exitcond11_1)> <Delay = 0.00>
ST_102 : Operation 460 [2/2] (1.75ns)   --->   "%A_array_7_load = load float* %A_array_7_addr, align 4" [Group_5/sample.c:1687]   --->   Operation 460 'load' 'A_array_7_load' <Predicate = (exitcond15) | (exitcond11_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 103 <SV = 90> <Delay = 3.51>
ST_103 : Operation 461 [1/2] (1.75ns)   --->   "%permA_load_12 = load i64* %permA_addr_28, align 8" [Group_5/sample.c:1692]   --->   Operation 461 'load' 'permA_load_12' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_103 : Operation 462 [1/1] (0.00ns)   --->   "%Asub_addr_11 = getelementptr inbounds [5 x i64]* %Asub, i64 0, i64 %permA_load_12" [Group_5/sample.c:1692]   --->   Operation 462 'getelementptr' 'Asub_addr_11' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 463 [2/2] (1.75ns)   --->   "%Asub_load_1 = load i64* %Asub_addr_11, align 8" [Group_5/sample.c:1692]   --->   Operation 463 'load' 'Asub_load_1' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 104 <SV = 91> <Delay = 3.51>
ST_104 : Operation 464 [1/2] (1.75ns)   --->   "%Asub_load_1 = load i64* %Asub_addr_11, align 8" [Group_5/sample.c:1692]   --->   Operation 464 'load' 'Asub_load_1' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_104 : Operation 465 [1/1] (0.00ns)   --->   "%Bsub_addr_11 = getelementptr inbounds [5 x i64]* %Bsub, i64 0, i64 %j_10_cast" [Group_5/sample.c:1692]   --->   Operation 465 'getelementptr' 'Bsub_addr_11' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 466 [1/1] (1.75ns)   --->   "store i64 %Asub_load_1, i64* %Bsub_addr_11, align 8" [Group_5/sample.c:1692]   --->   Operation 466 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_104 : Operation 467 [1/1] (0.00ns)   --->   "br label %16" [Group_5/sample.c:1689]   --->   Operation 467 'br' <Predicate = true> <Delay = 0.00>

State 105 <SV = 90> <Delay = 3.58>
ST_105 : Operation 468 [2/2] (1.35ns)   --->   "%bidx = call fastcc i64 @k2c_sub2idx([5 x i64]* %Bsub, [5 x i64]* %newshpA, i64 %A_dim_read)" [Group_5/sample.c:1694]   --->   Operation 468 'call' 'bidx' <Predicate = true> <Delay = 1.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_105 : Operation 469 [1/1] (0.00ns)   --->   "%arrayNo5 = zext i3 %tmp_59 to i64" [Group_5/sample.c:1687]   --->   Operation 469 'zext' 'arrayNo5' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 470 [1/2] (1.75ns)   --->   "%A_array_0_load = load float* %A_array_0_addr, align 4" [Group_5/sample.c:1687]   --->   Operation 470 'load' 'A_array_0_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_105 : Operation 471 [1/2] (1.75ns)   --->   "%A_array_1_load = load float* %A_array_1_addr, align 4" [Group_5/sample.c:1687]   --->   Operation 471 'load' 'A_array_1_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_105 : Operation 472 [1/2] (1.75ns)   --->   "%A_array_2_load = load float* %A_array_2_addr, align 4" [Group_5/sample.c:1687]   --->   Operation 472 'load' 'A_array_2_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_105 : Operation 473 [1/2] (1.75ns)   --->   "%A_array_3_load = load float* %A_array_3_addr, align 4" [Group_5/sample.c:1687]   --->   Operation 473 'load' 'A_array_3_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_105 : Operation 474 [1/2] (1.75ns)   --->   "%A_array_4_load = load float* %A_array_4_addr, align 4" [Group_5/sample.c:1687]   --->   Operation 474 'load' 'A_array_4_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_105 : Operation 475 [1/2] (1.75ns)   --->   "%A_array_5_load = load float* %A_array_5_addr, align 4" [Group_5/sample.c:1687]   --->   Operation 475 'load' 'A_array_5_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_105 : Operation 476 [1/2] (1.75ns)   --->   "%A_array_6_load = load float* %A_array_6_addr, align 4" [Group_5/sample.c:1687]   --->   Operation 476 'load' 'A_array_6_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_105 : Operation 477 [1/2] (1.75ns)   --->   "%A_array_7_load = load float* %A_array_7_addr, align 4" [Group_5/sample.c:1687]   --->   Operation 477 'load' 'A_array_7_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_105 : Operation 478 [1/1] (1.83ns)   --->   "%tmp_22 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_array_0_load, float %A_array_1_load, float %A_array_2_load, float %A_array_3_load, float %A_array_4_load, float %A_array_5_load, float %A_array_6_load, float %A_array_7_load, i64 %arrayNo5)" [Group_5/sample.c:1687]   --->   Operation 478 'mux' 'tmp_22' <Predicate = true> <Delay = 1.83> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 91> <Delay = 2.77>
ST_106 : Operation 479 [1/2] (0.00ns)   --->   "%bidx = call fastcc i64 @k2c_sub2idx([5 x i64]* %Bsub, [5 x i64]* %newshpA, i64 %A_dim_read)" [Group_5/sample.c:1694]   --->   Operation 479 'call' 'bidx' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_106 : Operation 480 [1/1] (0.00ns)   --->   "%dense_13_fwork_addr = getelementptr [2580 x float]* @dense_13_fwork, i64 0, i64 %bidx" [Group_5/sample.c:1695]   --->   Operation 480 'getelementptr' 'dense_13_fwork_addr' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 481 [1/1] (2.77ns)   --->   "store float %tmp_22, float* %dense_13_fwork_addr, align 4" [Group_5/sample.c:1695]   --->   Operation 481 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_106 : Operation 482 [1/1] (0.00ns)   --->   "br label %.preheader29" [Group_5/sample.c:1687]   --->   Operation 482 'br' <Predicate = true> <Delay = 0.00>

State 107 <SV = 86> <Delay = 4.32>
ST_107 : Operation 483 [1/1] (0.00ns)   --->   "%i_10 = phi i64 [ %i_25, %24 ], [ 0, %.preheader28.preheader ]"   --->   Operation 483 'phi' 'i_10' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 484 [1/1] (2.34ns)   --->   "%exitcond14 = icmp eq i64 %i_10, %B_numel_read_4" [Group_5/sample.c:1698]   --->   Operation 484 'icmp' 'exitcond14' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 485 [1/1] (2.99ns)   --->   "%i_25 = add i64 %i_10, 1" [Group_5/sample.c:1698]   --->   Operation 485 'add' 'i_25' <Predicate = true> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 486 [1/1] (0.00ns)   --->   "br i1 %exitcond14, label %.loopexit, label %20" [Group_5/sample.c:1698]   --->   Operation 486 'br' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 487 [2/2] (2.70ns)   --->   "call fastcc void @k2c_idx2sub(i64 %i_10, [5 x i64]* %Bsub, [5 x i64]* @dense_13_kernel_shap, i64 %B_dim_read)" [Group_5/sample.c:1699]   --->   Operation 487 'call' <Predicate = (!exitcond14)> <Delay = 2.70> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_107 : Operation 488 [6/6] (4.32ns)   --->   "%tmp_6 = mul i64 %free_axesB, %free_axesA" [Group_5/sample.c:1747]   --->   Operation 488 'mul' 'tmp_6' <Predicate = (exitcond14)> <Delay = 4.32> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 87> <Delay = 1.35>
ST_108 : Operation 489 [1/2] (0.00ns)   --->   "call fastcc void @k2c_idx2sub(i64 %i_10, [5 x i64]* %Bsub, [5 x i64]* @dense_13_kernel_shap, i64 %B_dim_read)" [Group_5/sample.c:1699]   --->   Operation 489 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_108 : Operation 490 [1/1] (1.35ns)   --->   "br label %21" [Group_5/sample.c:1700]   --->   Operation 490 'br' <Predicate = true> <Delay = 1.35>

State 109 <SV = 88> <Delay = 2.34>
ST_109 : Operation 491 [1/1] (0.00ns)   --->   "%j_5 = phi i3 [ 0, %20 ], [ %j_11_1, %23 ]" [Group_5/sample.c:1700]   --->   Operation 491 'phi' 'j_5' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 492 [1/1] (0.00ns)   --->   "%j_5_cast = zext i3 %j_5 to i64" [Group_5/sample.c:1700]   --->   Operation 492 'zext' 'j_5_cast' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 493 [1/1] (2.34ns)   --->   "%exitcond10 = icmp eq i64 %j_5_cast, %B_dim_read" [Group_5/sample.c:1700]   --->   Operation 493 'icmp' 'exitcond10' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 494 [1/1] (0.00ns)   --->   "br i1 %exitcond10, label %24, label %22" [Group_5/sample.c:1700]   --->   Operation 494 'br' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 495 [1/1] (0.00ns)   --->   "%permB_addr_23 = getelementptr inbounds [5 x i64]* %permB, i64 0, i64 %j_5_cast" [Group_5/sample.c:1703]   --->   Operation 495 'getelementptr' 'permB_addr_23' <Predicate = (!exitcond10)> <Delay = 0.00>
ST_109 : Operation 496 [2/2] (1.75ns)   --->   "%permB_load_11 = load i64* %permB_addr_23, align 16" [Group_5/sample.c:1703]   --->   Operation 496 'load' 'permB_load_11' <Predicate = (!exitcond10)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 110 <SV = 89> <Delay = 3.51>
ST_110 : Operation 497 [1/2] (1.75ns)   --->   "%permB_load_11 = load i64* %permB_addr_23, align 16" [Group_5/sample.c:1703]   --->   Operation 497 'load' 'permB_load_11' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_110 : Operation 498 [1/1] (0.00ns)   --->   "%Bsub_addr_10 = getelementptr inbounds [5 x i64]* %Bsub, i64 0, i64 %permB_load_11" [Group_5/sample.c:1703]   --->   Operation 498 'getelementptr' 'Bsub_addr_10' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 499 [2/2] (1.75ns)   --->   "%Bsub_load = load i64* %Bsub_addr_10, align 8" [Group_5/sample.c:1703]   --->   Operation 499 'load' 'Bsub_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 111 <SV = 90> <Delay = 3.51>
ST_111 : Operation 500 [1/2] (1.75ns)   --->   "%Bsub_load = load i64* %Bsub_addr_10, align 8" [Group_5/sample.c:1703]   --->   Operation 500 'load' 'Bsub_load' <Predicate = (!exitcond10)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_111 : Operation 501 [1/1] (0.00ns)   --->   "%Asub_addr_10 = getelementptr inbounds [5 x i64]* %Asub, i64 0, i64 %j_5_cast" [Group_5/sample.c:1703]   --->   Operation 501 'getelementptr' 'Asub_addr_10' <Predicate = (!exitcond10)> <Delay = 0.00>
ST_111 : Operation 502 [1/1] (1.75ns)   --->   "store i64 %Bsub_load, i64* %Asub_addr_10, align 16" [Group_5/sample.c:1703]   --->   Operation 502 'store' <Predicate = (!exitcond10)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_111 : Operation 503 [1/1] (0.00ns)   --->   "%j_11_s = or i3 %j_5, 1" [Group_5/sample.c:1700]   --->   Operation 503 'or' 'j_11_s' <Predicate = (!exitcond10)> <Delay = 0.00>
ST_111 : Operation 504 [1/1] (0.00ns)   --->   "%j_11_cast = zext i3 %j_11_s to i64" [Group_5/sample.c:1700]   --->   Operation 504 'zext' 'j_11_cast' <Predicate = (!exitcond10)> <Delay = 0.00>
ST_111 : Operation 505 [1/1] (2.34ns)   --->   "%exitcond10_1 = icmp eq i64 %j_11_cast, %B_dim_read" [Group_5/sample.c:1700]   --->   Operation 505 'icmp' 'exitcond10_1' <Predicate = (!exitcond10)> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 506 [1/1] (0.00ns)   --->   "br i1 %exitcond10_1, label %24, label %23" [Group_5/sample.c:1700]   --->   Operation 506 'br' <Predicate = (!exitcond10)> <Delay = 0.00>
ST_111 : Operation 507 [1/1] (0.00ns)   --->   "%permB_addr_24 = getelementptr inbounds [5 x i64]* %permB, i64 0, i64 %j_11_cast" [Group_5/sample.c:1703]   --->   Operation 507 'getelementptr' 'permB_addr_24' <Predicate = (!exitcond10 & !exitcond10_1)> <Delay = 0.00>
ST_111 : Operation 508 [2/2] (1.75ns)   --->   "%permB_load_12 = load i64* %permB_addr_24, align 8" [Group_5/sample.c:1703]   --->   Operation 508 'load' 'permB_load_12' <Predicate = (!exitcond10 & !exitcond10_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_111 : Operation 509 [1/1] (1.34ns)   --->   "%j_11_1 = add i3 %j_5, 2" [Group_5/sample.c:1700]   --->   Operation 509 'add' 'j_11_1' <Predicate = (!exitcond10 & !exitcond10_1)> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 510 [1/1] (0.00ns)   --->   "%tmp_63 = trunc i64 %i_10 to i3" [Group_5/sample.c:1698]   --->   Operation 510 'trunc' 'tmp_63' <Predicate = (exitcond10) | (exitcond10_1)> <Delay = 0.00>
ST_111 : Operation 511 [1/1] (0.00ns)   --->   "%newIndex1 = call i61 @_ssdm_op_PartSelect.i61.i64.i32.i32(i64 %i_10, i32 3, i32 63)" [Group_5/sample.c:1698]   --->   Operation 511 'partselect' 'newIndex1' <Predicate = (exitcond10) | (exitcond10_1)> <Delay = 0.00>
ST_111 : Operation 512 [1/1] (0.00ns)   --->   "%tmp_12 = zext i61 %newIndex1 to i64" [Group_5/sample.c:1698]   --->   Operation 512 'zext' 'tmp_12' <Predicate = (exitcond10) | (exitcond10_1)> <Delay = 0.00>
ST_111 : Operation 513 [1/1] (0.00ns)   --->   "%dense_13_kernel_arra_8 = getelementptr [320 x float]* @dense_13_kernel_arra, i64 0, i64 %tmp_12" [Group_5/sample.c:1698]   --->   Operation 513 'getelementptr' 'dense_13_kernel_arra_8' <Predicate = (exitcond10) | (exitcond10_1)> <Delay = 0.00>
ST_111 : Operation 514 [2/2] (2.77ns)   --->   "%dense_13_kernel_arra_9 = load float* %dense_13_kernel_arra_8, align 4" [Group_5/sample.c:1698]   --->   Operation 514 'load' 'dense_13_kernel_arra_9' <Predicate = (exitcond10) | (exitcond10_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>
ST_111 : Operation 515 [1/1] (0.00ns)   --->   "%dense_13_kernel_arra_10 = getelementptr [320 x float]* @dense_13_kernel_arra_7, i64 0, i64 %tmp_12" [Group_5/sample.c:1698]   --->   Operation 515 'getelementptr' 'dense_13_kernel_arra_10' <Predicate = (exitcond10) | (exitcond10_1)> <Delay = 0.00>
ST_111 : Operation 516 [2/2] (2.77ns)   --->   "%dense_13_kernel_arra_11 = load float* %dense_13_kernel_arra_10, align 4" [Group_5/sample.c:1698]   --->   Operation 516 'load' 'dense_13_kernel_arra_11' <Predicate = (exitcond10) | (exitcond10_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>
ST_111 : Operation 517 [1/1] (0.00ns)   --->   "%dense_13_kernel_arra_12 = getelementptr [320 x float]* @dense_13_kernel_arra_6, i64 0, i64 %tmp_12" [Group_5/sample.c:1698]   --->   Operation 517 'getelementptr' 'dense_13_kernel_arra_12' <Predicate = (exitcond10) | (exitcond10_1)> <Delay = 0.00>
ST_111 : Operation 518 [2/2] (2.77ns)   --->   "%dense_13_kernel_arra_13 = load float* %dense_13_kernel_arra_12, align 4" [Group_5/sample.c:1698]   --->   Operation 518 'load' 'dense_13_kernel_arra_13' <Predicate = (exitcond10) | (exitcond10_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>
ST_111 : Operation 519 [1/1] (0.00ns)   --->   "%dense_13_kernel_arra_14 = getelementptr [320 x float]* @dense_13_kernel_arra_5, i64 0, i64 %tmp_12" [Group_5/sample.c:1698]   --->   Operation 519 'getelementptr' 'dense_13_kernel_arra_14' <Predicate = (exitcond10) | (exitcond10_1)> <Delay = 0.00>
ST_111 : Operation 520 [2/2] (2.77ns)   --->   "%dense_13_kernel_arra_15 = load float* %dense_13_kernel_arra_14, align 4" [Group_5/sample.c:1698]   --->   Operation 520 'load' 'dense_13_kernel_arra_15' <Predicate = (exitcond10) | (exitcond10_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>
ST_111 : Operation 521 [1/1] (0.00ns)   --->   "%dense_13_kernel_arra_16 = getelementptr [320 x float]* @dense_13_kernel_arra_4, i64 0, i64 %tmp_12" [Group_5/sample.c:1698]   --->   Operation 521 'getelementptr' 'dense_13_kernel_arra_16' <Predicate = (exitcond10) | (exitcond10_1)> <Delay = 0.00>
ST_111 : Operation 522 [2/2] (2.77ns)   --->   "%dense_13_kernel_arra_17 = load float* %dense_13_kernel_arra_16, align 4" [Group_5/sample.c:1698]   --->   Operation 522 'load' 'dense_13_kernel_arra_17' <Predicate = (exitcond10) | (exitcond10_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>

State 112 <SV = 91> <Delay = 3.51>
ST_112 : Operation 523 [1/2] (1.75ns)   --->   "%permB_load_12 = load i64* %permB_addr_24, align 8" [Group_5/sample.c:1703]   --->   Operation 523 'load' 'permB_load_12' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_112 : Operation 524 [1/1] (0.00ns)   --->   "%Bsub_addr_12 = getelementptr inbounds [5 x i64]* %Bsub, i64 0, i64 %permB_load_12" [Group_5/sample.c:1703]   --->   Operation 524 'getelementptr' 'Bsub_addr_12' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 525 [2/2] (1.75ns)   --->   "%Bsub_load_1 = load i64* %Bsub_addr_12, align 8" [Group_5/sample.c:1703]   --->   Operation 525 'load' 'Bsub_load_1' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 113 <SV = 92> <Delay = 3.51>
ST_113 : Operation 526 [1/2] (1.75ns)   --->   "%Bsub_load_1 = load i64* %Bsub_addr_12, align 8" [Group_5/sample.c:1703]   --->   Operation 526 'load' 'Bsub_load_1' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_113 : Operation 527 [1/1] (0.00ns)   --->   "%Asub_addr_12 = getelementptr inbounds [5 x i64]* %Asub, i64 0, i64 %j_11_cast" [Group_5/sample.c:1703]   --->   Operation 527 'getelementptr' 'Asub_addr_12' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 528 [1/1] (1.75ns)   --->   "store i64 %Bsub_load_1, i64* %Asub_addr_12, align 8" [Group_5/sample.c:1703]   --->   Operation 528 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_113 : Operation 529 [1/1] (0.00ns)   --->   "br label %21" [Group_5/sample.c:1700]   --->   Operation 529 'br' <Predicate = true> <Delay = 0.00>

State 114 <SV = 91> <Delay = 4.31>
ST_114 : Operation 530 [2/2] (1.35ns)   --->   "%bidx_4 = call fastcc i64 @k2c_sub2idx([5 x i64]* %Asub, [5 x i64]* %newshpB, i64 %B_dim_read)" [Group_5/sample.c:1705]   --->   Operation 530 'call' 'bidx_4' <Predicate = true> <Delay = 1.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_114 : Operation 531 [1/2] (2.77ns)   --->   "%dense_13_kernel_arra_9 = load float* %dense_13_kernel_arra_8, align 4" [Group_5/sample.c:1698]   --->   Operation 531 'load' 'dense_13_kernel_arra_9' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>
ST_114 : Operation 532 [1/2] (2.77ns)   --->   "%dense_13_kernel_arra_11 = load float* %dense_13_kernel_arra_10, align 4" [Group_5/sample.c:1698]   --->   Operation 532 'load' 'dense_13_kernel_arra_11' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>
ST_114 : Operation 533 [1/2] (2.77ns)   --->   "%dense_13_kernel_arra_13 = load float* %dense_13_kernel_arra_12, align 4" [Group_5/sample.c:1698]   --->   Operation 533 'load' 'dense_13_kernel_arra_13' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>
ST_114 : Operation 534 [1/2] (2.77ns)   --->   "%dense_13_kernel_arra_15 = load float* %dense_13_kernel_arra_14, align 4" [Group_5/sample.c:1698]   --->   Operation 534 'load' 'dense_13_kernel_arra_15' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>
ST_114 : Operation 535 [1/2] (2.77ns)   --->   "%dense_13_kernel_arra_17 = load float* %dense_13_kernel_arra_16, align 4" [Group_5/sample.c:1698]   --->   Operation 535 'load' 'dense_13_kernel_arra_17' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>
ST_114 : Operation 536 [1/1] (0.00ns)   --->   "%dense_13_kernel_arra_18 = getelementptr [320 x float]* @dense_13_kernel_arra_3, i64 0, i64 %tmp_12" [Group_5/sample.c:1698]   --->   Operation 536 'getelementptr' 'dense_13_kernel_arra_18' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 537 [2/2] (2.77ns)   --->   "%dense_13_kernel_arra_19 = load float* %dense_13_kernel_arra_18, align 4" [Group_5/sample.c:1698]   --->   Operation 537 'load' 'dense_13_kernel_arra_19' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>
ST_114 : Operation 538 [1/1] (0.00ns)   --->   "%dense_13_kernel_arra_20 = getelementptr [320 x float]* @dense_13_kernel_arra_2, i64 0, i64 %tmp_12" [Group_5/sample.c:1698]   --->   Operation 538 'getelementptr' 'dense_13_kernel_arra_20' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 539 [2/2] (2.77ns)   --->   "%dense_13_kernel_arra_21 = load float* %dense_13_kernel_arra_20, align 4" [Group_5/sample.c:1698]   --->   Operation 539 'load' 'dense_13_kernel_arra_21' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>
ST_114 : Operation 540 [1/1] (0.00ns)   --->   "%dense_13_kernel_arra_22 = getelementptr [320 x float]* @dense_13_kernel_arra_1, i64 0, i64 %tmp_12" [Group_5/sample.c:1698]   --->   Operation 540 'getelementptr' 'dense_13_kernel_arra_22' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 541 [2/2] (2.77ns)   --->   "%dense_13_kernel_arra_23 = load float* %dense_13_kernel_arra_22, align 4" [Group_5/sample.c:1698]   --->   Operation 541 'load' 'dense_13_kernel_arra_23' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>
ST_114 : Operation 542 [1/1] (1.00ns)   --->   "%sel_tmp_i = icmp eq i3 %tmp_63, 0" [Group_5/sample.c:1698]   --->   Operation 542 'icmp' 'sel_tmp_i' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 543 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp3_i)   --->   "%sel_tmp1_i = select i1 %sel_tmp_i, float %dense_13_kernel_arra_11, float %dense_13_kernel_arra_9" [Group_5/sample.c:1698]   --->   Operation 543 'select' 'sel_tmp1_i' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_114 : Operation 544 [1/1] (1.00ns)   --->   "%sel_tmp2_i = icmp eq i3 %tmp_63, 1" [Group_5/sample.c:1698]   --->   Operation 544 'icmp' 'sel_tmp2_i' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 545 [1/1] (0.77ns) (out node of the LUT)   --->   "%sel_tmp3_i = select i1 %sel_tmp2_i, float %dense_13_kernel_arra_13, float %sel_tmp1_i" [Group_5/sample.c:1698]   --->   Operation 545 'select' 'sel_tmp3_i' <Predicate = true> <Delay = 0.77> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_114 : Operation 546 [1/1] (1.00ns)   --->   "%sel_tmp4_i = icmp eq i3 %tmp_63, 2" [Group_5/sample.c:1698]   --->   Operation 546 'icmp' 'sel_tmp4_i' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 547 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp7_i)   --->   "%sel_tmp5_i = select i1 %sel_tmp4_i, float %dense_13_kernel_arra_15, float %sel_tmp3_i" [Group_5/sample.c:1698]   --->   Operation 547 'select' 'sel_tmp5_i' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_114 : Operation 548 [1/1] (1.00ns)   --->   "%sel_tmp6_i = icmp eq i3 %tmp_63, 3" [Group_5/sample.c:1698]   --->   Operation 548 'icmp' 'sel_tmp6_i' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 549 [1/1] (0.77ns) (out node of the LUT)   --->   "%sel_tmp7_i = select i1 %sel_tmp6_i, float %dense_13_kernel_arra_17, float %sel_tmp5_i" [Group_5/sample.c:1698]   --->   Operation 549 'select' 'sel_tmp7_i' <Predicate = true> <Delay = 0.77> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 115 <SV = 92> <Delay = 4.31>
ST_115 : Operation 550 [1/2] (0.00ns)   --->   "%bidx_4 = call fastcc i64 @k2c_sub2idx([5 x i64]* %Asub, [5 x i64]* %newshpB, i64 %B_dim_read)" [Group_5/sample.c:1705]   --->   Operation 550 'call' 'bidx_4' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_115 : Operation 551 [1/1] (0.00ns)   --->   "%tmp_62 = trunc i64 %bidx_4 to i13" [Group_5/sample.c:1705]   --->   Operation 551 'trunc' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 552 [1/2] (2.77ns)   --->   "%dense_13_kernel_arra_19 = load float* %dense_13_kernel_arra_18, align 4" [Group_5/sample.c:1698]   --->   Operation 552 'load' 'dense_13_kernel_arra_19' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>
ST_115 : Operation 553 [1/2] (2.77ns)   --->   "%dense_13_kernel_arra_21 = load float* %dense_13_kernel_arra_20, align 4" [Group_5/sample.c:1698]   --->   Operation 553 'load' 'dense_13_kernel_arra_21' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>
ST_115 : Operation 554 [1/2] (2.77ns)   --->   "%dense_13_kernel_arra_23 = load float* %dense_13_kernel_arra_22, align 4" [Group_5/sample.c:1698]   --->   Operation 554 'load' 'dense_13_kernel_arra_23' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 320> <ROM>
ST_115 : Operation 555 [1/1] (1.00ns)   --->   "%sel_tmp8_i = icmp eq i3 %tmp_63, -4" [Group_5/sample.c:1698]   --->   Operation 555 'icmp' 'sel_tmp8_i' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 556 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp11_i)   --->   "%sel_tmp9_i = select i1 %sel_tmp8_i, float %dense_13_kernel_arra_19, float %sel_tmp7_i" [Group_5/sample.c:1698]   --->   Operation 556 'select' 'sel_tmp9_i' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_115 : Operation 557 [1/1] (1.00ns)   --->   "%sel_tmp10_i = icmp eq i3 %tmp_63, -3" [Group_5/sample.c:1698]   --->   Operation 557 'icmp' 'sel_tmp10_i' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 558 [1/1] (0.77ns) (out node of the LUT)   --->   "%sel_tmp11_i = select i1 %sel_tmp10_i, float %dense_13_kernel_arra_21, float %sel_tmp9_i" [Group_5/sample.c:1698]   --->   Operation 558 'select' 'sel_tmp11_i' <Predicate = true> <Delay = 0.77> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_115 : Operation 559 [1/1] (1.00ns)   --->   "%sel_tmp12_i = icmp eq i3 %tmp_63, -2" [Group_5/sample.c:1698]   --->   Operation 559 'icmp' 'sel_tmp12_i' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 560 [1/1] (0.77ns) (out node of the LUT)   --->   "%UnifiedRetVal_i = select i1 %sel_tmp12_i, float %dense_13_kernel_arra_23, float %sel_tmp11_i" [Group_5/sample.c:1698]   --->   Operation 560 'select' 'UnifiedRetVal_i' <Predicate = true> <Delay = 0.77> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_115 : Operation 561 [1/1] (1.79ns)   --->   "%sum = add i13 %tmp_58, %tmp_62" [Group_5/sample.c:1705]   --->   Operation 561 'add' 'sum' <Predicate = true> <Delay = 1.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 93> <Delay = 2.77>
ST_116 : Operation 562 [1/1] (0.00ns)   --->   "%sum_cast = zext i13 %sum to i64" [Group_5/sample.c:1705]   --->   Operation 562 'zext' 'sum_cast' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 563 [1/1] (0.00ns)   --->   "%dense_13_fwork_addr_1 = getelementptr [2580 x float]* @dense_13_fwork, i64 0, i64 %sum_cast" [Group_5/sample.c:1706]   --->   Operation 563 'getelementptr' 'dense_13_fwork_addr_1' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 564 [1/1] (2.77ns)   --->   "store float %UnifiedRetVal_i, float* %dense_13_fwork_addr_1, align 4" [Group_5/sample.c:1706]   --->   Operation 564 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_116 : Operation 565 [1/1] (0.00ns)   --->   "br label %.preheader28" [Group_5/sample.c:1698]   --->   Operation 565 'br' <Predicate = true> <Delay = 0.00>

State 117 <SV = 87> <Delay = 4.32>
ST_117 : Operation 566 [5/6] (4.32ns)   --->   "%tmp_6 = mul i64 %free_axesB, %free_axesA" [Group_5/sample.c:1747]   --->   Operation 566 'mul' 'tmp_6' <Predicate = true> <Delay = 4.32> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 88> <Delay = 4.32>
ST_118 : Operation 567 [4/6] (4.32ns)   --->   "%tmp_6 = mul i64 %free_axesB, %free_axesA" [Group_5/sample.c:1747]   --->   Operation 567 'mul' 'tmp_6' <Predicate = true> <Delay = 4.32> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 89> <Delay = 4.32>
ST_119 : Operation 568 [3/6] (4.32ns)   --->   "%tmp_6 = mul i64 %free_axesB, %free_axesA" [Group_5/sample.c:1747]   --->   Operation 568 'mul' 'tmp_6' <Predicate = true> <Delay = 4.32> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 90> <Delay = 4.32>
ST_120 : Operation 569 [2/6] (4.32ns)   --->   "%tmp_6 = mul i64 %free_axesB, %free_axesA" [Group_5/sample.c:1747]   --->   Operation 569 'mul' 'tmp_6' <Predicate = true> <Delay = 4.32> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 91> <Delay = 4.32>
ST_121 : Operation 570 [1/6] (4.32ns)   --->   "%tmp_6 = mul i64 %free_axesB, %free_axesA" [Group_5/sample.c:1747]   --->   Operation 570 'mul' 'tmp_6' <Predicate = true> <Delay = 4.32> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 571 [1/1] (1.35ns)   --->   "br label %25" [Group_5/sample.c:1747]   --->   Operation 571 'br' <Predicate = true> <Delay = 1.35>

State 122 <SV = 92> <Delay = 2.99>
ST_122 : Operation 572 [1/1] (0.00ns)   --->   "%i_11 = phi i64 [ 0, %.loopexit ], [ %i_26, %27 ]"   --->   Operation 572 'phi' 'i_11' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 573 [1/1] (2.34ns)   --->   "%exitcond5 = icmp eq i64 %i_11, %tmp_6" [Group_5/sample.c:1747]   --->   Operation 573 'icmp' 'exitcond5' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 574 [1/1] (2.99ns)   --->   "%i_26 = add i64 %i_11, 1" [Group_5/sample.c:1747]   --->   Operation 574 'add' 'i_26' <Predicate = true> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 575 [1/1] (0.00ns)   --->   "br i1 %exitcond5, label %.preheader24.preheader, label %26" [Group_5/sample.c:1747]   --->   Operation 575 'br' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 576 [1/1] (0.00ns)   --->   "%tmp_60 = trunc i64 %i_11 to i3" [Group_5/sample.c:1747]   --->   Operation 576 'trunc' 'tmp_60' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_122 : Operation 577 [1/1] (0.00ns)   --->   "%newIndex8 = call i6 @_ssdm_op_PartSelect.i6.i64.i32.i32(i64 %i_11, i32 3, i32 8)" [Group_5/sample.c:1747]   --->   Operation 577 'partselect' 'newIndex8' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_122 : Operation 578 [1/1] (0.00ns)   --->   "%newIndex8_cast = zext i6 %newIndex8 to i64" [Group_5/sample.c:1747]   --->   Operation 578 'zext' 'newIndex8_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_122 : Operation 579 [1/1] (0.00ns)   --->   "%C_array_0_addr = getelementptr [16 x float]* %C_array_0, i64 0, i64 %newIndex8_cast" [Group_5/sample.c:1748]   --->   Operation 579 'getelementptr' 'C_array_0_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_122 : Operation 580 [1/1] (0.00ns)   --->   "%C_array_1_addr = getelementptr [16 x float]* %C_array_1, i64 0, i64 %newIndex8_cast" [Group_5/sample.c:1748]   --->   Operation 580 'getelementptr' 'C_array_1_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_122 : Operation 581 [1/1] (0.00ns)   --->   "%C_array_2_addr = getelementptr [16 x float]* %C_array_2, i64 0, i64 %newIndex8_cast" [Group_5/sample.c:1748]   --->   Operation 581 'getelementptr' 'C_array_2_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_122 : Operation 582 [1/1] (0.00ns)   --->   "%C_array_3_addr = getelementptr [16 x float]* %C_array_3, i64 0, i64 %newIndex8_cast" [Group_5/sample.c:1748]   --->   Operation 582 'getelementptr' 'C_array_3_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_122 : Operation 583 [1/1] (0.00ns)   --->   "%C_array_4_addr = getelementptr [16 x float]* %C_array_4, i64 0, i64 %newIndex8_cast" [Group_5/sample.c:1748]   --->   Operation 583 'getelementptr' 'C_array_4_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_122 : Operation 584 [1/1] (0.00ns)   --->   "%C_array_5_addr = getelementptr [16 x float]* %C_array_5, i64 0, i64 %newIndex8_cast" [Group_5/sample.c:1748]   --->   Operation 584 'getelementptr' 'C_array_5_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_122 : Operation 585 [1/1] (0.00ns)   --->   "%C_array_6_addr = getelementptr [16 x float]* %C_array_6, i64 0, i64 %newIndex8_cast" [Group_5/sample.c:1748]   --->   Operation 585 'getelementptr' 'C_array_6_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_122 : Operation 586 [1/1] (0.00ns)   --->   "%C_array_7_addr = getelementptr [16 x float]* %C_array_7, i64 0, i64 %newIndex8_cast" [Group_5/sample.c:1748]   --->   Operation 586 'getelementptr' 'C_array_7_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_122 : Operation 587 [1/1] (1.21ns)   --->   "switch i3 %tmp_60, label %branch15 [
    i3 0, label %branch8
    i3 1, label %branch9
    i3 2, label %branch10
    i3 3, label %branch11
    i3 -4, label %branch12
    i3 -3, label %branch13
    i3 -2, label %branch14
  ]" [Group_5/sample.c:1748]   --->   Operation 587 'switch' <Predicate = (!exitcond5)> <Delay = 1.21>
ST_122 : Operation 588 [1/1] (1.75ns)   --->   "store float 0.000000e+00, float* %C_array_6_addr, align 4" [Group_5/sample.c:1748]   --->   Operation 588 'store' <Predicate = (!exitcond5 & tmp_60 == 6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_122 : Operation 589 [1/1] (0.00ns)   --->   "br label %27" [Group_5/sample.c:1748]   --->   Operation 589 'br' <Predicate = (!exitcond5 & tmp_60 == 6)> <Delay = 0.00>
ST_122 : Operation 590 [1/1] (1.75ns)   --->   "store float 0.000000e+00, float* %C_array_5_addr, align 4" [Group_5/sample.c:1748]   --->   Operation 590 'store' <Predicate = (!exitcond5 & tmp_60 == 5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_122 : Operation 591 [1/1] (0.00ns)   --->   "br label %27" [Group_5/sample.c:1748]   --->   Operation 591 'br' <Predicate = (!exitcond5 & tmp_60 == 5)> <Delay = 0.00>
ST_122 : Operation 592 [1/1] (1.75ns)   --->   "store float 0.000000e+00, float* %C_array_4_addr, align 4" [Group_5/sample.c:1748]   --->   Operation 592 'store' <Predicate = (!exitcond5 & tmp_60 == 4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_122 : Operation 593 [1/1] (0.00ns)   --->   "br label %27" [Group_5/sample.c:1748]   --->   Operation 593 'br' <Predicate = (!exitcond5 & tmp_60 == 4)> <Delay = 0.00>
ST_122 : Operation 594 [1/1] (1.75ns)   --->   "store float 0.000000e+00, float* %C_array_3_addr, align 4" [Group_5/sample.c:1748]   --->   Operation 594 'store' <Predicate = (!exitcond5 & tmp_60 == 3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_122 : Operation 595 [1/1] (0.00ns)   --->   "br label %27" [Group_5/sample.c:1748]   --->   Operation 595 'br' <Predicate = (!exitcond5 & tmp_60 == 3)> <Delay = 0.00>
ST_122 : Operation 596 [1/1] (1.75ns)   --->   "store float 0.000000e+00, float* %C_array_2_addr, align 4" [Group_5/sample.c:1748]   --->   Operation 596 'store' <Predicate = (!exitcond5 & tmp_60 == 2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_122 : Operation 597 [1/1] (0.00ns)   --->   "br label %27" [Group_5/sample.c:1748]   --->   Operation 597 'br' <Predicate = (!exitcond5 & tmp_60 == 2)> <Delay = 0.00>
ST_122 : Operation 598 [1/1] (1.75ns)   --->   "store float 0.000000e+00, float* %C_array_1_addr, align 4" [Group_5/sample.c:1748]   --->   Operation 598 'store' <Predicate = (!exitcond5 & tmp_60 == 1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_122 : Operation 599 [1/1] (0.00ns)   --->   "br label %27" [Group_5/sample.c:1748]   --->   Operation 599 'br' <Predicate = (!exitcond5 & tmp_60 == 1)> <Delay = 0.00>
ST_122 : Operation 600 [1/1] (1.75ns)   --->   "store float 0.000000e+00, float* %C_array_0_addr, align 4" [Group_5/sample.c:1748]   --->   Operation 600 'store' <Predicate = (!exitcond5 & tmp_60 == 0)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_122 : Operation 601 [1/1] (0.00ns)   --->   "br label %27" [Group_5/sample.c:1748]   --->   Operation 601 'br' <Predicate = (!exitcond5 & tmp_60 == 0)> <Delay = 0.00>
ST_122 : Operation 602 [1/1] (1.75ns)   --->   "store float 0.000000e+00, float* %C_array_7_addr, align 4" [Group_5/sample.c:1748]   --->   Operation 602 'store' <Predicate = (!exitcond5 & tmp_60 == 7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_122 : Operation 603 [1/1] (0.00ns)   --->   "br label %27" [Group_5/sample.c:1748]   --->   Operation 603 'br' <Predicate = (!exitcond5 & tmp_60 == 7)> <Delay = 0.00>
ST_122 : Operation 604 [1/1] (1.35ns)   --->   "br label %.preheader24" [Group_5/sample.c:1751]   --->   Operation 604 'br' <Predicate = (exitcond5)> <Delay = 1.35>

State 123 <SV = 93> <Delay = 0.00>
ST_123 : Operation 605 [1/1] (0.00ns)   --->   "br label %25" [Group_5/sample.c:1747]   --->   Operation 605 'br' <Predicate = true> <Delay = 0.00>

State 124 <SV = 93> <Delay = 4.32>
ST_124 : Operation 606 [1/1] (0.00ns)   --->   "%i_14 = phi i64 [ %i_27, %.preheader24.loopexit ], [ 0, %.preheader24.preheader ]"   --->   Operation 606 'phi' 'i_14' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 607 [1/1] (0.00ns)   --->   "%tmp_61 = trunc i64 %i_14 to i13" [Group_5/sample.c:1751]   --->   Operation 607 'trunc' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 608 [1/1] (2.34ns)   --->   "%tmp_7 = icmp ult i64 %i_14, %free_axesA" [Group_5/sample.c:1751]   --->   Operation 608 'icmp' 'tmp_7' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 609 [1/1] (2.99ns)   --->   "%i_27 = add i64 1, %i_14" [Group_5/sample.c:1751]   --->   Operation 609 'add' 'i_27' <Predicate = true> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 610 [1/1] (0.00ns)   --->   "br i1 %tmp_7, label %28, label %31" [Group_5/sample.c:1751]   --->   Operation 610 'br' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 611 [6/6] (4.32ns)   --->   "%outrowidx = mul i64 %i_14, %free_axesB" [Group_5/sample.c:1752]   --->   Operation 611 'mul' 'outrowidx' <Predicate = (tmp_7)> <Delay = 4.32> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 612 [3/3] (3.76ns)   --->   "%inneridx = mul i13 %tmp_54, %tmp_61" [Group_5/sample.c:1753]   --->   Operation 612 'mul' 'inneridx' <Predicate = (tmp_7)> <Delay = 3.76> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.76> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_124 : Operation 613 [1/1] (0.00ns)   --->   "ret void" [Group_5/sample.c:1762]   --->   Operation 613 'ret' <Predicate = (!tmp_7)> <Delay = 0.00>

State 125 <SV = 94> <Delay = 4.32>
ST_125 : Operation 614 [5/6] (4.32ns)   --->   "%outrowidx = mul i64 %i_14, %free_axesB" [Group_5/sample.c:1752]   --->   Operation 614 'mul' 'outrowidx' <Predicate = true> <Delay = 4.32> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 615 [2/3] (3.76ns)   --->   "%inneridx = mul i13 %tmp_54, %tmp_61" [Group_5/sample.c:1753]   --->   Operation 615 'mul' 'inneridx' <Predicate = true> <Delay = 3.76> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.76> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 126 <SV = 95> <Delay = 4.32>
ST_126 : Operation 616 [4/6] (4.32ns)   --->   "%outrowidx = mul i64 %i_14, %free_axesB" [Group_5/sample.c:1752]   --->   Operation 616 'mul' 'outrowidx' <Predicate = true> <Delay = 4.32> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 617 [1/3] (0.00ns)   --->   "%inneridx = mul i13 %tmp_54, %tmp_61" [Group_5/sample.c:1753]   --->   Operation 617 'mul' 'inneridx' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.76> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 127 <SV = 96> <Delay = 4.32>
ST_127 : Operation 618 [3/6] (4.32ns)   --->   "%outrowidx = mul i64 %i_14, %free_axesB" [Group_5/sample.c:1752]   --->   Operation 618 'mul' 'outrowidx' <Predicate = true> <Delay = 4.32> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 97> <Delay = 4.32>
ST_128 : Operation 619 [2/6] (4.32ns)   --->   "%outrowidx = mul i64 %i_14, %free_axesB" [Group_5/sample.c:1752]   --->   Operation 619 'mul' 'outrowidx' <Predicate = true> <Delay = 4.32> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 98> <Delay = 4.32>
ST_129 : Operation 620 [1/6] (4.32ns)   --->   "%outrowidx = mul i64 %i_14, %free_axesB" [Group_5/sample.c:1752]   --->   Operation 620 'mul' 'outrowidx' <Predicate = true> <Delay = 4.32> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 621 [1/1] (1.35ns)   --->   "br label %.loopexit11" [Group_5/sample.c:1754]   --->   Operation 621 'br' <Predicate = true> <Delay = 1.35>

State 130 <SV = 99> <Delay = 3.76>
ST_130 : Operation 622 [1/1] (0.00ns)   --->   "%k = phi i64 [ 0, %28 ], [ %k_1, %.loopexit11.loopexit ]"   --->   Operation 622 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 623 [1/1] (0.00ns)   --->   "%tmp_64 = trunc i64 %k to i13" [Group_5/sample.c:1754]   --->   Operation 623 'trunc' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 624 [1/1] (2.34ns)   --->   "%exitcond = icmp eq i64 %k, %A_shape_load" [Group_5/sample.c:1754]   --->   Operation 624 'icmp' 'exitcond' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 625 [1/1] (2.99ns)   --->   "%k_1 = add i64 1, %k" [Group_5/sample.c:1754]   --->   Operation 625 'add' 'k_1' <Predicate = true> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 626 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.preheader24.loopexit, label %.preheader.preheader" [Group_5/sample.c:1754]   --->   Operation 626 'br' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 627 [1/1] (1.79ns)   --->   "%sum8 = add i13 %tmp_64, %inneridx" [Group_5/sample.c:1754]   --->   Operation 627 'add' 'sum8' <Predicate = (!exitcond)> <Delay = 1.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 628 [1/1] (0.00ns)   --->   "%sum8_cast = zext i13 %sum8 to i64" [Group_5/sample.c:1754]   --->   Operation 628 'zext' 'sum8_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_130 : Operation 629 [1/1] (0.00ns)   --->   "%dense_13_fwork_addr_2 = getelementptr [2580 x float]* @dense_13_fwork, i64 0, i64 %sum8_cast" [Group_5/sample.c:1756]   --->   Operation 629 'getelementptr' 'dense_13_fwork_addr_2' <Predicate = (!exitcond)> <Delay = 0.00>
ST_130 : Operation 630 [3/3] (3.76ns)   --->   "%tmp_10 = mul i13 %tmp_64, %free_axesB_cast3" [Group_5/sample.c:1756]   --->   Operation 630 'mul' 'tmp_10' <Predicate = (!exitcond)> <Delay = 3.76> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.76> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_130 : Operation 631 [1/1] (0.00ns)   --->   "br label %.preheader24"   --->   Operation 631 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 131 <SV = 100> <Delay = 3.76>
ST_131 : Operation 632 [2/3] (3.76ns)   --->   "%tmp_10 = mul i13 %tmp_64, %free_axesB_cast3" [Group_5/sample.c:1756]   --->   Operation 632 'mul' 'tmp_10' <Predicate = true> <Delay = 3.76> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.76> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 132 <SV = 101> <Delay = 1.35>
ST_132 : Operation 633 [1/3] (0.00ns)   --->   "%tmp_10 = mul i13 %tmp_64, %free_axesB_cast3" [Group_5/sample.c:1756]   --->   Operation 633 'mul' 'tmp_10' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.76> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_132 : Operation 634 [1/1] (1.35ns)   --->   "br label %.preheader" [Group_5/sample.c:1755]   --->   Operation 634 'br' <Predicate = true> <Delay = 1.35>

State 133 <SV = 102> <Delay = 3.20>
ST_133 : Operation 635 [1/1] (0.00ns)   --->   "%j_s = phi i60 [ %j, %30 ], [ 0, %.preheader.preheader ]"   --->   Operation 635 'phi' 'j_s' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 636 [1/1] (0.00ns)   --->   "%tmp_65 = trunc i60 %j_s to i13" [Group_5/sample.c:1755]   --->   Operation 636 'trunc' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 637 [1/1] (0.00ns)   --->   "%j_cast = zext i60 %j_s to i64" [Group_5/sample.c:1755]   --->   Operation 637 'zext' 'j_cast' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 638 [1/1] (2.34ns)   --->   "%exitcond3 = icmp eq i60 %j_s, %tmp_55" [Group_5/sample.c:1755]   --->   Operation 638 'icmp' 'exitcond3' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 639 [1/1] (2.90ns)   --->   "%j = add i60 1, %j_s" [Group_5/sample.c:1755]   --->   Operation 639 'add' 'j' <Predicate = true> <Delay = 2.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 640 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %.loopexit11.loopexit, label %29" [Group_5/sample.c:1755]   --->   Operation 640 'br' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 641 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp1 = add i13 %tmp_58, %tmp_65" [Group_5/sample.c:1755]   --->   Operation 641 'add' 'tmp1' <Predicate = (!exitcond3)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_133 : Operation 642 [1/1] (3.20ns) (root node of TernaryAdder)   --->   "%sum9 = add i13 %tmp_10, %tmp1" [Group_5/sample.c:1756]   --->   Operation 642 'add' 'sum9' <Predicate = (!exitcond3)> <Delay = 3.20> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_133 : Operation 643 [1/1] (2.99ns)   --->   "%sum2 = add i64 %j_cast, %outrowidx" [Group_5/sample.c:1755]   --->   Operation 643 'add' 'sum2' <Predicate = (!exitcond3)> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 644 [1/1] (0.00ns)   --->   "%tmp_66 = trunc i64 %sum2 to i3" [Group_5/sample.c:1755]   --->   Operation 644 'trunc' 'tmp_66' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_133 : Operation 645 [1/1] (0.00ns)   --->   "%newIndex = call i6 @_ssdm_op_PartSelect.i6.i64.i32.i32(i64 %sum2, i32 3, i32 8)" [Group_5/sample.c:1755]   --->   Operation 645 'partselect' 'newIndex' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_133 : Operation 646 [1/1] (0.00ns)   --->   "br label %.loopexit11"   --->   Operation 646 'br' <Predicate = (exitcond3)> <Delay = 0.00>

State 134 <SV = 103> <Delay = 2.77>
ST_134 : Operation 647 [2/2] (2.77ns)   --->   "%dense_13_fwork_load = load float* %dense_13_fwork_addr_2, align 4" [Group_5/sample.c:1756]   --->   Operation 647 'load' 'dense_13_fwork_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_134 : Operation 648 [1/1] (0.00ns)   --->   "%sum9_cast = zext i13 %sum9 to i64" [Group_5/sample.c:1756]   --->   Operation 648 'zext' 'sum9_cast' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 649 [1/1] (0.00ns)   --->   "%dense_13_fwork_addr_3 = getelementptr [2580 x float]* @dense_13_fwork, i64 0, i64 %sum9_cast" [Group_5/sample.c:1756]   --->   Operation 649 'getelementptr' 'dense_13_fwork_addr_3' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 650 [2/2] (2.77ns)   --->   "%dense_13_fwork_load_1 = load float* %dense_13_fwork_addr_3, align 4" [Group_5/sample.c:1756]   --->   Operation 650 'load' 'dense_13_fwork_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 135 <SV = 104> <Delay = 2.77>
ST_135 : Operation 651 [1/2] (2.77ns)   --->   "%dense_13_fwork_load = load float* %dense_13_fwork_addr_2, align 4" [Group_5/sample.c:1756]   --->   Operation 651 'load' 'dense_13_fwork_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_135 : Operation 652 [1/2] (2.77ns)   --->   "%dense_13_fwork_load_1 = load float* %dense_13_fwork_addr_3, align 4" [Group_5/sample.c:1756]   --->   Operation 652 'load' 'dense_13_fwork_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 136 <SV = 105> <Delay = 3.65>
ST_136 : Operation 653 [5/5] (3.65ns)   --->   "%tmp_13 = fmul float %dense_13_fwork_load, %dense_13_fwork_load_1" [Group_5/sample.c:1756]   --->   Operation 653 'fmul' 'tmp_13' <Predicate = true> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 106> <Delay = 3.65>
ST_137 : Operation 654 [4/5] (3.65ns)   --->   "%tmp_13 = fmul float %dense_13_fwork_load, %dense_13_fwork_load_1" [Group_5/sample.c:1756]   --->   Operation 654 'fmul' 'tmp_13' <Predicate = true> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 107> <Delay = 3.65>
ST_138 : Operation 655 [3/5] (3.65ns)   --->   "%tmp_13 = fmul float %dense_13_fwork_load, %dense_13_fwork_load_1" [Group_5/sample.c:1756]   --->   Operation 655 'fmul' 'tmp_13' <Predicate = true> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 108> <Delay = 3.65>
ST_139 : Operation 656 [2/5] (3.65ns)   --->   "%tmp_13 = fmul float %dense_13_fwork_load, %dense_13_fwork_load_1" [Group_5/sample.c:1756]   --->   Operation 656 'fmul' 'tmp_13' <Predicate = true> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 657 [1/1] (0.00ns)   --->   "%newIndex_cast = zext i6 %newIndex to i64" [Group_5/sample.c:1755]   --->   Operation 657 'zext' 'newIndex_cast' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 658 [1/1] (0.00ns)   --->   "%C_array_0_addr_1 = getelementptr [16 x float]* %C_array_0, i64 0, i64 %newIndex_cast" [Group_5/sample.c:1756]   --->   Operation 658 'getelementptr' 'C_array_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 659 [1/1] (0.00ns)   --->   "%C_array_1_addr_1 = getelementptr [16 x float]* %C_array_1, i64 0, i64 %newIndex_cast" [Group_5/sample.c:1756]   --->   Operation 659 'getelementptr' 'C_array_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 660 [1/1] (0.00ns)   --->   "%C_array_2_addr_1 = getelementptr [16 x float]* %C_array_2, i64 0, i64 %newIndex_cast" [Group_5/sample.c:1756]   --->   Operation 660 'getelementptr' 'C_array_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 661 [1/1] (0.00ns)   --->   "%C_array_3_addr_1 = getelementptr [16 x float]* %C_array_3, i64 0, i64 %newIndex_cast" [Group_5/sample.c:1756]   --->   Operation 661 'getelementptr' 'C_array_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 662 [1/1] (0.00ns)   --->   "%C_array_4_addr_1 = getelementptr [16 x float]* %C_array_4, i64 0, i64 %newIndex_cast" [Group_5/sample.c:1756]   --->   Operation 662 'getelementptr' 'C_array_4_addr_1' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 663 [1/1] (0.00ns)   --->   "%C_array_5_addr_1 = getelementptr [16 x float]* %C_array_5, i64 0, i64 %newIndex_cast" [Group_5/sample.c:1756]   --->   Operation 663 'getelementptr' 'C_array_5_addr_1' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 664 [1/1] (0.00ns)   --->   "%C_array_6_addr_1 = getelementptr [16 x float]* %C_array_6, i64 0, i64 %newIndex_cast" [Group_5/sample.c:1756]   --->   Operation 664 'getelementptr' 'C_array_6_addr_1' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 665 [1/1] (0.00ns)   --->   "%C_array_7_addr_1 = getelementptr [16 x float]* %C_array_7, i64 0, i64 %newIndex_cast" [Group_5/sample.c:1756]   --->   Operation 665 'getelementptr' 'C_array_7_addr_1' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 666 [2/2] (1.75ns)   --->   "%C_array_0_load = load float* %C_array_0_addr_1, align 4" [Group_5/sample.c:1756]   --->   Operation 666 'load' 'C_array_0_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_139 : Operation 667 [2/2] (1.75ns)   --->   "%C_array_1_load = load float* %C_array_1_addr_1, align 4" [Group_5/sample.c:1756]   --->   Operation 667 'load' 'C_array_1_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_139 : Operation 668 [2/2] (1.75ns)   --->   "%C_array_2_load = load float* %C_array_2_addr_1, align 4" [Group_5/sample.c:1756]   --->   Operation 668 'load' 'C_array_2_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_139 : Operation 669 [2/2] (1.75ns)   --->   "%C_array_3_load = load float* %C_array_3_addr_1, align 4" [Group_5/sample.c:1756]   --->   Operation 669 'load' 'C_array_3_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_139 : Operation 670 [2/2] (1.75ns)   --->   "%C_array_4_load = load float* %C_array_4_addr_1, align 4" [Group_5/sample.c:1756]   --->   Operation 670 'load' 'C_array_4_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_139 : Operation 671 [2/2] (1.75ns)   --->   "%C_array_5_load = load float* %C_array_5_addr_1, align 4" [Group_5/sample.c:1756]   --->   Operation 671 'load' 'C_array_5_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_139 : Operation 672 [2/2] (1.75ns)   --->   "%C_array_6_load = load float* %C_array_6_addr_1, align 4" [Group_5/sample.c:1756]   --->   Operation 672 'load' 'C_array_6_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_139 : Operation 673 [2/2] (1.75ns)   --->   "%C_array_7_load = load float* %C_array_7_addr_1, align 4" [Group_5/sample.c:1756]   --->   Operation 673 'load' 'C_array_7_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 140 <SV = 109> <Delay = 3.65>
ST_140 : Operation 674 [1/5] (3.65ns)   --->   "%tmp_13 = fmul float %dense_13_fwork_load, %dense_13_fwork_load_1" [Group_5/sample.c:1756]   --->   Operation 674 'fmul' 'tmp_13' <Predicate = true> <Delay = 3.65> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 4> <II = 1> <Delay = 3.65> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 675 [1/1] (0.00ns)   --->   "%arrayNo = zext i3 %tmp_66 to i64" [Group_5/sample.c:1755]   --->   Operation 675 'zext' 'arrayNo' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 676 [1/2] (1.75ns)   --->   "%C_array_0_load = load float* %C_array_0_addr_1, align 4" [Group_5/sample.c:1756]   --->   Operation 676 'load' 'C_array_0_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_140 : Operation 677 [1/2] (1.75ns)   --->   "%C_array_1_load = load float* %C_array_1_addr_1, align 4" [Group_5/sample.c:1756]   --->   Operation 677 'load' 'C_array_1_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_140 : Operation 678 [1/2] (1.75ns)   --->   "%C_array_2_load = load float* %C_array_2_addr_1, align 4" [Group_5/sample.c:1756]   --->   Operation 678 'load' 'C_array_2_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_140 : Operation 679 [1/2] (1.75ns)   --->   "%C_array_3_load = load float* %C_array_3_addr_1, align 4" [Group_5/sample.c:1756]   --->   Operation 679 'load' 'C_array_3_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_140 : Operation 680 [1/2] (1.75ns)   --->   "%C_array_4_load = load float* %C_array_4_addr_1, align 4" [Group_5/sample.c:1756]   --->   Operation 680 'load' 'C_array_4_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_140 : Operation 681 [1/2] (1.75ns)   --->   "%C_array_5_load = load float* %C_array_5_addr_1, align 4" [Group_5/sample.c:1756]   --->   Operation 681 'load' 'C_array_5_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_140 : Operation 682 [1/2] (1.75ns)   --->   "%C_array_6_load = load float* %C_array_6_addr_1, align 4" [Group_5/sample.c:1756]   --->   Operation 682 'load' 'C_array_6_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_140 : Operation 683 [1/2] (1.75ns)   --->   "%C_array_7_load = load float* %C_array_7_addr_1, align 4" [Group_5/sample.c:1756]   --->   Operation 683 'load' 'C_array_7_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_140 : Operation 684 [1/1] (1.83ns)   --->   "%tmp_23 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %C_array_0_load, float %C_array_1_load, float %C_array_2_load, float %C_array_3_load, float %C_array_4_load, float %C_array_5_load, float %C_array_6_load, float %C_array_7_load, i64 %arrayNo)" [Group_5/sample.c:1756]   --->   Operation 684 'mux' 'tmp_23' <Predicate = true> <Delay = 1.83> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 110> <Delay = 3.51>
ST_141 : Operation 685 [9/9] (3.51ns)   --->   "%tmp_s = fadd float %tmp_23, %tmp_13" [Group_5/sample.c:1756]   --->   Operation 685 'fadd' 'tmp_s' <Predicate = true> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 111> <Delay = 3.51>
ST_142 : Operation 686 [8/9] (3.51ns)   --->   "%tmp_s = fadd float %tmp_23, %tmp_13" [Group_5/sample.c:1756]   --->   Operation 686 'fadd' 'tmp_s' <Predicate = true> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 112> <Delay = 3.51>
ST_143 : Operation 687 [7/9] (3.51ns)   --->   "%tmp_s = fadd float %tmp_23, %tmp_13" [Group_5/sample.c:1756]   --->   Operation 687 'fadd' 'tmp_s' <Predicate = true> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 113> <Delay = 3.51>
ST_144 : Operation 688 [6/9] (3.51ns)   --->   "%tmp_s = fadd float %tmp_23, %tmp_13" [Group_5/sample.c:1756]   --->   Operation 688 'fadd' 'tmp_s' <Predicate = true> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 114> <Delay = 3.51>
ST_145 : Operation 689 [5/9] (3.51ns)   --->   "%tmp_s = fadd float %tmp_23, %tmp_13" [Group_5/sample.c:1756]   --->   Operation 689 'fadd' 'tmp_s' <Predicate = true> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 115> <Delay = 3.51>
ST_146 : Operation 690 [4/9] (3.51ns)   --->   "%tmp_s = fadd float %tmp_23, %tmp_13" [Group_5/sample.c:1756]   --->   Operation 690 'fadd' 'tmp_s' <Predicate = true> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 147 <SV = 116> <Delay = 3.51>
ST_147 : Operation 691 [3/9] (3.51ns)   --->   "%tmp_s = fadd float %tmp_23, %tmp_13" [Group_5/sample.c:1756]   --->   Operation 691 'fadd' 'tmp_s' <Predicate = true> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 117> <Delay = 3.51>
ST_148 : Operation 692 [2/9] (3.51ns)   --->   "%tmp_s = fadd float %tmp_23, %tmp_13" [Group_5/sample.c:1756]   --->   Operation 692 'fadd' 'tmp_s' <Predicate = true> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 149 <SV = 118> <Delay = 3.51>
ST_149 : Operation 693 [1/9] (3.51ns)   --->   "%tmp_s = fadd float %tmp_23, %tmp_13" [Group_5/sample.c:1756]   --->   Operation 693 'fadd' 'tmp_s' <Predicate = true> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 694 [1/1] (1.21ns)   --->   "switch i3 %tmp_66, label %branch7 [
    i3 0, label %branch0
    i3 1, label %branch1
    i3 2, label %branch2
    i3 3, label %branch3
    i3 -4, label %branch4
    i3 -3, label %branch5
    i3 -2, label %branch6
  ]" [Group_5/sample.c:1756]   --->   Operation 694 'switch' <Predicate = true> <Delay = 1.21>

State 150 <SV = 119> <Delay = 1.75>
ST_150 : Operation 695 [1/1] (1.75ns)   --->   "store float %tmp_s, float* %C_array_6_addr_1, align 4" [Group_5/sample.c:1756]   --->   Operation 695 'store' <Predicate = (tmp_66 == 6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_150 : Operation 696 [1/1] (0.00ns)   --->   "br label %30" [Group_5/sample.c:1756]   --->   Operation 696 'br' <Predicate = (tmp_66 == 6)> <Delay = 0.00>
ST_150 : Operation 697 [1/1] (1.75ns)   --->   "store float %tmp_s, float* %C_array_5_addr_1, align 4" [Group_5/sample.c:1756]   --->   Operation 697 'store' <Predicate = (tmp_66 == 5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_150 : Operation 698 [1/1] (0.00ns)   --->   "br label %30" [Group_5/sample.c:1756]   --->   Operation 698 'br' <Predicate = (tmp_66 == 5)> <Delay = 0.00>
ST_150 : Operation 699 [1/1] (1.75ns)   --->   "store float %tmp_s, float* %C_array_4_addr_1, align 4" [Group_5/sample.c:1756]   --->   Operation 699 'store' <Predicate = (tmp_66 == 4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_150 : Operation 700 [1/1] (0.00ns)   --->   "br label %30" [Group_5/sample.c:1756]   --->   Operation 700 'br' <Predicate = (tmp_66 == 4)> <Delay = 0.00>
ST_150 : Operation 701 [1/1] (1.75ns)   --->   "store float %tmp_s, float* %C_array_3_addr_1, align 4" [Group_5/sample.c:1756]   --->   Operation 701 'store' <Predicate = (tmp_66 == 3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_150 : Operation 702 [1/1] (0.00ns)   --->   "br label %30" [Group_5/sample.c:1756]   --->   Operation 702 'br' <Predicate = (tmp_66 == 3)> <Delay = 0.00>
ST_150 : Operation 703 [1/1] (1.75ns)   --->   "store float %tmp_s, float* %C_array_2_addr_1, align 4" [Group_5/sample.c:1756]   --->   Operation 703 'store' <Predicate = (tmp_66 == 2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_150 : Operation 704 [1/1] (0.00ns)   --->   "br label %30" [Group_5/sample.c:1756]   --->   Operation 704 'br' <Predicate = (tmp_66 == 2)> <Delay = 0.00>
ST_150 : Operation 705 [1/1] (1.75ns)   --->   "store float %tmp_s, float* %C_array_1_addr_1, align 4" [Group_5/sample.c:1756]   --->   Operation 705 'store' <Predicate = (tmp_66 == 1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_150 : Operation 706 [1/1] (0.00ns)   --->   "br label %30" [Group_5/sample.c:1756]   --->   Operation 706 'br' <Predicate = (tmp_66 == 1)> <Delay = 0.00>
ST_150 : Operation 707 [1/1] (1.75ns)   --->   "store float %tmp_s, float* %C_array_0_addr_1, align 4" [Group_5/sample.c:1756]   --->   Operation 707 'store' <Predicate = (tmp_66 == 0)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_150 : Operation 708 [1/1] (0.00ns)   --->   "br label %30" [Group_5/sample.c:1756]   --->   Operation 708 'br' <Predicate = (tmp_66 == 0)> <Delay = 0.00>
ST_150 : Operation 709 [1/1] (1.75ns)   --->   "store float %tmp_s, float* %C_array_7_addr_1, align 4" [Group_5/sample.c:1756]   --->   Operation 709 'store' <Predicate = (tmp_66 == 7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_150 : Operation 710 [1/1] (0.00ns)   --->   "br label %30" [Group_5/sample.c:1756]   --->   Operation 710 'br' <Predicate = (tmp_66 == 7)> <Delay = 0.00>
ST_150 : Operation 711 [1/1] (0.00ns)   --->   "br label %.preheader" [Group_5/sample.c:1755]   --->   Operation 711 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('count', Group_5/sample.c:1621) with incoming values : ('count_4', Group_5/sample.c:1621) ('count_4_1', Group_5/sample.c:1621) [48]  (1.35 ns)

 <State 2>: 4.35ns
The critical path consists of the following:
	'phi' operation ('count', Group_5/sample.c:1621) with incoming values : ('count_4', Group_5/sample.c:1621) ('count_4_1', Group_5/sample.c:1621) [48]  (0 ns)
	'add' operation ('count_4', Group_5/sample.c:1621) [58]  (3 ns)
	multiplexor before 'phi' operation ('count_1', Group_5/sample.c:1621) with incoming values : ('count_4', Group_5/sample.c:1621) ('count_4_1', Group_5/sample.c:1621) [61]  (1.35 ns)

 <State 3>: 3.69ns
The critical path consists of the following:
	'icmp' operation ('tmp_1', Group_5/sample.c:1615) [66]  (2.34 ns)
	multiplexor before 'phi' operation ('count_1_1', Group_5/sample.c:1621) with incoming values : ('count_4', Group_5/sample.c:1621) ('count_4_1', Group_5/sample.c:1621) [74]  (1.35 ns)

 <State 4>: 3ns
The critical path consists of the following:
	'add' operation ('count_4_1', Group_5/sample.c:1621) [71]  (3 ns)

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 3.69ns
The critical path consists of the following:
	'phi' operation ('i_1', Group_5/sample.c:1625) with incoming values : ('i_15_1', Group_5/sample.c:1625) [81]  (0 ns)
	'icmp' operation ('tmp', Group_5/sample.c:1631) [85]  (2.34 ns)
	multiplexor before 'phi' operation ('count_3', Group_5/sample.c:1637) with incoming values : ('count_5', Group_5/sample.c:1637) ('count_5_1', Group_5/sample.c:1637) [94]  (1.35 ns)

 <State 7>: 1.75ns
The critical path consists of the following:
	'getelementptr' operation ('freeB_addr_10', Group_5/sample.c:1636) [100]  (0 ns)
	'store' operation (Group_5/sample.c:1636) of variable 'i_15_s', Group_5/sample.c:1625 on array 'freeB', Group_5/sample.c:1595 [101]  (1.75 ns)

 <State 8>: 1.75ns
The critical path consists of the following:
	'load' operation ('A_shape_load', Group_5/sample.c:1645) on array 'A_shape' [107]  (1.75 ns)

 <State 9>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [109]  (4.2 ns)

 <State 10>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [109]  (4.2 ns)

 <State 11>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [109]  (4.2 ns)

 <State 12>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [109]  (4.2 ns)

 <State 13>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [109]  (4.2 ns)

 <State 14>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [109]  (4.2 ns)

 <State 15>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [109]  (4.2 ns)

 <State 16>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [109]  (4.2 ns)

 <State 17>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [109]  (4.2 ns)

 <State 18>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [109]  (4.2 ns)

 <State 19>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [109]  (4.2 ns)

 <State 20>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [109]  (4.2 ns)

 <State 21>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [109]  (4.2 ns)

 <State 22>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [109]  (4.2 ns)

 <State 23>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [109]  (4.2 ns)

 <State 24>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [109]  (4.2 ns)

 <State 25>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [109]  (4.2 ns)

 <State 26>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [109]  (4.2 ns)

 <State 27>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [109]  (4.2 ns)

 <State 28>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [109]  (4.2 ns)

 <State 29>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [109]  (4.2 ns)

 <State 30>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [109]  (4.2 ns)

 <State 31>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [109]  (4.2 ns)

 <State 32>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [109]  (4.2 ns)

 <State 33>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [109]  (4.2 ns)

 <State 34>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [109]  (4.2 ns)

 <State 35>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [109]  (4.2 ns)

 <State 36>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [109]  (4.2 ns)

 <State 37>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [109]  (4.2 ns)

 <State 38>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [109]  (4.2 ns)

 <State 39>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [109]  (4.2 ns)

 <State 40>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [109]  (4.2 ns)

 <State 41>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [109]  (4.2 ns)

 <State 42>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [109]  (4.2 ns)

 <State 43>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [109]  (4.2 ns)

 <State 44>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [109]  (4.2 ns)

 <State 45>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [109]  (4.2 ns)

 <State 46>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [109]  (4.2 ns)

 <State 47>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [109]  (4.2 ns)

 <State 48>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [109]  (4.2 ns)

 <State 49>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [109]  (4.2 ns)

 <State 50>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [109]  (4.2 ns)

 <State 51>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [109]  (4.2 ns)

 <State 52>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [109]  (4.2 ns)

 <State 53>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [109]  (4.2 ns)

 <State 54>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [109]  (4.2 ns)

 <State 55>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [109]  (4.2 ns)

 <State 56>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [109]  (4.2 ns)

 <State 57>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [109]  (4.2 ns)

 <State 58>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [109]  (4.2 ns)

 <State 59>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [109]  (4.2 ns)

 <State 60>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [109]  (4.2 ns)

 <State 61>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [109]  (4.2 ns)

 <State 62>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [109]  (4.2 ns)

 <State 63>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [109]  (4.2 ns)

 <State 64>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [109]  (4.2 ns)

 <State 65>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [109]  (4.2 ns)

 <State 66>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [109]  (4.2 ns)

 <State 67>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [109]  (4.2 ns)

 <State 68>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [109]  (4.2 ns)

 <State 69>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [109]  (4.2 ns)

 <State 70>: 4.2ns
The critical path consists of the following:
	'udiv' operation ('free_axesA', Group_5/sample.c:1653) [109]  (4.2 ns)

 <State 71>: 4.33ns
The critical path consists of the following:
	'mul' operation ('mul', Group_5/sample.c:1654) [111]  (4.33 ns)

 <State 72>: 4.33ns
The critical path consists of the following:
	'mul' operation ('mul', Group_5/sample.c:1654) [111]  (4.33 ns)

 <State 73>: 4.33ns
The critical path consists of the following:
	'mul' operation ('mul', Group_5/sample.c:1654) [111]  (4.33 ns)

 <State 74>: 4.33ns
The critical path consists of the following:
	'mul' operation ('mul', Group_5/sample.c:1654) [111]  (4.33 ns)

 <State 75>: 4.33ns
The critical path consists of the following:
	'mul' operation ('mul', Group_5/sample.c:1654) [111]  (4.33 ns)

 <State 76>: 4.33ns
The critical path consists of the following:
	'mul' operation ('mul', Group_5/sample.c:1654) [111]  (4.33 ns)

 <State 77>: 2.34ns
The critical path consists of the following:
	'phi' operation ('i_4', Group_5/sample.c:1656) with incoming values : ('i_18_1', Group_5/sample.c:1656) [120]  (0 ns)
	'icmp' operation ('exitcond8', Group_5/sample.c:1656) [122]  (2.34 ns)

 <State 78>: 3.51ns
The critical path consists of the following:
	'load' operation ('freeA_load', Group_5/sample.c:1659) on array 'freeA', Group_5/sample.c:1594 [126]  (1.75 ns)
	'store' operation (Group_5/sample.c:1659) of variable 'freeA_load', Group_5/sample.c:1659 on array 'permA', Group_5/sample.c:1589 [128]  (1.75 ns)

 <State 79>: 3.51ns
The critical path consists of the following:
	'load' operation ('freeA_load_1', Group_5/sample.c:1659) on array 'freeA', Group_5/sample.c:1594 [135]  (1.75 ns)
	'store' operation (Group_5/sample.c:1659) of variable 'freeA_load_1', Group_5/sample.c:1659 on array 'permA', Group_5/sample.c:1589 [137]  (1.75 ns)

 <State 80>: 3.69ns
The critical path consists of the following:
	'phi' operation ('i_5', Group_5/sample.c:1661) with incoming values : ('i_16_cast', Group_5/sample.c:1661) ('i_19_1', Group_5/sample.c:1661) [143]  (0 ns)
	'add' operation ('i_19', Group_5/sample.c:1661) [150]  (1.35 ns)
	'icmp' operation ('tmp_2_1', Group_5/sample.c:1661) [152]  (2.34 ns)

 <State 81>: 2.34ns
The critical path consists of the following:
	'phi' operation ('i_7', Group_5/sample.c:1671) with incoming values : ('i_21_1', Group_5/sample.c:1671) [164]  (0 ns)
	'icmp' operation ('tmp_3', Group_5/sample.c:1671) [167]  (2.34 ns)

 <State 82>: 3.69ns
The critical path consists of the following:
	'add' operation ('i_21', Group_5/sample.c:1671) [174]  (1.35 ns)
	'icmp' operation ('tmp_3_1', Group_5/sample.c:1671) [179]  (2.34 ns)

 <State 83>: 3.51ns
The critical path consists of the following:
	'load' operation ('freeB_load_1', Group_5/sample.c:1674) on array 'freeB', Group_5/sample.c:1595 [183]  (1.75 ns)
	'store' operation (Group_5/sample.c:1674) of variable 'freeB_load_1', Group_5/sample.c:1674 on array 'permB', Group_5/sample.c:1590 [185]  (1.75 ns)

 <State 84>: 2.34ns
The critical path consists of the following:
	'phi' operation ('i_8', Group_5/sample.c:1676) with incoming values : ('i_22_1', Group_5/sample.c:1676) [192]  (0 ns)
	'icmp' operation ('exitcond13', Group_5/sample.c:1676) [194]  (2.34 ns)

 <State 85>: 3.51ns
The critical path consists of the following:
	'load' operation ('permA_load', Group_5/sample.c:1679) on array 'permA', Group_5/sample.c:1589 [198]  (1.75 ns)
	'getelementptr' operation ('A_shape_addr_1', Group_5/sample.c:1679) [199]  (0 ns)
	'load' operation ('A_shape_load_1', Group_5/sample.c:1679) on array 'A_shape' [200]  (1.75 ns)

 <State 86>: 3.51ns
The critical path consists of the following:
	'load' operation ('A_shape_load_1', Group_5/sample.c:1679) on array 'A_shape' [200]  (1.75 ns)
	'store' operation (Group_5/sample.c:1679) of variable 'A_shape_load_1', Group_5/sample.c:1679 on array 'newshpA', Group_5/sample.c:1598 [202]  (1.75 ns)

 <State 87>: 3.51ns
The critical path consists of the following:
	'load' operation ('permA_load_10', Group_5/sample.c:1679) on array 'permA', Group_5/sample.c:1589 [209]  (1.75 ns)
	'getelementptr' operation ('A_shape_addr_2', Group_5/sample.c:1679) [210]  (0 ns)
	'load' operation ('A_shape_load_2', Group_5/sample.c:1679) on array 'A_shape' [211]  (1.75 ns)

 <State 88>: 3.51ns
The critical path consists of the following:
	'load' operation ('A_shape_load_2', Group_5/sample.c:1679) on array 'A_shape' [211]  (1.75 ns)
	'store' operation (Group_5/sample.c:1679) of variable 'A_shape_load_2', Group_5/sample.c:1679 on array 'newshpA', Group_5/sample.c:1598 [213]  (1.75 ns)

 <State 89>: 2.34ns
The critical path consists of the following:
	'phi' operation ('i_9', Group_5/sample.c:1681) with incoming values : ('i_23_1', Group_5/sample.c:1681) [219]  (0 ns)
	'icmp' operation ('exitcond12', Group_5/sample.c:1681) [221]  (2.34 ns)

 <State 90>: 1.75ns
The critical path consists of the following:
	'load' operation ('permB_load', Group_5/sample.c:1684) on array 'permB', Group_5/sample.c:1590 [225]  (1.75 ns)

 <State 91>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('dense_13_kernel_shap_1', Group_5/sample.c:1684) [226]  (0 ns)
	'load' operation ('dense_13_kernel_shap_2', Group_5/sample.c:1684) on array 'dense_13_kernel_shap' [227]  (2.77 ns)

 <State 92>: 2.77ns
The critical path consists of the following:
	'load' operation ('dense_13_kernel_shap_2', Group_5/sample.c:1684) on array 'dense_13_kernel_shap' [227]  (2.77 ns)

 <State 93>: 2.34ns
The critical path consists of the following:
	'or' operation ('i_23_s', Group_5/sample.c:1681) [230]  (0 ns)
	'icmp' operation ('exitcond12_1', Group_5/sample.c:1681) [232]  (2.34 ns)

 <State 94>: 1.75ns
The critical path consists of the following:
	'load' operation ('permB_load_10', Group_5/sample.c:1684) on array 'permB', Group_5/sample.c:1590 [236]  (1.75 ns)

 <State 95>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('dense_13_kernel_shap_3', Group_5/sample.c:1684) [237]  (0 ns)
	'load' operation ('dense_13_kernel_shap_4', Group_5/sample.c:1684) on array 'dense_13_kernel_shap' [238]  (2.77 ns)

 <State 96>: 2.77ns
The critical path consists of the following:
	'load' operation ('dense_13_kernel_shap_4', Group_5/sample.c:1684) on array 'dense_13_kernel_shap' [238]  (2.77 ns)

 <State 97>: 1.75ns
The critical path consists of the following:
	'getelementptr' operation ('newshpB_addr_1', Group_5/sample.c:1684) [239]  (0 ns)
	'store' operation (Group_5/sample.c:1684) of variable 'dense_13_kernel_shap_4', Group_5/sample.c:1684 on array 'newshpB', Group_5/sample.c:1599 [240]  (1.75 ns)

 <State 98>: 3ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', Group_5/sample.c:1687) [246]  (0 ns)
	'add' operation ('i', Group_5/sample.c:1687) [248]  (3 ns)

 <State 99>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j_4', Group_5/sample.c:1689) with incoming values : ('j_10_1', Group_5/sample.c:1689) [254]  (1.35 ns)

 <State 100>: 2.34ns
The critical path consists of the following:
	'phi' operation ('j_4', Group_5/sample.c:1689) with incoming values : ('j_10_1', Group_5/sample.c:1689) [254]  (0 ns)
	'icmp' operation ('exitcond15', Group_5/sample.c:1689) [256]  (2.34 ns)

 <State 101>: 3.51ns
The critical path consists of the following:
	'load' operation ('permA_load_11', Group_5/sample.c:1692) on array 'permA', Group_5/sample.c:1589 [260]  (1.75 ns)
	'getelementptr' operation ('Asub_addr', Group_5/sample.c:1692) [261]  (0 ns)
	'load' operation ('Asub_load', Group_5/sample.c:1692) on array 'Asub', Group_5/sample.c:1604 [262]  (1.75 ns)

 <State 102>: 3.51ns
The critical path consists of the following:
	'load' operation ('Asub_load', Group_5/sample.c:1692) on array 'Asub', Group_5/sample.c:1604 [262]  (1.75 ns)
	'store' operation (Group_5/sample.c:1692) of variable 'Asub_load', Group_5/sample.c:1692 on array 'Bsub', Group_5/sample.c:1605 [264]  (1.75 ns)

 <State 103>: 3.51ns
The critical path consists of the following:
	'load' operation ('permA_load_12', Group_5/sample.c:1692) on array 'permA', Group_5/sample.c:1589 [271]  (1.75 ns)
	'getelementptr' operation ('Asub_addr_11', Group_5/sample.c:1692) [272]  (0 ns)
	'load' operation ('Asub_load_1', Group_5/sample.c:1692) on array 'Asub', Group_5/sample.c:1604 [273]  (1.75 ns)

 <State 104>: 3.51ns
The critical path consists of the following:
	'load' operation ('Asub_load_1', Group_5/sample.c:1692) on array 'Asub', Group_5/sample.c:1604 [273]  (1.75 ns)
	'store' operation (Group_5/sample.c:1692) of variable 'Asub_load_1', Group_5/sample.c:1692 on array 'Bsub', Group_5/sample.c:1605 [275]  (1.75 ns)

 <State 105>: 3.59ns
The critical path consists of the following:
	'load' operation ('A_array_0_load', Group_5/sample.c:1687) on array 'A_array_0' [285]  (1.75 ns)
	'mux' operation ('tmp_22', Group_5/sample.c:1687) [300]  (1.83 ns)

 <State 106>: 2.77ns
The critical path consists of the following:
	'call' operation ('bidx', Group_5/sample.c:1694) to 'k2c_sub2idx' [279]  (0 ns)
	'getelementptr' operation ('dense_13_fwork_addr', Group_5/sample.c:1695) [301]  (0 ns)
	'store' operation (Group_5/sample.c:1695) of variable 'tmp_22', Group_5/sample.c:1687 on array 'dense_13_fwork' [302]  (2.77 ns)

 <State 107>: 4.33ns
The critical path consists of the following:
	'mul' operation ('tmp_6', Group_5/sample.c:1747) [382]  (4.33 ns)

 <State 108>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j_5', Group_5/sample.c:1700) with incoming values : ('j_11_1', Group_5/sample.c:1700) [316]  (1.35 ns)

 <State 109>: 2.34ns
The critical path consists of the following:
	'phi' operation ('j_5', Group_5/sample.c:1700) with incoming values : ('j_11_1', Group_5/sample.c:1700) [316]  (0 ns)
	'icmp' operation ('exitcond10', Group_5/sample.c:1700) [318]  (2.34 ns)

 <State 110>: 3.51ns
The critical path consists of the following:
	'load' operation ('permB_load_11', Group_5/sample.c:1703) on array 'permB', Group_5/sample.c:1590 [322]  (1.75 ns)
	'getelementptr' operation ('Bsub_addr_10', Group_5/sample.c:1703) [323]  (0 ns)
	'load' operation ('Bsub_load', Group_5/sample.c:1703) on array 'Bsub', Group_5/sample.c:1605 [324]  (1.75 ns)

 <State 111>: 3.51ns
The critical path consists of the following:
	'load' operation ('Bsub_load', Group_5/sample.c:1703) on array 'Bsub', Group_5/sample.c:1605 [324]  (1.75 ns)
	'store' operation (Group_5/sample.c:1703) of variable 'Bsub_load', Group_5/sample.c:1703 on array 'Asub', Group_5/sample.c:1604 [326]  (1.75 ns)

 <State 112>: 3.51ns
The critical path consists of the following:
	'load' operation ('permB_load_12', Group_5/sample.c:1703) on array 'permB', Group_5/sample.c:1590 [333]  (1.75 ns)
	'getelementptr' operation ('Bsub_addr_12', Group_5/sample.c:1703) [334]  (0 ns)
	'load' operation ('Bsub_load_1', Group_5/sample.c:1703) on array 'Bsub', Group_5/sample.c:1605 [335]  (1.75 ns)

 <State 113>: 3.51ns
The critical path consists of the following:
	'load' operation ('Bsub_load_1', Group_5/sample.c:1703) on array 'Bsub', Group_5/sample.c:1605 [335]  (1.75 ns)
	'store' operation (Group_5/sample.c:1703) of variable 'Bsub_load_1', Group_5/sample.c:1703 on array 'Asub', Group_5/sample.c:1604 [337]  (1.75 ns)

 <State 114>: 4.32ns
The critical path consists of the following:
	'load' operation ('dense_13_kernel_arra_9', Group_5/sample.c:1698) on array 'dense_13_kernel_arra' [347]  (2.77 ns)
	'select' operation ('sel_tmp1_i', Group_5/sample.c:1698) [363]  (0 ns)
	'select' operation ('sel_tmp3_i', Group_5/sample.c:1698) [365]  (0.773 ns)
	'select' operation ('sel_tmp5_i', Group_5/sample.c:1698) [367]  (0 ns)
	'select' operation ('sel_tmp7_i', Group_5/sample.c:1698) [369]  (0.773 ns)

 <State 115>: 4.32ns
The critical path consists of the following:
	'load' operation ('dense_13_kernel_arra_19', Group_5/sample.c:1698) on array 'dense_13_kernel_arra_3' [357]  (2.77 ns)
	'select' operation ('sel_tmp9_i', Group_5/sample.c:1698) [371]  (0 ns)
	'select' operation ('sel_tmp11_i', Group_5/sample.c:1698) [373]  (0.773 ns)
	'select' operation ('UnifiedRetVal_i', Group_5/sample.c:1698) [375]  (0.773 ns)

 <State 116>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('dense_13_fwork_addr_1', Group_5/sample.c:1706) [378]  (0 ns)
	'store' operation (Group_5/sample.c:1706) of variable 'UnifiedRetVal_i', Group_5/sample.c:1698 on array 'dense_13_fwork' [379]  (2.77 ns)

 <State 117>: 4.33ns
The critical path consists of the following:
	'mul' operation ('tmp_6', Group_5/sample.c:1747) [382]  (4.33 ns)

 <State 118>: 4.33ns
The critical path consists of the following:
	'mul' operation ('tmp_6', Group_5/sample.c:1747) [382]  (4.33 ns)

 <State 119>: 4.33ns
The critical path consists of the following:
	'mul' operation ('tmp_6', Group_5/sample.c:1747) [382]  (4.33 ns)

 <State 120>: 4.33ns
The critical path consists of the following:
	'mul' operation ('tmp_6', Group_5/sample.c:1747) [382]  (4.33 ns)

 <State 121>: 4.33ns
The critical path consists of the following:
	'mul' operation ('tmp_6', Group_5/sample.c:1747) [382]  (4.33 ns)

 <State 122>: 3ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', Group_5/sample.c:1747) [385]  (0 ns)
	'add' operation ('i', Group_5/sample.c:1747) [387]  (3 ns)

 <State 123>: 0ns
The critical path consists of the following:

 <State 124>: 4.33ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', Group_5/sample.c:1751) [431]  (0 ns)
	'mul' operation ('outrowidx', Group_5/sample.c:1752) [437]  (4.33 ns)

 <State 125>: 4.33ns
The critical path consists of the following:
	'mul' operation ('outrowidx', Group_5/sample.c:1752) [437]  (4.33 ns)

 <State 126>: 4.33ns
The critical path consists of the following:
	'mul' operation ('outrowidx', Group_5/sample.c:1752) [437]  (4.33 ns)

 <State 127>: 4.33ns
The critical path consists of the following:
	'mul' operation ('outrowidx', Group_5/sample.c:1752) [437]  (4.33 ns)

 <State 128>: 4.33ns
The critical path consists of the following:
	'mul' operation ('outrowidx', Group_5/sample.c:1752) [437]  (4.33 ns)

 <State 129>: 4.33ns
The critical path consists of the following:
	'mul' operation ('outrowidx', Group_5/sample.c:1752) [437]  (4.33 ns)

 <State 130>: 3.76ns
The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', Group_5/sample.c:1754) [441]  (0 ns)
	'mul' operation ('tmp_10', Group_5/sample.c:1756) [450]  (3.76 ns)

 <State 131>: 3.76ns
The critical path consists of the following:
	'mul' operation ('tmp_10', Group_5/sample.c:1756) [450]  (3.76 ns)

 <State 132>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j') with incoming values : ('j', Group_5/sample.c:1755) [453]  (1.35 ns)

 <State 133>: 3.21ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', Group_5/sample.c:1755) [453]  (0 ns)
	'add' operation ('tmp1', Group_5/sample.c:1755) [461]  (0 ns)
	'add' operation ('sum9', Group_5/sample.c:1756) [462]  (3.21 ns)

 <State 134>: 2.77ns
The critical path consists of the following:
	'load' operation ('dense_13_fwork_load', Group_5/sample.c:1756) on array 'dense_13_fwork' [460]  (2.77 ns)

 <State 135>: 2.77ns
The critical path consists of the following:
	'load' operation ('dense_13_fwork_load', Group_5/sample.c:1756) on array 'dense_13_fwork' [460]  (2.77 ns)

 <State 136>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_13', Group_5/sample.c:1756) [466]  (3.66 ns)

 <State 137>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_13', Group_5/sample.c:1756) [466]  (3.66 ns)

 <State 138>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_13', Group_5/sample.c:1756) [466]  (3.66 ns)

 <State 139>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_13', Group_5/sample.c:1756) [466]  (3.66 ns)

 <State 140>: 3.66ns
The critical path consists of the following:
	'fmul' operation ('tmp_13', Group_5/sample.c:1756) [466]  (3.66 ns)

 <State 141>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('tmp_s', Group_5/sample.c:1756) [489]  (3.51 ns)

 <State 142>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('tmp_s', Group_5/sample.c:1756) [489]  (3.51 ns)

 <State 143>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('tmp_s', Group_5/sample.c:1756) [489]  (3.51 ns)

 <State 144>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('tmp_s', Group_5/sample.c:1756) [489]  (3.51 ns)

 <State 145>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('tmp_s', Group_5/sample.c:1756) [489]  (3.51 ns)

 <State 146>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('tmp_s', Group_5/sample.c:1756) [489]  (3.51 ns)

 <State 147>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('tmp_s', Group_5/sample.c:1756) [489]  (3.51 ns)

 <State 148>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('tmp_s', Group_5/sample.c:1756) [489]  (3.51 ns)

 <State 149>: 3.51ns
The critical path consists of the following:
	'fadd' operation ('tmp_s', Group_5/sample.c:1756) [489]  (3.51 ns)

 <State 150>: 1.75ns
The critical path consists of the following:
	'store' operation (Group_5/sample.c:1756) of variable 'tmp_s', Group_5/sample.c:1756 on array 'C_array_6' [492]  (1.75 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
