`define SRAMS_IN_CPU_TOP   0
`define SRAM_HAS_RESET 0
`define SPLIT_CCM 0
`define DATA_RANGE  31:0
`define DATA_SIZE   32
`define DATA_WIDTH  32
`define DATA_MSB    31
`define MPY_RANGE   32:0
`define ADDR_RANGE  31:0
`define ADDR_SIZE   32
`define ADDR_MSB    31
`define PC_RANGE    31:1
`define PC_SIZE     31
`define WORD_RANGE  31:0
`define WORD_SIZE   32
`define INST_RANGE  31:0
`define INST_SIZE   32
`define CORE_TYPE   0
`define QUAD_RANGE  127:0
`define QUAD_SIZE   128
`define LOGIC_BIST 1
`define PIPE_DEPTH  3
`define RMX_ISA_PROFILE       1
`define RMX_MINI_PROFILE     0
`define RMX_DEFAULT_PROFILE  1
`define RV_CORE                     1
`define RV_M_OPTION                 1
`define RV_F_OPTION                 0
`define RV_A_OPTION                 1
`define RV_D_OPTION                 0
`define RV_C_OPTION                 1
`define RV_E_OPTION                 0
`define RV_ZICOND_OPTION            1
`define RV32M_OPTION                1
`define RV32A_OPTION                1
`define RV32F_OPTION                0
`define RV32D_OPTION                0
`define RV64I_OPTION                0
`define RV64D_OPTION                0
`define RV_XBFU_OPTION              0
`define RV_B_OPTION                 1
`define RV_ZBA_OPTION               1
`define RV_ZBB_OPTION               1
`define RV_ZBS_OPTION               1
`define RV_ZCSR_OPTION              1
`define RV_RNMI_OPTION              1
`define ECO6_OPTION                 0
`define RV_UDSP_OPTION              0
`define MPY_OPTION                  3
`define HAS_FPU          0
`define RV_XLEN_RANGE    4:0
`define RV_XLEN_BITS     5
`define RV_BITSCAN_RANGE 5:0
`define RV_BITSCAN_BITS  6
`define HAS_H_MODE 0
`define RV_S_OPTION 0
`define HAS_S_MODE  0
`define CSR_ADDR_RANGE 7:0
`define HAS_APEX              0
`define IMM_TYPE_RANGE 21:0
`define IMM_TYPE_WIDTH 22
`define IMM_TYPE_NONE    0
`define IMM_TYPE_IMM     7
`define IMM_TYPE_IIMM    1
`define IMM_TYPE_SIMM    2
`define IMM_TYPE_SBIMM   3
`define IMM_TYPE_UIMM    4
`define IMM_TYPE_JIMM    5
`define IMM_TYPE_CIMM    6
`define IMM_TYPE_CS     20
`define IMM_TYPE_CZ     8
`define IMM_TYPE_CZT    9
`define IMM_TYPE_CU     10
`define IMM_TYPE_CSPN   11
`define IMM_TYPE_CSP16  12
`define IMM_TYPE_CLWSP  13
`define IMM_TYPE_CSWSP  14
`define IMM_TYPE_CLW    15
`define IMM_TYPE_CJ     16
`define IMM_TYPE_CB     17
`define IMM_TYPE_CI     18
`define IMM_TYPE_CLB    19
`define IMM_TYPE_CLH    21
`define I_IMM_EXT      21
`define S_IMM_EXT      21
`define B_IMM_EXT      20
`define U_IMM_EXT      1
`define J_IMM_EXT      12
`define C_IMM_EXT      20
`define CS_IMM_EXT     27
`define Z_IMM_EXT      27
`define CZ_IMM_EXT     26
`define CU_IMM_EXT     15
`define CSPN4_IMM_EXT  22
`define CSP16_IMM_EXT  23
`define CLWSP_IMM_EXT  24
`define CLDSP_IMM_EXT  23
`define CSWSP_IMM_EXT  24
`define CSDSP_IMM_EXT  23
`define CLW_IMM_EXT    25
`define CLD_IMM_EXT    24
`define CJ_IMM_EXT     21
`define CB_IMM_EXT     24
`define XS_IMM_EXT     24
`define XI_IMM_EXT     20
`define XC_IMM_EXT     20
`define INST_RANGE     31:0
`define FU_1H_RANGE     9:0
`define FU_1H_WIDTH     10
`define FU_ALU_1H       0
`define FU_BR_1H        1
`define FU_MPY_1H       2
`define FU_FPU_1H       3
`define FU_CSR_1H       4
`define FU_DMP_1H       5
`define FU_SPC_1H       6
`define FU_UOP_1H       7
`define FU_IFU_1H       8
`define FU_APEX_1H      9
`define SPC_CTL_RANGE   9:0
`define SPC_CTL_WIDTH   10
`define SPC_CTL_EBREAK  0
`define SPC_CTL_FENCE   1
`define SPC_CTL_FENCEI  2
`define SPC_CTL_ECALL   3
`define SPC_CTL_CLEAN  4
`define SPC_CTL_FLUSH  5
`define SPC_CTL_INVAL  6
`define SPC_CTL_ZERO   7
`define SPC_CTL_PREFETCH 8
`define SPC_CTL_WFI      9
`define UOP_CTL_WIDTH   10
`define UOP_CTL_RANGE   9:0
`define UOP_CTL_PUSH  0
`define UOP_CTL_POP   1
`define UOP_CTL_RET   2
`define UOP_CTL_LI    3
`define UOP_CTL_RLIST 7:4
`define UOP_CTL_SP    9:8
`define CNT_RANGE     4:0
`define CNT_BITS      5
`define HAS_PMP     1
`define PMP_ENTRIES 16
`define PMP_GRANUL  32
`define PMP_ENTRIES_RANGE 15:0
`define COMP_WIDTH        27
`define IN_ADDR_MSB       31
`define IN_ADDR_LSB       5
`define REG_ADDR_MSB      29
`define REG_ADDR_LSB      3
`define HAS_PMA     1
`define PMA_ENTRIES 6
`define PMA_ENTRIES_RANGE 5:0
`define BASELINE_COUNTERS 1
`define HPM_COUNTER_WIDTH      64
`define HPM_COUNTERS           8
`define HPM_OVERFLOW_INTERRUPT 1
`define HAS_HPM                1
`define HAS_HPM_COUNTERS 1
`define CNT_CTRL_BITS      11
`define CNT_CTRL_MSB       10
`define CNT_CTRL_RANGE     10:0
`define CC_NAME0_RANGE       31:0
`define CC_NAME1_RANGE       63:32
`define CC_NAME2_RANGE       95:64
`define CC_NAME3_RANGE       127:96
`define HAS_ZOL              0
`define ISA_MAJ_REV          `ISA_MAJ_REV
`define HAS_TRIGGERS    1
`define NUM_TRIGGERS    4
`define DB_OP_RANGE      5:0
`define DB_OP_REG_RD     0
`define DB_OP_REG_WR     1
`define DB_OP_CSR_RD     2
`define DB_OP_CSR_WR     3
`define DB_OP_MEM_RD     4
`define DB_OP_MEM_WR     5
`define BVCI_CMD_WDTH        2
`define BVCI_CMD_WDTH_MSB    2-1
`define BVCI_CMD_RNGE        2-1:0
`define BVCI_CMD_NOOP        2'b00
`define BVCI_CMD_RD          2'b01
`define BVCI_CMD_WR          2'b10
`define BVCI_CMD_LOCKRD      2'b11
`define PLEN_UNDEF           8'b00000000
`define PLEN_BYTE            8'b00000001
`define PLEN_WORD            8'b00000010
`define PLEN_LWORD           8'b00000100
`define PLEN_8BYTE           8'b00001000
`define PLEN_16BYTE          8'b00010000
`define PLEN_32BYTE          8'b00100000
`define DBG_DATA_WIDTH       32
`define DBG_ADDR_WIDTH       32
`define DBG_BYTE_WIDTH       4
`define DBG_CMD_WIDTH        2
`define DBG_BE_MSB           3
`define DBG_PLEN_MSB         5
`define DBG_PLEN_WIDTH       6
`define DBG_DATA_MSB         31
`define DBG_ADDR_MSB         31
`define DBG_DATA_RANGE       31:0
`define DBG_ADDR_RANGE       31:0
`define DBG_CMD_RANGE        1:0
`define DBG_PLEN_RANGE       7:0
`define DBG_BE_RANGE         3:0
`define HAS_DW_DBP 1
`define TCK_CLOCK_PERIOD     100
`define DELAY_ON_TDO 25
`define TCK_HALF_PERIOD 50
`define TCK_HALF_PERIOD_TDO 25
`define HAS_TRACEIF             0
`define TRACE_TRIG_SUPPORT      0
`define HAS_TTU  0
`define TTU_HAS_MMIO_IBP 0
 `define WATCHDOG_CLK_FREQ           20
`define HAS_WDT              1
`define WATCHDOG_CLK         1
`define WATCHDOG_NUM         1
`define WDT_CNT_RANGE0 31:0
`define WDT_CNT_REG0   32
`define WATCHDOG_SIZE0 32
`define RV_WG_OPTION              1
`define WID_MODE                  1
`define WID_NUM                   32
`define WID_BITS                  5
`define WID_RANGE                 4:0
`define WID_NUM_RANGE             31:0
`define MEM_BUS_OPTION 0
`define MEM_BUS_NUM    1
`define PER0_BUS_OPTION 0
`define BUS_ECC_PARITY_OPTION 1
`define AUSER_PTY_BITS       1
`define AUSER_PTY_RANGE      0:0
`define HAS_AUSER            1
`define AUSER_BITS           8
`define AUSER_RANGE          7:0
`define AUSER_WID_RANGE      4:0
`define AUSER_FCH_VEC_RANGE  7
`define SECDED_OPTION 1
`define ATOMIC_OPTION        2
`define INTEVT_BITS       6
`define INTEVT_RANGE      5:0
`define INTEVT_ENTER      3
`define HAS_AXI_INI 0
`define HAS_AXI_TGT 0
`define HAS_CORE_NVM   0
`define NVM_BUS_OPTION 0
`define HAS_DMP_MEMORY 1
`define RGF_ADDR_RANGE  4:0
`define SLEEP_MODE_BITS 3
`define SLEEP_MODE_MSB 7
`define SLEEP_MODE_LSB 5
`define SMODE_RANGE 7:5
`define EXT_SMODE_MSB 2
`define EXT_SMODE_LSB 0
`define EXT_SMODE_RANGE 2:0
`define SLEEP_MODE_0    0
`define SLEEP_MODE_1    1
`define SLEEP_MODE_2    2
`define SLEEP_MODE_3    3
`define SLEEP_MODE_4    4
`define SLEEP_MODE_5    5
`define SLEEP_MODE_6    6
`define SLEEP_MODE_7    7
`define RGF_NUM          32
`define RGF_NUM_RANGE    31:1
`define HALT_ON_RESET    1
`define INTVBASE_EXT         0
`define INTVBASE_RANGE       20:0
`define INTVBASE_BITS        21
`define INTVBASE_MASK        2097151
`define IVT_OFFSET_BITS      10
`define RESET_PC_EXT         1
`define RESET_PC             0
`define RESET_PC_RANGE       21:0
`define RESET_PC_BITS        22
`define RESET_PC_MASK        4194303
`define RESET_PC_OFFSET_BITS 10
`define CORE_RESET_PC        0
`define CORE_MMIO_BASE   3584
`define MMIO_BASE_EXT    1
`define RNMI_VEC_EXT     1
`define RNMI_INT         0
`define PRIV_U  0
`define PRIV_S  1
`define PRIV_M  3
`define PRIV_D  2
`define MRET    4'd4
`define SRET    4'd5
`define HAS_CLINT 1
`define HAS_TIMER 1
`define SMALL_INTERRUPT 0
`define RTIA_IMSIC_M_FILE_SIZE 64
`define CNTXT_IDX_WIDTH 1
`define CNTXT_IDX_RANGE 0:0
`define EIID_IDX_WIDTH 6
`define EIID_IDX_RANGE 5:0
`define DMSI_EDC_CHK_WIDTH 5
`define DMSI_EDC_CHK_RANGE 4:0
`define MEIP   11
`define MEIE   11
`define SEIP   9
`define SEIE   9
`define MTIP   7
`define MTIE   7
`define STIP   5
`define STIE   5
`define MSIP   3
`define MSIE   3
`define SSIP   1
`define SSIE   1
`define M_EXT_CAUSE    32'h8000_000b
`define S_EXT_CAUSE    32'h8000_0009
`define M_SW_CAUSE     32'h8000_0003
`define S_SW_CAUSE     32'h8000_0001
`define M_TIMER_CAUSE  32'h8000_0007
`define S_TIMER_CAUSE  32'h8000_0005
`define M_WDT_CAUSE    32'h8000_000d
`define SIE         1
`define MIE         3
`define SPIE        5
`define MPIE        7
`define SPP         8
`define MPP_RANGE   12:11
`define FS_RANGE    14:13
`define MPRV        17
`define SUM         18
`define MXR         19
`define TVM         20
`define TW          21
`define TSR         22
`define RV_INST_MISAL        31'd0
`define RV_INST_ACC_FAULT    31'd1
`define RV_INST_ILLEGAL      31'd2
`define RV_INST_BREAK        31'd3
`define RV_LD_MISAL          31'd4
`define RV_LD_FAULT          31'd5
`define RV_ST_MISAL          31'd6
`define RV_ST_FAULT          31'd7
`define RV_UCALL             31'd8
`define RV_SCALL             31'd9
`define RV_VSCALL            31'd10
`define RV_MCALL             31'd11
`define RV_INST_PAGE_FAULT   31'd12
`define RV_LD_PAGE_FAULT     31'd13
`define RV_ST_PAGE_FAULT     31'd15
`define RV_DBL_FAULT         31'd16
`define RV_RNMI_EXT          31'd0
`define RV_UNC_HW_ERROR      31'd25
`define RV_INST_STRADDLE     31'd26
`define RV_LD_STRADDLE       31'd27
`define RV_ST_STRADDLE       31'd28
`define RV_BUS_ERR_M         31'd29
`define RV_BUS_ERR_U         31'd30
`define TRAP_CAUSE_RANGE     30:0
`define TRAP_CAUSE_WIDTH     31
`define TRAP_CAUSE_EXC       1'b0
`define TRAP_CAUSE_INT       1'b1
`define SOFT_RESET_OPTION   1
`define POWER_DOMAINS   0
`define PDM_HAS_FG      0
`define HAS_JTAG 0
`define CPU_L1_CGATE_OPTION    1
`define DBG_EN_OPTION        `DBG_EN_OPTION
`define DBG_APB_OPTION       `DBG_APB_OPTION
`define DBG_APB_RATIO        `DBG_APB_RATIO
`define BACKDOOR_ICCM 0
`define BACKDOOR_DCCM 0
`define SCANTEST_RAM_BYPASS_MUX 0
`define BUILD_INFO_INDEX 0
`define COPY_PREFIX 
`define UNIQUE_NAME 
`define NO_RAM_CHECKER
`define PIPEMON_IN_CORE 0
`define SBE_ADDR_DEPTH    1
`define RV_LSC_DIAG_RANGE 15:0
`define RV_LSC_DIAG_WR_PAIR 8
`define RV_LSC_ERR_STAT_RANGE 13:0
`define SAFETY_BUS        0
`define STL_ENABLE        0
`define HW_ERROR_INJECTION        1
`define CPU_SAFETY        0
`define SFTY_DCLS         1
`define HYBRID_MODE       0
`define HAS_SAFETY 1
`define SYNC_LEGACY_IMPL 0
`define SYNC_FF_LEVELS   2
`define SYNC_CDC_LEVELS  2
`define SYNC_VERIF_EN    0
`define SYNC_SVA_TYPE    0
`define SYNC_TMR_CDC     0
`define WATCHDOG_PARITY      0
`define ADDR_PTY_RANGE 3:0
`define DATA_PTY_RANGE 3:0
`define HAS_DM 1
`define  RTIA_MSWI_BASE_ADDR 0
`define  RTIA_MTIMECMP_BASE_ADDR 16384
`define  RTIA_MTIMECMPH_BASE_ADDR 16388
`define  RTIA_MTIME_BASE_ADDR 49144
`define  RTIA_MTIMEH_BASE_ADDR 49148
`define MEM_ECC_PRESENT   1
`define MMIO0_OFFS_MSB   19
`define MMIO0_OFFS_LSB   16
`define MMIO0_OFFS_RANGE 19:16
`define MMIO0_REG_OFFS   1
`define MMIO1_OFFS_MSB   19
`define MMIO1_OFFS_LSB   8
`define MMIO1_OFFS_RANGE 19:8
`define MMIO1_REG_OFFS   768
`define MMIO2_OFFS_MSB   19
`define MMIO2_OFFS_LSB   8
`define MMIO2_OFFS_RANGE 19:8
`define MMIO2_REG_OFFS   769
`define BIU_MMIO_NUM 3
`define DB_IBP_IF 1
`define DMI_BURST_OPTION 0
`define DMI_ATOMICS      0
`define RL_SOFT_RST_NUM 2
`define RL_HARD_RST_NUM 3
`define LEGACY_REGISTER 0
`define ETRACE_IF 0
