library ieee;
use ieee.std_logic_1164.all;

entity inverter is
port( X,Y: in std_logic_vector(15 downto 0);
      Z : out std_logic_vector(15 downto 0)
 );
end ALU_XOR;

