module uc(clock,reset,q)
input clock,reset;
output [3:0]q;
reg [3:0]q;
always @(posedge clock)
begin
if(reset)
q=4'b0000;
else
if(q==4'b0111)
q=4'b0000;
else 
q=q+1;
end
end module