{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 15 08:27:57 2015 " "Info: Processing started: Wed Apr 15 08:27:57 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off multiplierTimingTester -c multiplierTimingTester --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off multiplierTimingTester -c multiplierTimingTester --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "multiplierTimingTester.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/multiplierTimingTester.v" 5 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register DFFx:pipe\[13\].DivBitNum\[6\].div_BOZ\|q register DFFx:pipe\[14\].DivBitNum\[7\].div_rem\|q 61.98 MHz 16.135 ns Internal " "Info: Clock \"clock\" has Internal fmax of 61.98 MHz between source register \"DFFx:pipe\[13\].DivBitNum\[6\].div_BOZ\|q\" and destination register \"DFFx:pipe\[14\].DivBitNum\[7\].div_rem\|q\" (period= 16.135 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.919 ns + Longest register register " "Info: + Longest register to register delay is 15.919 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DFFx:pipe\[13\].DivBitNum\[6\].div_BOZ\|q 1 REG LCFF_X33_Y20_N7 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y20_N7; Fanout = 6; REG Node = 'DFFx:pipe\[13\].DivBitNum\[6\].div_BOZ\|q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DFFx:pipe[13].DivBitNum[6].div_BOZ|q } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.344 ns) + CELL(0.436 ns) 0.780 ns divStage:pipe\[13\].dd\|Adder:subBOO\|FourBitSlice:loop1\[1\].my_slice\|C\[3\] 2 COMB LCCOMB_X33_Y20_N14 3 " "Info: 2: + IC(0.344 ns) + CELL(0.436 ns) = 0.780 ns; Loc. = LCCOMB_X33_Y20_N14; Fanout = 3; COMB Node = 'divStage:pipe\[13\].dd\|Adder:subBOO\|FourBitSlice:loop1\[1\].my_slice\|C\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.780 ns" { DFFx:pipe[13].DivBitNum[6].div_BOZ|q divStage:pipe[13].dd|Adder:subBOO|FourBitSlice:loop1[1].my_slice|C[3] } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.107 ns) + CELL(0.150 ns) 2.037 ns divStage:pipe\[13\].dd\|Adder:subBOO\|Ci~2 3 COMB LCCOMB_X36_Y16_N0 1 " "Info: 3: + IC(1.107 ns) + CELL(0.150 ns) = 2.037 ns; Loc. = LCCOMB_X36_Y16_N0; Fanout = 1; COMB Node = 'divStage:pipe\[13\].dd\|Adder:subBOO\|Ci~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.257 ns" { divStage:pipe[13].dd|Adder:subBOO|FourBitSlice:loop1[1].my_slice|C[3] divStage:pipe[13].dd|Adder:subBOO|Ci~2 } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.150 ns) 2.440 ns divStage:pipe\[13\].dd\|Adder:subBOO\|Ci~3 4 COMB LCCOMB_X36_Y16_N30 2 " "Info: 4: + IC(0.253 ns) + CELL(0.150 ns) = 2.440 ns; Loc. = LCCOMB_X36_Y16_N30; Fanout = 2; COMB Node = 'divStage:pipe\[13\].dd\|Adder:subBOO\|Ci~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { divStage:pipe[13].dd|Adder:subBOO|Ci~2 divStage:pipe[13].dd|Adder:subBOO|Ci~3 } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.150 ns) 2.841 ns divStage:pipe\[13\].dd\|Adder:subBOO\|Ci~4 5 COMB LCCOMB_X36_Y16_N2 3 " "Info: 5: + IC(0.251 ns) + CELL(0.150 ns) = 2.841 ns; Loc. = LCCOMB_X36_Y16_N2; Fanout = 3; COMB Node = 'divStage:pipe\[13\].dd\|Adder:subBOO\|Ci~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { divStage:pipe[13].dd|Adder:subBOO|Ci~3 divStage:pipe[13].dd|Adder:subBOO|Ci~4 } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.150 ns) 3.248 ns divStage:pipe\[13\].dd\|Adder:subBOO\|Ci~5 6 COMB LCCOMB_X36_Y16_N18 2 " "Info: 6: + IC(0.257 ns) + CELL(0.150 ns) = 3.248 ns; Loc. = LCCOMB_X36_Y16_N18; Fanout = 2; COMB Node = 'divStage:pipe\[13\].dd\|Adder:subBOO\|Ci~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { divStage:pipe[13].dd|Adder:subBOO|Ci~4 divStage:pipe[13].dd|Adder:subBOO|Ci~5 } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 3.652 ns divStage:pipe\[13\].dd\|Adder:subBOO\|Ci~6 7 COMB LCCOMB_X36_Y16_N26 2 " "Info: 7: + IC(0.254 ns) + CELL(0.150 ns) = 3.652 ns; Loc. = LCCOMB_X36_Y16_N26; Fanout = 2; COMB Node = 'divStage:pipe\[13\].dd\|Adder:subBOO\|Ci~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { divStage:pipe[13].dd|Adder:subBOO|Ci~5 divStage:pipe[13].dd|Adder:subBOO|Ci~6 } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.775 ns) + CELL(0.150 ns) 4.577 ns divStage:pipe\[13\].dd\|Adder:subBOO\|Ci~7 8 COMB LCCOMB_X36_Y20_N0 3 " "Info: 8: + IC(0.775 ns) + CELL(0.150 ns) = 4.577 ns; Loc. = LCCOMB_X36_Y20_N0; Fanout = 3; COMB Node = 'divStage:pipe\[13\].dd\|Adder:subBOO\|Ci~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.925 ns" { divStage:pipe[13].dd|Adder:subBOO|Ci~6 divStage:pipe[13].dd|Adder:subBOO|Ci~7 } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.150 ns) 4.982 ns divStage:pipe\[13\].dd\|Adder:subBOO\|Ci~8 9 COMB LCCOMB_X36_Y20_N10 2 " "Info: 9: + IC(0.255 ns) + CELL(0.150 ns) = 4.982 ns; Loc. = LCCOMB_X36_Y20_N10; Fanout = 2; COMB Node = 'divStage:pipe\[13\].dd\|Adder:subBOO\|Ci~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.405 ns" { divStage:pipe[13].dd|Adder:subBOO|Ci~7 divStage:pipe[13].dd|Adder:subBOO|Ci~8 } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.150 ns) 5.391 ns divStage:pipe\[13\].dd\|Adder:subBOO\|Ci~9 10 COMB LCCOMB_X36_Y20_N28 3 " "Info: 10: + IC(0.259 ns) + CELL(0.150 ns) = 5.391 ns; Loc. = LCCOMB_X36_Y20_N28; Fanout = 3; COMB Node = 'divStage:pipe\[13\].dd\|Adder:subBOO\|Ci~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.409 ns" { divStage:pipe[13].dd|Adder:subBOO|Ci~8 divStage:pipe[13].dd|Adder:subBOO|Ci~9 } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.753 ns) + CELL(0.150 ns) 6.294 ns divStage:pipe\[13\].dd\|Adder:subBOO\|Ci~10 11 COMB LCCOMB_X35_Y22_N0 1 " "Info: 11: + IC(0.753 ns) + CELL(0.150 ns) = 6.294 ns; Loc. = LCCOMB_X35_Y22_N0; Fanout = 1; COMB Node = 'divStage:pipe\[13\].dd\|Adder:subBOO\|Ci~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.903 ns" { divStage:pipe[13].dd|Adder:subBOO|Ci~9 divStage:pipe[13].dd|Adder:subBOO|Ci~10 } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.150 ns) 6.696 ns divStage:pipe\[13\].dd\|Adder:subBOO\|Ci~11 12 COMB LCCOMB_X35_Y22_N12 3 " "Info: 12: + IC(0.252 ns) + CELL(0.150 ns) = 6.696 ns; Loc. = LCCOMB_X35_Y22_N12; Fanout = 3; COMB Node = 'divStage:pipe\[13\].dd\|Adder:subBOO\|Ci~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.402 ns" { divStage:pipe[13].dd|Adder:subBOO|Ci~10 divStage:pipe[13].dd|Adder:subBOO|Ci~11 } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.150 ns) 7.108 ns divStage:pipe\[13\].dd\|Adder:subBOO\|Ci~12 13 COMB LCCOMB_X35_Y22_N26 2 " "Info: 13: + IC(0.262 ns) + CELL(0.150 ns) = 7.108 ns; Loc. = LCCOMB_X35_Y22_N26; Fanout = 2; COMB Node = 'divStage:pipe\[13\].dd\|Adder:subBOO\|Ci~12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.412 ns" { divStage:pipe[13].dd|Adder:subBOO|Ci~11 divStage:pipe[13].dd|Adder:subBOO|Ci~12 } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.150 ns) 7.514 ns divStage:pipe\[13\].dd\|Adder:subBOO\|Ci~13 14 COMB LCCOMB_X35_Y22_N4 3 " "Info: 14: + IC(0.256 ns) + CELL(0.150 ns) = 7.514 ns; Loc. = LCCOMB_X35_Y22_N4; Fanout = 3; COMB Node = 'divStage:pipe\[13\].dd\|Adder:subBOO\|Ci~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.406 ns" { divStage:pipe[13].dd|Adder:subBOO|Ci~12 divStage:pipe[13].dd|Adder:subBOO|Ci~13 } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.438 ns) + CELL(0.150 ns) 8.102 ns divStage:pipe\[13\].dd\|Adder:subBOO\|Ci~14 15 COMB LCCOMB_X34_Y22_N30 2 " "Info: 15: + IC(0.438 ns) + CELL(0.150 ns) = 8.102 ns; Loc. = LCCOMB_X34_Y22_N30; Fanout = 2; COMB Node = 'divStage:pipe\[13\].dd\|Adder:subBOO\|Ci~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.588 ns" { divStage:pipe[13].dd|Adder:subBOO|Ci~13 divStage:pipe[13].dd|Adder:subBOO|Ci~14 } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.150 ns) 8.508 ns divStage:pipe\[13\].dd\|Adder:subBOO\|Ci~15 16 COMB LCCOMB_X34_Y22_N0 1 " "Info: 16: + IC(0.256 ns) + CELL(0.150 ns) = 8.508 ns; Loc. = LCCOMB_X34_Y22_N0; Fanout = 1; COMB Node = 'divStage:pipe\[13\].dd\|Adder:subBOO\|Ci~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.406 ns" { divStage:pipe[13].dd|Adder:subBOO|Ci~14 divStage:pipe[13].dd|Adder:subBOO|Ci~15 } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.150 ns) 8.902 ns divStage:pipe\[13\].dd\|Adder:subBOO\|Ci\[6\]~16 17 COMB LCCOMB_X34_Y22_N10 3 " "Info: 17: + IC(0.244 ns) + CELL(0.150 ns) = 8.902 ns; Loc. = LCCOMB_X34_Y22_N10; Fanout = 3; COMB Node = 'divStage:pipe\[13\].dd\|Adder:subBOO\|Ci\[6\]~16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.394 ns" { divStage:pipe[13].dd|Adder:subBOO|Ci~15 divStage:pipe[13].dd|Adder:subBOO|Ci[6]~16 } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.150 ns) 9.303 ns divStage:pipe\[13\].dd\|Adder:subBOO\|Ci\[6\]~17 18 COMB LCCOMB_X34_Y22_N28 2 " "Info: 18: + IC(0.251 ns) + CELL(0.150 ns) = 9.303 ns; Loc. = LCCOMB_X34_Y22_N28; Fanout = 2; COMB Node = 'divStage:pipe\[13\].dd\|Adder:subBOO\|Ci\[6\]~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { divStage:pipe[13].dd|Adder:subBOO|Ci[6]~16 divStage:pipe[13].dd|Adder:subBOO|Ci[6]~17 } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.150 ns) 9.702 ns divStage:pipe\[13\].dd\|Adder:subBOO\|Ci\[6\]~18 19 COMB LCCOMB_X34_Y22_N22 2 " "Info: 19: + IC(0.249 ns) + CELL(0.150 ns) = 9.702 ns; Loc. = LCCOMB_X34_Y22_N22; Fanout = 2; COMB Node = 'divStage:pipe\[13\].dd\|Adder:subBOO\|Ci\[6\]~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { divStage:pipe[13].dd|Adder:subBOO|Ci[6]~17 divStage:pipe[13].dd|Adder:subBOO|Ci[6]~18 } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.752 ns) + CELL(0.150 ns) 10.604 ns divStage:pipe\[13\].dd\|Adder:subBOO\|FourBitSlice:my_slice2\|C\[1\] 20 COMB LCCOMB_X33_Y21_N10 3 " "Info: 20: + IC(0.752 ns) + CELL(0.150 ns) = 10.604 ns; Loc. = LCCOMB_X33_Y21_N10; Fanout = 3; COMB Node = 'divStage:pipe\[13\].dd\|Adder:subBOO\|FourBitSlice:my_slice2\|C\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.902 ns" { divStage:pipe[13].dd|Adder:subBOO|Ci[6]~18 divStage:pipe[13].dd|Adder:subBOO|FourBitSlice:my_slice2|C[1] } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.794 ns) + CELL(0.150 ns) 11.548 ns divStage:pipe\[13\].dd\|Adder:subBOO\|FourBitSlice:my_slice2\|C\[2\] 21 COMB LCCOMB_X34_Y18_N6 1 " "Info: 21: + IC(0.794 ns) + CELL(0.150 ns) = 11.548 ns; Loc. = LCCOMB_X34_Y18_N6; Fanout = 1; COMB Node = 'divStage:pipe\[13\].dd\|Adder:subBOO\|FourBitSlice:my_slice2\|C\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.944 ns" { divStage:pipe[13].dd|Adder:subBOO|FourBitSlice:my_slice2|C[1] divStage:pipe[13].dd|Adder:subBOO|FourBitSlice:my_slice2|C[2] } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.150 ns) 11.938 ns divStage:pipe\[13\].dd\|Adder:subBOO\|FourBitSlice:my_slice2\|out~0 22 COMB LCCOMB_X34_Y18_N28 1 " "Info: 22: + IC(0.240 ns) + CELL(0.150 ns) = 11.938 ns; Loc. = LCCOMB_X34_Y18_N28; Fanout = 1; COMB Node = 'divStage:pipe\[13\].dd\|Adder:subBOO\|FourBitSlice:my_slice2\|out~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.390 ns" { divStage:pipe[13].dd|Adder:subBOO|FourBitSlice:my_slice2|C[2] divStage:pipe[13].dd|Adder:subBOO|FourBitSlice:my_slice2|out~0 } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.755 ns) + CELL(0.150 ns) 12.843 ns divStage:pipe\[13\].dd\|selectZZ~5 23 COMB LCCOMB_X35_Y20_N30 4 " "Info: 23: + IC(0.755 ns) + CELL(0.150 ns) = 12.843 ns; Loc. = LCCOMB_X35_Y20_N30; Fanout = 4; COMB Node = 'divStage:pipe\[13\].dd\|selectZZ~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.905 ns" { divStage:pipe[13].dd|Adder:subBOO|FourBitSlice:my_slice2|out~0 divStage:pipe[13].dd|selectZZ~5 } "NODE_NAME" } } { "../divStage.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/divStage.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.431 ns) + CELL(0.149 ns) 13.423 ns DFFx:pipe\[14\].DivBitNum\[29\].div_rem\|q~1 24 COMB LCCOMB_X34_Y20_N18 43 " "Info: 24: + IC(0.431 ns) + CELL(0.149 ns) = 13.423 ns; Loc. = LCCOMB_X34_Y20_N18; Fanout = 43; COMB Node = 'DFFx:pipe\[14\].DivBitNum\[29\].div_rem\|q~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.580 ns" { divStage:pipe[13].dd|selectZZ~5 DFFx:pipe[14].DivBitNum[29].div_rem|q~1 } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.804 ns) + CELL(0.150 ns) 14.377 ns divStage:pipe\[13\].dd\|newRem\[7\]~87 25 COMB LCCOMB_X33_Y19_N2 1 " "Info: 25: + IC(0.804 ns) + CELL(0.150 ns) = 14.377 ns; Loc. = LCCOMB_X33_Y19_N2; Fanout = 1; COMB Node = 'divStage:pipe\[13\].dd\|newRem\[7\]~87'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.954 ns" { DFFx:pipe[14].DivBitNum[29].div_rem|q~1 divStage:pipe[13].dd|newRem[7]~87 } "NODE_NAME" } } { "../divStage.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/divStage.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 14.770 ns divStage:pipe\[13\].dd\|newRem\[7\]~88 26 COMB LCCOMB_X33_Y19_N12 1 " "Info: 26: + IC(0.243 ns) + CELL(0.150 ns) = 14.770 ns; Loc. = LCCOMB_X33_Y19_N12; Fanout = 1; COMB Node = 'divStage:pipe\[13\].dd\|newRem\[7\]~88'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { divStage:pipe[13].dd|newRem[7]~87 divStage:pipe[13].dd|newRem[7]~88 } "NODE_NAME" } } { "../divStage.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/divStage.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.790 ns) + CELL(0.275 ns) 15.835 ns divStage:pipe\[13\].dd\|newRem\[7\]~91 27 COMB LCCOMB_X34_Y16_N12 1 " "Info: 27: + IC(0.790 ns) + CELL(0.275 ns) = 15.835 ns; Loc. = LCCOMB_X34_Y16_N12; Fanout = 1; COMB Node = 'divStage:pipe\[13\].dd\|newRem\[7\]~91'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.065 ns" { divStage:pipe[13].dd|newRem[7]~88 divStage:pipe[13].dd|newRem[7]~91 } "NODE_NAME" } } { "../divStage.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/divStage.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 15.919 ns DFFx:pipe\[14\].DivBitNum\[7\].div_rem\|q 28 REG LCFF_X34_Y16_N13 6 " "Info: 28: + IC(0.000 ns) + CELL(0.084 ns) = 15.919 ns; Loc. = LCFF_X34_Y16_N13; Fanout = 6; REG Node = 'DFFx:pipe\[14\].DivBitNum\[7\].div_rem\|q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { divStage:pipe[13].dd|newRem[7]~91 DFFx:pipe[14].DivBitNum[7].div_rem|q } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.394 ns ( 27.60 % ) " "Info: Total cell delay = 4.394 ns ( 27.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.525 ns ( 72.40 % ) " "Info: Total interconnect delay = 11.525 ns ( 72.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.919 ns" { DFFx:pipe[13].DivBitNum[6].div_BOZ|q divStage:pipe[13].dd|Adder:subBOO|FourBitSlice:loop1[1].my_slice|C[3] divStage:pipe[13].dd|Adder:subBOO|Ci~2 divStage:pipe[13].dd|Adder:subBOO|Ci~3 divStage:pipe[13].dd|Adder:subBOO|Ci~4 divStage:pipe[13].dd|Adder:subBOO|Ci~5 divStage:pipe[13].dd|Adder:subBOO|Ci~6 divStage:pipe[13].dd|Adder:subBOO|Ci~7 divStage:pipe[13].dd|Adder:subBOO|Ci~8 divStage:pipe[13].dd|Adder:subBOO|Ci~9 divStage:pipe[13].dd|Adder:subBOO|Ci~10 divStage:pipe[13].dd|Adder:subBOO|Ci~11 divStage:pipe[13].dd|Adder:subBOO|Ci~12 divStage:pipe[13].dd|Adder:subBOO|Ci~13 divStage:pipe[13].dd|Adder:subBOO|Ci~14 divStage:pipe[13].dd|Adder:subBOO|Ci~15 divStage:pipe[13].dd|Adder:subBOO|Ci[6]~16 divStage:pipe[13].dd|Adder:subBOO|Ci[6]~17 divStage:pipe[13].dd|Adder:subBOO|Ci[6]~18 divStage:pipe[13].dd|Adder:subBOO|FourBitSlice:my_slice2|C[1] divStage:pipe[13].dd|Adder:subBOO|FourBitSlice:my_slice2|C[2] divStage:pipe[13].dd|Adder:subBOO|FourBitSlice:my_slice2|out~0 divStage:pipe[13].dd|selectZZ~5 DFFx:pipe[14].DivBitNum[29].div_rem|q~1 divStage:pipe[13].dd|newRem[7]~87 divStage:pipe[13].dd|newRem[7]~88 divStage:pipe[13].dd|newRem[7]~91 DFFx:pipe[14].DivBitNum[7].div_rem|q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "15.919 ns" { DFFx:pipe[13].DivBitNum[6].div_BOZ|q {} divStage:pipe[13].dd|Adder:subBOO|FourBitSlice:loop1[1].my_slice|C[3] {} divStage:pipe[13].dd|Adder:subBOO|Ci~2 {} divStage:pipe[13].dd|Adder:subBOO|Ci~3 {} divStage:pipe[13].dd|Adder:subBOO|Ci~4 {} divStage:pipe[13].dd|Adder:subBOO|Ci~5 {} divStage:pipe[13].dd|Adder:subBOO|Ci~6 {} divStage:pipe[13].dd|Adder:subBOO|Ci~7 {} divStage:pipe[13].dd|Adder:subBOO|Ci~8 {} divStage:pipe[13].dd|Adder:subBOO|Ci~9 {} divStage:pipe[13].dd|Adder:subBOO|Ci~10 {} divStage:pipe[13].dd|Adder:subBOO|Ci~11 {} divStage:pipe[13].dd|Adder:subBOO|Ci~12 {} divStage:pipe[13].dd|Adder:subBOO|Ci~13 {} divStage:pipe[13].dd|Adder:subBOO|Ci~14 {} divStage:pipe[13].dd|Adder:subBOO|Ci~15 {} divStage:pipe[13].dd|Adder:subBOO|Ci[6]~16 {} divStage:pipe[13].dd|Adder:subBOO|Ci[6]~17 {} divStage:pipe[13].dd|Adder:subBOO|Ci[6]~18 {} divStage:pipe[13].dd|Adder:subBOO|FourBitSlice:my_slice2|C[1] {} divStage:pipe[13].dd|Adder:subBOO|FourBitSlice:my_slice2|C[2] {} divStage:pipe[13].dd|Adder:subBOO|FourBitSlice:my_slice2|out~0 {} divStage:pipe[13].dd|selectZZ~5 {} DFFx:pipe[14].DivBitNum[29].div_rem|q~1 {} divStage:pipe[13].dd|newRem[7]~87 {} divStage:pipe[13].dd|newRem[7]~88 {} divStage:pipe[13].dd|newRem[7]~91 {} DFFx:pipe[14].DivBitNum[7].div_rem|q {} } { 0.000ns 0.344ns 1.107ns 0.253ns 0.251ns 0.257ns 0.254ns 0.775ns 0.255ns 0.259ns 0.753ns 0.252ns 0.262ns 0.256ns 0.438ns 0.256ns 0.244ns 0.251ns 0.249ns 0.752ns 0.794ns 0.240ns 0.755ns 0.431ns 0.804ns 0.243ns 0.790ns 0.000ns } { 0.000ns 0.436ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.149ns 0.150ns 0.150ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.002 ns - Smallest " "Info: - Smallest clock skew is -0.002 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.664 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.664 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "multiplierTimingTester.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/multiplierTimingTester.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock~clkctrl 2 COMB CLKCTRL_G3 3198 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 3198; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "multiplierTimingTester.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/multiplierTimingTester.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.010 ns) + CELL(0.537 ns) 2.664 ns DFFx:pipe\[14\].DivBitNum\[7\].div_rem\|q 3 REG LCFF_X34_Y16_N13 6 " "Info: 3: + IC(1.010 ns) + CELL(0.537 ns) = 2.664 ns; Loc. = LCFF_X34_Y16_N13; Fanout = 6; REG Node = 'DFFx:pipe\[14\].DivBitNum\[7\].div_rem\|q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.547 ns" { clock~clkctrl DFFx:pipe[14].DivBitNum[7].div_rem|q } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.66 % ) " "Info: Total cell delay = 1.536 ns ( 57.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.128 ns ( 42.34 % ) " "Info: Total interconnect delay = 1.128 ns ( 42.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.664 ns" { clock clock~clkctrl DFFx:pipe[14].DivBitNum[7].div_rem|q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.664 ns" { clock {} clock~combout {} clock~clkctrl {} DFFx:pipe[14].DivBitNum[7].div_rem|q {} } { 0.000ns 0.000ns 0.118ns 1.010ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.666 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 2.666 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "multiplierTimingTester.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/multiplierTimingTester.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock~clkctrl 2 COMB CLKCTRL_G3 3198 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 3198; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "multiplierTimingTester.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/multiplierTimingTester.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.537 ns) 2.666 ns DFFx:pipe\[13\].DivBitNum\[6\].div_BOZ\|q 3 REG LCFF_X33_Y20_N7 6 " "Info: 3: + IC(1.012 ns) + CELL(0.537 ns) = 2.666 ns; Loc. = LCFF_X33_Y20_N7; Fanout = 6; REG Node = 'DFFx:pipe\[13\].DivBitNum\[6\].div_BOZ\|q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { clock~clkctrl DFFx:pipe[13].DivBitNum[6].div_BOZ|q } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.61 % ) " "Info: Total cell delay = 1.536 ns ( 57.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.130 ns ( 42.39 % ) " "Info: Total interconnect delay = 1.130 ns ( 42.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.666 ns" { clock clock~clkctrl DFFx:pipe[13].DivBitNum[6].div_BOZ|q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.666 ns" { clock {} clock~combout {} clock~clkctrl {} DFFx:pipe[13].DivBitNum[6].div_BOZ|q {} } { 0.000ns 0.000ns 0.118ns 1.012ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.664 ns" { clock clock~clkctrl DFFx:pipe[14].DivBitNum[7].div_rem|q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.664 ns" { clock {} clock~combout {} clock~clkctrl {} DFFx:pipe[14].DivBitNum[7].div_rem|q {} } { 0.000ns 0.000ns 0.118ns 1.010ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.666 ns" { clock clock~clkctrl DFFx:pipe[13].DivBitNum[6].div_BOZ|q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.666 ns" { clock {} clock~combout {} clock~clkctrl {} DFFx:pipe[13].DivBitNum[6].div_BOZ|q {} } { 0.000ns 0.000ns 0.118ns 1.012ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 71 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 71 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.919 ns" { DFFx:pipe[13].DivBitNum[6].div_BOZ|q divStage:pipe[13].dd|Adder:subBOO|FourBitSlice:loop1[1].my_slice|C[3] divStage:pipe[13].dd|Adder:subBOO|Ci~2 divStage:pipe[13].dd|Adder:subBOO|Ci~3 divStage:pipe[13].dd|Adder:subBOO|Ci~4 divStage:pipe[13].dd|Adder:subBOO|Ci~5 divStage:pipe[13].dd|Adder:subBOO|Ci~6 divStage:pipe[13].dd|Adder:subBOO|Ci~7 divStage:pipe[13].dd|Adder:subBOO|Ci~8 divStage:pipe[13].dd|Adder:subBOO|Ci~9 divStage:pipe[13].dd|Adder:subBOO|Ci~10 divStage:pipe[13].dd|Adder:subBOO|Ci~11 divStage:pipe[13].dd|Adder:subBOO|Ci~12 divStage:pipe[13].dd|Adder:subBOO|Ci~13 divStage:pipe[13].dd|Adder:subBOO|Ci~14 divStage:pipe[13].dd|Adder:subBOO|Ci~15 divStage:pipe[13].dd|Adder:subBOO|Ci[6]~16 divStage:pipe[13].dd|Adder:subBOO|Ci[6]~17 divStage:pipe[13].dd|Adder:subBOO|Ci[6]~18 divStage:pipe[13].dd|Adder:subBOO|FourBitSlice:my_slice2|C[1] divStage:pipe[13].dd|Adder:subBOO|FourBitSlice:my_slice2|C[2] divStage:pipe[13].dd|Adder:subBOO|FourBitSlice:my_slice2|out~0 divStage:pipe[13].dd|selectZZ~5 DFFx:pipe[14].DivBitNum[29].div_rem|q~1 divStage:pipe[13].dd|newRem[7]~87 divStage:pipe[13].dd|newRem[7]~88 divStage:pipe[13].dd|newRem[7]~91 DFFx:pipe[14].DivBitNum[7].div_rem|q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "15.919 ns" { DFFx:pipe[13].DivBitNum[6].div_BOZ|q {} divStage:pipe[13].dd|Adder:subBOO|FourBitSlice:loop1[1].my_slice|C[3] {} divStage:pipe[13].dd|Adder:subBOO|Ci~2 {} divStage:pipe[13].dd|Adder:subBOO|Ci~3 {} divStage:pipe[13].dd|Adder:subBOO|Ci~4 {} divStage:pipe[13].dd|Adder:subBOO|Ci~5 {} divStage:pipe[13].dd|Adder:subBOO|Ci~6 {} divStage:pipe[13].dd|Adder:subBOO|Ci~7 {} divStage:pipe[13].dd|Adder:subBOO|Ci~8 {} divStage:pipe[13].dd|Adder:subBOO|Ci~9 {} divStage:pipe[13].dd|Adder:subBOO|Ci~10 {} divStage:pipe[13].dd|Adder:subBOO|Ci~11 {} divStage:pipe[13].dd|Adder:subBOO|Ci~12 {} divStage:pipe[13].dd|Adder:subBOO|Ci~13 {} divStage:pipe[13].dd|Adder:subBOO|Ci~14 {} divStage:pipe[13].dd|Adder:subBOO|Ci~15 {} divStage:pipe[13].dd|Adder:subBOO|Ci[6]~16 {} divStage:pipe[13].dd|Adder:subBOO|Ci[6]~17 {} divStage:pipe[13].dd|Adder:subBOO|Ci[6]~18 {} divStage:pipe[13].dd|Adder:subBOO|FourBitSlice:my_slice2|C[1] {} divStage:pipe[13].dd|Adder:subBOO|FourBitSlice:my_slice2|C[2] {} divStage:pipe[13].dd|Adder:subBOO|FourBitSlice:my_slice2|out~0 {} divStage:pipe[13].dd|selectZZ~5 {} DFFx:pipe[14].DivBitNum[29].div_rem|q~1 {} divStage:pipe[13].dd|newRem[7]~87 {} divStage:pipe[13].dd|newRem[7]~88 {} divStage:pipe[13].dd|newRem[7]~91 {} DFFx:pipe[14].DivBitNum[7].div_rem|q {} } { 0.000ns 0.344ns 1.107ns 0.253ns 0.251ns 0.257ns 0.254ns 0.775ns 0.255ns 0.259ns 0.753ns 0.252ns 0.262ns 0.256ns 0.438ns 0.256ns 0.244ns 0.251ns 0.249ns 0.752ns 0.794ns 0.240ns 0.755ns 0.431ns 0.804ns 0.243ns 0.790ns 0.000ns } { 0.000ns 0.436ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.149ns 0.150ns 0.150ns 0.275ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.664 ns" { clock clock~clkctrl DFFx:pipe[14].DivBitNum[7].div_rem|q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.664 ns" { clock {} clock~combout {} clock~clkctrl {} DFFx:pipe[14].DivBitNum[7].div_rem|q {} } { 0.000ns 0.000ns 0.118ns 1.010ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.666 ns" { clock clock~clkctrl DFFx:pipe[13].DivBitNum[6].div_BOZ|q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.666 ns" { clock {} clock~combout {} clock~clkctrl {} DFFx:pipe[13].DivBitNum[6].div_BOZ|q {} } { 0.000ns 0.000ns 0.118ns 1.012ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "DFFx:pipe\[1\].DivBitNum\[28\].div_BOO2\|q data_operandB\[1\] clock 25.455 ns register " "Info: tsu for register \"DFFx:pipe\[1\].DivBitNum\[28\].div_BOO2\|q\" (data pin = \"data_operandB\[1\]\", clock pin = \"clock\") is 25.455 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "28.170 ns + Longest pin register " "Info: + Longest pin to register delay is 28.170 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns data_operandB\[1\] 1 PIN PIN_V3 11 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V3; Fanout = 11; PIN Node = 'data_operandB\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_operandB[1] } "NODE_NAME" } } { "multiplierTimingTester.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/multiplierTimingTester.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.695 ns) + CELL(0.398 ns) 6.945 ns DivisionSetup:pipe\[0\].divOne\|Adder:botsNeg\|Ci~0 2 COMB LCCOMB_X25_Y12_N18 10 " "Info: 2: + IC(5.695 ns) + CELL(0.398 ns) = 6.945 ns; Loc. = LCCOMB_X25_Y12_N18; Fanout = 10; COMB Node = 'DivisionSetup:pipe\[0\].divOne\|Adder:botsNeg\|Ci~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.093 ns" { data_operandB[1] DivisionSetup:pipe[0].divOne|Adder:botsNeg|Ci~0 } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.150 ns) 7.351 ns DivisionSetup:pipe\[0\].divOne\|Adder:botsNeg\|FourBitSlice:loop1\[1\].my_slice\|C~4 3 COMB LCCOMB_X25_Y12_N4 7 " "Info: 3: + IC(0.256 ns) + CELL(0.150 ns) = 7.351 ns; Loc. = LCCOMB_X25_Y12_N4; Fanout = 7; COMB Node = 'DivisionSetup:pipe\[0\].divOne\|Adder:botsNeg\|FourBitSlice:loop1\[1\].my_slice\|C~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.406 ns" { DivisionSetup:pipe[0].divOne|Adder:botsNeg|Ci~0 DivisionSetup:pipe[0].divOne|Adder:botsNeg|FourBitSlice:loop1[1].my_slice|C~4 } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.725 ns) + CELL(0.275 ns) 8.351 ns DivisionSetup:pipe\[0\].divOne\|Adder:botsNeg\|FourBitSlice:loop1\[1\].my_slice\|C~5 4 COMB LCCOMB_X28_Y12_N26 10 " "Info: 4: + IC(0.725 ns) + CELL(0.275 ns) = 8.351 ns; Loc. = LCCOMB_X28_Y12_N26; Fanout = 10; COMB Node = 'DivisionSetup:pipe\[0\].divOne\|Adder:botsNeg\|FourBitSlice:loop1\[1\].my_slice\|C~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { DivisionSetup:pipe[0].divOne|Adder:botsNeg|FourBitSlice:loop1[1].my_slice|C~4 DivisionSetup:pipe[0].divOne|Adder:botsNeg|FourBitSlice:loop1[1].my_slice|C~5 } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.773 ns) + CELL(0.150 ns) 9.274 ns DivisionSetup:pipe\[0\].divOne\|Adder:botsNeg\|FourBitSlice:loop1\[2\].my_slice\|C~3 5 COMB LCCOMB_X27_Y14_N14 14 " "Info: 5: + IC(0.773 ns) + CELL(0.150 ns) = 9.274 ns; Loc. = LCCOMB_X27_Y14_N14; Fanout = 14; COMB Node = 'DivisionSetup:pipe\[0\].divOne\|Adder:botsNeg\|FourBitSlice:loop1\[2\].my_slice\|C~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.923 ns" { DivisionSetup:pipe[0].divOne|Adder:botsNeg|FourBitSlice:loop1[1].my_slice|C~5 DivisionSetup:pipe[0].divOne|Adder:botsNeg|FourBitSlice:loop1[2].my_slice|C~3 } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.771 ns) + CELL(0.436 ns) 10.481 ns DivisionSetup:pipe\[0\].divOne\|Adder:botsNeg\|FourBitSlice:loop1\[2\].my_slice\|C~2 6 COMB LCCOMB_X25_Y14_N30 4 " "Info: 6: + IC(0.771 ns) + CELL(0.436 ns) = 10.481 ns; Loc. = LCCOMB_X25_Y14_N30; Fanout = 4; COMB Node = 'DivisionSetup:pipe\[0\].divOne\|Adder:botsNeg\|FourBitSlice:loop1\[2\].my_slice\|C~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.207 ns" { DivisionSetup:pipe[0].divOne|Adder:botsNeg|FourBitSlice:loop1[2].my_slice|C~3 DivisionSetup:pipe[0].divOne|Adder:botsNeg|FourBitSlice:loop1[2].my_slice|C~2 } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.456 ns) + CELL(0.419 ns) 13.356 ns DivisionSetup:pipe\[0\].divOne\|Adder:botsNeg\|FourBitSlice:loop1\[3\].my_slice\|C~0 7 COMB LCCOMB_X49_Y16_N22 3 " "Info: 7: + IC(2.456 ns) + CELL(0.419 ns) = 13.356 ns; Loc. = LCCOMB_X49_Y16_N22; Fanout = 3; COMB Node = 'DivisionSetup:pipe\[0\].divOne\|Adder:botsNeg\|FourBitSlice:loop1\[3\].my_slice\|C~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.875 ns" { DivisionSetup:pipe[0].divOne|Adder:botsNeg|FourBitSlice:loop1[2].my_slice|C~2 DivisionSetup:pipe[0].divOne|Adder:botsNeg|FourBitSlice:loop1[3].my_slice|C~0 } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.150 ns) 13.764 ns DivisionSetup:pipe\[0\].divOne\|Adder:threeOZ\|FourBitSlice:loop1\[3\].my_slice\|P\[1\]~1 8 COMB LCCOMB_X49_Y16_N30 2 " "Info: 8: + IC(0.258 ns) + CELL(0.150 ns) = 13.764 ns; Loc. = LCCOMB_X49_Y16_N30; Fanout = 2; COMB Node = 'DivisionSetup:pipe\[0\].divOne\|Adder:threeOZ\|FourBitSlice:loop1\[3\].my_slice\|P\[1\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.408 ns" { DivisionSetup:pipe[0].divOne|Adder:botsNeg|FourBitSlice:loop1[3].my_slice|C~0 DivisionSetup:pipe[0].divOne|Adder:threeOZ|FourBitSlice:loop1[3].my_slice|P[1]~1 } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(0.438 ns) 16.102 ns DivisionSetup:pipe\[0\].divOne\|Adder:threeOZ\|Ci~21 9 COMB LCCOMB_X27_Y16_N22 2 " "Info: 9: + IC(1.900 ns) + CELL(0.438 ns) = 16.102 ns; Loc. = LCCOMB_X27_Y16_N22; Fanout = 2; COMB Node = 'DivisionSetup:pipe\[0\].divOne\|Adder:threeOZ\|Ci~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.338 ns" { DivisionSetup:pipe[0].divOne|Adder:threeOZ|FourBitSlice:loop1[3].my_slice|P[1]~1 DivisionSetup:pipe[0].divOne|Adder:threeOZ|Ci~21 } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.407 ns) + CELL(0.419 ns) 17.928 ns DivisionSetup:pipe\[0\].divOne\|Adder:threeOZ\|Ci~22 10 COMB LCCOMB_X49_Y16_N18 3 " "Info: 10: + IC(1.407 ns) + CELL(0.419 ns) = 17.928 ns; Loc. = LCCOMB_X49_Y16_N18; Fanout = 3; COMB Node = 'DivisionSetup:pipe\[0\].divOne\|Adder:threeOZ\|Ci~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.826 ns" { DivisionSetup:pipe[0].divOne|Adder:threeOZ|Ci~21 DivisionSetup:pipe[0].divOne|Adder:threeOZ|Ci~22 } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.457 ns) + CELL(0.150 ns) 18.535 ns DivisionSetup:pipe\[0\].divOne\|Adder:threeOZ\|Ci~23 11 COMB LCCOMB_X50_Y16_N28 2 " "Info: 11: + IC(0.457 ns) + CELL(0.150 ns) = 18.535 ns; Loc. = LCCOMB_X50_Y16_N28; Fanout = 2; COMB Node = 'DivisionSetup:pipe\[0\].divOne\|Adder:threeOZ\|Ci~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.607 ns" { DivisionSetup:pipe[0].divOne|Adder:threeOZ|Ci~22 DivisionSetup:pipe[0].divOne|Adder:threeOZ|Ci~23 } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.687 ns) + CELL(0.275 ns) 19.497 ns DivisionSetup:pipe\[0\].divOne\|Adder:threeOZ\|Ci~24 12 COMB LCCOMB_X51_Y16_N6 2 " "Info: 12: + IC(0.687 ns) + CELL(0.275 ns) = 19.497 ns; Loc. = LCCOMB_X51_Y16_N6; Fanout = 2; COMB Node = 'DivisionSetup:pipe\[0\].divOne\|Adder:threeOZ\|Ci~24'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.962 ns" { DivisionSetup:pipe[0].divOne|Adder:threeOZ|Ci~23 DivisionSetup:pipe[0].divOne|Adder:threeOZ|Ci~24 } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.755 ns) + CELL(0.150 ns) 20.402 ns DivisionSetup:pipe\[0\].divOne\|Adder:threeOZ\|Ci~25 13 COMB LCCOMB_X50_Y20_N16 3 " "Info: 13: + IC(0.755 ns) + CELL(0.150 ns) = 20.402 ns; Loc. = LCCOMB_X50_Y20_N16; Fanout = 3; COMB Node = 'DivisionSetup:pipe\[0\].divOne\|Adder:threeOZ\|Ci~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.905 ns" { DivisionSetup:pipe[0].divOne|Adder:threeOZ|Ci~24 DivisionSetup:pipe[0].divOne|Adder:threeOZ|Ci~25 } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.275 ns) 20.942 ns DivisionSetup:pipe\[0\].divOne\|Adder:threeOZ\|Ci~26 14 COMB LCCOMB_X50_Y20_N10 2 " "Info: 14: + IC(0.265 ns) + CELL(0.275 ns) = 20.942 ns; Loc. = LCCOMB_X50_Y20_N10; Fanout = 2; COMB Node = 'DivisionSetup:pipe\[0\].divOne\|Adder:threeOZ\|Ci~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.540 ns" { DivisionSetup:pipe[0].divOne|Adder:threeOZ|Ci~25 DivisionSetup:pipe[0].divOne|Adder:threeOZ|Ci~26 } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.476 ns) + CELL(0.438 ns) 21.856 ns DivisionSetup:pipe\[0\].divOne\|Adder:threeOZ\|Ci\[5\]~27 15 COMB LCCOMB_X51_Y20_N28 2 " "Info: 15: + IC(0.476 ns) + CELL(0.438 ns) = 21.856 ns; Loc. = LCCOMB_X51_Y20_N28; Fanout = 2; COMB Node = 'DivisionSetup:pipe\[0\].divOne\|Adder:threeOZ\|Ci\[5\]~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.914 ns" { DivisionSetup:pipe[0].divOne|Adder:threeOZ|Ci~26 DivisionSetup:pipe[0].divOne|Adder:threeOZ|Ci[5]~27 } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.420 ns) 22.528 ns DivisionSetup:pipe\[0\].divOne\|Adder:threeOZ\|Ci\[5\]~28 16 COMB LCCOMB_X51_Y20_N22 3 " "Info: 16: + IC(0.252 ns) + CELL(0.420 ns) = 22.528 ns; Loc. = LCCOMB_X51_Y20_N22; Fanout = 3; COMB Node = 'DivisionSetup:pipe\[0\].divOne\|Adder:threeOZ\|Ci\[5\]~28'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.672 ns" { DivisionSetup:pipe[0].divOne|Adder:threeOZ|Ci[5]~27 DivisionSetup:pipe[0].divOne|Adder:threeOZ|Ci[5]~28 } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.714 ns) + CELL(0.420 ns) 23.662 ns DivisionSetup:pipe\[0\].divOne\|Adder:threeOZ\|Ci\[5\]~29 17 COMB LCCOMB_X54_Y20_N8 2 " "Info: 17: + IC(0.714 ns) + CELL(0.420 ns) = 23.662 ns; Loc. = LCCOMB_X54_Y20_N8; Fanout = 2; COMB Node = 'DivisionSetup:pipe\[0\].divOne\|Adder:threeOZ\|Ci\[5\]~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.134 ns" { DivisionSetup:pipe[0].divOne|Adder:threeOZ|Ci[5]~28 DivisionSetup:pipe[0].divOne|Adder:threeOZ|Ci[5]~29 } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.275 ns) 24.194 ns DivisionSetup:pipe\[0\].divOne\|Adder:threeOZ\|FourBitSlice:loop1\[6\].my_slice\|C~0 18 COMB LCCOMB_X54_Y20_N16 2 " "Info: 18: + IC(0.257 ns) + CELL(0.275 ns) = 24.194 ns; Loc. = LCCOMB_X54_Y20_N16; Fanout = 2; COMB Node = 'DivisionSetup:pipe\[0\].divOne\|Adder:threeOZ\|FourBitSlice:loop1\[6\].my_slice\|C~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.532 ns" { DivisionSetup:pipe[0].divOne|Adder:threeOZ|Ci[5]~29 DivisionSetup:pipe[0].divOne|Adder:threeOZ|FourBitSlice:loop1[6].my_slice|C~0 } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.272 ns) + CELL(0.438 ns) 24.904 ns DivisionSetup:pipe\[0\].divOne\|Adder:threeOZ\|FourBitSlice:loop1\[6\].my_slice\|C\[3\] 19 COMB LCCOMB_X54_Y20_N30 3 " "Info: 19: + IC(0.272 ns) + CELL(0.438 ns) = 24.904 ns; Loc. = LCCOMB_X54_Y20_N30; Fanout = 3; COMB Node = 'DivisionSetup:pipe\[0\].divOne\|Adder:threeOZ\|FourBitSlice:loop1\[6\].my_slice\|C\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.710 ns" { DivisionSetup:pipe[0].divOne|Adder:threeOZ|FourBitSlice:loop1[6].my_slice|C~0 DivisionSetup:pipe[0].divOne|Adder:threeOZ|FourBitSlice:loop1[6].my_slice|C[3] } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.773 ns) + CELL(0.150 ns) 25.827 ns DivisionSetup:pipe\[0\].divOne\|Adder:threeOZ\|FourBitSlice:my_slice2\|C~0 20 COMB LCCOMB_X53_Y16_N2 2 " "Info: 20: + IC(0.773 ns) + CELL(0.150 ns) = 25.827 ns; Loc. = LCCOMB_X53_Y16_N2; Fanout = 2; COMB Node = 'DivisionSetup:pipe\[0\].divOne\|Adder:threeOZ\|FourBitSlice:my_slice2\|C~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.923 ns" { DivisionSetup:pipe[0].divOne|Adder:threeOZ|FourBitSlice:loop1[6].my_slice|C[3] DivisionSetup:pipe[0].divOne|Adder:threeOZ|FourBitSlice:my_slice2|C~0 } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.930 ns) + CELL(0.419 ns) 27.176 ns DivisionSetup:pipe\[0\].divOne\|Adder:threeOZ\|FourBitSlice:my_slice2\|C\[2\] 21 COMB LCCOMB_X45_Y16_N2 2 " "Info: 21: + IC(0.930 ns) + CELL(0.419 ns) = 27.176 ns; Loc. = LCCOMB_X45_Y16_N2; Fanout = 2; COMB Node = 'DivisionSetup:pipe\[0\].divOne\|Adder:threeOZ\|FourBitSlice:my_slice2\|C\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.349 ns" { DivisionSetup:pipe[0].divOne|Adder:threeOZ|FourBitSlice:my_slice2|C~0 DivisionSetup:pipe[0].divOne|Adder:threeOZ|FourBitSlice:my_slice2|C[2] } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.473 ns) + CELL(0.437 ns) 28.086 ns DivisionSetup:pipe\[0\].divOne\|Adder:threeOZ\|FourBitSlice:my_slice2\|out\[3\] 22 COMB LCCOMB_X45_Y16_N20 1 " "Info: 22: + IC(0.473 ns) + CELL(0.437 ns) = 28.086 ns; Loc. = LCCOMB_X45_Y16_N20; Fanout = 1; COMB Node = 'DivisionSetup:pipe\[0\].divOne\|Adder:threeOZ\|FourBitSlice:my_slice2\|out\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.910 ns" { DivisionSetup:pipe[0].divOne|Adder:threeOZ|FourBitSlice:my_slice2|C[2] DivisionSetup:pipe[0].divOne|Adder:threeOZ|FourBitSlice:my_slice2|out[3] } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 28.170 ns DFFx:pipe\[1\].DivBitNum\[28\].div_BOO2\|q 23 REG LCFF_X45_Y16_N21 2 " "Info: 23: + IC(0.000 ns) + CELL(0.084 ns) = 28.170 ns; Loc. = LCFF_X45_Y16_N21; Fanout = 2; REG Node = 'DFFx:pipe\[1\].DivBitNum\[28\].div_BOO2\|q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { DivisionSetup:pipe[0].divOne|Adder:threeOZ|FourBitSlice:my_slice2|out[3] DFFx:pipe[1].DivBitNum[28].div_BOO2|q } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.618 ns ( 27.04 % ) " "Info: Total cell delay = 7.618 ns ( 27.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "20.552 ns ( 72.96 % ) " "Info: Total interconnect delay = 20.552 ns ( 72.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "28.170 ns" { data_operandB[1] DivisionSetup:pipe[0].divOne|Adder:botsNeg|Ci~0 DivisionSetup:pipe[0].divOne|Adder:botsNeg|FourBitSlice:loop1[1].my_slice|C~4 DivisionSetup:pipe[0].divOne|Adder:botsNeg|FourBitSlice:loop1[1].my_slice|C~5 DivisionSetup:pipe[0].divOne|Adder:botsNeg|FourBitSlice:loop1[2].my_slice|C~3 DivisionSetup:pipe[0].divOne|Adder:botsNeg|FourBitSlice:loop1[2].my_slice|C~2 DivisionSetup:pipe[0].divOne|Adder:botsNeg|FourBitSlice:loop1[3].my_slice|C~0 DivisionSetup:pipe[0].divOne|Adder:threeOZ|FourBitSlice:loop1[3].my_slice|P[1]~1 DivisionSetup:pipe[0].divOne|Adder:threeOZ|Ci~21 DivisionSetup:pipe[0].divOne|Adder:threeOZ|Ci~22 DivisionSetup:pipe[0].divOne|Adder:threeOZ|Ci~23 DivisionSetup:pipe[0].divOne|Adder:threeOZ|Ci~24 DivisionSetup:pipe[0].divOne|Adder:threeOZ|Ci~25 DivisionSetup:pipe[0].divOne|Adder:threeOZ|Ci~26 DivisionSetup:pipe[0].divOne|Adder:threeOZ|Ci[5]~27 DivisionSetup:pipe[0].divOne|Adder:threeOZ|Ci[5]~28 DivisionSetup:pipe[0].divOne|Adder:threeOZ|Ci[5]~29 DivisionSetup:pipe[0].divOne|Adder:threeOZ|FourBitSlice:loop1[6].my_slice|C~0 DivisionSetup:pipe[0].divOne|Adder:threeOZ|FourBitSlice:loop1[6].my_slice|C[3] DivisionSetup:pipe[0].divOne|Adder:threeOZ|FourBitSlice:my_slice2|C~0 DivisionSetup:pipe[0].divOne|Adder:threeOZ|FourBitSlice:my_slice2|C[2] DivisionSetup:pipe[0].divOne|Adder:threeOZ|FourBitSlice:my_slice2|out[3] DFFx:pipe[1].DivBitNum[28].div_BOO2|q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "28.170 ns" { data_operandB[1] {} data_operandB[1]~combout {} DivisionSetup:pipe[0].divOne|Adder:botsNeg|Ci~0 {} DivisionSetup:pipe[0].divOne|Adder:botsNeg|FourBitSlice:loop1[1].my_slice|C~4 {} DivisionSetup:pipe[0].divOne|Adder:botsNeg|FourBitSlice:loop1[1].my_slice|C~5 {} DivisionSetup:pipe[0].divOne|Adder:botsNeg|FourBitSlice:loop1[2].my_slice|C~3 {} DivisionSetup:pipe[0].divOne|Adder:botsNeg|FourBitSlice:loop1[2].my_slice|C~2 {} DivisionSetup:pipe[0].divOne|Adder:botsNeg|FourBitSlice:loop1[3].my_slice|C~0 {} DivisionSetup:pipe[0].divOne|Adder:threeOZ|FourBitSlice:loop1[3].my_slice|P[1]~1 {} DivisionSetup:pipe[0].divOne|Adder:threeOZ|Ci~21 {} DivisionSetup:pipe[0].divOne|Adder:threeOZ|Ci~22 {} DivisionSetup:pipe[0].divOne|Adder:threeOZ|Ci~23 {} DivisionSetup:pipe[0].divOne|Adder:threeOZ|Ci~24 {} DivisionSetup:pipe[0].divOne|Adder:threeOZ|Ci~25 {} DivisionSetup:pipe[0].divOne|Adder:threeOZ|Ci~26 {} DivisionSetup:pipe[0].divOne|Adder:threeOZ|Ci[5]~27 {} DivisionSetup:pipe[0].divOne|Adder:threeOZ|Ci[5]~28 {} DivisionSetup:pipe[0].divOne|Adder:threeOZ|Ci[5]~29 {} DivisionSetup:pipe[0].divOne|Adder:threeOZ|FourBitSlice:loop1[6].my_slice|C~0 {} DivisionSetup:pipe[0].divOne|Adder:threeOZ|FourBitSlice:loop1[6].my_slice|C[3] {} DivisionSetup:pipe[0].divOne|Adder:threeOZ|FourBitSlice:my_slice2|C~0 {} DivisionSetup:pipe[0].divOne|Adder:threeOZ|FourBitSlice:my_slice2|C[2] {} DivisionSetup:pipe[0].divOne|Adder:threeOZ|FourBitSlice:my_slice2|out[3] {} DFFx:pipe[1].DivBitNum[28].div_BOO2|q {} } { 0.000ns 0.000ns 5.695ns 0.256ns 0.725ns 0.773ns 0.771ns 2.456ns 0.258ns 1.900ns 1.407ns 0.457ns 0.687ns 0.755ns 0.265ns 0.476ns 0.252ns 0.714ns 0.257ns 0.272ns 0.773ns 0.930ns 0.473ns 0.000ns } { 0.000ns 0.852ns 0.398ns 0.150ns 0.275ns 0.150ns 0.436ns 0.419ns 0.150ns 0.438ns 0.419ns 0.150ns 0.275ns 0.150ns 0.275ns 0.438ns 0.420ns 0.420ns 0.275ns 0.438ns 0.150ns 0.419ns 0.437ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 71 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.679 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.679 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "multiplierTimingTester.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/multiplierTimingTester.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock~clkctrl 2 COMB CLKCTRL_G3 3198 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 3198; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "multiplierTimingTester.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/multiplierTimingTester.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.537 ns) 2.679 ns DFFx:pipe\[1\].DivBitNum\[28\].div_BOO2\|q 3 REG LCFF_X45_Y16_N21 2 " "Info: 3: + IC(1.025 ns) + CELL(0.537 ns) = 2.679 ns; Loc. = LCFF_X45_Y16_N21; Fanout = 2; REG Node = 'DFFx:pipe\[1\].DivBitNum\[28\].div_BOO2\|q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { clock~clkctrl DFFx:pipe[1].DivBitNum[28].div_BOO2|q } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.33 % ) " "Info: Total cell delay = 1.536 ns ( 57.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.143 ns ( 42.67 % ) " "Info: Total interconnect delay = 1.143 ns ( 42.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.679 ns" { clock clock~clkctrl DFFx:pipe[1].DivBitNum[28].div_BOO2|q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.679 ns" { clock {} clock~combout {} clock~clkctrl {} DFFx:pipe[1].DivBitNum[28].div_BOO2|q {} } { 0.000ns 0.000ns 0.118ns 1.025ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "28.170 ns" { data_operandB[1] DivisionSetup:pipe[0].divOne|Adder:botsNeg|Ci~0 DivisionSetup:pipe[0].divOne|Adder:botsNeg|FourBitSlice:loop1[1].my_slice|C~4 DivisionSetup:pipe[0].divOne|Adder:botsNeg|FourBitSlice:loop1[1].my_slice|C~5 DivisionSetup:pipe[0].divOne|Adder:botsNeg|FourBitSlice:loop1[2].my_slice|C~3 DivisionSetup:pipe[0].divOne|Adder:botsNeg|FourBitSlice:loop1[2].my_slice|C~2 DivisionSetup:pipe[0].divOne|Adder:botsNeg|FourBitSlice:loop1[3].my_slice|C~0 DivisionSetup:pipe[0].divOne|Adder:threeOZ|FourBitSlice:loop1[3].my_slice|P[1]~1 DivisionSetup:pipe[0].divOne|Adder:threeOZ|Ci~21 DivisionSetup:pipe[0].divOne|Adder:threeOZ|Ci~22 DivisionSetup:pipe[0].divOne|Adder:threeOZ|Ci~23 DivisionSetup:pipe[0].divOne|Adder:threeOZ|Ci~24 DivisionSetup:pipe[0].divOne|Adder:threeOZ|Ci~25 DivisionSetup:pipe[0].divOne|Adder:threeOZ|Ci~26 DivisionSetup:pipe[0].divOne|Adder:threeOZ|Ci[5]~27 DivisionSetup:pipe[0].divOne|Adder:threeOZ|Ci[5]~28 DivisionSetup:pipe[0].divOne|Adder:threeOZ|Ci[5]~29 DivisionSetup:pipe[0].divOne|Adder:threeOZ|FourBitSlice:loop1[6].my_slice|C~0 DivisionSetup:pipe[0].divOne|Adder:threeOZ|FourBitSlice:loop1[6].my_slice|C[3] DivisionSetup:pipe[0].divOne|Adder:threeOZ|FourBitSlice:my_slice2|C~0 DivisionSetup:pipe[0].divOne|Adder:threeOZ|FourBitSlice:my_slice2|C[2] DivisionSetup:pipe[0].divOne|Adder:threeOZ|FourBitSlice:my_slice2|out[3] DFFx:pipe[1].DivBitNum[28].div_BOO2|q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "28.170 ns" { data_operandB[1] {} data_operandB[1]~combout {} DivisionSetup:pipe[0].divOne|Adder:botsNeg|Ci~0 {} DivisionSetup:pipe[0].divOne|Adder:botsNeg|FourBitSlice:loop1[1].my_slice|C~4 {} DivisionSetup:pipe[0].divOne|Adder:botsNeg|FourBitSlice:loop1[1].my_slice|C~5 {} DivisionSetup:pipe[0].divOne|Adder:botsNeg|FourBitSlice:loop1[2].my_slice|C~3 {} DivisionSetup:pipe[0].divOne|Adder:botsNeg|FourBitSlice:loop1[2].my_slice|C~2 {} DivisionSetup:pipe[0].divOne|Adder:botsNeg|FourBitSlice:loop1[3].my_slice|C~0 {} DivisionSetup:pipe[0].divOne|Adder:threeOZ|FourBitSlice:loop1[3].my_slice|P[1]~1 {} DivisionSetup:pipe[0].divOne|Adder:threeOZ|Ci~21 {} DivisionSetup:pipe[0].divOne|Adder:threeOZ|Ci~22 {} DivisionSetup:pipe[0].divOne|Adder:threeOZ|Ci~23 {} DivisionSetup:pipe[0].divOne|Adder:threeOZ|Ci~24 {} DivisionSetup:pipe[0].divOne|Adder:threeOZ|Ci~25 {} DivisionSetup:pipe[0].divOne|Adder:threeOZ|Ci~26 {} DivisionSetup:pipe[0].divOne|Adder:threeOZ|Ci[5]~27 {} DivisionSetup:pipe[0].divOne|Adder:threeOZ|Ci[5]~28 {} DivisionSetup:pipe[0].divOne|Adder:threeOZ|Ci[5]~29 {} DivisionSetup:pipe[0].divOne|Adder:threeOZ|FourBitSlice:loop1[6].my_slice|C~0 {} DivisionSetup:pipe[0].divOne|Adder:threeOZ|FourBitSlice:loop1[6].my_slice|C[3] {} DivisionSetup:pipe[0].divOne|Adder:threeOZ|FourBitSlice:my_slice2|C~0 {} DivisionSetup:pipe[0].divOne|Adder:threeOZ|FourBitSlice:my_slice2|C[2] {} DivisionSetup:pipe[0].divOne|Adder:threeOZ|FourBitSlice:my_slice2|out[3] {} DFFx:pipe[1].DivBitNum[28].div_BOO2|q {} } { 0.000ns 0.000ns 5.695ns 0.256ns 0.725ns 0.773ns 0.771ns 2.456ns 0.258ns 1.900ns 1.407ns 0.457ns 0.687ns 0.755ns 0.265ns 0.476ns 0.252ns 0.714ns 0.257ns 0.272ns 0.773ns 0.930ns 0.473ns 0.000ns } { 0.000ns 0.852ns 0.398ns 0.150ns 0.275ns 0.150ns 0.436ns 0.419ns 0.150ns 0.438ns 0.419ns 0.150ns 0.275ns 0.150ns 0.275ns 0.438ns 0.420ns 0.420ns 0.275ns 0.438ns 0.150ns 0.419ns 0.437ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.679 ns" { clock clock~clkctrl DFFx:pipe[1].DivBitNum[28].div_BOO2|q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.679 ns" { clock {} clock~combout {} clock~clkctrl {} DFFx:pipe[1].DivBitNum[28].div_BOO2|q {} } { 0.000ns 0.000ns 0.118ns 1.025ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock data_result\[2\] DFFx:pipe\[16\].DivBitNumLast\[1\].div_rem\|q 32.035 ns register " "Info: tco from clock \"clock\" to destination pin \"data_result\[2\]\" through register \"DFFx:pipe\[16\].DivBitNumLast\[1\].div_rem\|q\" is 32.035 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.671 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 2.671 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "multiplierTimingTester.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/multiplierTimingTester.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock~clkctrl 2 COMB CLKCTRL_G3 3198 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 3198; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "multiplierTimingTester.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/multiplierTimingTester.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.017 ns) + CELL(0.537 ns) 2.671 ns DFFx:pipe\[16\].DivBitNumLast\[1\].div_rem\|q 3 REG LCFF_X37_Y16_N21 1 " "Info: 3: + IC(1.017 ns) + CELL(0.537 ns) = 2.671 ns; Loc. = LCFF_X37_Y16_N21; Fanout = 1; REG Node = 'DFFx:pipe\[16\].DivBitNumLast\[1\].div_rem\|q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.554 ns" { clock~clkctrl DFFx:pipe[16].DivBitNumLast[1].div_rem|q } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.51 % ) " "Info: Total cell delay = 1.536 ns ( 57.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.135 ns ( 42.49 % ) " "Info: Total interconnect delay = 1.135 ns ( 42.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { clock clock~clkctrl DFFx:pipe[16].DivBitNumLast[1].div_rem|q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.671 ns" { clock {} clock~combout {} clock~clkctrl {} DFFx:pipe[16].DivBitNumLast[1].div_rem|q {} } { 0.000ns 0.000ns 0.118ns 1.017ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 71 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "29.114 ns + Longest register pin " "Info: + Longest register to pin delay is 29.114 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DFFx:pipe\[16\].DivBitNumLast\[1\].div_rem\|q 1 REG LCFF_X37_Y16_N21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X37_Y16_N21; Fanout = 1; REG Node = 'DFFx:pipe\[16\].DivBitNumLast\[1\].div_rem\|q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DFFx:pipe[16].DivBitNumLast[1].div_rem|q } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.019 ns) + CELL(0.438 ns) 1.457 ns lastDiv:pipe\[16\].ld\|Adder:subBOZ\|Ci~0 2 COMB LCCOMB_X40_Y15_N2 1 " "Info: 2: + IC(1.019 ns) + CELL(0.438 ns) = 1.457 ns; Loc. = LCCOMB_X40_Y15_N2; Fanout = 1; COMB Node = 'lastDiv:pipe\[16\].ld\|Adder:subBOZ\|Ci~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.457 ns" { DFFx:pipe[16].DivBitNumLast[1].div_rem|q lastDiv:pipe[16].ld|Adder:subBOZ|Ci~0 } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.150 ns) 1.846 ns lastDiv:pipe\[16\].ld\|Adder:subBOZ\|Ci~1 3 COMB LCCOMB_X40_Y15_N6 1 " "Info: 3: + IC(0.239 ns) + CELL(0.150 ns) = 1.846 ns; Loc. = LCCOMB_X40_Y15_N6; Fanout = 1; COMB Node = 'lastDiv:pipe\[16\].ld\|Adder:subBOZ\|Ci~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.389 ns" { lastDiv:pipe[16].ld|Adder:subBOZ|Ci~0 lastDiv:pipe[16].ld|Adder:subBOZ|Ci~1 } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.150 ns) 2.241 ns lastDiv:pipe\[16\].ld\|Adder:subBOZ\|Ci~2 4 COMB LCCOMB_X40_Y15_N16 1 " "Info: 4: + IC(0.245 ns) + CELL(0.150 ns) = 2.241 ns; Loc. = LCCOMB_X40_Y15_N16; Fanout = 1; COMB Node = 'lastDiv:pipe\[16\].ld\|Adder:subBOZ\|Ci~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.395 ns" { lastDiv:pipe[16].ld|Adder:subBOZ|Ci~1 lastDiv:pipe[16].ld|Adder:subBOZ|Ci~2 } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.459 ns) + CELL(0.420 ns) 3.120 ns lastDiv:pipe\[16\].ld\|Adder:subBOZ\|Ci~3 5 COMB LCCOMB_X41_Y15_N24 1 " "Info: 5: + IC(0.459 ns) + CELL(0.420 ns) = 3.120 ns; Loc. = LCCOMB_X41_Y15_N24; Fanout = 1; COMB Node = 'lastDiv:pipe\[16\].ld\|Adder:subBOZ\|Ci~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.879 ns" { lastDiv:pipe[16].ld|Adder:subBOZ|Ci~2 lastDiv:pipe[16].ld|Adder:subBOZ|Ci~3 } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.438 ns) 3.827 ns lastDiv:pipe\[16\].ld\|Adder:subBOZ\|Ci~4 6 COMB LCCOMB_X41_Y15_N10 1 " "Info: 6: + IC(0.269 ns) + CELL(0.438 ns) = 3.827 ns; Loc. = LCCOMB_X41_Y15_N10; Fanout = 1; COMB Node = 'lastDiv:pipe\[16\].ld\|Adder:subBOZ\|Ci~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.707 ns" { lastDiv:pipe[16].ld|Adder:subBOZ|Ci~3 lastDiv:pipe[16].ld|Adder:subBOZ|Ci~4 } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.150 ns) 4.223 ns lastDiv:pipe\[16\].ld\|Adder:subBOZ\|Ci~5 7 COMB LCCOMB_X41_Y15_N2 1 " "Info: 7: + IC(0.246 ns) + CELL(0.150 ns) = 4.223 ns; Loc. = LCCOMB_X41_Y15_N2; Fanout = 1; COMB Node = 'lastDiv:pipe\[16\].ld\|Adder:subBOZ\|Ci~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { lastDiv:pipe[16].ld|Adder:subBOZ|Ci~4 lastDiv:pipe[16].ld|Adder:subBOZ|Ci~5 } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.749 ns) + CELL(0.150 ns) 5.122 ns lastDiv:pipe\[16\].ld\|Adder:subBOZ\|Ci~6 8 COMB LCCOMB_X41_Y18_N28 1 " "Info: 8: + IC(0.749 ns) + CELL(0.150 ns) = 5.122 ns; Loc. = LCCOMB_X41_Y18_N28; Fanout = 1; COMB Node = 'lastDiv:pipe\[16\].ld\|Adder:subBOZ\|Ci~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.899 ns" { lastDiv:pipe[16].ld|Adder:subBOZ|Ci~5 lastDiv:pipe[16].ld|Adder:subBOZ|Ci~6 } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.420 ns) 5.794 ns lastDiv:pipe\[16\].ld\|Adder:subBOZ\|Ci~7 9 COMB LCCOMB_X41_Y18_N22 1 " "Info: 9: + IC(0.252 ns) + CELL(0.420 ns) = 5.794 ns; Loc. = LCCOMB_X41_Y18_N22; Fanout = 1; COMB Node = 'lastDiv:pipe\[16\].ld\|Adder:subBOZ\|Ci~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.672 ns" { lastDiv:pipe[16].ld|Adder:subBOZ|Ci~6 lastDiv:pipe[16].ld|Adder:subBOZ|Ci~7 } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.150 ns) 6.190 ns lastDiv:pipe\[16\].ld\|Adder:subBOZ\|Ci~8 10 COMB LCCOMB_X41_Y18_N24 1 " "Info: 10: + IC(0.246 ns) + CELL(0.150 ns) = 6.190 ns; Loc. = LCCOMB_X41_Y18_N24; Fanout = 1; COMB Node = 'lastDiv:pipe\[16\].ld\|Adder:subBOZ\|Ci~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { lastDiv:pipe[16].ld|Adder:subBOZ|Ci~7 lastDiv:pipe[16].ld|Adder:subBOZ|Ci~8 } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.438 ns) 6.888 ns lastDiv:pipe\[16\].ld\|Adder:subBOZ\|Ci~9 11 COMB LCCOMB_X41_Y18_N26 1 " "Info: 11: + IC(0.260 ns) + CELL(0.438 ns) = 6.888 ns; Loc. = LCCOMB_X41_Y18_N26; Fanout = 1; COMB Node = 'lastDiv:pipe\[16\].ld\|Adder:subBOZ\|Ci~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.698 ns" { lastDiv:pipe[16].ld|Adder:subBOZ|Ci~8 lastDiv:pipe[16].ld|Adder:subBOZ|Ci~9 } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.465 ns) + CELL(0.438 ns) 7.791 ns lastDiv:pipe\[16\].ld\|Adder:subBOZ\|Ci~10 12 COMB LCCOMB_X41_Y18_N14 1 " "Info: 12: + IC(0.465 ns) + CELL(0.438 ns) = 7.791 ns; Loc. = LCCOMB_X41_Y18_N14; Fanout = 1; COMB Node = 'lastDiv:pipe\[16\].ld\|Adder:subBOZ\|Ci~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.903 ns" { lastDiv:pipe[16].ld|Adder:subBOZ|Ci~9 lastDiv:pipe[16].ld|Adder:subBOZ|Ci~10 } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.381 ns) + CELL(0.150 ns) 8.322 ns lastDiv:pipe\[16\].ld\|Adder:subBOZ\|Ci~11 13 COMB LCCOMB_X42_Y18_N30 1 " "Info: 13: + IC(0.381 ns) + CELL(0.150 ns) = 8.322 ns; Loc. = LCCOMB_X42_Y18_N30; Fanout = 1; COMB Node = 'lastDiv:pipe\[16\].ld\|Adder:subBOZ\|Ci~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.531 ns" { lastDiv:pipe[16].ld|Adder:subBOZ|Ci~10 lastDiv:pipe[16].ld|Adder:subBOZ|Ci~11 } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.420 ns) 8.994 ns lastDiv:pipe\[16\].ld\|Adder:subBOZ\|Ci~12 14 COMB LCCOMB_X42_Y18_N28 1 " "Info: 14: + IC(0.252 ns) + CELL(0.420 ns) = 8.994 ns; Loc. = LCCOMB_X42_Y18_N28; Fanout = 1; COMB Node = 'lastDiv:pipe\[16\].ld\|Adder:subBOZ\|Ci~12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.672 ns" { lastDiv:pipe[16].ld|Adder:subBOZ|Ci~11 lastDiv:pipe[16].ld|Adder:subBOZ|Ci~12 } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.420 ns) 9.668 ns lastDiv:pipe\[16\].ld\|Adder:subBOZ\|Ci~13 15 COMB LCCOMB_X42_Y18_N2 1 " "Info: 15: + IC(0.254 ns) + CELL(0.420 ns) = 9.668 ns; Loc. = LCCOMB_X42_Y18_N2; Fanout = 1; COMB Node = 'lastDiv:pipe\[16\].ld\|Adder:subBOZ\|Ci~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.674 ns" { lastDiv:pipe[16].ld|Adder:subBOZ|Ci~12 lastDiv:pipe[16].ld|Adder:subBOZ|Ci~13 } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.458 ns) + CELL(0.150 ns) 10.276 ns lastDiv:pipe\[16\].ld\|Adder:subBOZ\|Ci~14 16 COMB LCCOMB_X43_Y18_N24 1 " "Info: 16: + IC(0.458 ns) + CELL(0.150 ns) = 10.276 ns; Loc. = LCCOMB_X43_Y18_N24; Fanout = 1; COMB Node = 'lastDiv:pipe\[16\].ld\|Adder:subBOZ\|Ci~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.608 ns" { lastDiv:pipe[16].ld|Adder:subBOZ|Ci~13 lastDiv:pipe[16].ld|Adder:subBOZ|Ci~14 } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.273 ns) + CELL(0.438 ns) 10.987 ns lastDiv:pipe\[16\].ld\|Adder:subBOZ\|Ci~15 17 COMB LCCOMB_X43_Y18_N14 1 " "Info: 17: + IC(0.273 ns) + CELL(0.438 ns) = 10.987 ns; Loc. = LCCOMB_X43_Y18_N14; Fanout = 1; COMB Node = 'lastDiv:pipe\[16\].ld\|Adder:subBOZ\|Ci~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.711 ns" { lastDiv:pipe[16].ld|Adder:subBOZ|Ci~14 lastDiv:pipe[16].ld|Adder:subBOZ|Ci~15 } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.420 ns) 11.657 ns lastDiv:pipe\[16\].ld\|Adder:subBOZ\|Ci~16 18 COMB LCCOMB_X43_Y18_N18 1 " "Info: 18: + IC(0.250 ns) + CELL(0.420 ns) = 11.657 ns; Loc. = LCCOMB_X43_Y18_N18; Fanout = 1; COMB Node = 'lastDiv:pipe\[16\].ld\|Adder:subBOZ\|Ci~16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.670 ns" { lastDiv:pipe[16].ld|Adder:subBOZ|Ci~15 lastDiv:pipe[16].ld|Adder:subBOZ|Ci~16 } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.242 ns) + CELL(0.150 ns) 12.049 ns lastDiv:pipe\[16\].ld\|Adder:subBOZ\|Ci~17 19 COMB LCCOMB_X43_Y18_N20 1 " "Info: 19: + IC(0.242 ns) + CELL(0.150 ns) = 12.049 ns; Loc. = LCCOMB_X43_Y18_N20; Fanout = 1; COMB Node = 'lastDiv:pipe\[16\].ld\|Adder:subBOZ\|Ci~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.392 ns" { lastDiv:pipe[16].ld|Adder:subBOZ|Ci~16 lastDiv:pipe[16].ld|Adder:subBOZ|Ci~17 } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.754 ns) + CELL(0.150 ns) 12.953 ns lastDiv:pipe\[16\].ld\|Adder:subBOZ\|Ci~18 20 COMB LCCOMB_X44_Y14_N0 1 " "Info: 20: + IC(0.754 ns) + CELL(0.150 ns) = 12.953 ns; Loc. = LCCOMB_X44_Y14_N0; Fanout = 1; COMB Node = 'lastDiv:pipe\[16\].ld\|Adder:subBOZ\|Ci~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.904 ns" { lastDiv:pipe[16].ld|Adder:subBOZ|Ci~17 lastDiv:pipe[16].ld|Adder:subBOZ|Ci~18 } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.236 ns) + CELL(0.150 ns) 13.339 ns lastDiv:pipe\[16\].ld\|Adder:subBOZ\|Ci~19 21 COMB LCCOMB_X44_Y14_N2 1 " "Info: 21: + IC(0.236 ns) + CELL(0.150 ns) = 13.339 ns; Loc. = LCCOMB_X44_Y14_N2; Fanout = 1; COMB Node = 'lastDiv:pipe\[16\].ld\|Adder:subBOZ\|Ci~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.386 ns" { lastDiv:pipe[16].ld|Adder:subBOZ|Ci~18 lastDiv:pipe[16].ld|Adder:subBOZ|Ci~19 } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.432 ns) + CELL(0.150 ns) 13.921 ns lastDiv:pipe\[16\].ld\|Adder:subBOZ\|Ci~20 22 COMB LCCOMB_X43_Y14_N14 1 " "Info: 22: + IC(0.432 ns) + CELL(0.150 ns) = 13.921 ns; Loc. = LCCOMB_X43_Y14_N14; Fanout = 1; COMB Node = 'lastDiv:pipe\[16\].ld\|Adder:subBOZ\|Ci~20'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.582 ns" { lastDiv:pipe[16].ld|Adder:subBOZ|Ci~19 lastDiv:pipe[16].ld|Adder:subBOZ|Ci~20 } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.686 ns) + CELL(0.150 ns) 14.757 ns lastDiv:pipe\[16\].ld\|Adder:subBOZ\|Ci~21 23 COMB LCCOMB_X43_Y14_N30 1 " "Info: 23: + IC(0.686 ns) + CELL(0.150 ns) = 14.757 ns; Loc. = LCCOMB_X43_Y14_N30; Fanout = 1; COMB Node = 'lastDiv:pipe\[16\].ld\|Adder:subBOZ\|Ci~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.836 ns" { lastDiv:pipe[16].ld|Adder:subBOZ|Ci~20 lastDiv:pipe[16].ld|Adder:subBOZ|Ci~21 } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.411 ns) + CELL(0.150 ns) 15.318 ns lastDiv:pipe\[16\].ld\|Adder:subBOZ\|FourBitSlice:my_slice2\|C\[3\]~1 24 COMB LCCOMB_X42_Y14_N20 1 " "Info: 24: + IC(0.411 ns) + CELL(0.150 ns) = 15.318 ns; Loc. = LCCOMB_X42_Y14_N20; Fanout = 1; COMB Node = 'lastDiv:pipe\[16\].ld\|Adder:subBOZ\|FourBitSlice:my_slice2\|C\[3\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.561 ns" { lastDiv:pipe[16].ld|Adder:subBOZ|Ci~21 lastDiv:pipe[16].ld|Adder:subBOZ|FourBitSlice:my_slice2|C[3]~1 } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.438 ns) 16.023 ns lastDiv:pipe\[16\].ld\|Adder:subBOZ\|FourBitSlice:my_slice2\|C\[3\]~2 25 COMB LCCOMB_X42_Y14_N22 1 " "Info: 25: + IC(0.267 ns) + CELL(0.438 ns) = 16.023 ns; Loc. = LCCOMB_X42_Y14_N22; Fanout = 1; COMB Node = 'lastDiv:pipe\[16\].ld\|Adder:subBOZ\|FourBitSlice:my_slice2\|C\[3\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.705 ns" { lastDiv:pipe[16].ld|Adder:subBOZ|FourBitSlice:my_slice2|C[3]~1 lastDiv:pipe[16].ld|Adder:subBOZ|FourBitSlice:my_slice2|C[3]~2 } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.741 ns) + CELL(0.438 ns) 17.202 ns lastDiv:pipe\[16\].ld\|Adder:subBOZ\|FourBitSlice:my_slice2\|C\[3\]~3 26 COMB LCCOMB_X43_Y15_N14 1 " "Info: 26: + IC(0.741 ns) + CELL(0.438 ns) = 17.202 ns; Loc. = LCCOMB_X43_Y15_N14; Fanout = 1; COMB Node = 'lastDiv:pipe\[16\].ld\|Adder:subBOZ\|FourBitSlice:my_slice2\|C\[3\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.179 ns" { lastDiv:pipe[16].ld|Adder:subBOZ|FourBitSlice:my_slice2|C[3]~2 lastDiv:pipe[16].ld|Adder:subBOZ|FourBitSlice:my_slice2|C[3]~3 } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.393 ns) 17.845 ns lastDiv:pipe\[16\].ld\|Adder:subBOZ\|FourBitSlice:my_slice2\|C\[3\]~4 27 COMB LCCOMB_X43_Y15_N18 1 " "Info: 27: + IC(0.250 ns) + CELL(0.393 ns) = 17.845 ns; Loc. = LCCOMB_X43_Y15_N18; Fanout = 1; COMB Node = 'lastDiv:pipe\[16\].ld\|Adder:subBOZ\|FourBitSlice:my_slice2\|C\[3\]~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.643 ns" { lastDiv:pipe[16].ld|Adder:subBOZ|FourBitSlice:my_slice2|C[3]~3 lastDiv:pipe[16].ld|Adder:subBOZ|FourBitSlice:my_slice2|C[3]~4 } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.420 ns) 18.520 ns lastDiv:pipe\[16\].ld\|Adder:subBOZ\|FourBitSlice:my_slice2\|C\[3\]~6 28 COMB LCCOMB_X43_Y15_N20 1 " "Info: 28: + IC(0.255 ns) + CELL(0.420 ns) = 18.520 ns; Loc. = LCCOMB_X43_Y15_N20; Fanout = 1; COMB Node = 'lastDiv:pipe\[16\].ld\|Adder:subBOZ\|FourBitSlice:my_slice2\|C\[3\]~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { lastDiv:pipe[16].ld|Adder:subBOZ|FourBitSlice:my_slice2|C[3]~4 lastDiv:pipe[16].ld|Adder:subBOZ|FourBitSlice:my_slice2|C[3]~6 } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.717 ns) + CELL(0.150 ns) 19.387 ns lastDiv:pipe\[16\].ld\|Adder:subBOZ\|FourBitSlice:my_slice2\|C\[3\]~7 29 COMB LCCOMB_X42_Y14_N4 1 " "Info: 29: + IC(0.717 ns) + CELL(0.150 ns) = 19.387 ns; Loc. = LCCOMB_X42_Y14_N4; Fanout = 1; COMB Node = 'lastDiv:pipe\[16\].ld\|Adder:subBOZ\|FourBitSlice:my_slice2\|C\[3\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.867 ns" { lastDiv:pipe[16].ld|Adder:subBOZ|FourBitSlice:my_slice2|C[3]~6 lastDiv:pipe[16].ld|Adder:subBOZ|FourBitSlice:my_slice2|C[3]~7 } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.416 ns) 20.050 ns lastDiv:pipe\[16\].ld\|comb~0 30 COMB LCCOMB_X42_Y14_N6 32 " "Info: 30: + IC(0.247 ns) + CELL(0.416 ns) = 20.050 ns; Loc. = LCCOMB_X42_Y14_N6; Fanout = 32; COMB Node = 'lastDiv:pipe\[16\].ld\|comb~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.663 ns" { lastDiv:pipe[16].ld|Adder:subBOZ|FourBitSlice:my_slice2|C[3]~7 lastDiv:pipe[16].ld|comb~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.150 ns) 21.467 ns pipe\[16\].endLoopEverything\[2\].data_mul~1 31 COMB LCCOMB_X44_Y17_N14 1 " "Info: 31: + IC(1.267 ns) + CELL(0.150 ns) = 21.467 ns; Loc. = LCCOMB_X44_Y17_N14; Fanout = 1; COMB Node = 'pipe\[16\].endLoopEverything\[2\].data_mul~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.417 ns" { lastDiv:pipe[16].ld|comb~0 pipe[16].endLoopEverything[2].data_mul~1 } "NODE_NAME" } } { "multiplierTimingTester.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/multiplierTimingTester.v" 84 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.807 ns) + CELL(0.420 ns) 23.694 ns pipe\[16\].endLoopEverything\[2\].data_mul~2 32 COMB LCCOMB_X28_Y18_N28 1 " "Info: 32: + IC(1.807 ns) + CELL(0.420 ns) = 23.694 ns; Loc. = LCCOMB_X28_Y18_N28; Fanout = 1; COMB Node = 'pipe\[16\].endLoopEverything\[2\].data_mul~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.227 ns" { pipe[16].endLoopEverything[2].data_mul~1 pipe[16].endLoopEverything[2].data_mul~2 } "NODE_NAME" } } { "multiplierTimingTester.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/multiplierTimingTester.v" 84 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.612 ns) + CELL(2.808 ns) 29.114 ns data_result\[2\] 33 PIN PIN_AE9 0 " "Info: 33: + IC(2.612 ns) + CELL(2.808 ns) = 29.114 ns; Loc. = PIN_AE9; Fanout = 0; PIN Node = 'data_result\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.420 ns" { pipe[16].endLoopEverything[2].data_mul~2 data_result[2] } "NODE_NAME" } } { "multiplierTimingTester.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/multiplierTimingTester.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "11.873 ns ( 40.78 % ) " "Info: Total cell delay = 11.873 ns ( 40.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "17.241 ns ( 59.22 % ) " "Info: Total interconnect delay = 17.241 ns ( 59.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "29.114 ns" { DFFx:pipe[16].DivBitNumLast[1].div_rem|q lastDiv:pipe[16].ld|Adder:subBOZ|Ci~0 lastDiv:pipe[16].ld|Adder:subBOZ|Ci~1 lastDiv:pipe[16].ld|Adder:subBOZ|Ci~2 lastDiv:pipe[16].ld|Adder:subBOZ|Ci~3 lastDiv:pipe[16].ld|Adder:subBOZ|Ci~4 lastDiv:pipe[16].ld|Adder:subBOZ|Ci~5 lastDiv:pipe[16].ld|Adder:subBOZ|Ci~6 lastDiv:pipe[16].ld|Adder:subBOZ|Ci~7 lastDiv:pipe[16].ld|Adder:subBOZ|Ci~8 lastDiv:pipe[16].ld|Adder:subBOZ|Ci~9 lastDiv:pipe[16].ld|Adder:subBOZ|Ci~10 lastDiv:pipe[16].ld|Adder:subBOZ|Ci~11 lastDiv:pipe[16].ld|Adder:subBOZ|Ci~12 lastDiv:pipe[16].ld|Adder:subBOZ|Ci~13 lastDiv:pipe[16].ld|Adder:subBOZ|Ci~14 lastDiv:pipe[16].ld|Adder:subBOZ|Ci~15 lastDiv:pipe[16].ld|Adder:subBOZ|Ci~16 lastDiv:pipe[16].ld|Adder:subBOZ|Ci~17 lastDiv:pipe[16].ld|Adder:subBOZ|Ci~18 lastDiv:pipe[16].ld|Adder:subBOZ|Ci~19 lastDiv:pipe[16].ld|Adder:subBOZ|Ci~20 lastDiv:pipe[16].ld|Adder:subBOZ|Ci~21 lastDiv:pipe[16].ld|Adder:subBOZ|FourBitSlice:my_slice2|C[3]~1 lastDiv:pipe[16].ld|Adder:subBOZ|FourBitSlice:my_slice2|C[3]~2 lastDiv:pipe[16].ld|Adder:subBOZ|FourBitSlice:my_slice2|C[3]~3 lastDiv:pipe[16].ld|Adder:subBOZ|FourBitSlice:my_slice2|C[3]~4 lastDiv:pipe[16].ld|Adder:subBOZ|FourBitSlice:my_slice2|C[3]~6 lastDiv:pipe[16].ld|Adder:subBOZ|FourBitSlice:my_slice2|C[3]~7 lastDiv:pipe[16].ld|comb~0 pipe[16].endLoopEverything[2].data_mul~1 pipe[16].endLoopEverything[2].data_mul~2 data_result[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "29.114 ns" { DFFx:pipe[16].DivBitNumLast[1].div_rem|q {} lastDiv:pipe[16].ld|Adder:subBOZ|Ci~0 {} lastDiv:pipe[16].ld|Adder:subBOZ|Ci~1 {} lastDiv:pipe[16].ld|Adder:subBOZ|Ci~2 {} lastDiv:pipe[16].ld|Adder:subBOZ|Ci~3 {} lastDiv:pipe[16].ld|Adder:subBOZ|Ci~4 {} lastDiv:pipe[16].ld|Adder:subBOZ|Ci~5 {} lastDiv:pipe[16].ld|Adder:subBOZ|Ci~6 {} lastDiv:pipe[16].ld|Adder:subBOZ|Ci~7 {} lastDiv:pipe[16].ld|Adder:subBOZ|Ci~8 {} lastDiv:pipe[16].ld|Adder:subBOZ|Ci~9 {} lastDiv:pipe[16].ld|Adder:subBOZ|Ci~10 {} lastDiv:pipe[16].ld|Adder:subBOZ|Ci~11 {} lastDiv:pipe[16].ld|Adder:subBOZ|Ci~12 {} lastDiv:pipe[16].ld|Adder:subBOZ|Ci~13 {} lastDiv:pipe[16].ld|Adder:subBOZ|Ci~14 {} lastDiv:pipe[16].ld|Adder:subBOZ|Ci~15 {} lastDiv:pipe[16].ld|Adder:subBOZ|Ci~16 {} lastDiv:pipe[16].ld|Adder:subBOZ|Ci~17 {} lastDiv:pipe[16].ld|Adder:subBOZ|Ci~18 {} lastDiv:pipe[16].ld|Adder:subBOZ|Ci~19 {} lastDiv:pipe[16].ld|Adder:subBOZ|Ci~20 {} lastDiv:pipe[16].ld|Adder:subBOZ|Ci~21 {} lastDiv:pipe[16].ld|Adder:subBOZ|FourBitSlice:my_slice2|C[3]~1 {} lastDiv:pipe[16].ld|Adder:subBOZ|FourBitSlice:my_slice2|C[3]~2 {} lastDiv:pipe[16].ld|Adder:subBOZ|FourBitSlice:my_slice2|C[3]~3 {} lastDiv:pipe[16].ld|Adder:subBOZ|FourBitSlice:my_slice2|C[3]~4 {} lastDiv:pipe[16].ld|Adder:subBOZ|FourBitSlice:my_slice2|C[3]~6 {} lastDiv:pipe[16].ld|Adder:subBOZ|FourBitSlice:my_slice2|C[3]~7 {} lastDiv:pipe[16].ld|comb~0 {} pipe[16].endLoopEverything[2].data_mul~1 {} pipe[16].endLoopEverything[2].data_mul~2 {} data_result[2] {} } { 0.000ns 1.019ns 0.239ns 0.245ns 0.459ns 0.269ns 0.246ns 0.749ns 0.252ns 0.246ns 0.260ns 0.465ns 0.381ns 0.252ns 0.254ns 0.458ns 0.273ns 0.250ns 0.242ns 0.754ns 0.236ns 0.432ns 0.686ns 0.411ns 0.267ns 0.741ns 0.250ns 0.255ns 0.717ns 0.247ns 1.267ns 1.807ns 2.612ns } { 0.000ns 0.438ns 0.150ns 0.150ns 0.420ns 0.438ns 0.150ns 0.150ns 0.420ns 0.150ns 0.438ns 0.438ns 0.150ns 0.420ns 0.420ns 0.150ns 0.438ns 0.420ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.438ns 0.438ns 0.393ns 0.420ns 0.150ns 0.416ns 0.150ns 0.420ns 2.808ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { clock clock~clkctrl DFFx:pipe[16].DivBitNumLast[1].div_rem|q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.671 ns" { clock {} clock~combout {} clock~clkctrl {} DFFx:pipe[16].DivBitNumLast[1].div_rem|q {} } { 0.000ns 0.000ns 0.118ns 1.017ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "29.114 ns" { DFFx:pipe[16].DivBitNumLast[1].div_rem|q lastDiv:pipe[16].ld|Adder:subBOZ|Ci~0 lastDiv:pipe[16].ld|Adder:subBOZ|Ci~1 lastDiv:pipe[16].ld|Adder:subBOZ|Ci~2 lastDiv:pipe[16].ld|Adder:subBOZ|Ci~3 lastDiv:pipe[16].ld|Adder:subBOZ|Ci~4 lastDiv:pipe[16].ld|Adder:subBOZ|Ci~5 lastDiv:pipe[16].ld|Adder:subBOZ|Ci~6 lastDiv:pipe[16].ld|Adder:subBOZ|Ci~7 lastDiv:pipe[16].ld|Adder:subBOZ|Ci~8 lastDiv:pipe[16].ld|Adder:subBOZ|Ci~9 lastDiv:pipe[16].ld|Adder:subBOZ|Ci~10 lastDiv:pipe[16].ld|Adder:subBOZ|Ci~11 lastDiv:pipe[16].ld|Adder:subBOZ|Ci~12 lastDiv:pipe[16].ld|Adder:subBOZ|Ci~13 lastDiv:pipe[16].ld|Adder:subBOZ|Ci~14 lastDiv:pipe[16].ld|Adder:subBOZ|Ci~15 lastDiv:pipe[16].ld|Adder:subBOZ|Ci~16 lastDiv:pipe[16].ld|Adder:subBOZ|Ci~17 lastDiv:pipe[16].ld|Adder:subBOZ|Ci~18 lastDiv:pipe[16].ld|Adder:subBOZ|Ci~19 lastDiv:pipe[16].ld|Adder:subBOZ|Ci~20 lastDiv:pipe[16].ld|Adder:subBOZ|Ci~21 lastDiv:pipe[16].ld|Adder:subBOZ|FourBitSlice:my_slice2|C[3]~1 lastDiv:pipe[16].ld|Adder:subBOZ|FourBitSlice:my_slice2|C[3]~2 lastDiv:pipe[16].ld|Adder:subBOZ|FourBitSlice:my_slice2|C[3]~3 lastDiv:pipe[16].ld|Adder:subBOZ|FourBitSlice:my_slice2|C[3]~4 lastDiv:pipe[16].ld|Adder:subBOZ|FourBitSlice:my_slice2|C[3]~6 lastDiv:pipe[16].ld|Adder:subBOZ|FourBitSlice:my_slice2|C[3]~7 lastDiv:pipe[16].ld|comb~0 pipe[16].endLoopEverything[2].data_mul~1 pipe[16].endLoopEverything[2].data_mul~2 data_result[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "29.114 ns" { DFFx:pipe[16].DivBitNumLast[1].div_rem|q {} lastDiv:pipe[16].ld|Adder:subBOZ|Ci~0 {} lastDiv:pipe[16].ld|Adder:subBOZ|Ci~1 {} lastDiv:pipe[16].ld|Adder:subBOZ|Ci~2 {} lastDiv:pipe[16].ld|Adder:subBOZ|Ci~3 {} lastDiv:pipe[16].ld|Adder:subBOZ|Ci~4 {} lastDiv:pipe[16].ld|Adder:subBOZ|Ci~5 {} lastDiv:pipe[16].ld|Adder:subBOZ|Ci~6 {} lastDiv:pipe[16].ld|Adder:subBOZ|Ci~7 {} lastDiv:pipe[16].ld|Adder:subBOZ|Ci~8 {} lastDiv:pipe[16].ld|Adder:subBOZ|Ci~9 {} lastDiv:pipe[16].ld|Adder:subBOZ|Ci~10 {} lastDiv:pipe[16].ld|Adder:subBOZ|Ci~11 {} lastDiv:pipe[16].ld|Adder:subBOZ|Ci~12 {} lastDiv:pipe[16].ld|Adder:subBOZ|Ci~13 {} lastDiv:pipe[16].ld|Adder:subBOZ|Ci~14 {} lastDiv:pipe[16].ld|Adder:subBOZ|Ci~15 {} lastDiv:pipe[16].ld|Adder:subBOZ|Ci~16 {} lastDiv:pipe[16].ld|Adder:subBOZ|Ci~17 {} lastDiv:pipe[16].ld|Adder:subBOZ|Ci~18 {} lastDiv:pipe[16].ld|Adder:subBOZ|Ci~19 {} lastDiv:pipe[16].ld|Adder:subBOZ|Ci~20 {} lastDiv:pipe[16].ld|Adder:subBOZ|Ci~21 {} lastDiv:pipe[16].ld|Adder:subBOZ|FourBitSlice:my_slice2|C[3]~1 {} lastDiv:pipe[16].ld|Adder:subBOZ|FourBitSlice:my_slice2|C[3]~2 {} lastDiv:pipe[16].ld|Adder:subBOZ|FourBitSlice:my_slice2|C[3]~3 {} lastDiv:pipe[16].ld|Adder:subBOZ|FourBitSlice:my_slice2|C[3]~4 {} lastDiv:pipe[16].ld|Adder:subBOZ|FourBitSlice:my_slice2|C[3]~6 {} lastDiv:pipe[16].ld|Adder:subBOZ|FourBitSlice:my_slice2|C[3]~7 {} lastDiv:pipe[16].ld|comb~0 {} pipe[16].endLoopEverything[2].data_mul~1 {} pipe[16].endLoopEverything[2].data_mul~2 {} data_result[2] {} } { 0.000ns 1.019ns 0.239ns 0.245ns 0.459ns 0.269ns 0.246ns 0.749ns 0.252ns 0.246ns 0.260ns 0.465ns 0.381ns 0.252ns 0.254ns 0.458ns 0.273ns 0.250ns 0.242ns 0.754ns 0.236ns 0.432ns 0.686ns 0.411ns 0.267ns 0.741ns 0.250ns 0.255ns 0.717ns 0.247ns 1.267ns 1.807ns 2.612ns } { 0.000ns 0.438ns 0.150ns 0.150ns 0.420ns 0.438ns 0.150ns 0.150ns 0.420ns 0.150ns 0.438ns 0.438ns 0.150ns 0.420ns 0.420ns 0.150ns 0.438ns 0.420ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.438ns 0.438ns 0.393ns 0.420ns 0.150ns 0.416ns 0.150ns 0.420ns 2.808ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "DFFx:pipe\[1\].DivBitNum\[14\].div_rem\|q data_operandA\[13\] clock -0.171 ns register " "Info: th for register \"DFFx:pipe\[1\].DivBitNum\[14\].div_rem\|q\" (data pin = \"data_operandA\[13\]\", clock pin = \"clock\") is -0.171 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.685 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.685 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "multiplierTimingTester.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/multiplierTimingTester.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock~clkctrl 2 COMB CLKCTRL_G3 3198 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 3198; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "multiplierTimingTester.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/multiplierTimingTester.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.537 ns) 2.685 ns DFFx:pipe\[1\].DivBitNum\[14\].div_rem\|q 3 REG LCFF_X22_Y21_N27 1 " "Info: 3: + IC(1.031 ns) + CELL(0.537 ns) = 2.685 ns; Loc. = LCFF_X22_Y21_N27; Fanout = 1; REG Node = 'DFFx:pipe\[1\].DivBitNum\[14\].div_rem\|q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { clock~clkctrl DFFx:pipe[1].DivBitNum[14].div_rem|q } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.21 % ) " "Info: Total cell delay = 1.536 ns ( 57.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.149 ns ( 42.79 % ) " "Info: Total interconnect delay = 1.149 ns ( 42.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.685 ns" { clock clock~clkctrl DFFx:pipe[1].DivBitNum[14].div_rem|q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.685 ns" { clock {} clock~combout {} clock~clkctrl {} DFFx:pipe[1].DivBitNum[14].div_rem|q {} } { 0.000ns 0.000ns 0.118ns 1.031ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 71 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.122 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.122 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns data_operandA\[13\] 1 PIN PIN_AC13 5 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_AC13; Fanout = 5; PIN Node = 'data_operandA\[13\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_operandA[13] } "NODE_NAME" } } { "multiplierTimingTester.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/multiplierTimingTester.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.899 ns) + CELL(0.150 ns) 3.038 ns DivisionSetup:pipe\[0\].divOne\|Adder:topsNeg\|FourBitSlice:loop1\[3\].my_slice\|out\[2\] 2 COMB LCCOMB_X22_Y21_N26 1 " "Info: 2: + IC(1.899 ns) + CELL(0.150 ns) = 3.038 ns; Loc. = LCCOMB_X22_Y21_N26; Fanout = 1; COMB Node = 'DivisionSetup:pipe\[0\].divOne\|Adder:topsNeg\|FourBitSlice:loop1\[3\].my_slice\|out\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.049 ns" { data_operandA[13] DivisionSetup:pipe[0].divOne|Adder:topsNeg|FourBitSlice:loop1[3].my_slice|out[2] } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.122 ns DFFx:pipe\[1\].DivBitNum\[14\].div_rem\|q 3 REG LCFF_X22_Y21_N27 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 3.122 ns; Loc. = LCFF_X22_Y21_N27; Fanout = 1; REG Node = 'DFFx:pipe\[1\].DivBitNum\[14\].div_rem\|q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { DivisionSetup:pipe[0].divOne|Adder:topsNeg|FourBitSlice:loop1[3].my_slice|out[2] DFFx:pipe[1].DivBitNum[14].div_rem|q } "NODE_NAME" } } { "Adder.v" "" { Text "C:/Users/Diego/Desktop/Multiplier Timing Test/multiplier/Adder.v" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.223 ns ( 39.17 % ) " "Info: Total cell delay = 1.223 ns ( 39.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.899 ns ( 60.83 % ) " "Info: Total interconnect delay = 1.899 ns ( 60.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.122 ns" { data_operandA[13] DivisionSetup:pipe[0].divOne|Adder:topsNeg|FourBitSlice:loop1[3].my_slice|out[2] DFFx:pipe[1].DivBitNum[14].div_rem|q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.122 ns" { data_operandA[13] {} data_operandA[13]~combout {} DivisionSetup:pipe[0].divOne|Adder:topsNeg|FourBitSlice:loop1[3].my_slice|out[2] {} DFFx:pipe[1].DivBitNum[14].div_rem|q {} } { 0.000ns 0.000ns 1.899ns 0.000ns } { 0.000ns 0.989ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.685 ns" { clock clock~clkctrl DFFx:pipe[1].DivBitNum[14].div_rem|q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.685 ns" { clock {} clock~combout {} clock~clkctrl {} DFFx:pipe[1].DivBitNum[14].div_rem|q {} } { 0.000ns 0.000ns 0.118ns 1.031ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.122 ns" { data_operandA[13] DivisionSetup:pipe[0].divOne|Adder:topsNeg|FourBitSlice:loop1[3].my_slice|out[2] DFFx:pipe[1].DivBitNum[14].div_rem|q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.122 ns" { data_operandA[13] {} data_operandA[13]~combout {} DivisionSetup:pipe[0].divOne|Adder:topsNeg|FourBitSlice:loop1[3].my_slice|out[2] {} DFFx:pipe[1].DivBitNum[14].div_rem|q {} } { 0.000ns 0.000ns 1.899ns 0.000ns } { 0.000ns 0.989ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "216 " "Info: Peak virtual memory: 216 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 15 08:27:59 2015 " "Info: Processing ended: Wed Apr 15 08:27:59 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
