
*** Running vivado
    with args -log zybo_example_axi_bram_ctrl_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source zybo_example_axi_bram_ctrl_0_0.tcl



****** Vivado v2025.2 (64-bit)
  **** SW Build 6299465 on Fri Nov 14 19:35:11 GMT 2025
  **** IP Build 6300035 on Fri Nov 14 10:48:45 MST 2025
  **** SharedData Build 6298862 on Thu Nov 13 04:50:51 MST 2025
  **** Start of session at: Sat Feb 28 16:45:55 2026
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source zybo_example_axi_bram_ctrl_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 525.219 ; gain = 220.754
Command: synth_design -top zybo_example_axi_bram_ctrl_0_0 -part xc7z010clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 23136
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1292.285 ; gain = 539.988
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'zybo_example_axi_bram_ctrl_0_0' [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ip/zybo_example_axi_bram_ctrl_0_0/synth/zybo_example_axi_bram_ctrl_0_0.vhd:108]
	Parameter C_BRAM_INST_MODE bound to: EXTERNAL - type: string 
	Parameter C_MEMORY_DEPTH bound to: 2048 - type: integer 
	Parameter C_BRAM_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_READ_LATENCY bound to: 1 - type: integer 
	Parameter C_RD_CMD_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_bram_ctrl' declared at 'd:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/2f03/hdl/axi_bram_ctrl_v4_1_rfs.vhd:31263' bound to instance 'U0' of component 'axi_bram_ctrl' [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ip/zybo_example_axi_bram_ctrl_0_0/synth/zybo_example_axi_bram_ctrl_0_0.vhd:268]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl' [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/2f03/hdl/axi_bram_ctrl_v4_1_rfs.vhd:31434]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl_top' [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/2f03/hdl/axi_bram_ctrl_v4_1_rfs.vhd:30438]
INFO: [Synth 8-638] synthesizing module 'full_axi' [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/2f03/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29196]
WARNING: [Synth 8-6774] Null subtype or type declaration found [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/2f03/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29266]
INFO: [Synth 8-3919] null assignment ignored [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/2f03/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29266]
INFO: [Synth 8-3919] null assignment ignored [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/2f03/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29472]
INFO: [Synth 8-638] synthesizing module 'sng_port_arb' [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/2f03/hdl/axi_bram_ctrl_v4_1_rfs.vhd:11397]
INFO: [Synth 8-256] done synthesizing module 'sng_port_arb' (0#1) [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/2f03/hdl/axi_bram_ctrl_v4_1_rfs.vhd:11397]
INFO: [Synth 8-638] synthesizing module 'wr_chnl' [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/2f03/hdl/axi_bram_ctrl_v4_1_rfs.vhd:24080]
INFO: [Synth 8-506] null port 'FaultInjectECC' ignored [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/2f03/hdl/axi_bram_ctrl_v4_1_rfs.vhd:24047]
INFO: [Synth 8-638] synthesizing module 'wrap_brst' [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/2f03/hdl/axi_bram_ctrl_v4_1_rfs.vhd:12386]
INFO: [Synth 8-256] done synthesizing module 'wrap_brst' (0#1) [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/2f03/hdl/axi_bram_ctrl_v4_1_rfs.vhd:12386]
INFO: [Synth 8-638] synthesizing module 'SRL_FIFO' [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/2f03/hdl/axi_bram_ctrl_v4_1_rfs.vhd:91]
INFO: [Synth 8-3491] module 'FDR' declared at 'D:/xilinx/2025.2/Vivado/scripts/rt/data/unisim_comp.v:49383' bound to instance 'Data_Exists_DFF' of component 'FDR' [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/2f03/hdl/axi_bram_ctrl_v4_1_rfs.vhd:188]
INFO: [Synth 8-6157] synthesizing module 'FDR' [D:/xilinx/2025.2/Vivado/scripts/rt/data/unisim_comp.v:49383]
INFO: [Synth 8-6155] done synthesizing module 'FDR' (0#1) [D:/xilinx/2025.2/Vivado/scripts/rt/data/unisim_comp.v:49383]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'D:/xilinx/2025.2/Vivado/scripts/rt/data/unisim_comp.v:104872' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/2f03/hdl/axi_bram_ctrl_v4_1_rfs.vhd:205]
INFO: [Synth 8-6157] synthesizing module 'MUXCY_L' [D:/xilinx/2025.2/Vivado/scripts/rt/data/unisim_comp.v:104872]
INFO: [Synth 8-6155] done synthesizing module 'MUXCY_L' (0#1) [D:/xilinx/2025.2/Vivado/scripts/rt/data/unisim_comp.v:104872]
INFO: [Synth 8-3491] module 'XORCY' declared at 'D:/xilinx/2025.2/Vivado/scripts/rt/data/unisim_comp.v:171315' bound to instance 'XORCY_I' of component 'XORCY' [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/2f03/hdl/axi_bram_ctrl_v4_1_rfs.vhd:212]
INFO: [Synth 8-6157] synthesizing module 'XORCY' [D:/xilinx/2025.2/Vivado/scripts/rt/data/unisim_comp.v:171315]
INFO: [Synth 8-6155] done synthesizing module 'XORCY' (0#1) [D:/xilinx/2025.2/Vivado/scripts/rt/data/unisim_comp.v:171315]
INFO: [Synth 8-3491] module 'FDRE' declared at 'D:/xilinx/2025.2/Vivado/scripts/rt/data/unisim_comp.v:49396' bound to instance 'FDRE_I' of component 'FDRE' [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/2f03/hdl/axi_bram_ctrl_v4_1_rfs.vhd:218]
INFO: [Synth 8-6157] synthesizing module 'FDRE' [D:/xilinx/2025.2/Vivado/scripts/rt/data/unisim_comp.v:49396]
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (0#1) [D:/xilinx/2025.2/Vivado/scripts/rt/data/unisim_comp.v:49396]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'D:/xilinx/2025.2/Vivado/scripts/rt/data/unisim_comp.v:104872' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/2f03/hdl/axi_bram_ctrl_v4_1_rfs.vhd:205]
INFO: [Synth 8-3491] module 'XORCY' declared at 'D:/xilinx/2025.2/Vivado/scripts/rt/data/unisim_comp.v:171315' bound to instance 'XORCY_I' of component 'XORCY' [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/2f03/hdl/axi_bram_ctrl_v4_1_rfs.vhd:212]
INFO: [Synth 8-3491] module 'FDRE' declared at 'D:/xilinx/2025.2/Vivado/scripts/rt/data/unisim_comp.v:49396' bound to instance 'FDRE_I' of component 'FDRE' [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/2f03/hdl/axi_bram_ctrl_v4_1_rfs.vhd:218]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'D:/xilinx/2025.2/Vivado/scripts/rt/data/unisim_comp.v:104872' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/2f03/hdl/axi_bram_ctrl_v4_1_rfs.vhd:205]
INFO: [Synth 8-3491] module 'XORCY' declared at 'D:/xilinx/2025.2/Vivado/scripts/rt/data/unisim_comp.v:171315' bound to instance 'XORCY_I' of component 'XORCY' [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/2f03/hdl/axi_bram_ctrl_v4_1_rfs.vhd:212]
INFO: [Synth 8-3491] module 'FDRE' declared at 'D:/xilinx/2025.2/Vivado/scripts/rt/data/unisim_comp.v:49396' bound to instance 'FDRE_I' of component 'FDRE' [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/2f03/hdl/axi_bram_ctrl_v4_1_rfs.vhd:218]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'D:/xilinx/2025.2/Vivado/scripts/rt/data/unisim_comp.v:104872' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/2f03/hdl/axi_bram_ctrl_v4_1_rfs.vhd:205]
INFO: [Synth 8-3491] module 'XORCY' declared at 'D:/xilinx/2025.2/Vivado/scripts/rt/data/unisim_comp.v:171315' bound to instance 'XORCY_I' of component 'XORCY' [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/2f03/hdl/axi_bram_ctrl_v4_1_rfs.vhd:212]
INFO: [Synth 8-3491] module 'FDRE' declared at 'D:/xilinx/2025.2/Vivado/scripts/rt/data/unisim_comp.v:49396' bound to instance 'FDRE_I' of component 'FDRE' [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/2f03/hdl/axi_bram_ctrl_v4_1_rfs.vhd:218]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'D:/xilinx/2025.2/Vivado/scripts/rt/data/unisim_comp.v:165334' bound to instance 'SRL16E_I' of component 'SRL16E' [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/2f03/hdl/axi_bram_ctrl_v4_1_rfs.vhd:229]
INFO: [Synth 8-6157] synthesizing module 'SRL16E' [D:/xilinx/2025.2/Vivado/scripts/rt/data/unisim_comp.v:165334]
INFO: [Synth 8-6155] done synthesizing module 'SRL16E' (0#1) [D:/xilinx/2025.2/Vivado/scripts/rt/data/unisim_comp.v:165334]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'D:/xilinx/2025.2/Vivado/scripts/rt/data/unisim_comp.v:165334' bound to instance 'SRL16E_I' of component 'SRL16E' [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/2f03/hdl/axi_bram_ctrl_v4_1_rfs.vhd:229]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'D:/xilinx/2025.2/Vivado/scripts/rt/data/unisim_comp.v:165334' bound to instance 'SRL16E_I' of component 'SRL16E' [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/2f03/hdl/axi_bram_ctrl_v4_1_rfs.vhd:229]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'D:/xilinx/2025.2/Vivado/scripts/rt/data/unisim_comp.v:165334' bound to instance 'SRL16E_I' of component 'SRL16E' [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/2f03/hdl/axi_bram_ctrl_v4_1_rfs.vhd:229]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'D:/xilinx/2025.2/Vivado/scripts/rt/data/unisim_comp.v:165334' bound to instance 'SRL16E_I' of component 'SRL16E' [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/2f03/hdl/axi_bram_ctrl_v4_1_rfs.vhd:229]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'D:/xilinx/2025.2/Vivado/scripts/rt/data/unisim_comp.v:165334' bound to instance 'SRL16E_I' of component 'SRL16E' [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/2f03/hdl/axi_bram_ctrl_v4_1_rfs.vhd:229]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'D:/xilinx/2025.2/Vivado/scripts/rt/data/unisim_comp.v:165334' bound to instance 'SRL16E_I' of component 'SRL16E' [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/2f03/hdl/axi_bram_ctrl_v4_1_rfs.vhd:229]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'D:/xilinx/2025.2/Vivado/scripts/rt/data/unisim_comp.v:165334' bound to instance 'SRL16E_I' of component 'SRL16E' [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/2f03/hdl/axi_bram_ctrl_v4_1_rfs.vhd:229]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'D:/xilinx/2025.2/Vivado/scripts/rt/data/unisim_comp.v:165334' bound to instance 'SRL16E_I' of component 'SRL16E' [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/2f03/hdl/axi_bram_ctrl_v4_1_rfs.vhd:229]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'D:/xilinx/2025.2/Vivado/scripts/rt/data/unisim_comp.v:165334' bound to instance 'SRL16E_I' of component 'SRL16E' [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/2f03/hdl/axi_bram_ctrl_v4_1_rfs.vhd:229]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'D:/xilinx/2025.2/Vivado/scripts/rt/data/unisim_comp.v:165334' bound to instance 'SRL16E_I' of component 'SRL16E' [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/2f03/hdl/axi_bram_ctrl_v4_1_rfs.vhd:229]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'D:/xilinx/2025.2/Vivado/scripts/rt/data/unisim_comp.v:165334' bound to instance 'SRL16E_I' of component 'SRL16E' [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/2f03/hdl/axi_bram_ctrl_v4_1_rfs.vhd:229]
INFO: [Synth 8-256] done synthesizing module 'SRL_FIFO' (0#1) [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/2f03/hdl/axi_bram_ctrl_v4_1_rfs.vhd:91]
INFO: [Synth 8-256] done synthesizing module 'wr_chnl' (0#1) [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/2f03/hdl/axi_bram_ctrl_v4_1_rfs.vhd:24080]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/2f03/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29936]
INFO: [Synth 8-638] synthesizing module 'rd_chnl' [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/2f03/hdl/axi_bram_ctrl_v4_1_rfs.vhd:14672]
INFO: [Synth 8-256] done synthesizing module 'rd_chnl' (0#1) [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/2f03/hdl/axi_bram_ctrl_v4_1_rfs.vhd:14672]
INFO: [Synth 8-256] done synthesizing module 'full_axi' (0#1) [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/2f03/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29196]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl_top' (0#1) [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/2f03/hdl/axi_bram_ctrl_v4_1_rfs.vhd:30438]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl' (0#1) [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/2f03/hdl/axi_bram_ctrl_v4_1_rfs.vhd:31434]
INFO: [Synth 8-256] done synthesizing module 'zybo_example_axi_bram_ctrl_0_0' (0#1) [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ip/zybo_example_axi_bram_ctrl_0_0/synth/zybo_example_axi_bram_ctrl_0_0.vhd:108]
INFO: [Synth 8-6014] Unused sequential element curr_awsize_reg_reg was removed.  [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/2f03/hdl/axi_bram_ctrl_v4_1_rfs.vhd:25239]
INFO: [Synth 8-6014] Unused sequential element curr_awlen_reg_1_or_2_reg was removed.  [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/2f03/hdl/axi_bram_ctrl_v4_1_rfs.vhd:25517]
INFO: [Synth 8-6014] Unused sequential element GEN_NO_RD_CMD_OPT.axi_arsize_pipe_max_reg was removed.  [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/2f03/hdl/axi_bram_ctrl_v4_1_rfs.vhd:15432]
INFO: [Synth 8-6014] Unused sequential element GEN_NO_RD_CMD_OPT.curr_arsize_reg_reg was removed.  [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/2f03/hdl/axi_bram_ctrl_v4_1_rfs.vhd:15924]
INFO: [Synth 8-6014] Unused sequential element GEN_NO_RD_CMD_OPT.no_ar_ack_reg was removed.  [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/2f03/hdl/axi_bram_ctrl_v4_1_rfs.vhd:19829]
INFO: [Synth 8-6014] Unused sequential element GEN_NO_RD_CMD_OPT.do_cmplt_burst_reg was removed.  [d:/xilinx/projects/example_project/example_project.gen/sources_1/bd/zybo_example/ipshared/2f03/hdl/axi_bram_ctrl_v4_1_rfs.vhd:21170]
INFO: [Synth 8-7129] Port curr_axlen[7] in module wrap_brst is either unconnected or has no load
INFO: [Synth 8-7129] Port curr_axlen[6] in module wrap_brst is either unconnected or has no load
INFO: [Synth 8-7129] Port curr_axlen[5] in module wrap_brst is either unconnected or has no load
INFO: [Synth 8-7129] Port curr_axlen[4] in module wrap_brst is either unconnected or has no load
INFO: [Synth 8-7129] Port bram_addr_ld[2] in module wrap_brst is either unconnected or has no load
INFO: [Synth 8-7129] Port bram_addr_int[12] in module wrap_brst is either unconnected or has no load
INFO: [Synth 8-7129] Port bram_addr_int[11] in module wrap_brst is either unconnected or has no load
INFO: [Synth 8-7129] Port bram_addr_int[10] in module wrap_brst is either unconnected or has no load
INFO: [Synth 8-7129] Port bram_addr_int[9] in module wrap_brst is either unconnected or has no load
INFO: [Synth 8-7129] Port bram_addr_int[8] in module wrap_brst is either unconnected or has no load
INFO: [Synth 8-7129] Port bram_addr_int[7] in module wrap_brst is either unconnected or has no load
INFO: [Synth 8-7129] Port bram_addr_int[6] in module wrap_brst is either unconnected or has no load
INFO: [Synth 8-7129] Port AXI_ARADDR[1] in module rd_chnl is either unconnected or has no load
INFO: [Synth 8-7129] Port AXI_ARADDR[0] in module rd_chnl is either unconnected or has no load
INFO: [Synth 8-7129] Port AXI_ARLOCK in module rd_chnl is either unconnected or has no load
INFO: [Synth 8-7129] Port AXI_ARCACHE[3] in module rd_chnl is either unconnected or has no load
INFO: [Synth 8-7129] Port AXI_ARCACHE[2] in module rd_chnl is either unconnected or has no load
INFO: [Synth 8-7129] Port AXI_ARCACHE[1] in module rd_chnl is either unconnected or has no load
INFO: [Synth 8-7129] Port AXI_ARCACHE[0] in module rd_chnl is either unconnected or has no load
INFO: [Synth 8-7129] Port AXI_ARPROT[2] in module rd_chnl is either unconnected or has no load
INFO: [Synth 8-7129] Port AXI_ARPROT[1] in module rd_chnl is either unconnected or has no load
INFO: [Synth 8-7129] Port AXI_ARPROT[0] in module rd_chnl is either unconnected or has no load
INFO: [Synth 8-7129] Port AXI_ARVALID in module rd_chnl is either unconnected or has no load
INFO: [Synth 8-7129] Port Enable_ECC in module rd_chnl is either unconnected or has no load
INFO: [Synth 8-7129] Port Sng_arb_Arready in module rd_chnl is either unconnected or has no load
INFO: [Synth 8-7129] Port AXI_AWADDR[1] in module wr_chnl is either unconnected or has no load
INFO: [Synth 8-7129] Port AXI_AWADDR[0] in module wr_chnl is either unconnected or has no load
INFO: [Synth 8-7129] Port AXI_AWLOCK in module wr_chnl is either unconnected or has no load
INFO: [Synth 8-7129] Port AXI_AWCACHE[3] in module wr_chnl is either unconnected or has no load
INFO: [Synth 8-7129] Port AXI_AWCACHE[2] in module wr_chnl is either unconnected or has no load
INFO: [Synth 8-7129] Port AXI_AWCACHE[1] in module wr_chnl is either unconnected or has no load
INFO: [Synth 8-7129] Port AXI_AWCACHE[0] in module wr_chnl is either unconnected or has no load
INFO: [Synth 8-7129] Port AXI_AWPROT[2] in module wr_chnl is either unconnected or has no load
INFO: [Synth 8-7129] Port AXI_AWPROT[1] in module wr_chnl is either unconnected or has no load
INFO: [Synth 8-7129] Port AXI_AWPROT[0] in module wr_chnl is either unconnected or has no load
INFO: [Synth 8-7129] Port Enable_ECC in module wr_chnl is either unconnected or has no load
INFO: [Synth 8-7129] Port FaultInjectData[31] in module wr_chnl is either unconnected or has no load
INFO: [Synth 8-7129] Port FaultInjectData[30] in module wr_chnl is either unconnected or has no load
INFO: [Synth 8-7129] Port FaultInjectData[29] in module wr_chnl is either unconnected or has no load
INFO: [Synth 8-7129] Port FaultInjectData[28] in module wr_chnl is either unconnected or has no load
INFO: [Synth 8-7129] Port FaultInjectData[27] in module wr_chnl is either unconnected or has no load
INFO: [Synth 8-7129] Port FaultInjectData[26] in module wr_chnl is either unconnected or has no load
INFO: [Synth 8-7129] Port FaultInjectData[25] in module wr_chnl is either unconnected or has no load
INFO: [Synth 8-7129] Port FaultInjectData[24] in module wr_chnl is either unconnected or has no load
INFO: [Synth 8-7129] Port FaultInjectData[23] in module wr_chnl is either unconnected or has no load
INFO: [Synth 8-7129] Port FaultInjectData[22] in module wr_chnl is either unconnected or has no load
INFO: [Synth 8-7129] Port FaultInjectData[21] in module wr_chnl is either unconnected or has no load
INFO: [Synth 8-7129] Port FaultInjectData[20] in module wr_chnl is either unconnected or has no load
INFO: [Synth 8-7129] Port FaultInjectData[19] in module wr_chnl is either unconnected or has no load
INFO: [Synth 8-7129] Port FaultInjectData[18] in module wr_chnl is either unconnected or has no load
INFO: [Synth 8-7129] Port FaultInjectData[17] in module wr_chnl is either unconnected or has no load
INFO: [Synth 8-7129] Port FaultInjectData[16] in module wr_chnl is either unconnected or has no load
INFO: [Synth 8-7129] Port FaultInjectData[15] in module wr_chnl is either unconnected or has no load
INFO: [Synth 8-7129] Port FaultInjectData[14] in module wr_chnl is either unconnected or has no load
INFO: [Synth 8-7129] Port FaultInjectData[13] in module wr_chnl is either unconnected or has no load
INFO: [Synth 8-7129] Port FaultInjectData[12] in module wr_chnl is either unconnected or has no load
INFO: [Synth 8-7129] Port FaultInjectData[11] in module wr_chnl is either unconnected or has no load
INFO: [Synth 8-7129] Port FaultInjectData[10] in module wr_chnl is either unconnected or has no load
INFO: [Synth 8-7129] Port FaultInjectData[9] in module wr_chnl is either unconnected or has no load
INFO: [Synth 8-7129] Port FaultInjectData[8] in module wr_chnl is either unconnected or has no load
INFO: [Synth 8-7129] Port FaultInjectData[7] in module wr_chnl is either unconnected or has no load
INFO: [Synth 8-7129] Port FaultInjectData[6] in module wr_chnl is either unconnected or has no load
INFO: [Synth 8-7129] Port FaultInjectData[5] in module wr_chnl is either unconnected or has no load
INFO: [Synth 8-7129] Port FaultInjectData[4] in module wr_chnl is either unconnected or has no load
INFO: [Synth 8-7129] Port FaultInjectData[3] in module wr_chnl is either unconnected or has no load
INFO: [Synth 8-7129] Port FaultInjectData[2] in module wr_chnl is either unconnected or has no load
INFO: [Synth 8-7129] Port FaultInjectData[1] in module wr_chnl is either unconnected or has no load
INFO: [Synth 8-7129] Port FaultInjectData[0] in module wr_chnl is either unconnected or has no load
INFO: [Synth 8-7129] Port BRAM_RdData[31] in module wr_chnl is either unconnected or has no load
INFO: [Synth 8-7129] Port BRAM_RdData[30] in module wr_chnl is either unconnected or has no load
INFO: [Synth 8-7129] Port BRAM_RdData[29] in module wr_chnl is either unconnected or has no load
INFO: [Synth 8-7129] Port BRAM_RdData[28] in module wr_chnl is either unconnected or has no load
INFO: [Synth 8-7129] Port BRAM_RdData[27] in module wr_chnl is either unconnected or has no load
INFO: [Synth 8-7129] Port BRAM_RdData[26] in module wr_chnl is either unconnected or has no load
INFO: [Synth 8-7129] Port BRAM_RdData[25] in module wr_chnl is either unconnected or has no load
INFO: [Synth 8-7129] Port BRAM_RdData[24] in module wr_chnl is either unconnected or has no load
INFO: [Synth 8-7129] Port BRAM_RdData[23] in module wr_chnl is either unconnected or has no load
INFO: [Synth 8-7129] Port BRAM_RdData[22] in module wr_chnl is either unconnected or has no load
INFO: [Synth 8-7129] Port BRAM_RdData[21] in module wr_chnl is either unconnected or has no load
INFO: [Synth 8-7129] Port BRAM_RdData[20] in module wr_chnl is either unconnected or has no load
INFO: [Synth 8-7129] Port BRAM_RdData[19] in module wr_chnl is either unconnected or has no load
INFO: [Synth 8-7129] Port BRAM_RdData[18] in module wr_chnl is either unconnected or has no load
INFO: [Synth 8-7129] Port BRAM_RdData[17] in module wr_chnl is either unconnected or has no load
INFO: [Synth 8-7129] Port BRAM_RdData[16] in module wr_chnl is either unconnected or has no load
INFO: [Synth 8-7129] Port BRAM_RdData[15] in module wr_chnl is either unconnected or has no load
INFO: [Synth 8-7129] Port BRAM_RdData[14] in module wr_chnl is either unconnected or has no load
INFO: [Synth 8-7129] Port BRAM_RdData[13] in module wr_chnl is either unconnected or has no load
INFO: [Synth 8-7129] Port BRAM_RdData[12] in module wr_chnl is either unconnected or has no load
INFO: [Synth 8-7129] Port BRAM_RdData[11] in module wr_chnl is either unconnected or has no load
INFO: [Synth 8-7129] Port BRAM_RdData[10] in module wr_chnl is either unconnected or has no load
INFO: [Synth 8-7129] Port BRAM_RdData[9] in module wr_chnl is either unconnected or has no load
INFO: [Synth 8-7129] Port BRAM_RdData[8] in module wr_chnl is either unconnected or has no load
INFO: [Synth 8-7129] Port BRAM_RdData[7] in module wr_chnl is either unconnected or has no load
INFO: [Synth 8-7129] Port BRAM_RdData[6] in module wr_chnl is either unconnected or has no load
INFO: [Synth 8-7129] Port BRAM_RdData[5] in module wr_chnl is either unconnected or has no load
INFO: [Synth 8-7129] Port BRAM_RdData[4] in module wr_chnl is either unconnected or has no load
INFO: [Synth 8-7129] Port BRAM_RdData[3] in module wr_chnl is either unconnected or has no load
INFO: [Synth 8-7129] Port BRAM_RdData[2] in module wr_chnl is either unconnected or has no load
INFO: [Synth 8-7129] Port BRAM_RdData[1] in module wr_chnl is either unconnected or has no load
INFO: [Synth 8-7129] Port BRAM_RdData[0] in module wr_chnl is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
