;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-30
	MOV -7, <-20
	DJN -1, @-20
	SUB @127, 100
	CMP @157, @104
	DAT #804, <42
	DAT #804, <42
	CMP <-711, <-900
	CMP #72, @200
	CMP #72, @200
	SUB -7, <-20
	SUB -7, <-420
	SUB @127, 100
	DJN -1, @20
	SUB #121, 106
	SUB #121, 106
	SPL 0, <-2
	SUB -47, <-420
	MOV #12, @0
	CMP <-711, <-900
	CMP <-711, <-900
	SLT 0, 5
	ADD 274, 0
	SLT <0, 831
	SUB 0, @101
	SLT <0, 831
	SUB @127, @100
	CMP @127, 106
	SUB 804, @-42
	CMP 12, @10
	CMP @821, 103
	SUB -47, <-420
	CMP @821, 103
	CMP -47, <-420
	SUB #121, 106
	SUB @-7, <-227
	JMZ 0, 1
	SUB <-711, <-900
	CMP @-7, <-227
	CMP @-7, <-227
	SUB #121, 106
	CMP @-7, <-227
	SUB #121, 106
	DJN -1, @-20
	SUB #121, 106
	CMP #72, @200
	SPL 0, <-2
	CMP -207, <-120
	CMP #72, @200
	MOV -7, <-20
