{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1607899202604 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607899202615 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 13 17:40:02 2020 " "Processing started: Sun Dec 13 17:40:02 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607899202615 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607899202615 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mejia_sc_cpu_Dec5 -c mejia_sc_cpu_Dec5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off mejia_sc_cpu_Dec5 -c mejia_sc_cpu_Dec5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607899202615 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1607899203405 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1607899203405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_mux_dec5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_mux_dec5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_mux_Dec5-Behavioral " "Found design unit 1: mejia_mux_Dec5-Behavioral" {  } { { "mejia_mux_Dec5.vhd" "" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_mux_Dec5.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607899219001 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_mux_Dec5 " "Found entity 1: mejia_mux_Dec5" {  } { { "mejia_mux_Dec5.vhd" "" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_mux_Dec5.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607899219001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607899219001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_extend_dec5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_extend_dec5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_extend_Dec5-arch " "Found design unit 1: mejia_extend_Dec5-arch" {  } { { "mejia_extend_Dec5.vhd" "" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_extend_Dec5.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607899219003 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_extend_Dec5 " "Found entity 1: mejia_extend_Dec5" {  } { { "mejia_extend_Dec5.vhd" "" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_extend_Dec5.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607899219003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607899219003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_megaddsub_dec5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_megaddsub_dec5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_megaddsub_dec5-SYN " "Found design unit 1: mejia_megaddsub_dec5-SYN" {  } { { "mejia_megaddsub_Dec5.vhd" "" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_megaddsub_Dec5.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607899219006 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_megaddsub_Dec5 " "Found entity 1: mejia_megaddsub_Dec5" {  } { { "mejia_megaddsub_Dec5.vhd" "" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_megaddsub_Dec5.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607899219006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607899219006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_or_op_dec5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_or_op_dec5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_or_op_Dec5-arch " "Found design unit 1: mejia_or_op_Dec5-arch" {  } { { "mejia_or_op_Dec5.vhd" "" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_or_op_Dec5.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607899219008 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_or_op_Dec5 " "Found entity 1: mejia_or_op_Dec5" {  } { { "mejia_or_op_Dec5.vhd" "" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_or_op_Dec5.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607899219008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607899219008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_and_op_dec5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_and_op_dec5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_and_op_Dec5-arch " "Found design unit 1: mejia_and_op_Dec5-arch" {  } { { "mejia_and_op_Dec5.vhd" "" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_and_op_Dec5.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607899219009 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_and_op_Dec5 " "Found entity 1: mejia_and_op_Dec5" {  } { { "mejia_and_op_Dec5.vhd" "" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_and_op_Dec5.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607899219009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607899219009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_data_mem_dec5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_data_mem_dec5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_data_mem_dec5-SYN " "Found design unit 1: mejia_data_mem_dec5-SYN" {  } { { "mejia_data_mem_Dec5.vhd" "" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_data_mem_Dec5.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607899219011 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_data_mem_Dec5 " "Found entity 1: mejia_data_mem_Dec5" {  } { { "mejia_data_mem_Dec5.vhd" "" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_data_mem_Dec5.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607899219011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607899219011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_reg_file_dec5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_reg_file_dec5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_reg_file_dec5-SYN " "Found design unit 1: mejia_reg_file_dec5-SYN" {  } { { "mejia_reg_file_Dec5.vhd" "" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_reg_file_Dec5.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607899219014 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_reg_file_Dec5 " "Found entity 1: mejia_reg_file_Dec5" {  } { { "mejia_reg_file_Dec5.vhd" "" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_reg_file_Dec5.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607899219014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607899219014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_control_dec5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_control_dec5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_control_Dec5-arch " "Found design unit 1: mejia_control_Dec5-arch" {  } { { "mejia_control_Dec5.vhd" "" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_control_Dec5.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607899219016 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_control_Dec5 " "Found entity 1: mejia_control_Dec5" {  } { { "mejia_control_Dec5.vhd" "" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_control_Dec5.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607899219016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607899219016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_alu_dec5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_alu_dec5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_alu_Dec5-arch " "Found design unit 1: mejia_alu_Dec5-arch" {  } { { "mejia_alu_Dec5.vhd" "" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_alu_Dec5.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607899219018 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_alu_Dec5 " "Found entity 1: mejia_alu_Dec5" {  } { { "mejia_alu_Dec5.vhd" "" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_alu_Dec5.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607899219018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607899219018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_sc_cpu_dec5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_sc_cpu_dec5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_sc_cpu_Dec5-arch " "Found design unit 1: mejia_sc_cpu_Dec5-arch" {  } { { "mejia_sc_cpu_Dec5.vhd" "" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_sc_cpu_Dec5.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607899219020 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_sc_cpu_Dec5 " "Found entity 1: mejia_sc_cpu_Dec5" {  } { { "mejia_sc_cpu_Dec5.vhd" "" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_sc_cpu_Dec5.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607899219020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607899219020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_compare_dec5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_compare_dec5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_compare_dec5-SYN " "Found design unit 1: mejia_compare_dec5-SYN" {  } { { "mejia_compare_Dec5.vhd" "" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_compare_Dec5.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607899219022 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_compare_Dec5 " "Found entity 1: mejia_compare_Dec5" {  } { { "mejia_compare_Dec5.vhd" "" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_compare_Dec5.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607899219022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607899219022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_and_dec5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_and_dec5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_and_Dec5-arch " "Found design unit 1: mejia_and_Dec5-arch" {  } { { "mejia_and_Dec5.vhd" "" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_and_Dec5.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607899219024 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_and_Dec5 " "Found entity 1: mejia_and_Dec5" {  } { { "mejia_and_Dec5.vhd" "" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_and_Dec5.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607899219024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607899219024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_register32_dec5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_register32_dec5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_register32_Dec5-arch " "Found design unit 1: mejia_register32_Dec5-arch" {  } { { "mejia_register32_Dec5.vhd" "" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_register32_Dec5.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607899219026 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_register32_Dec5 " "Found entity 1: mejia_register32_Dec5" {  } { { "mejia_register32_Dec5.vhd" "" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_register32_Dec5.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607899219026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607899219026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_pcadder_dec5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_pcadder_dec5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_pcadder_dec5-SYN " "Found design unit 1: mejia_pcadder_dec5-SYN" {  } { { "mejia_pcadder_Dec5.vhd" "" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_pcadder_Dec5.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607899219028 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_pcadder_Dec5 " "Found entity 1: mejia_pcadder_Dec5" {  } { { "mejia_pcadder_Dec5.vhd" "" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_pcadder_Dec5.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607899219028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607899219028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_inst_mem_dec5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_inst_mem_dec5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_inst_mem_dec5-SYN " "Found design unit 1: mejia_inst_mem_dec5-SYN" {  } { { "mejia_inst_mem_Dec5.vhd" "" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_inst_mem_Dec5.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607899219030 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_inst_mem_Dec5 " "Found entity 1: mejia_inst_mem_Dec5" {  } { { "mejia_inst_mem_Dec5.vhd" "" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_inst_mem_Dec5.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607899219030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607899219030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_and32_dec5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_and32_dec5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_and32_Dec5-arch " "Found design unit 1: mejia_and32_Dec5-arch" {  } { { "mejia_and32_Dec5.vhd" "" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_and32_Dec5.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607899219032 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_and32_Dec5 " "Found entity 1: mejia_and32_Dec5" {  } { { "mejia_and32_Dec5.vhd" "" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_and32_Dec5.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607899219032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607899219032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_nbadder_dec5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_nbadder_dec5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_nbadder_dec5-SYN " "Found design unit 1: mejia_nbadder_dec5-SYN" {  } { { "mejia_nbadder_Dec5.vhd" "" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_nbadder_Dec5.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607899219035 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_nbadder_Dec5 " "Found entity 1: mejia_nbadder_Dec5" {  } { { "mejia_nbadder_Dec5.vhd" "" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_nbadder_Dec5.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607899219035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607899219035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_arr_mult2_dec5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_arr_mult2_dec5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_arr_mult2_Dec5-arch " "Found design unit 1: mejia_arr_mult2_Dec5-arch" {  } { { "mejia_arr_mult2_Dec5.vhd" "" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_arr_mult2_Dec5.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607899219038 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_arr_mult2_Dec5 " "Found entity 1: mejia_arr_mult2_Dec5" {  } { { "mejia_arr_mult2_Dec5.vhd" "" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_arr_mult2_Dec5.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607899219038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607899219038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_div_dec5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_div_dec5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_div_dec5-SYN " "Found design unit 1: mejia_div_dec5-SYN" {  } { { "mejia_div_Dec5.vhd" "" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_div_Dec5.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607899219040 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_div_Dec5 " "Found entity 1: mejia_div_Dec5" {  } { { "mejia_div_Dec5.vhd" "" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_div_Dec5.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607899219040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607899219040 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mejia_sc_cpu_Dec5 " "Elaborating entity \"mejia_sc_cpu_Dec5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1607899219632 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "data1 mejia_sc_cpu_Dec5.vhd(98) " "VHDL Signal Declaration warning at mejia_sc_cpu_Dec5.vhd(98): used explicit default value for signal \"data1\" because signal was never assigned a value" {  } { { "mejia_sc_cpu_Dec5.vhd" "" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_sc_cpu_Dec5.vhd" 98 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1607899219635 "|mejia_sc_cpu_Dec5"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "w1 mejia_sc_cpu_Dec5.vhd(99) " "VHDL Signal Declaration warning at mejia_sc_cpu_Dec5.vhd(99): used explicit default value for signal \"w1\" because signal was never assigned a value" {  } { { "mejia_sc_cpu_Dec5.vhd" "" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_sc_cpu_Dec5.vhd" 99 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1607899219635 "|mejia_sc_cpu_Dec5"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ld1 mejia_sc_cpu_Dec5.vhd(100) " "VHDL Signal Declaration warning at mejia_sc_cpu_Dec5.vhd(100): used explicit default value for signal \"ld1\" because signal was never assigned a value" {  } { { "mejia_sc_cpu_Dec5.vhd" "" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_sc_cpu_Dec5.vhd" 100 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1607899219635 "|mejia_sc_cpu_Dec5"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ci mejia_sc_cpu_Dec5.vhd(101) " "VHDL Signal Declaration warning at mejia_sc_cpu_Dec5.vhd(101): used implicit default value for signal \"ci\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mejia_sc_cpu_Dec5.vhd" "" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_sc_cpu_Dec5.vhd" 101 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1607899219635 "|mejia_sc_cpu_Dec5"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "co1 mejia_sc_cpu_Dec5.vhd(101) " "Verilog HDL or VHDL warning at mejia_sc_cpu_Dec5.vhd(101): object \"co1\" assigned a value but never read" {  } { { "mejia_sc_cpu_Dec5.vhd" "" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_sc_cpu_Dec5.vhd" 101 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1607899219635 "|mejia_sc_cpu_Dec5"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "co2 mejia_sc_cpu_Dec5.vhd(101) " "Verilog HDL or VHDL warning at mejia_sc_cpu_Dec5.vhd(101): object \"co2\" assigned a value but never read" {  } { { "mejia_sc_cpu_Dec5.vhd" "" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_sc_cpu_Dec5.vhd" 101 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1607899219635 "|mejia_sc_cpu_Dec5"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "add4 mejia_sc_cpu_Dec5.vhd(102) " "VHDL Signal Declaration warning at mejia_sc_cpu_Dec5.vhd(102): used explicit default value for signal \"add4\" because signal was never assigned a value" {  } { { "mejia_sc_cpu_Dec5.vhd" "" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_sc_cpu_Dec5.vhd" 102 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1607899219635 "|mejia_sc_cpu_Dec5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mejia_inst_mem_Dec5 mejia_inst_mem_Dec5:INST_MEM " "Elaborating entity \"mejia_inst_mem_Dec5\" for hierarchy \"mejia_inst_mem_Dec5:INST_MEM\"" {  } { { "mejia_sc_cpu_Dec5.vhd" "INST_MEM" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_sc_cpu_Dec5.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607899219847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mejia_inst_mem_Dec5:INST_MEM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"mejia_inst_mem_Dec5:INST_MEM\|altsyncram:altsyncram_component\"" {  } { { "mejia_inst_mem_Dec5.vhd" "altsyncram_component" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_inst_mem_Dec5.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607899219903 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mejia_inst_mem_Dec5:INST_MEM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"mejia_inst_mem_Dec5:INST_MEM\|altsyncram:altsyncram_component\"" {  } { { "mejia_inst_mem_Dec5.vhd" "" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_inst_mem_Dec5.vhd" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607899219941 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mejia_inst_mem_Dec5:INST_MEM\|altsyncram:altsyncram_component " "Instantiated megafunction \"mejia_inst_mem_Dec5:INST_MEM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899219941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899219941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899219941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899219941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899219941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899219941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899219941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899219941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899219941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899219941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899219941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899219941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899219941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899219941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899219941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899219941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899219941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899219941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899219941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899219941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file mejia_inst_mem_Dec5.mif " "Parameter \"init_file\" = \"mejia_inst_mem_Dec5.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899219941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899219941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899219941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899219941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899219941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899219941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899219941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899219941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899219941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899219941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899219941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899219941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899219941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899219941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899219941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899219941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899219941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899219941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899219941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899219941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899219941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899219941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899219941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899219941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899219941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899219941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899219941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899219941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899219941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899219941 ""}  } { { "mejia_inst_mem_Dec5.vhd" "" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_inst_mem_Dec5.vhd" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1607899219941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3q24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3q24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3q24 " "Found entity 1: altsyncram_3q24" {  } { { "db/altsyncram_3q24.tdf" "" { Text "D:/Documents/Quartus Projects/Final Lab/db/altsyncram_3q24.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607899220024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607899220024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3q24 mejia_inst_mem_Dec5:INST_MEM\|altsyncram:altsyncram_component\|altsyncram_3q24:auto_generated " "Elaborating entity \"altsyncram_3q24\" for hierarchy \"mejia_inst_mem_Dec5:INST_MEM\|altsyncram:altsyncram_component\|altsyncram_3q24:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607899220025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mejia_control_Dec5 mejia_control_Dec5:CONTR_SIG " "Elaborating entity \"mejia_control_Dec5\" for hierarchy \"mejia_control_Dec5:CONTR_SIG\"" {  } { { "mejia_sc_cpu_Dec5.vhd" "CONTR_SIG" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_sc_cpu_Dec5.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607899220032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mejia_reg_file_Dec5 mejia_reg_file_Dec5:REG_FILE1 " "Elaborating entity \"mejia_reg_file_Dec5\" for hierarchy \"mejia_reg_file_Dec5:REG_FILE1\"" {  } { { "mejia_sc_cpu_Dec5.vhd" "REG_FILE1" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_sc_cpu_Dec5.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607899220045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mejia_reg_file_Dec5:REG_FILE1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"mejia_reg_file_Dec5:REG_FILE1\|altsyncram:altsyncram_component\"" {  } { { "mejia_reg_file_Dec5.vhd" "altsyncram_component" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_reg_file_Dec5.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607899220060 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mejia_reg_file_Dec5:REG_FILE1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"mejia_reg_file_Dec5:REG_FILE1\|altsyncram:altsyncram_component\"" {  } { { "mejia_reg_file_Dec5.vhd" "" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_reg_file_Dec5.vhd" 68 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607899220096 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mejia_reg_file_Dec5:REG_FILE1\|altsyncram:altsyncram_component " "Instantiated megafunction \"mejia_reg_file_Dec5:REG_FILE1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899220096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899220096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899220096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899220096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899220096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899220096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899220096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899220096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899220096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899220096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899220096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899220096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899220096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899220096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899220096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899220096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899220096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899220096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899220096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899220096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file mejia_reg_file_Dec5.mif " "Parameter \"init_file\" = \"mejia_reg_file_Dec5.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899220096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899220096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899220096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899220096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899220096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899220096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899220096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899220096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899220096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899220096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899220096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899220096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899220096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899220096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899220096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899220096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899220096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899220096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899220096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899220096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899220096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899220096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899220096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899220096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899220096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899220096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899220096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899220096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899220096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899220096 ""}  } { { "mejia_reg_file_Dec5.vhd" "" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_reg_file_Dec5.vhd" 68 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1607899220096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_br24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_br24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_br24 " "Found entity 1: altsyncram_br24" {  } { { "db/altsyncram_br24.tdf" "" { Text "D:/Documents/Quartus Projects/Final Lab/db/altsyncram_br24.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607899220180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607899220180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_br24 mejia_reg_file_Dec5:REG_FILE1\|altsyncram:altsyncram_component\|altsyncram_br24:auto_generated " "Elaborating entity \"altsyncram_br24\" for hierarchy \"mejia_reg_file_Dec5:REG_FILE1\|altsyncram:altsyncram_component\|altsyncram_br24:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607899220180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mejia_extend_Dec5 mejia_extend_Dec5:IMMex_16 " "Elaborating entity \"mejia_extend_Dec5\" for hierarchy \"mejia_extend_Dec5:IMMex_16\"" {  } { { "mejia_sc_cpu_Dec5.vhd" "IMMex_16" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_sc_cpu_Dec5.vhd" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607899220208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mejia_mux_Dec5 mejia_mux_Dec5:mux_1 " "Elaborating entity \"mejia_mux_Dec5\" for hierarchy \"mejia_mux_Dec5:mux_1\"" {  } { { "mejia_sc_cpu_Dec5.vhd" "mux_1" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_sc_cpu_Dec5.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607899220210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mejia_alu_Dec5 mejia_alu_Dec5:ALU " "Elaborating entity \"mejia_alu_Dec5\" for hierarchy \"mejia_alu_Dec5:ALU\"" {  } { { "mejia_sc_cpu_Dec5.vhd" "ALU" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_sc_cpu_Dec5.vhd" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607899220212 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "z0 mejia_alu_Dec5.vhd(51) " "VHDL Signal Declaration warning at mejia_alu_Dec5.vhd(51): used explicit default value for signal \"z0\" because signal was never assigned a value" {  } { { "mejia_alu_Dec5.vhd" "" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_alu_Dec5.vhd" 51 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1607899220215 "|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "z9 mejia_alu_Dec5.vhd(51) " "Verilog HDL or VHDL warning at mejia_alu_Dec5.vhd(51): object \"z9\" assigned a value but never read" {  } { { "mejia_alu_Dec5.vhd" "" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_alu_Dec5.vhd" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1607899220215 "|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "z6 mejia_alu_Dec5.vhd(53) " "VHDL Signal Declaration warning at mejia_alu_Dec5.vhd(53): used explicit default value for signal \"z6\" because signal was never assigned a value" {  } { { "mejia_alu_Dec5.vhd" "" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_alu_Dec5.vhd" 53 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1607899220215 "|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x mejia_alu_Dec5.vhd(53) " "Verilog HDL or VHDL warning at mejia_alu_Dec5.vhd(53): object \"x\" assigned a value but never read" {  } { { "mejia_alu_Dec5.vhd" "" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_alu_Dec5.vhd" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1607899220215 "|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "z0 mejia_alu_Dec5.vhd(110) " "VHDL Process Statement warning at mejia_alu_Dec5.vhd(110): signal \"z0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mejia_alu_Dec5.vhd" "" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_alu_Dec5.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1607899220215 "|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "z8 mejia_alu_Dec5.vhd(116) " "VHDL Process Statement warning at mejia_alu_Dec5.vhd(116): signal \"z8\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mejia_alu_Dec5.vhd" "" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_alu_Dec5.vhd" 116 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1607899220215 "|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "z0 mejia_alu_Dec5.vhd(119) " "VHDL Process Statement warning at mejia_alu_Dec5.vhd(119): signal \"z0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mejia_alu_Dec5.vhd" "" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_alu_Dec5.vhd" 119 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1607899220215 "|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mejia_megaddsub_Dec5 mejia_alu_Dec5:ALU\|mejia_megaddsub_Dec5:ADD_OP " "Elaborating entity \"mejia_megaddsub_Dec5\" for hierarchy \"mejia_alu_Dec5:ALU\|mejia_megaddsub_Dec5:ADD_OP\"" {  } { { "mejia_alu_Dec5.vhd" "ADD_OP" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_alu_Dec5.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607899220227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub mejia_alu_Dec5:ALU\|mejia_megaddsub_Dec5:ADD_OP\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"mejia_alu_Dec5:ALU\|mejia_megaddsub_Dec5:ADD_OP\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "mejia_megaddsub_Dec5.vhd" "LPM_ADD_SUB_component" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_megaddsub_Dec5.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607899220261 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mejia_alu_Dec5:ALU\|mejia_megaddsub_Dec5:ADD_OP\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"mejia_alu_Dec5:ALU\|mejia_megaddsub_Dec5:ADD_OP\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "mejia_megaddsub_Dec5.vhd" "" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_megaddsub_Dec5.vhd" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607899220288 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mejia_alu_Dec5:ALU\|mejia_megaddsub_Dec5:ADD_OP\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"mejia_alu_Dec5:ALU\|mejia_megaddsub_Dec5:ADD_OP\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UNUSED " "Parameter \"lpm_direction\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899220288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899220288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899220288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899220288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899220288 ""}  } { { "mejia_megaddsub_Dec5.vhd" "" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_megaddsub_Dec5.vhd" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1607899220288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_d6h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_d6h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_d6h " "Found entity 1: add_sub_d6h" {  } { { "db/add_sub_d6h.tdf" "" { Text "D:/Documents/Quartus Projects/Final Lab/db/add_sub_d6h.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607899220368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607899220368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_d6h mejia_alu_Dec5:ALU\|mejia_megaddsub_Dec5:ADD_OP\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_d6h:auto_generated " "Elaborating entity \"add_sub_d6h\" for hierarchy \"mejia_alu_Dec5:ALU\|mejia_megaddsub_Dec5:ADD_OP\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_d6h:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607899220369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mejia_or_op_Dec5 mejia_alu_Dec5:ALU\|mejia_or_op_Dec5:OR_OP " "Elaborating entity \"mejia_or_op_Dec5\" for hierarchy \"mejia_alu_Dec5:ALU\|mejia_or_op_Dec5:OR_OP\"" {  } { { "mejia_alu_Dec5.vhd" "OR_OP" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_alu_Dec5.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607899220398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mejia_and_op_Dec5 mejia_alu_Dec5:ALU\|mejia_and_op_Dec5:AND_OP " "Elaborating entity \"mejia_and_op_Dec5\" for hierarchy \"mejia_alu_Dec5:ALU\|mejia_and_op_Dec5:AND_OP\"" {  } { { "mejia_alu_Dec5.vhd" "AND_OP" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_alu_Dec5.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607899220400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mejia_compare_Dec5 mejia_alu_Dec5:ALU\|mejia_compare_Dec5:COMP_OP " "Elaborating entity \"mejia_compare_Dec5\" for hierarchy \"mejia_alu_Dec5:ALU\|mejia_compare_Dec5:COMP_OP\"" {  } { { "mejia_alu_Dec5.vhd" "COMP_OP" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_alu_Dec5.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607899220417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare mejia_alu_Dec5:ALU\|mejia_compare_Dec5:COMP_OP\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"mejia_alu_Dec5:ALU\|mejia_compare_Dec5:COMP_OP\|lpm_compare:LPM_COMPARE_component\"" {  } { { "mejia_compare_Dec5.vhd" "LPM_COMPARE_component" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_compare_Dec5.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607899220453 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mejia_alu_Dec5:ALU\|mejia_compare_Dec5:COMP_OP\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"mejia_alu_Dec5:ALU\|mejia_compare_Dec5:COMP_OP\|lpm_compare:LPM_COMPARE_component\"" {  } { { "mejia_compare_Dec5.vhd" "" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_compare_Dec5.vhd" 75 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607899220455 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mejia_alu_Dec5:ALU\|mejia_compare_Dec5:COMP_OP\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"mejia_alu_Dec5:ALU\|mejia_compare_Dec5:COMP_OP\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899220455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899220455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899220455 ""}  } { { "mejia_compare_Dec5.vhd" "" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_compare_Dec5.vhd" 75 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1607899220455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ufg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ufg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ufg " "Found entity 1: cmpr_ufg" {  } { { "db/cmpr_ufg.tdf" "" { Text "D:/Documents/Quartus Projects/Final Lab/db/cmpr_ufg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607899220546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607899220546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ufg mejia_alu_Dec5:ALU\|mejia_compare_Dec5:COMP_OP\|lpm_compare:LPM_COMPARE_component\|cmpr_ufg:auto_generated " "Elaborating entity \"cmpr_ufg\" for hierarchy \"mejia_alu_Dec5:ALU\|mejia_compare_Dec5:COMP_OP\|lpm_compare:LPM_COMPARE_component\|cmpr_ufg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607899220547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mejia_arr_mult2_Dec5 mejia_alu_Dec5:ALU\|mejia_arr_mult2_Dec5:MULT_OP " "Elaborating entity \"mejia_arr_mult2_Dec5\" for hierarchy \"mejia_alu_Dec5:ALU\|mejia_arr_mult2_Dec5:MULT_OP\"" {  } { { "mejia_alu_Dec5.vhd" "MULT_OP" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_alu_Dec5.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607899220551 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "c mejia_arr_mult2_Dec5.vhd(30) " "VHDL Signal Declaration warning at mejia_arr_mult2_Dec5.vhd(30): used explicit default value for signal \"c\" because signal was never assigned a value" {  } { { "mejia_arr_mult2_Dec5.vhd" "" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_arr_mult2_Dec5.vhd" 30 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1607899220559 "|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mejia_and32_Dec5 mejia_alu_Dec5:ALU\|mejia_arr_mult2_Dec5:MULT_OP\|mejia_and32_Dec5:AND_1 " "Elaborating entity \"mejia_and32_Dec5\" for hierarchy \"mejia_alu_Dec5:ALU\|mejia_arr_mult2_Dec5:MULT_OP\|mejia_and32_Dec5:AND_1\"" {  } { { "mejia_arr_mult2_Dec5.vhd" "AND_1" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_arr_mult2_Dec5.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607899220560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mejia_and_Dec5 mejia_alu_Dec5:ALU\|mejia_arr_mult2_Dec5:MULT_OP\|mejia_and32_Dec5:AND_1\|mejia_and_Dec5:AND1 " "Elaborating entity \"mejia_and_Dec5\" for hierarchy \"mejia_alu_Dec5:ALU\|mejia_arr_mult2_Dec5:MULT_OP\|mejia_and32_Dec5:AND_1\|mejia_and_Dec5:AND1\"" {  } { { "mejia_and32_Dec5.vhd" "AND1" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_and32_Dec5.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607899220564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mejia_nbadder_Dec5 mejia_alu_Dec5:ALU\|mejia_arr_mult2_Dec5:MULT_OP\|mejia_nbadder_Dec5:ADD_1 " "Elaborating entity \"mejia_nbadder_Dec5\" for hierarchy \"mejia_alu_Dec5:ALU\|mejia_arr_mult2_Dec5:MULT_OP\|mejia_nbadder_Dec5:ADD_1\"" {  } { { "mejia_arr_mult2_Dec5.vhd" "ADD_1" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_arr_mult2_Dec5.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607899220627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub mejia_alu_Dec5:ALU\|mejia_arr_mult2_Dec5:MULT_OP\|mejia_nbadder_Dec5:ADD_1\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"mejia_alu_Dec5:ALU\|mejia_arr_mult2_Dec5:MULT_OP\|mejia_nbadder_Dec5:ADD_1\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "mejia_nbadder_Dec5.vhd" "LPM_ADD_SUB_component" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_nbadder_Dec5.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607899220634 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mejia_alu_Dec5:ALU\|mejia_arr_mult2_Dec5:MULT_OP\|mejia_nbadder_Dec5:ADD_1\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"mejia_alu_Dec5:ALU\|mejia_arr_mult2_Dec5:MULT_OP\|mejia_nbadder_Dec5:ADD_1\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "mejia_nbadder_Dec5.vhd" "" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_nbadder_Dec5.vhd" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607899220637 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mejia_alu_Dec5:ALU\|mejia_arr_mult2_Dec5:MULT_OP\|mejia_nbadder_Dec5:ADD_1\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"mejia_alu_Dec5:ALU\|mejia_arr_mult2_Dec5:MULT_OP\|mejia_nbadder_Dec5:ADD_1\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899220637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899220637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899220637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899220637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899220637 ""}  } { { "mejia_nbadder_Dec5.vhd" "" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_nbadder_Dec5.vhd" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1607899220637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ici.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ici.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ici " "Found entity 1: add_sub_ici" {  } { { "db/add_sub_ici.tdf" "" { Text "D:/Documents/Quartus Projects/Final Lab/db/add_sub_ici.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607899220719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607899220719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_ici mejia_alu_Dec5:ALU\|mejia_arr_mult2_Dec5:MULT_OP\|mejia_nbadder_Dec5:ADD_1\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_ici:auto_generated " "Elaborating entity \"add_sub_ici\" for hierarchy \"mejia_alu_Dec5:ALU\|mejia_arr_mult2_Dec5:MULT_OP\|mejia_nbadder_Dec5:ADD_1\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_ici:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607899220720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mejia_div_Dec5 mejia_alu_Dec5:ALU\|mejia_div_Dec5:DIV_OP " "Elaborating entity \"mejia_div_Dec5\" for hierarchy \"mejia_alu_Dec5:ALU\|mejia_div_Dec5:DIV_OP\"" {  } { { "mejia_alu_Dec5.vhd" "DIV_OP" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_alu_Dec5.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607899221793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide mejia_alu_Dec5:ALU\|mejia_div_Dec5:DIV_OP\|lpm_divide:LPM_DIVIDE_component " "Elaborating entity \"lpm_divide\" for hierarchy \"mejia_alu_Dec5:ALU\|mejia_div_Dec5:DIV_OP\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "mejia_div_Dec5.vhd" "LPM_DIVIDE_component" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_div_Dec5.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607899221825 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mejia_alu_Dec5:ALU\|mejia_div_Dec5:DIV_OP\|lpm_divide:LPM_DIVIDE_component " "Elaborated megafunction instantiation \"mejia_alu_Dec5:ALU\|mejia_div_Dec5:DIV_OP\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "mejia_div_Dec5.vhd" "" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_div_Dec5.vhd" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607899221827 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mejia_alu_Dec5:ALU\|mejia_div_Dec5:DIV_OP\|lpm_divide:LPM_DIVIDE_component " "Instantiated megafunction \"mejia_alu_Dec5:ALU\|mejia_div_Dec5:DIV_OP\|lpm_divide:LPM_DIVIDE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_drepresentation UNSIGNED " "Parameter \"lpm_drepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899221827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint LPM_REMAINDERPOSITIVE=TRUE " "Parameter \"lpm_hint\" = \"LPM_REMAINDERPOSITIVE=TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899221827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_nrepresentation UNSIGNED " "Parameter \"lpm_nrepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899221827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DIVIDE " "Parameter \"lpm_type\" = \"LPM_DIVIDE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899221827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthd 32 " "Parameter \"lpm_widthd\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899221827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthn 32 " "Parameter \"lpm_widthn\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899221827 ""}  } { { "mejia_div_Dec5.vhd" "" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_div_Dec5.vhd" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1607899221827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_irp.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_irp.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_irp " "Found entity 1: lpm_divide_irp" {  } { { "db/lpm_divide_irp.tdf" "" { Text "D:/Documents/Quartus Projects/Final Lab/db/lpm_divide_irp.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607899221897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607899221897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide_irp mejia_alu_Dec5:ALU\|mejia_div_Dec5:DIV_OP\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_irp:auto_generated " "Elaborating entity \"lpm_divide_irp\" for hierarchy \"mejia_alu_Dec5:ALU\|mejia_div_Dec5:DIV_OP\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_irp:auto_generated\"" {  } { { "lpm_divide.tdf" "auto_generated" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_divide.tdf" 148 9 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607899221898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "D:/Documents/Quartus Projects/Final Lab/db/sign_div_unsign_9nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607899221915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607899221915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_div_unsign_9nh mejia_alu_Dec5:ALU\|mejia_div_Dec5:DIV_OP\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_irp:auto_generated\|sign_div_unsign_9nh:divider " "Elaborating entity \"sign_div_unsign_9nh\" for hierarchy \"mejia_alu_Dec5:ALU\|mejia_div_Dec5:DIV_OP\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_irp:auto_generated\|sign_div_unsign_9nh:divider\"" {  } { { "db/lpm_divide_irp.tdf" "divider" { Text "D:/Documents/Quartus Projects/Final Lab/db/lpm_divide_irp.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607899221916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_o2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_o2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_o2f " "Found entity 1: alt_u_div_o2f" {  } { { "db/alt_u_div_o2f.tdf" "" { Text "D:/Documents/Quartus Projects/Final Lab/db/alt_u_div_o2f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607899222039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607899222039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_u_div_o2f mejia_alu_Dec5:ALU\|mejia_div_Dec5:DIV_OP\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_irp:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_o2f:divider " "Elaborating entity \"alt_u_div_o2f\" for hierarchy \"mejia_alu_Dec5:ALU\|mejia_div_Dec5:DIV_OP\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_irp:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_o2f:divider\"" {  } { { "db/sign_div_unsign_9nh.tdf" "divider" { Text "D:/Documents/Quartus Projects/Final Lab/db/sign_div_unsign_9nh.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607899222039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mejia_data_mem_Dec5 mejia_data_mem_Dec5:data_mem " "Elaborating entity \"mejia_data_mem_Dec5\" for hierarchy \"mejia_data_mem_Dec5:data_mem\"" {  } { { "mejia_sc_cpu_Dec5.vhd" "data_mem" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_sc_cpu_Dec5.vhd" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607899222088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mejia_data_mem_Dec5:data_mem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"mejia_data_mem_Dec5:data_mem\|altsyncram:altsyncram_component\"" {  } { { "mejia_data_mem_Dec5.vhd" "altsyncram_component" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_data_mem_Dec5.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607899222101 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mejia_data_mem_Dec5:data_mem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"mejia_data_mem_Dec5:data_mem\|altsyncram:altsyncram_component\"" {  } { { "mejia_data_mem_Dec5.vhd" "" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_data_mem_Dec5.vhd" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607899222134 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mejia_data_mem_Dec5:data_mem\|altsyncram:altsyncram_component " "Instantiated megafunction \"mejia_data_mem_Dec5:data_mem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899222135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899222135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899222135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899222135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899222135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899222135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899222135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899222135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899222135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899222135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899222135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899222135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899222135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899222135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899222135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899222135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899222135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899222135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899222135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899222135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file mejia_data_mem_Dec5.mif " "Parameter \"init_file\" = \"mejia_data_mem_Dec5.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899222135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899222135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899222135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899222135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899222135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899222135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899222135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899222135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899222135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899222135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899222135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899222135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899222135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899222135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899222135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899222135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899222135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899222135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899222135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899222135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899222135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899222135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899222135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899222135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899222135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899222135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899222135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899222135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899222135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899222135 ""}  } { { "mejia_data_mem_Dec5.vhd" "" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_data_mem_Dec5.vhd" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1607899222135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ut24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ut24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ut24 " "Found entity 1: altsyncram_ut24" {  } { { "db/altsyncram_ut24.tdf" "" { Text "D:/Documents/Quartus Projects/Final Lab/db/altsyncram_ut24.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607899222285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607899222285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ut24 mejia_data_mem_Dec5:data_mem\|altsyncram:altsyncram_component\|altsyncram_ut24:auto_generated " "Elaborating entity \"altsyncram_ut24\" for hierarchy \"mejia_data_mem_Dec5:data_mem\|altsyncram:altsyncram_component\|altsyncram_ut24:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607899222286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dla.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dla.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dla " "Found entity 1: decode_dla" {  } { { "db/decode_dla.tdf" "" { Text "D:/Documents/Quartus Projects/Final Lab/db/decode_dla.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607899222364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607899222364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_dla mejia_data_mem_Dec5:data_mem\|altsyncram:altsyncram_component\|altsyncram_ut24:auto_generated\|decode_dla:decode3 " "Elaborating entity \"decode_dla\" for hierarchy \"mejia_data_mem_Dec5:data_mem\|altsyncram:altsyncram_component\|altsyncram_ut24:auto_generated\|decode_dla:decode3\"" {  } { { "db/altsyncram_ut24.tdf" "decode3" { Text "D:/Documents/Quartus Projects/Final Lab/db/altsyncram_ut24.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607899222365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_61a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_61a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_61a " "Found entity 1: decode_61a" {  } { { "db/decode_61a.tdf" "" { Text "D:/Documents/Quartus Projects/Final Lab/db/decode_61a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607899222434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607899222434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_61a mejia_data_mem_Dec5:data_mem\|altsyncram:altsyncram_component\|altsyncram_ut24:auto_generated\|decode_61a:rden_decode " "Elaborating entity \"decode_61a\" for hierarchy \"mejia_data_mem_Dec5:data_mem\|altsyncram:altsyncram_component\|altsyncram_ut24:auto_generated\|decode_61a:rden_decode\"" {  } { { "db/altsyncram_ut24.tdf" "rden_decode" { Text "D:/Documents/Quartus Projects/Final Lab/db/altsyncram_ut24.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607899222435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ahb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ahb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ahb " "Found entity 1: mux_ahb" {  } { { "db/mux_ahb.tdf" "" { Text "D:/Documents/Quartus Projects/Final Lab/db/mux_ahb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607899222520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607899222520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ahb mejia_data_mem_Dec5:data_mem\|altsyncram:altsyncram_component\|altsyncram_ut24:auto_generated\|mux_ahb:mux2 " "Elaborating entity \"mux_ahb\" for hierarchy \"mejia_data_mem_Dec5:data_mem\|altsyncram:altsyncram_component\|altsyncram_ut24:auto_generated\|mux_ahb:mux2\"" {  } { { "db/altsyncram_ut24.tdf" "mux2" { Text "D:/Documents/Quartus Projects/Final Lab/db/altsyncram_ut24.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607899222521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mejia_pcadder_Dec5 mejia_pcadder_Dec5:first_add " "Elaborating entity \"mejia_pcadder_Dec5\" for hierarchy \"mejia_pcadder_Dec5:first_add\"" {  } { { "mejia_sc_cpu_Dec5.vhd" "first_add" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_sc_cpu_Dec5.vhd" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607899222542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub mejia_pcadder_Dec5:first_add\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"mejia_pcadder_Dec5:first_add\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "mejia_pcadder_Dec5.vhd" "LPM_ADD_SUB_component" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_pcadder_Dec5.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607899222548 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mejia_pcadder_Dec5:first_add\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"mejia_pcadder_Dec5:first_add\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "mejia_pcadder_Dec5.vhd" "" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_pcadder_Dec5.vhd" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607899222550 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mejia_pcadder_Dec5:first_add\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"mejia_pcadder_Dec5:first_add\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899222550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899222550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899222550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899222550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607899222550 ""}  } { { "mejia_pcadder_Dec5.vhd" "" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_pcadder_Dec5.vhd" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1607899222550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_f5i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_f5i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_f5i " "Found entity 1: add_sub_f5i" {  } { { "db/add_sub_f5i.tdf" "" { Text "D:/Documents/Quartus Projects/Final Lab/db/add_sub_f5i.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607899222618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607899222618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_f5i mejia_pcadder_Dec5:first_add\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_f5i:auto_generated " "Elaborating entity \"add_sub_f5i\" for hierarchy \"mejia_pcadder_Dec5:first_add\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_f5i:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607899222619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mejia_register32_Dec5 mejia_register32_Dec5:PC_reg " "Elaborating entity \"mejia_register32_Dec5\" for hierarchy \"mejia_register32_Dec5:PC_reg\"" {  } { { "mejia_sc_cpu_Dec5.vhd" "PC_reg" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_sc_cpu_Dec5.vhd" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607899222638 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1607899224848 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1607899231614 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607899231614 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2918 " "Implemented 2918 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1607899232111 ""} { "Info" "ICUT_CUT_TM_OPINS" "133 " "Implemented 133 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1607899232111 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2423 " "Implemented 2423 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1607899232111 ""} { "Info" "ICUT_CUT_TM_RAMS" "352 " "Implemented 352 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1607899232111 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1607899232111 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5017 " "Peak virtual memory: 5017 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607899232206 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 13 17:40:32 2020 " "Processing ended: Sun Dec 13 17:40:32 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607899232206 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607899232206 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:55 " "Total CPU time (on all processors): 00:00:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607899232206 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1607899232206 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1607899234040 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607899234052 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 13 17:40:33 2020 " "Processing started: Sun Dec 13 17:40:33 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607899234052 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1607899234052 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off mejia_sc_cpu_Dec5 -c mejia_sc_cpu_Dec5 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off mejia_sc_cpu_Dec5 -c mejia_sc_cpu_Dec5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1607899234052 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1607899234202 ""}
{ "Info" "0" "" "Project  = mejia_sc_cpu_Dec5" {  } {  } 0 0 "Project  = mejia_sc_cpu_Dec5" 0 0 "Fitter" 0 0 1607899234203 ""}
{ "Info" "0" "" "Revision = mejia_sc_cpu_Dec5" {  } {  } 0 0 "Revision = mejia_sc_cpu_Dec5" 0 0 "Fitter" 0 0 1607899234203 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1607899234549 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1607899234549 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "mejia_sc_cpu_Dec5 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"mejia_sc_cpu_Dec5\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1607899234617 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1607899234702 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1607899234703 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mejia_inst_mem_Dec5:INST_MEM\|altsyncram:altsyncram_component\|altsyncram_3q24:auto_generated\|ram_block1a26 " "Atom \"mejia_inst_mem_Dec5:INST_MEM\|altsyncram:altsyncram_component\|altsyncram_3q24:auto_generated\|ram_block1a26\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1607899234862 "|mejia_sc_cpu_Dec5|mejia_inst_mem_Dec5:INST_MEM|altsyncram:altsyncram_component|altsyncram_3q24:auto_generated|ram_block1a26"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1607899234862 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1607899235616 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1607899235657 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1607899235955 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1607899236070 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "143 143 " "No exact pin location assignment(s) for 143 pins of 143 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1607899236559 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1607899258768 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clock~inputCLKENA0 614 global CLKCTRL_G10 " "clock~inputCLKENA0 with 614 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1607899259518 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1607899259518 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1607899259519 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1607899259593 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1607899259594 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1607899259599 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1607899259602 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1607899259602 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1607899259604 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "mejia_sc_cpu_Dec5.sdc " "Synopsys Design Constraints File file not found: 'mejia_sc_cpu_Dec5.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1607899262440 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1607899262441 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1607899262531 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1607899262532 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1607899262534 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1607899262908 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1607899262910 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1607899262910 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:28 " "Fitter preparation operations ending: elapsed time is 00:00:28" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1607899263267 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1607899273737 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1607899275556 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:20 " "Fitter placement preparation operations ending: elapsed time is 00:00:20" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1607899293473 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1607899330175 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1607899359667 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:30 " "Fitter placement operations ending: elapsed time is 00:00:30" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1607899359667 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1607899364945 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "20 X22_Y35 X32_Y45 " "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X22_Y35 to location X32_Y45" {  } { { "loc" "" { Generic "D:/Documents/Quartus Projects/Final Lab/" { { 1 { 0 "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X22_Y35 to location X32_Y45"} { { 12 { 0 ""} 22 35 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1607899381937 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1607899381937 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1607899419075 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1607899419075 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:47 " "Fitter routing operations ending: elapsed time is 00:00:47" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1607899419084 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 12.75 " "Total time spent on timing analysis during the Fitter is 12.75 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1607899428933 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1607899429114 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1607899434185 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1607899434188 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1607899439131 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:24 " "Fitter post-fit operations ending: elapsed time is 00:00:24" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1607899452611 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Documents/Quartus Projects/Final Lab/output_files/mejia_sc_cpu_Dec5.fit.smsg " "Generated suppressed messages file D:/Documents/Quartus Projects/Final Lab/output_files/mejia_sc_cpu_Dec5.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1607899453751 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6640 " "Peak virtual memory: 6640 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607899456876 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 13 17:44:16 2020 " "Processing ended: Sun Dec 13 17:44:16 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607899456876 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:43 " "Elapsed time: 00:03:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607899456876 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:09:11 " "Total CPU time (on all processors): 00:09:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607899456876 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1607899456876 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1607899458801 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607899458812 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 13 17:44:18 2020 " "Processing started: Sun Dec 13 17:44:18 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607899458812 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1607899458812 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off mejia_sc_cpu_Dec5 -c mejia_sc_cpu_Dec5 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off mejia_sc_cpu_Dec5 -c mejia_sc_cpu_Dec5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1607899458812 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1607899460916 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1607899476014 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4886 " "Peak virtual memory: 4886 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607899476940 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 13 17:44:36 2020 " "Processing ended: Sun Dec 13 17:44:36 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607899476940 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607899476940 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607899476940 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1607899476940 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1607899477778 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1607899479074 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607899479086 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 13 17:44:38 2020 " "Processing started: Sun Dec 13 17:44:38 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607899479086 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1607899479086 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta mejia_sc_cpu_Dec5 -c mejia_sc_cpu_Dec5 " "Command: quartus_sta mejia_sc_cpu_Dec5 -c mejia_sc_cpu_Dec5" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1607899479086 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1607899479263 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1607899481344 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1607899481344 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1607899481464 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1607899481464 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "mejia_sc_cpu_Dec5.sdc " "Synopsys Design Constraints File file not found: 'mejia_sc_cpu_Dec5.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1607899483389 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1607899483389 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1607899483442 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1607899483442 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1607899483515 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1607899483515 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1607899483519 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1607899483541 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1607899520090 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1607899520090 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -82.025 " "Worst-case setup slack is -82.025" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607899520099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607899520099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -82.025         -262342.999 clock  " "  -82.025         -262342.999 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607899520099 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1607899520099 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.267 " "Worst-case hold slack is 0.267" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607899520162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607899520162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.267               0.000 clock  " "    0.267               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607899520162 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1607899520162 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1607899520177 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1607899520192 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607899520207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607899520207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174          -27598.779 clock  " "   -2.174          -27598.779 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607899520207 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1607899520207 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1607899520299 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1607899520372 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1607899526848 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1607899527408 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1607899527608 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1607899527608 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -83.037 " "Worst-case setup slack is -83.037" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607899527617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607899527617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -83.037         -263997.848 clock  " "  -83.037         -263997.848 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607899527617 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1607899527617 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.242 " "Worst-case hold slack is 0.242" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607899527678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607899527678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.242               0.000 clock  " "    0.242               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607899527678 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1607899527678 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1607899527689 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1607899527699 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607899527713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607899527713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174          -27581.390 clock  " "   -2.174          -27581.390 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607899527713 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1607899527713 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1607899527796 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1607899528102 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1607899534410 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1607899534954 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1607899535014 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1607899535014 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -46.053 " "Worst-case setup slack is -46.053" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607899535024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607899535024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -46.053         -147627.107 clock  " "  -46.053         -147627.107 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607899535024 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1607899535024 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.163 " "Worst-case hold slack is 0.163" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607899535089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607899535089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.163               0.000 clock  " "    0.163               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607899535089 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1607899535089 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1607899535102 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1607899535113 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607899535129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607899535129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174          -27312.899 clock  " "   -2.174          -27312.899 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607899535129 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1607899535129 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1607899535213 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1607899535918 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1607899535975 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1607899535975 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -43.129 " "Worst-case setup slack is -43.129" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607899535984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607899535984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -43.129         -136747.152 clock  " "  -43.129         -136747.152 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607899535984 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1607899535984 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.147 " "Worst-case hold slack is 0.147" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607899536053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607899536053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 clock  " "    0.147               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607899536053 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1607899536053 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1607899536063 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1607899536074 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607899536092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607899536092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174          -27320.431 clock  " "   -2.174          -27320.431 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607899536092 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1607899536092 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1607899541561 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1607899541664 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5462 " "Peak virtual memory: 5462 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607899541960 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 13 17:45:41 2020 " "Processing ended: Sun Dec 13 17:45:41 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607899541960 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:03 " "Elapsed time: 00:01:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607899541960 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:25 " "Total CPU time (on all processors): 00:01:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607899541960 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1607899541960 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 29 s " "Quartus Prime Full Compilation was successful. 0 errors, 29 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1607899542953 ""}
