#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1147-g7ee7a483)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0x56472bcb4f20 .scope module, "sram_tb" "sram_tb" 2 8;
 .timescale 0 0;
P_0x56472bc79f50 .param/l "AWIDTH" 0 2 9, +C4<00000000000000000000000000001000>;
P_0x56472bc79f90 .param/l "DEPTH" 0 2 11, +C4<00000000000000000000000001000000>;
P_0x56472bc79fd0 .param/l "DWIDTH" 0 2 10, +C4<00000000000000000000000000100000>;
v0x56472bccf620_0 .var "addr", 7 0;
v0x56472bccf700_0 .var "clk", 0 0;
v0x56472bccf7d0_0 .var "cs", 0 0;
v0x56472bccf8d0_0 .var "din", 31 0;
v0x56472bccf9a0_0 .net "dout", 31 0, v0x56472bccf140_0;  1 drivers
v0x56472bccfa40_0 .var "rd", 0 0;
v0x56472bccfb10_0 .var "wr", 0 0;
S_0x56472bcb5200 .scope module, "dut" "sram" 2 53, 3 11 0, S_0x56472bcb4f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "address";
    .port_info 2 /INPUT 32 "din";
    .port_info 3 /OUTPUT 32 "dout";
    .port_info 4 /INPUT 1 "rd";
    .port_info 5 /INPUT 1 "wr";
    .port_info 6 /INPUT 1 "cs";
P_0x56472bc7b3b0 .param/l "AWIDTH" 0 3 12, +C4<00000000000000000000000000001000>;
P_0x56472bc7b3f0 .param/l "DEPTH" 0 3 14, +C4<00000000000000000000000001000000>;
P_0x56472bc7b430 .param/l "DWIDTH" 0 3 13, +C4<00000000000000000000000000100000>;
L_0x56472bccfbe0 .functor AND 1, v0x56472bccf7d0_0, v0x56472bccfa40_0, C4<1>, C4<1>;
v0x56472bca2340_0 .net *"_ivl_1", 0 0, L_0x56472bccfbe0;  1 drivers
v0x56472bcce860_0 .net *"_ivl_10", 31 0, L_0x56472bcdff70;  1 drivers
o0x7f9b4d7ef078 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x56472bcce940_0 name=_ivl_12
v0x56472bccea30_0 .net *"_ivl_2", 31 0, L_0x56472bccfd20;  1 drivers
v0x56472bcceb10_0 .net *"_ivl_4", 31 0, L_0x56472bccfdc0;  1 drivers
L_0x7f9b4d7a6018 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56472bccec40_0 .net *"_ivl_7", 23 0, L_0x7f9b4d7a6018;  1 drivers
L_0x7f9b4d7a6060 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x56472bcced20_0 .net/2u *"_ivl_8", 31 0, L_0x7f9b4d7a6060;  1 drivers
v0x56472bccee00_0 .net "address", 7 0, v0x56472bccf620_0;  1 drivers
v0x56472bcceee0_0 .net "clk", 0 0, v0x56472bccf700_0;  1 drivers
v0x56472bccefa0_0 .net "cs", 0 0, v0x56472bccf7d0_0;  1 drivers
v0x56472bccf060_0 .net "din", 31 0, v0x56472bccf8d0_0;  1 drivers
v0x56472bccf140_0 .var "dout", 31 0;
v0x56472bccf220_0 .net "dtempout", 31 0, L_0x56472bce0100;  1 drivers
v0x56472bccf300 .array "mem", 63 0, 31 0;
v0x56472bccf3c0_0 .net "rd", 0 0, v0x56472bccfa40_0;  1 drivers
v0x56472bccf480_0 .net "wr", 0 0, v0x56472bccfb10_0;  1 drivers
E_0x56472bcb1800 .event posedge, v0x56472bcceee0_0;
E_0x56472bc9d7e0 .event anyedge, v0x56472bccf220_0;
L_0x56472bccfd20 .array/port v0x56472bccf300, L_0x56472bcdff70;
L_0x56472bccfdc0 .concat [ 8 24 0 0], v0x56472bccf620_0, L_0x7f9b4d7a6018;
L_0x56472bcdff70 .arith/div 32, L_0x56472bccfdc0, L_0x7f9b4d7a6060;
L_0x56472bce0100 .functor MUXZ 32, o0x7f9b4d7ef078, L_0x56472bccfd20, L_0x56472bccfbe0, C4<>;
    .scope S_0x56472bcb5200;
T_0 ;
    %wait E_0x56472bc9d7e0;
    %load/vec4 v0x56472bccf220_0;
    %store/vec4 v0x56472bccf140_0, 0, 32;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x56472bcb5200;
T_1 ;
    %wait E_0x56472bcb1800;
    %load/vec4 v0x56472bccefa0_0;
    %load/vec4 v0x56472bccf480_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x56472bccf060_0;
    %load/vec4 v0x56472bccee00_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %div;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56472bccf300, 0, 4;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x56472bcb4f20;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56472bccf700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56472bccfa40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56472bccf7d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56472bccfb10_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56472bccf8d0_0, 0, 32;
    %end;
    .thread T_2;
    .scope S_0x56472bcb4f20;
T_3 ;
    %delay 2, 0;
    %load/vec4 v0x56472bccf700_0;
    %inv;
    %store/vec4 v0x56472bccf700_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x56472bcb4f20;
T_4 ;
    %vpi_call 2 30 "$dumpfile", "sram.vcd" {0 0 0};
    %vpi_call 2 31 "$dumpvars" {0 0 0};
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56472bccf7d0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 92, 0, 8;
    %store/vec4 v0x56472bccf620_0, 0, 8;
    %delay 1, 0;
    %pushi/vec4 1476460201, 0, 32;
    %store/vec4 v0x56472bccf8d0_0, 0, 32;
    %delay 8, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56472bccfb10_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56472bccfb10_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56472bccf8d0_0, 0, 32;
    %delay 3, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56472bccfa40_0, 0, 1;
    %delay 8, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56472bccfa40_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 2259441587, 0, 32;
    %store/vec4 v0x56472bccf8d0_0, 0, 32;
    %delay 1, 0;
    %pushi/vec4 252, 0, 8;
    %store/vec4 v0x56472bccf620_0, 0, 8;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56472bccfa40_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56472bccfb10_0, 0, 1;
    %delay 8, 0;
    %vpi_call 2 49 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "./sram_tb.v";
    "./sram.v";
