****************************************
Report : timing
        -path_type short
        -delay_type max
        -max_paths 50
        -report_by design
        -nosplit
Design : riscv_core
Version: O-2018.06-SP1
Date   : Thu Mar  7 04:47:00 2024
****************************************

  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/registers_i/mem_reg_11__2_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                               Incr      Path  
  -------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                             0.00      0.00
  clock network delay (propagated)                                    0.14      0.14

  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)     0.00      0.14 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)      0.14      0.28 r
  ...
  id_stage_i/registers_i/mem_reg_11__2_/D (SAEDRVT14_FSDPRBQ_V2_4)    4.51      4.79 f
  data arrival time                                                             4.79

  clock CLK_I (rise edge)                                             5.00      5.00
  clock network delay (propagated)                                    0.13      5.13
  id_stage_i/registers_i/mem_reg_11__2_/CK (SAEDRVT14_FSDPRBQ_V2_4)   0.00      5.13 r
  library setup time                                                 -0.00      5.13
  data required time                                                            5.13
  -------------------------------------------------------------------------------------------
  data required time                                                            5.13
  data arrival time                                                            -4.79
  -------------------------------------------------------------------------------------------
  slack (MET)                                                                   0.34



  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/registers_i/mem_reg_13__2_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                               Incr      Path  
  -------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                             0.00      0.00
  clock network delay (propagated)                                    0.14      0.14

  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)     0.00      0.14 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)      0.14      0.28 r
  ...
  id_stage_i/registers_i/mem_reg_13__2_/D (SAEDRVT14_FSDPRBQ_V2_4)    4.51      4.79 f
  data arrival time                                                             4.79

  clock CLK_I (rise edge)                                             5.00      5.00
  clock network delay (propagated)                                    0.13      5.13
  id_stage_i/registers_i/mem_reg_13__2_/CK (SAEDRVT14_FSDPRBQ_V2_4)   0.00      5.13 r
  library setup time                                                 -0.00      5.13
  data required time                                                            5.13
  -------------------------------------------------------------------------------------------
  data required time                                                            5.13
  data arrival time                                                            -4.79
  -------------------------------------------------------------------------------------------
  slack (MET)                                                                   0.34



  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/registers_i/mem_reg_14__2_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                               Incr      Path  
  -------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                             0.00      0.00
  clock network delay (propagated)                                    0.14      0.14

  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)     0.00      0.14 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)      0.14      0.28 r
  ...
  id_stage_i/registers_i/mem_reg_14__2_/D (SAEDRVT14_FSDPRBQ_V2_4)    4.51      4.79 f
  data arrival time                                                             4.79

  clock CLK_I (rise edge)                                             5.00      5.00
  clock network delay (propagated)                                    0.13      5.13
  id_stage_i/registers_i/mem_reg_14__2_/CK (SAEDRVT14_FSDPRBQ_V2_4)   0.00      5.13 r
  library setup time                                                 -0.00      5.13
  data required time                                                            5.13
  -------------------------------------------------------------------------------------------
  data required time                                                            5.13
  data arrival time                                                            -4.79
  -------------------------------------------------------------------------------------------
  slack (MET)                                                                   0.34



  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/registers_i/mem_reg_12__2_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                               Incr      Path  
  -------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                             0.00      0.00
  clock network delay (propagated)                                    0.14      0.14

  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)     0.00      0.14 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)      0.14      0.28 r
  ...
  id_stage_i/registers_i/mem_reg_12__2_/D (SAEDRVT14_FSDPRBQ_V2_4)    4.51      4.79 f
  data arrival time                                                             4.79

  clock CLK_I (rise edge)                                             5.00      5.00
  clock network delay (propagated)                                    0.13      5.13
  id_stage_i/registers_i/mem_reg_12__2_/CK (SAEDRVT14_FSDPRBQ_V2_4)   0.00      5.13 r
  library setup time                                                 -0.00      5.13
  data required time                                                            5.13
  -------------------------------------------------------------------------------------------
  data required time                                                            5.13
  data arrival time                                                            -4.79
  -------------------------------------------------------------------------------------------
  slack (MET)                                                                   0.34



  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/registers_i/mem_reg_10__2_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                               Incr      Path  
  -------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                             0.00      0.00
  clock network delay (propagated)                                    0.14      0.14

  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)     0.00      0.14 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)      0.14      0.28 r
  ...
  id_stage_i/registers_i/mem_reg_10__2_/D (SAEDRVT14_FSDPRBQ_V2_4)    4.50      4.78 f
  data arrival time                                                             4.78

  clock CLK_I (rise edge)                                             5.00      5.00
  clock network delay (propagated)                                    0.13      5.13
  id_stage_i/registers_i/mem_reg_10__2_/CK (SAEDRVT14_FSDPRBQ_V2_4)   0.00      5.13 r
  library setup time                                                 -0.00      5.13
  data required time                                                            5.13
  -------------------------------------------------------------------------------------------
  data required time                                                            5.13
  data arrival time                                                            -4.78
  -------------------------------------------------------------------------------------------
  slack (MET)                                                                   0.35



  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/registers_i/mem_reg_15__2_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                               Incr      Path  
  -------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                             0.00      0.00
  clock network delay (propagated)                                    0.14      0.14

  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)     0.00      0.14 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)      0.14      0.28 r
  ...
  id_stage_i/registers_i/mem_reg_15__2_/D (SAEDRVT14_FSDPRBQ_V2_4)    4.52      4.80 f
  data arrival time                                                             4.80

  clock CLK_I (rise edge)                                             5.00      5.00
  clock network delay (propagated)                                    0.13      5.13
  id_stage_i/registers_i/mem_reg_15__2_/CK (SAEDRVT14_FSDPRBQ_V2_4)   0.00      5.13 r
  library setup time                                                  0.02      5.15
  data required time                                                            5.15
  -------------------------------------------------------------------------------------------
  data required time                                                            5.15
  data arrival time                                                            -4.80
  -------------------------------------------------------------------------------------------
  slack (MET)                                                                   0.35



  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/registers_i/mem_reg_10__27_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (propagated)                                     0.14      0.14

  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)      0.00      0.14 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)       0.14      0.28 r
  ...
  id_stage_i/registers_i/mem_reg_10__27_/D (SAEDRVT14_FSDPRBQ_V2_4)    4.50      4.78 f
  data arrival time                                                              4.78

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (propagated)                                     0.13      5.13
  id_stage_i/registers_i/mem_reg_10__27_/CK (SAEDRVT14_FSDPRBQ_V2_4)   0.00      5.13 r
  library setup time                                                  -0.00      5.13
  data required time                                                             5.13
  --------------------------------------------------------------------------------------------
  data required time                                                             5.13
  data arrival time                                                             -4.78
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.35



  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/registers_i/mem_reg_12__27_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (propagated)                                     0.14      0.14

  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)      0.00      0.14 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)       0.14      0.28 r
  ...
  id_stage_i/registers_i/mem_reg_12__27_/D (SAEDRVT14_FSDPRBQ_V2_4)    4.50      4.78 f
  data arrival time                                                              4.78

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (propagated)                                     0.13      5.13
  id_stage_i/registers_i/mem_reg_12__27_/CK (SAEDRVT14_FSDPRBQ_V2_4)   0.00      5.13 r
  library setup time                                                  -0.00      5.13
  data required time                                                             5.13
  --------------------------------------------------------------------------------------------
  data required time                                                             5.13
  data arrival time                                                             -4.78
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.35



  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/alu_operand_b_ex_o_reg_27_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (propagated)                                     0.14      0.14

  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)      0.00      0.14 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)       0.14      0.28 r
  ...
  id_stage_i/alu_operand_b_ex_o_reg_27_/D (SAEDRVT14_FSDPRBQ_V2_4)     4.53      4.81 f
  data arrival time                                                              4.81

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (propagated)                                     0.14      5.14
  id_stage_i/alu_operand_b_ex_o_reg_27_/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      5.14 r
  library setup time                                                   0.03      5.16
  data required time                                                             5.16
  --------------------------------------------------------------------------------------------
  data required time                                                             5.16
  data arrival time                                                             -4.81
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.35



  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/registers_i/mem_reg_10__29_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (propagated)                                     0.14      0.14

  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)      0.00      0.14 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)       0.14      0.28 r
  ...
  id_stage_i/registers_i/mem_reg_10__29_/D (SAEDRVT14_FSDPRBQ_V2_4)    4.50      4.78 f
  data arrival time                                                              4.78

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (propagated)                                     0.13      5.13
  id_stage_i/registers_i/mem_reg_10__29_/CK (SAEDRVT14_FSDPRBQ_V2_4)   0.00      5.13 r
  library setup time                                                  -0.00      5.13
  data required time                                                             5.13
  --------------------------------------------------------------------------------------------
  data required time                                                             5.13
  data arrival time                                                             -4.78
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.35



  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/alu_operand_b_ex_o_reg_28_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (propagated)                                     0.14      0.14

  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)      0.00      0.14 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)       0.14      0.28 r
  ...
  id_stage_i/alu_operand_b_ex_o_reg_28_/D (SAEDRVT14_FSDPRBQ_V2_4)     4.53      4.81 f
  data arrival time                                                              4.81

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (propagated)                                     0.14      5.14
  id_stage_i/alu_operand_b_ex_o_reg_28_/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      5.14 r
  library setup time                                                   0.03      5.16
  data required time                                                             5.16
  --------------------------------------------------------------------------------------------
  data required time                                                             5.16
  data arrival time                                                             -4.81
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.36



  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_operand_b_ex_o_reg_28_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (propagated)                                     0.14      0.14

  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)      0.00      0.14 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)       0.14      0.28 r
  ...
  id_stage_i/mult_operand_b_ex_o_reg_28_/D (SAEDRVT14_FSDPRBQ_V2_4)    4.53      4.81 f
  data arrival time                                                              4.81

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (propagated)                                     0.14      5.14
  id_stage_i/mult_operand_b_ex_o_reg_28_/CK (SAEDRVT14_FSDPRBQ_V2_4)   0.00      5.14 r
  library setup time                                                   0.03      5.17
  data required time                                                             5.17
  --------------------------------------------------------------------------------------------
  data required time                                                             5.17
  data arrival time                                                             -4.81
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.36



  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_dot_op_b_ex_o_reg_28_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (propagated)                                     0.14      0.14

  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)      0.00      0.14 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)       0.14      0.28 r
  ...
  id_stage_i/mult_dot_op_b_ex_o_reg_28_/D (SAEDRVT14_FSDPRBQ_V2_4)     4.53      4.81 f
  data arrival time                                                              4.81

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (propagated)                                     0.14      5.14
  id_stage_i/mult_dot_op_b_ex_o_reg_28_/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      5.14 r
  library setup time                                                   0.03      5.17
  data required time                                                             5.17
  --------------------------------------------------------------------------------------------
  data required time                                                             5.17
  data arrival time                                                             -4.81
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.36



  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_dot_op_b_ex_o_reg_27_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (propagated)                                     0.14      0.14

  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)      0.00      0.14 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)       0.14      0.28 r
  ...
  id_stage_i/mult_dot_op_b_ex_o_reg_27_/D (SAEDRVT14_FSDPRBQ_V2_4)     4.53      4.81 f
  data arrival time                                                              4.81

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (propagated)                                     0.14      5.14
  id_stage_i/mult_dot_op_b_ex_o_reg_27_/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      5.14 r
  library setup time                                                   0.03      5.17
  data required time                                                             5.17
  --------------------------------------------------------------------------------------------
  data required time                                                             5.17
  data arrival time                                                             -4.81
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.36



  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_operand_b_ex_o_reg_27_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (propagated)                                     0.14      0.14

  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)      0.00      0.14 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)       0.14      0.28 r
  ...
  id_stage_i/mult_operand_b_ex_o_reg_27_/D (SAEDRVT14_FSDPRBQ_V2_4)    4.53      4.81 f
  data arrival time                                                              4.81

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (propagated)                                     0.14      5.14
  id_stage_i/mult_operand_b_ex_o_reg_27_/CK (SAEDRVT14_FSDPRBQ_V2_4)   0.00      5.14 r
  library setup time                                                   0.03      5.17
  data required time                                                             5.17
  --------------------------------------------------------------------------------------------
  data required time                                                             5.17
  data arrival time                                                             -4.81
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.36



  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/registers_i/mem_reg_11__26_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (propagated)                                     0.14      0.14

  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)      0.00      0.14 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)       0.14      0.28 r
  ...
  id_stage_i/registers_i/mem_reg_11__26_/D (SAEDRVT14_FSDPRBQ_V2_4)    4.49      4.77 f
  data arrival time                                                              4.77

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (propagated)                                     0.13      5.13
  id_stage_i/registers_i/mem_reg_11__26_/CK (SAEDRVT14_FSDPRBQ_V2_4)   0.00      5.13 r
  library setup time                                                  -0.00      5.13
  data required time                                                             5.13
  --------------------------------------------------------------------------------------------
  data required time                                                             5.13
  data arrival time                                                             -4.77
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.36



  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/registers_i/mem_reg_10__26_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (propagated)                                     0.14      0.14

  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)      0.00      0.14 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)       0.14      0.28 r
  ...
  id_stage_i/registers_i/mem_reg_10__26_/D (SAEDRVT14_FSDPRBQ_V2_4)    4.49      4.77 f
  data arrival time                                                              4.77

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (propagated)                                     0.13      5.13
  id_stage_i/registers_i/mem_reg_10__26_/CK (SAEDRVT14_FSDPRBQ_V2_4)   0.00      5.13 r
  library setup time                                                  -0.00      5.13
  data required time                                                             5.13
  --------------------------------------------------------------------------------------------
  data required time                                                             5.13
  data arrival time                                                             -4.77
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.36



  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/registers_i/mem_reg_13__26_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (propagated)                                     0.14      0.14

  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)      0.00      0.14 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)       0.14      0.28 r
  ...
  id_stage_i/registers_i/mem_reg_13__26_/D (SAEDRVT14_FSDPRBQ_V2_4)    4.49      4.77 f
  data arrival time                                                              4.77

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (propagated)                                     0.13      5.13
  id_stage_i/registers_i/mem_reg_13__26_/CK (SAEDRVT14_FSDPRBQ_V2_4)   0.00      5.13 r
  library setup time                                                  -0.00      5.13
  data required time                                                             5.13
  --------------------------------------------------------------------------------------------
  data required time                                                             5.13
  data arrival time                                                             -4.77
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.36



  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/registers_i/mem_reg_12__26_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (propagated)                                     0.14      0.14

  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)      0.00      0.14 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)       0.14      0.28 r
  ...
  id_stage_i/registers_i/mem_reg_12__26_/D (SAEDRVT14_FSDPRBQ_V2_4)    4.49      4.77 f
  data arrival time                                                              4.77

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (propagated)                                     0.13      5.13
  id_stage_i/registers_i/mem_reg_12__26_/CK (SAEDRVT14_FSDPRBQ_V2_4)   0.00      5.13 r
  library setup time                                                  -0.00      5.13
  data required time                                                             5.13
  --------------------------------------------------------------------------------------------
  data required time                                                             5.13
  data arrival time                                                             -4.77
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.36



  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/alu_operand_b_ex_o_reg_29_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (propagated)                                     0.14      0.14

  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)      0.00      0.14 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)       0.14      0.28 r
  ...
  id_stage_i/alu_operand_b_ex_o_reg_29_/D (SAEDRVT14_FSDPRBQ_V2_4)     4.52      4.80 f
  data arrival time                                                              4.80

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (propagated)                                     0.14      5.14
  id_stage_i/alu_operand_b_ex_o_reg_29_/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      5.14 r
  library setup time                                                   0.03      5.16
  data required time                                                             5.16
  --------------------------------------------------------------------------------------------
  data required time                                                             5.16
  data arrival time                                                             -4.80
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.36



  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_dot_op_b_ex_o_reg_29_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (propagated)                                     0.14      0.14

  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)      0.00      0.14 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)       0.14      0.28 r
  ...
  id_stage_i/mult_dot_op_b_ex_o_reg_29_/D (SAEDRVT14_FSDPRBQ_V2_4)     4.52      4.80 f
  data arrival time                                                              4.80

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (propagated)                                     0.14      5.14
  id_stage_i/mult_dot_op_b_ex_o_reg_29_/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      5.14 r
  library setup time                                                   0.03      5.17
  data required time                                                             5.17
  --------------------------------------------------------------------------------------------
  data required time                                                             5.17
  data arrival time                                                             -4.80
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.36



  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_operand_b_ex_o_reg_29_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (propagated)                                     0.14      0.14

  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)      0.00      0.14 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)       0.14      0.28 r
  ...
  id_stage_i/mult_operand_b_ex_o_reg_29_/D (SAEDRVT14_FSDPRBQ_V2_4)    4.52      4.80 f
  data arrival time                                                              4.80

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (propagated)                                     0.14      5.14
  id_stage_i/mult_operand_b_ex_o_reg_29_/CK (SAEDRVT14_FSDPRBQ_V2_4)   0.00      5.14 r
  library setup time                                                   0.03      5.17
  data required time                                                             5.17
  --------------------------------------------------------------------------------------------
  data required time                                                             5.17
  data arrival time                                                             -4.80
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.36



  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/registers_i/mem_reg_27__2_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (propagated)                                     0.14      0.14

  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)      0.00      0.14 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)       0.14      0.28 r
  ...
  id_stage_i/registers_i/mem_reg_27__2_/D (SAEDRVT14_FSDPRBQ_V2_4)     4.51      4.79 f
  data arrival time                                                              4.79

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (propagated)                                     0.13      5.13
  id_stage_i/registers_i/mem_reg_27__2_/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      5.13 r
  library setup time                                                   0.03      5.15
  data required time                                                             5.15
  --------------------------------------------------------------------------------------------
  data required time                                                             5.15
  data arrival time                                                             -4.79
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.36



  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/registers_i/mem_reg_25__2_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (propagated)                                     0.14      0.14

  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)      0.00      0.14 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)       0.14      0.28 r
  ...
  id_stage_i/registers_i/mem_reg_25__2_/D (SAEDRVT14_FSDPRBQ_V2_4)     4.51      4.79 f
  data arrival time                                                              4.79

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (propagated)                                     0.13      5.13
  id_stage_i/registers_i/mem_reg_25__2_/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      5.13 r
  library setup time                                                   0.03      5.15
  data required time                                                             5.15
  --------------------------------------------------------------------------------------------
  data required time                                                             5.15
  data arrival time                                                             -4.79
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.37



  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/registers_i/mem_reg_26__2_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (propagated)                                     0.14      0.14

  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)      0.00      0.14 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)       0.14      0.28 r
  ...
  id_stage_i/registers_i/mem_reg_26__2_/D (SAEDRVT14_FSDPRBQ_V2_4)     4.51      4.79 f
  data arrival time                                                              4.79

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (propagated)                                     0.13      5.13
  id_stage_i/registers_i/mem_reg_26__2_/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      5.13 r
  library setup time                                                   0.03      5.15
  data required time                                                             5.15
  --------------------------------------------------------------------------------------------
  data required time                                                             5.15
  data arrival time                                                             -4.79
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.37



  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/registers_i/mem_reg_29__2_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (propagated)                                     0.14      0.14

  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)      0.00      0.14 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)       0.14      0.28 r
  ...
  id_stage_i/registers_i/mem_reg_29__2_/D (SAEDRVT14_FSDPRBQ_V2_4)     4.51      4.79 f
  data arrival time                                                              4.79

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (propagated)                                     0.13      5.13
  id_stage_i/registers_i/mem_reg_29__2_/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      5.13 r
  library setup time                                                   0.03      5.15
  data required time                                                             5.15
  --------------------------------------------------------------------------------------------
  data required time                                                             5.15
  data arrival time                                                             -4.79
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.37



  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/alu_operand_b_ex_o_reg_26_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (propagated)                                     0.14      0.14

  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)      0.00      0.14 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)       0.14      0.28 r
  ...
  id_stage_i/alu_operand_b_ex_o_reg_26_/D (SAEDRVT14_FSDPRBQ_V2_4)     4.52      4.80 f
  data arrival time                                                              4.80

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (propagated)                                     0.14      5.14
  id_stage_i/alu_operand_b_ex_o_reg_26_/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      5.14 r
  library setup time                                                   0.03      5.16
  data required time                                                             5.16
  --------------------------------------------------------------------------------------------
  data required time                                                             5.16
  data arrival time                                                             -4.80
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.37



  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_operand_b_ex_o_reg_26_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (propagated)                                     0.14      0.14

  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)      0.00      0.14 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)       0.14      0.28 r
  ...
  id_stage_i/mult_operand_b_ex_o_reg_26_/D (SAEDRVT14_FSDPRBQ_V2_4)    4.52      4.80 f
  data arrival time                                                              4.80

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (propagated)                                     0.14      5.14
  id_stage_i/mult_operand_b_ex_o_reg_26_/CK (SAEDRVT14_FSDPRBQ_V2_4)   0.00      5.14 r
  library setup time                                                   0.03      5.17
  data required time                                                             5.17
  --------------------------------------------------------------------------------------------
  data required time                                                             5.17
  data arrival time                                                             -4.80
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.37



  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_dot_op_b_ex_o_reg_26_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (propagated)                                     0.14      0.14

  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)      0.00      0.14 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)       0.14      0.28 r
  ...
  id_stage_i/mult_dot_op_b_ex_o_reg_26_/D (SAEDRVT14_FSDPRBQ_V2_4)     4.52      4.80 f
  data arrival time                                                              4.80

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (propagated)                                     0.14      5.14
  id_stage_i/mult_dot_op_b_ex_o_reg_26_/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      5.14 r
  library setup time                                                   0.03      5.17
  data required time                                                             5.17
  --------------------------------------------------------------------------------------------
  data required time                                                             5.17
  data arrival time                                                             -4.80
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.37



  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/alu_operand_b_ex_o_reg_31_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (propagated)                                     0.14      0.14

  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)      0.00      0.14 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)       0.14      0.28 r
  ...
  id_stage_i/alu_operand_b_ex_o_reg_31_/D (SAEDRVT14_FSDPRBQ_V2_4)     4.52      4.80 f
  data arrival time                                                              4.80

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (propagated)                                     0.14      5.14
  id_stage_i/alu_operand_b_ex_o_reg_31_/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      5.14 r
  library setup time                                                   0.03      5.16
  data required time                                                             5.16
  --------------------------------------------------------------------------------------------
  data required time                                                             5.16
  data arrival time                                                             -4.80
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.37



  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_operand_b_ex_o_reg_31_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (propagated)                                     0.14      0.14

  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)      0.00      0.14 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)       0.14      0.28 r
  ...
  id_stage_i/mult_operand_b_ex_o_reg_31_/D (SAEDRVT14_FSDPRBQ_V2_4)    4.52      4.80 f
  data arrival time                                                              4.80

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (propagated)                                     0.14      5.14
  id_stage_i/mult_operand_b_ex_o_reg_31_/CK (SAEDRVT14_FSDPRBQ_V2_4)   0.00      5.14 r
  library setup time                                                   0.03      5.17
  data required time                                                             5.17
  --------------------------------------------------------------------------------------------
  data required time                                                             5.17
  data arrival time                                                             -4.80
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.37



  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_dot_op_b_ex_o_reg_31_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (propagated)                                     0.14      0.14

  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)      0.00      0.14 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)       0.14      0.28 r
  ...
  id_stage_i/mult_dot_op_b_ex_o_reg_31_/D (SAEDRVT14_FSDPRBQ_V2_4)     4.52      4.80 f
  data arrival time                                                              4.80

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (propagated)                                     0.14      5.14
  id_stage_i/mult_dot_op_b_ex_o_reg_31_/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      5.14 r
  library setup time                                                   0.03      5.17
  data required time                                                             5.17
  --------------------------------------------------------------------------------------------
  data required time                                                             5.17
  data arrival time                                                             -4.80
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.37



  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/registers_i/mem_reg_12__28_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (propagated)                                     0.14      0.14

  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)      0.00      0.14 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)       0.14      0.28 r
  ...
  id_stage_i/registers_i/mem_reg_12__28_/D (SAEDRVT14_FSDPRBQ_V2_4)    4.48      4.76 f
  data arrival time                                                              4.76

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (propagated)                                     0.13      5.13
  id_stage_i/registers_i/mem_reg_12__28_/CK (SAEDRVT14_FSDPRBQ_V2_4)   0.00      5.13 r
  library setup time                                                  -0.00      5.13
  data required time                                                             5.13
  --------------------------------------------------------------------------------------------
  data required time                                                             5.13
  data arrival time                                                             -4.76
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.37



  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/registers_i/mem_reg_13__28_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (propagated)                                     0.14      0.14

  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)      0.00      0.14 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)       0.14      0.28 r
  ...
  id_stage_i/registers_i/mem_reg_13__28_/D (SAEDRVT14_FSDPRBQ_V2_4)    4.48      4.76 f
  data arrival time                                                              4.76

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (propagated)                                     0.13      5.13
  id_stage_i/registers_i/mem_reg_13__28_/CK (SAEDRVT14_FSDPRBQ_V2_4)   0.00      5.13 r
  library setup time                                                  -0.00      5.13
  data required time                                                             5.13
  --------------------------------------------------------------------------------------------
  data required time                                                             5.13
  data arrival time                                                             -4.76
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.37



  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/registers_i/mem_reg_27__27_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (propagated)                                     0.14      0.14

  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)      0.00      0.14 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)       0.14      0.28 r
  ...
  id_stage_i/registers_i/mem_reg_27__27_/D (SAEDRVT14_FSDPRBQ_V2_4)    4.50      4.78 f
  data arrival time                                                              4.78

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (propagated)                                     0.13      5.13
  id_stage_i/registers_i/mem_reg_27__27_/CK (SAEDRVT14_FSDPRBQ_V2_4)   0.00      5.13 r
  library setup time                                                   0.03      5.15
  data required time                                                             5.15
  --------------------------------------------------------------------------------------------
  data required time                                                             5.15
  data arrival time                                                             -4.78
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.37



  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/alu_operand_b_ex_o_reg_30_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (propagated)                                     0.14      0.14

  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)      0.00      0.14 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)       0.14      0.28 r
  ...
  id_stage_i/alu_operand_b_ex_o_reg_30_/D (SAEDRVT14_FSDPRBQ_V2_4)     4.51      4.79 f
  data arrival time                                                              4.79

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (propagated)                                     0.14      5.14
  id_stage_i/alu_operand_b_ex_o_reg_30_/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      5.14 r
  library setup time                                                   0.03      5.16
  data required time                                                             5.16
  --------------------------------------------------------------------------------------------
  data required time                                                             5.16
  data arrival time                                                             -4.79
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.37



  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/registers_i/mem_reg_10__28_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (propagated)                                     0.14      0.14

  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)      0.00      0.14 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)       0.14      0.28 r
  ...
  id_stage_i/registers_i/mem_reg_10__28_/D (SAEDRVT14_FSDPRBQ_V2_4)    4.48      4.76 f
  data arrival time                                                              4.76

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (propagated)                                     0.13      5.13
  id_stage_i/registers_i/mem_reg_10__28_/CK (SAEDRVT14_FSDPRBQ_V2_4)   0.00      5.13 r
  library setup time                                                  -0.00      5.13
  data required time                                                             5.13
  --------------------------------------------------------------------------------------------
  data required time                                                             5.13
  data arrival time                                                             -4.76
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.37



  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/registers_i/mem_reg_26__27_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (propagated)                                     0.14      0.14

  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)      0.00      0.14 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)       0.14      0.28 r
  ...
  id_stage_i/registers_i/mem_reg_26__27_/D (SAEDRVT14_FSDPRBQ_V2_4)    4.50      4.78 f
  data arrival time                                                              4.78

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (propagated)                                     0.13      5.13
  id_stage_i/registers_i/mem_reg_26__27_/CK (SAEDRVT14_FSDPRBQ_V2_4)   0.00      5.13 r
  library setup time                                                   0.03      5.15
  data required time                                                             5.15
  --------------------------------------------------------------------------------------------
  data required time                                                             5.15
  data arrival time                                                             -4.78
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.37



  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_dot_op_b_ex_o_reg_30_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (propagated)                                     0.14      0.14

  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)      0.00      0.14 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)       0.14      0.28 r
  ...
  id_stage_i/mult_dot_op_b_ex_o_reg_30_/D (SAEDRVT14_FSDPRBQ_V2_4)     4.51      4.79 f
  data arrival time                                                              4.79

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (propagated)                                     0.14      5.14
  id_stage_i/mult_dot_op_b_ex_o_reg_30_/CK (SAEDRVT14_FSDPRBQ_V2_4)    0.00      5.14 r
  library setup time                                                   0.03      5.17
  data required time                                                             5.17
  --------------------------------------------------------------------------------------------
  data required time                                                             5.17
  data arrival time                                                             -4.79
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.37



  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/registers_i/mem_reg_5__2_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (propagated)                                     0.14      0.14

  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)      0.00      0.14 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)       0.14      0.28 r
  ...
  id_stage_i/registers_i/mem_reg_5__2_/D (SAEDRVT14_FSDPRBQ_V2_4)      4.51      4.79 f
  data arrival time                                                              4.79

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (propagated)                                     0.14      5.14
  id_stage_i/registers_i/mem_reg_5__2_/CK (SAEDRVT14_FSDPRBQ_V2_4)     0.00      5.14 r
  library setup time                                                   0.03      5.16
  data required time                                                             5.16
  --------------------------------------------------------------------------------------------
  data required time                                                             5.16
  data arrival time                                                             -4.79
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.37



  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/registers_i/mem_reg_11__28_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (propagated)                                     0.14      0.14

  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)      0.00      0.14 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)       0.14      0.28 r
  ...
  id_stage_i/registers_i/mem_reg_11__28_/D (SAEDRVT14_FSDPRBQ_V2_4)    4.48      4.76 f
  data arrival time                                                              4.76

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (propagated)                                     0.13      5.13
  id_stage_i/registers_i/mem_reg_11__28_/CK (SAEDRVT14_FSDPRBQ_V2_4)   0.00      5.13 r
  library setup time                                                  -0.00      5.13
  data required time                                                             5.13
  --------------------------------------------------------------------------------------------
  data required time                                                             5.13
  data arrival time                                                             -4.76
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.37



  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/registers_i/mem_reg_25__27_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (propagated)                                     0.14      0.14

  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)      0.00      0.14 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)       0.14      0.28 r
  ...
  id_stage_i/registers_i/mem_reg_25__27_/D (SAEDRVT14_FSDPRBQ_V2_4)    4.50      4.78 f
  data arrival time                                                              4.78

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (propagated)                                     0.13      5.13
  id_stage_i/registers_i/mem_reg_25__27_/CK (SAEDRVT14_FSDPRBQ_V2_4)   0.00      5.13 r
  library setup time                                                   0.03      5.16
  data required time                                                             5.16
  --------------------------------------------------------------------------------------------
  data required time                                                             5.16
  data arrival time                                                             -4.78
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.37



  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_operand_b_ex_o_reg_30_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (propagated)                                     0.14      0.14

  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)      0.00      0.14 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)       0.14      0.28 r
  ...
  id_stage_i/mult_operand_b_ex_o_reg_30_/D (SAEDRVT14_FSDPRBQ_V2_4)    4.51      4.79 f
  data arrival time                                                              4.79

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (propagated)                                     0.14      5.14
  id_stage_i/mult_operand_b_ex_o_reg_30_/CK (SAEDRVT14_FSDPRBQ_V2_4)   0.00      5.14 r
  library setup time                                                   0.03      5.17
  data required time                                                             5.17
  --------------------------------------------------------------------------------------------
  data required time                                                             5.17
  data arrival time                                                             -4.79
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.37



  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/registers_i/mem_reg_30__27_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (propagated)                                     0.14      0.14

  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)      0.00      0.14 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)       0.14      0.28 r
  ...
  id_stage_i/registers_i/mem_reg_30__27_/D (SAEDRVT14_FSDPRBQ_V2_4)    4.50      4.78 f
  data arrival time                                                              4.78

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (propagated)                                     0.13      5.13
  id_stage_i/registers_i/mem_reg_30__27_/CK (SAEDRVT14_FSDPRBQ_V2_4)   0.00      5.13 r
  library setup time                                                   0.03      5.16
  data required time                                                             5.16
  --------------------------------------------------------------------------------------------
  data required time                                                             5.16
  data arrival time                                                             -4.78
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.37



  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/registers_i/mem_reg_4__2_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (propagated)                                     0.14      0.14

  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)      0.00      0.14 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)       0.14      0.28 r
  ...
  id_stage_i/registers_i/mem_reg_4__2_/D (SAEDRVT14_FSDPRBQ_V2_4)      4.51      4.79 f
  data arrival time                                                              4.79

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (propagated)                                     0.14      5.14
  id_stage_i/registers_i/mem_reg_4__2_/CK (SAEDRVT14_FSDPRBQ_V2_4)     0.00      5.14 r
  library setup time                                                   0.03      5.16
  data required time                                                             5.16
  --------------------------------------------------------------------------------------------
  data required time                                                             5.16
  data arrival time                                                             -4.79
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.37



  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/registers_i/mem_reg_7__2_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (propagated)                                     0.14      0.14

  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)      0.00      0.14 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)       0.14      0.28 r
  ...
  id_stage_i/registers_i/mem_reg_7__2_/D (SAEDRVT14_FSDPRBQ_V2_4)      4.51      4.79 f
  data arrival time                                                              4.79

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (propagated)                                     0.14      5.14
  id_stage_i/registers_i/mem_reg_7__2_/CK (SAEDRVT14_FSDPRBQ_V2_4)     0.00      5.14 r
  library setup time                                                   0.03      5.16
  data required time                                                             5.16
  --------------------------------------------------------------------------------------------
  data required time                                                             5.16
  data arrival time                                                             -4.79
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.37



  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/registers_i/mem_reg_6__2_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (propagated)                                     0.14      0.14

  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)      0.00      0.14 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)       0.14      0.28 r
  ...
  id_stage_i/registers_i/mem_reg_6__2_/D (SAEDRVT14_FSDPRBQ_V2_4)      4.51      4.79 f
  data arrival time                                                              4.79

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (propagated)                                     0.14      5.14
  id_stage_i/registers_i/mem_reg_6__2_/CK (SAEDRVT14_FSDPRBQ_V2_4)     0.00      5.14 r
  library setup time                                                   0.03      5.16
  data required time                                                             5.16
  --------------------------------------------------------------------------------------------
  data required time                                                             5.16
  data arrival time                                                             -4.79
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.37



  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/registers_i/mem_reg_3__2_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (propagated)                                     0.14      0.14

  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)      0.00      0.14 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)       0.14      0.28 r
  ...
  id_stage_i/registers_i/mem_reg_3__2_/D (SAEDRVT14_FSDPRBQ_V2_4)      4.51      4.79 f
  data arrival time                                                              4.79

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (propagated)                                     0.14      5.14
  id_stage_i/registers_i/mem_reg_3__2_/CK (SAEDRVT14_FSDPRBQ_V2_4)     0.00      5.14 r
  library setup time                                                   0.03      5.16
  data required time                                                             5.16
  --------------------------------------------------------------------------------------------
  data required time                                                             5.16
  data arrival time                                                             -4.79
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.37



  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/registers_i/mem_reg_11__30_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (propagated)                                     0.14      0.14

  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)      0.00      0.14 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)       0.14      0.28 r
  ...
  id_stage_i/registers_i/mem_reg_11__30_/D (SAEDRVT14_FSDPRBQ_V2_4)    4.48      4.76 f
  data arrival time                                                              4.76

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (propagated)                                     0.13      5.13
  id_stage_i/registers_i/mem_reg_11__30_/CK (SAEDRVT14_FSDPRBQ_V2_4)   0.00      5.13 r
  library setup time                                                  -0.00      5.13
  data required time                                                             5.13
  --------------------------------------------------------------------------------------------
  data required time                                                             5.13
  data arrival time                                                             -4.76
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.37



  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/registers_i/mem_reg_10__30_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: CLK_I
  Path Type: max

  Point                                                                Incr      Path  
  --------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                              0.00      0.00
  clock network delay (propagated)                                     0.14      0.14

  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FSDPRBQ_V2_4)      0.00      0.14 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FSDPRBQ_V2_4)       0.14      0.28 r
  ...
  id_stage_i/registers_i/mem_reg_10__30_/D (SAEDRVT14_FSDPRBQ_V2_4)    4.48      4.76 f
  data arrival time                                                              4.76

  clock CLK_I (rise edge)                                              5.00      5.00
  clock network delay (propagated)                                     0.13      5.13
  id_stage_i/registers_i/mem_reg_10__30_/CK (SAEDRVT14_FSDPRBQ_V2_4)   0.00      5.13 r
  library setup time                                                  -0.00      5.13
  data required time                                                             5.13
  --------------------------------------------------------------------------------------------
  data required time                                                             5.13
  data arrival time                                                             -4.76
  --------------------------------------------------------------------------------------------
  slack (MET)                                                                    0.38


1
