// Seed: 2091589875
module module_0 (
    input logic id_0,
    output logic id_1,
    output id_2,
    output logic id_3,
    output id_4,
    input logic id_5,
    output id_6
);
  initial begin
    id_3 = id_0 ^ 1;
    if (id_5) id_4 <= 1;
  end
endmodule
`timescale 1ps / 1ps
module module_1 (
    input logic id_0,
    input id_1,
    input id_2,
    input id_3,
    output id_4,
    input logic id_5,
    input id_6,
    input id_7,
    output id_8,
    output logic id_9
);
  always @(posedge id_5) begin
    id_9 = 1 == 1;
  end
endmodule
