// Seed: 3145442086
module module_0 (
    output tri id_0,
    input supply1 id_1,
    input uwire id_2,
    output tri id_3,
    output supply0 id_4,
    output uwire id_5,
    input supply0 id_6,
    input wor id_7,
    input supply1 id_8,
    input wand id_9,
    output tri0 id_10,
    input tri0 id_11,
    output supply0 id_12,
    output wor id_13,
    input tri0 id_14
);
  wire id_16;
endmodule
module module_1 (
    output supply0 id_0,
    output tri0 id_1,
    input wire id_2,
    output tri1 id_3,
    input wand id_4,
    output uwire id_5,
    output tri0 id_6
    , id_8
);
  assign id_1 = id_8;
  module_0(
      id_8, id_2, id_4, id_0, id_6, id_6, id_8, id_2, id_8, id_2, id_0, id_8, id_5, id_3, id_2
  );
endmodule
