Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Tue Dec 17 15:20:36 2024
| Host         : ztn-Legion-Y9000P-IRX8 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ece385final_z7_top_timing_summary_routed.rpt -pb ece385final_z7_top_timing_summary_routed.pb -rpx ece385final_z7_top_timing_summary_routed.rpx -warn_on_violation
| Design       : ece385final_z7_top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                     Violations  
---------  ----------------  ----------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks  3           
TIMING-7   Critical Warning  No common node between related clocks           3           
LUTAR-1    Warning           LUT drives async reset alert                    5           
TIMING-16  Warning           Large setup violation                           2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.980      -11.678                      2                12647        0.053        0.000                      0                12647        2.000        0.000                       0                  4861  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk_fpga_0              {0.000 5.000}        10.000          100.000         
clk_fpga_1              {0.000 20.000}       40.000          25.000          
  clk_125m_clk_wiz_0    {0.000 4.000}        8.000           125.000         
  clk_200mhz_clk_wiz_0  {0.000 2.500}        5.000           200.000         
  clkfbout_clk_wiz_0    {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                    0.673        0.000                      0                12151        0.053        0.000                      0                12151        3.750        0.000                       0                  4628  
clk_fpga_1                   31.994        0.000                      0                  220        0.120        0.000                      0                  220       15.000        0.000                       0                   190  
  clk_125m_clk_wiz_0                                                                                                                                                      5.845        0.000                       0                    10  
  clk_200mhz_clk_wiz_0        0.660        0.000                      0                   28        0.213        0.000                      0                   28        2.000        0.000                       0                    30  
  clkfbout_clk_wiz_0                                                                                                                                                     37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_1            clk_fpga_0                  2.966        0.000                      0                   22        0.212        0.000                      0                   22  
clk_fpga_0            clk_fpga_1                  1.550        0.000                      0                   32        0.097        0.000                      0                   32  
clk_fpga_0            clk_200mhz_clk_wiz_0       -5.980      -11.678                      2                    2        0.392        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_fpga_0            clk_200mhz_clk_wiz_0        0.431        0.000                      0                   26        0.491        0.000                      0                   26  
**async_default**     clk_fpga_0            clk_fpga_0                  6.242        0.000                      0                  128        0.514        0.000                      0                  128  
**async_default**     clk_fpga_0            clk_fpga_1                  2.832        0.000                      0                   64        0.387        0.000                      0                   64  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                clk_125m_clk_wiz_0                          
(none)                clk_200mhz_clk_wiz_0                        
(none)                clkfbout_clk_wiz_0                          
(none)                                      clk_200mhz_clk_wiz_0  
(none)                                      clk_fpga_0            
(none)                                      clk_fpga_1            


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.673ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.673ns  (required time - arrival time)
  Source:                 zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/ch1_sound_id_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/axi_addr_base_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.230ns  (logic 6.327ns (68.546%)  route 2.903ns (31.454%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        1.674     2.982    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X32Y6          FDRE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/ch1_sound_id_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y6          FDRE (Prop_fdre_C_Q)         0.518     3.500 r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/ch1_sound_id_reg[0]/Q
                         net (fo=7, routed)           0.716     4.216    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/ch1_sound_id__0[0]
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_B[0]_P[24])
                                                      3.656     7.872 r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/axi_addr_base1/P[24]
                         net (fo=2, routed)           0.971     8.843    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/C0[0]
    SLICE_X33Y6          LUT2 (Prop_lut2_I0_O)        0.124     8.967 r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/i__carry_i_4/O
                         net (fo=1, routed)           0.000     8.967    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/i__carry_i_4_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.499 r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/axi_addr_base1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.499    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/axi_addr_base1_inferred__0/i__carry_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.721 r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/axi_addr_base1_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.591    10.312    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/axi_addr_base10_out[4]
    SLICE_X32Y7          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.942    11.254 r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/axi_addr_base0_carry__2/O[3]
                         net (fo=1, routed)           0.625    11.879    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/axi_addr_base02_in[30]
    SLICE_X30Y7          LUT4 (Prop_lut4_I0_O)        0.333    12.212 r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/axi_addr_base[30]_i_2/O
                         net (fo=1, routed)           0.000    12.212    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/p_4_out[30]
    SLICE_X30Y7          FDRE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/axi_addr_base_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        1.498    12.690    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X30Y7          FDRE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/axi_addr_base_reg[30]/C
                         clock pessimism              0.230    12.921    
                         clock uncertainty           -0.154    12.767    
    SLICE_X30Y7          FDRE (Setup_fdre_C_D)        0.118    12.885    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/axi_addr_base_reg[30]
  -------------------------------------------------------------------
                         required time                         12.885    
                         arrival time                         -12.212    
  -------------------------------------------------------------------
                         slack                                  0.673    

Slack (MET) :             0.717ns  (required time - arrival time)
  Source:                 zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/ch1_sound_id_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/axi_addr_base_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.145ns  (logic 6.230ns (68.122%)  route 2.915ns (31.878%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        1.674     2.982    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X32Y6          FDRE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/ch1_sound_id_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y6          FDRE (Prop_fdre_C_Q)         0.518     3.500 r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/ch1_sound_id_reg[0]/Q
                         net (fo=7, routed)           0.716     4.216    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/ch1_sound_id__0[0]
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_B[0]_P[24])
                                                      3.656     7.872 r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/axi_addr_base1/P[24]
                         net (fo=2, routed)           0.971     8.843    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/C0[0]
    SLICE_X33Y6          LUT2 (Prop_lut2_I0_O)        0.124     8.967 r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/i__carry_i_4/O
                         net (fo=1, routed)           0.000     8.967    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/i__carry_i_4_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.499 r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/axi_addr_base1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.499    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/axi_addr_base1_inferred__0/i__carry_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.721 r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/axi_addr_base1_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.591    10.312    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/axi_addr_base10_out[4]
    SLICE_X32Y7          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.877    11.189 r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/axi_addr_base0_carry__2/O[2]
                         net (fo=1, routed)           0.637    11.826    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/axi_addr_base02_in[29]
    SLICE_X30Y7          LUT4 (Prop_lut4_I0_O)        0.301    12.127 r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/axi_addr_base[29]_i_1/O
                         net (fo=1, routed)           0.000    12.127    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/p_4_out[29]
    SLICE_X30Y7          FDRE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/axi_addr_base_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        1.498    12.690    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X30Y7          FDRE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/axi_addr_base_reg[29]/C
                         clock pessimism              0.230    12.921    
                         clock uncertainty           -0.154    12.767    
    SLICE_X30Y7          FDRE (Setup_fdre_C_D)        0.077    12.844    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/axi_addr_base_reg[29]
  -------------------------------------------------------------------
                         required time                         12.844    
                         arrival time                         -12.127    
  -------------------------------------------------------------------
                         slack                                  0.717    

Slack (MET) :             0.764ns  (required time - arrival time)
  Source:                 zynq7010_i/render_2d_0/inst/bucket_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq7010_i/render_2d_0/inst/grid_info_enemy_bullets_V_U/ram_reg_1/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.158ns  (logic 3.897ns (47.770%)  route 4.261ns (52.230%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.736ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    3.021ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        1.713     3.021    zynq7010_i/render_2d_0/inst/bucket_U/ap_clk
    RAMB18_X2Y14         RAMB18E1                                     r  zynq7010_i/render_2d_0/inst/bucket_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     5.475 r  zynq7010_i/render_2d_0/inst/bucket_U/ram_reg/DOADO[3]
                         net (fo=6, routed)           1.388     6.864    zynq7010_i/render_2d_0/inst/bucket_U/bucket_q0[3]
    SLICE_X25Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.520 r  zynq7010_i/render_2d_0/inst/bucket_U/ram_reg_0_i_42/CO[3]
                         net (fo=1, routed)           0.000     7.520    zynq7010_i/render_2d_0/inst/bucket_U/ram_reg_0_i_42_n_9
    SLICE_X25Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.634 r  zynq7010_i/render_2d_0/inst/bucket_U/ram_reg_0_i_47/CO[3]
                         net (fo=1, routed)           0.000     7.634    zynq7010_i/render_2d_0/inst/bucket_U/ram_reg_0_i_47_n_9
    SLICE_X25Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.856 r  zynq7010_i/render_2d_0/inst/bucket_U/ram_reg_0_i_46/O[0]
                         net (fo=1, routed)           0.596     8.452    zynq7010_i/render_2d_0/inst/bucket_U/add_ln120_fu_1425_p2[11]
    SLICE_X18Y32         LUT5 (Prop_lut5_I1_O)        0.299     8.751 r  zynq7010_i/render_2d_0/inst/bucket_U/ram_reg_0_i_34/O
                         net (fo=1, routed)           0.674     9.425    zynq7010_i/render_2d_0/inst/bucket_U/ram_reg_0_i_34_n_9
    SLICE_X18Y32         LUT3 (Prop_lut3_I2_O)        0.152     9.577 r  zynq7010_i/render_2d_0/inst/bucket_U/ram_reg_0_i_3__0/O
                         net (fo=3, routed)           1.603    11.179    zynq7010_i/render_2d_0/inst/grid_info_enemy_bullets_V_U/address0[11]
    RAMB36_X0Y2          RAMB36E1                                     r  zynq7010_i/render_2d_0/inst/grid_info_enemy_bullets_V_U/ram_reg_1/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        1.544    12.736    zynq7010_i/render_2d_0/inst/grid_info_enemy_bullets_V_U/ap_clk
    RAMB36_X0Y2          RAMB36E1                                     r  zynq7010_i/render_2d_0/inst/grid_info_enemy_bullets_V_U/ram_reg_1/CLKARDCLK
                         clock pessimism              0.130    12.866    
                         clock uncertainty           -0.154    12.712    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.768    11.944    zynq7010_i/render_2d_0/inst/grid_info_enemy_bullets_V_U/ram_reg_1
  -------------------------------------------------------------------
                         required time                         11.944    
                         arrival time                         -11.179    
  -------------------------------------------------------------------
                         slack                                  0.764    

Slack (MET) :             0.834ns  (required time - arrival time)
  Source:                 zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/wreq_throttle/last_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/wreq_throttle/req_fifo/mOutPtr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.447ns  (logic 1.640ns (19.414%)  route 6.807ns (80.586%))
  Logic Levels:           8  (LUT2=1 LUT3=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 12.684 - 10.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        1.663     2.971    zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/wreq_throttle/ap_clk
    SLICE_X18Y18         FDRE                                         r  zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/wreq_throttle/last_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y18         FDRE (Prop_fdre_C_Q)         0.456     3.427 r  zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/wreq_throttle/last_cnt_reg[8]/Q
                         net (fo=3, routed)           0.959     4.386    zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[0]_0[5]
    SLICE_X19Y18         LUT5 (Prop_lut5_I1_O)        0.124     4.510 r  zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/m_axi_vram_WVALID_INST_0_i_2/O
                         net (fo=4, routed)           0.476     4.986    zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl_n_15
    SLICE_X19Y17         LUT6 (Prop_lut6_I5_O)        0.124     5.110 r  zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/wreq_throttle/data_fifo/m_axi_vram_WVALID_INST_0_i_1/O
                         net (fo=2, routed)           0.469     5.580    zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/wreq_throttle/data_fifo/m_axi_vram_WVALID_INST_0_i_1_n_9
    SLICE_X19Y17         LUT2 (Prop_lut2_I0_O)        0.118     5.698 r  zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/wreq_throttle/data_fifo/m_axi_vram_WVALID_INST_0/O
                         net (fo=6, routed)           1.203     6.901    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X1Y8           LUT3 (Prop_lut3_I1_O)        0.326     7.227 r  zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=10, routed)          1.448     8.675    zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/m_axi_vram_WREADY
    SLICE_X21Y18         LUT3 (Prop_lut3_I0_O)        0.124     8.799 r  zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/state[0]_i_4/O
                         net (fo=1, routed)           0.263     9.062    zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/state[0]_i_4_n_9
    SLICE_X21Y18         LUT6 (Prop_lut6_I0_O)        0.124     9.186 r  zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/state[0]_i_3/O
                         net (fo=11, routed)          0.837    10.023    zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/dout_reg[3]_0
    SLICE_X18Y12         LUT4 (Prop_lut4_I0_O)        0.124    10.147 r  zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/dout[39]_i_1__0/O
                         net (fo=44, routed)          0.628    10.775    zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/wreq_throttle/req_fifo/pop
    SLICE_X22Y11         LUT3 (Prop_lut3_I0_O)        0.120    10.895 r  zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/wreq_throttle/req_fifo/mOutPtr[4]_i_1__4/O
                         net (fo=5, routed)           0.524    11.418    zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/wreq_throttle/req_fifo/mOutPtr[4]_i_1__4_n_9
    SLICE_X23Y11         FDRE                                         r  zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/wreq_throttle/req_fifo/mOutPtr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        1.492    12.684    zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/wreq_throttle/req_fifo/ap_clk
    SLICE_X23Y11         FDRE                                         r  zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/wreq_throttle/req_fifo/mOutPtr_reg[0]/C
                         clock pessimism              0.130    12.814    
                         clock uncertainty           -0.154    12.660    
    SLICE_X23Y11         FDRE (Setup_fdre_C_CE)      -0.408    12.252    zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/wreq_throttle/req_fifo/mOutPtr_reg[0]
  -------------------------------------------------------------------
                         required time                         12.252    
                         arrival time                         -11.418    
  -------------------------------------------------------------------
                         slack                                  0.834    

Slack (MET) :             0.834ns  (required time - arrival time)
  Source:                 zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/wreq_throttle/last_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/wreq_throttle/req_fifo/mOutPtr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.447ns  (logic 1.640ns (19.414%)  route 6.807ns (80.586%))
  Logic Levels:           8  (LUT2=1 LUT3=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 12.684 - 10.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        1.663     2.971    zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/wreq_throttle/ap_clk
    SLICE_X18Y18         FDRE                                         r  zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/wreq_throttle/last_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y18         FDRE (Prop_fdre_C_Q)         0.456     3.427 r  zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/wreq_throttle/last_cnt_reg[8]/Q
                         net (fo=3, routed)           0.959     4.386    zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[0]_0[5]
    SLICE_X19Y18         LUT5 (Prop_lut5_I1_O)        0.124     4.510 r  zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/m_axi_vram_WVALID_INST_0_i_2/O
                         net (fo=4, routed)           0.476     4.986    zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl_n_15
    SLICE_X19Y17         LUT6 (Prop_lut6_I5_O)        0.124     5.110 r  zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/wreq_throttle/data_fifo/m_axi_vram_WVALID_INST_0_i_1/O
                         net (fo=2, routed)           0.469     5.580    zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/wreq_throttle/data_fifo/m_axi_vram_WVALID_INST_0_i_1_n_9
    SLICE_X19Y17         LUT2 (Prop_lut2_I0_O)        0.118     5.698 r  zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/wreq_throttle/data_fifo/m_axi_vram_WVALID_INST_0/O
                         net (fo=6, routed)           1.203     6.901    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X1Y8           LUT3 (Prop_lut3_I1_O)        0.326     7.227 r  zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=10, routed)          1.448     8.675    zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/m_axi_vram_WREADY
    SLICE_X21Y18         LUT3 (Prop_lut3_I0_O)        0.124     8.799 r  zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/state[0]_i_4/O
                         net (fo=1, routed)           0.263     9.062    zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/state[0]_i_4_n_9
    SLICE_X21Y18         LUT6 (Prop_lut6_I0_O)        0.124     9.186 r  zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/state[0]_i_3/O
                         net (fo=11, routed)          0.837    10.023    zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/dout_reg[3]_0
    SLICE_X18Y12         LUT4 (Prop_lut4_I0_O)        0.124    10.147 r  zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/dout[39]_i_1__0/O
                         net (fo=44, routed)          0.628    10.775    zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/wreq_throttle/req_fifo/pop
    SLICE_X22Y11         LUT3 (Prop_lut3_I0_O)        0.120    10.895 r  zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/wreq_throttle/req_fifo/mOutPtr[4]_i_1__4/O
                         net (fo=5, routed)           0.524    11.418    zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/wreq_throttle/req_fifo/mOutPtr[4]_i_1__4_n_9
    SLICE_X23Y11         FDRE                                         r  zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/wreq_throttle/req_fifo/mOutPtr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        1.492    12.684    zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/wreq_throttle/req_fifo/ap_clk
    SLICE_X23Y11         FDRE                                         r  zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/wreq_throttle/req_fifo/mOutPtr_reg[1]/C
                         clock pessimism              0.130    12.814    
                         clock uncertainty           -0.154    12.660    
    SLICE_X23Y11         FDRE (Setup_fdre_C_CE)      -0.408    12.252    zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/wreq_throttle/req_fifo/mOutPtr_reg[1]
  -------------------------------------------------------------------
                         required time                         12.252    
                         arrival time                         -11.418    
  -------------------------------------------------------------------
                         slack                                  0.834    

Slack (MET) :             0.834ns  (required time - arrival time)
  Source:                 zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/wreq_throttle/last_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/wreq_throttle/req_fifo/mOutPtr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.447ns  (logic 1.640ns (19.414%)  route 6.807ns (80.586%))
  Logic Levels:           8  (LUT2=1 LUT3=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 12.684 - 10.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        1.663     2.971    zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/wreq_throttle/ap_clk
    SLICE_X18Y18         FDRE                                         r  zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/wreq_throttle/last_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y18         FDRE (Prop_fdre_C_Q)         0.456     3.427 r  zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/wreq_throttle/last_cnt_reg[8]/Q
                         net (fo=3, routed)           0.959     4.386    zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[0]_0[5]
    SLICE_X19Y18         LUT5 (Prop_lut5_I1_O)        0.124     4.510 r  zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/m_axi_vram_WVALID_INST_0_i_2/O
                         net (fo=4, routed)           0.476     4.986    zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl_n_15
    SLICE_X19Y17         LUT6 (Prop_lut6_I5_O)        0.124     5.110 r  zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/wreq_throttle/data_fifo/m_axi_vram_WVALID_INST_0_i_1/O
                         net (fo=2, routed)           0.469     5.580    zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/wreq_throttle/data_fifo/m_axi_vram_WVALID_INST_0_i_1_n_9
    SLICE_X19Y17         LUT2 (Prop_lut2_I0_O)        0.118     5.698 r  zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/wreq_throttle/data_fifo/m_axi_vram_WVALID_INST_0/O
                         net (fo=6, routed)           1.203     6.901    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X1Y8           LUT3 (Prop_lut3_I1_O)        0.326     7.227 r  zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=10, routed)          1.448     8.675    zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/m_axi_vram_WREADY
    SLICE_X21Y18         LUT3 (Prop_lut3_I0_O)        0.124     8.799 r  zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/state[0]_i_4/O
                         net (fo=1, routed)           0.263     9.062    zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/state[0]_i_4_n_9
    SLICE_X21Y18         LUT6 (Prop_lut6_I0_O)        0.124     9.186 r  zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/state[0]_i_3/O
                         net (fo=11, routed)          0.837    10.023    zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/dout_reg[3]_0
    SLICE_X18Y12         LUT4 (Prop_lut4_I0_O)        0.124    10.147 r  zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/dout[39]_i_1__0/O
                         net (fo=44, routed)          0.628    10.775    zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/wreq_throttle/req_fifo/pop
    SLICE_X22Y11         LUT3 (Prop_lut3_I0_O)        0.120    10.895 r  zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/wreq_throttle/req_fifo/mOutPtr[4]_i_1__4/O
                         net (fo=5, routed)           0.524    11.418    zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/wreq_throttle/req_fifo/mOutPtr[4]_i_1__4_n_9
    SLICE_X23Y11         FDRE                                         r  zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/wreq_throttle/req_fifo/mOutPtr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        1.492    12.684    zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/wreq_throttle/req_fifo/ap_clk
    SLICE_X23Y11         FDRE                                         r  zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/wreq_throttle/req_fifo/mOutPtr_reg[2]/C
                         clock pessimism              0.130    12.814    
                         clock uncertainty           -0.154    12.660    
    SLICE_X23Y11         FDRE (Setup_fdre_C_CE)      -0.408    12.252    zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/wreq_throttle/req_fifo/mOutPtr_reg[2]
  -------------------------------------------------------------------
                         required time                         12.252    
                         arrival time                         -11.418    
  -------------------------------------------------------------------
                         slack                                  0.834    

Slack (MET) :             0.834ns  (required time - arrival time)
  Source:                 zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/wreq_throttle/last_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/wreq_throttle/req_fifo/mOutPtr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.447ns  (logic 1.640ns (19.414%)  route 6.807ns (80.586%))
  Logic Levels:           8  (LUT2=1 LUT3=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 12.684 - 10.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        1.663     2.971    zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/wreq_throttle/ap_clk
    SLICE_X18Y18         FDRE                                         r  zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/wreq_throttle/last_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y18         FDRE (Prop_fdre_C_Q)         0.456     3.427 r  zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/wreq_throttle/last_cnt_reg[8]/Q
                         net (fo=3, routed)           0.959     4.386    zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[0]_0[5]
    SLICE_X19Y18         LUT5 (Prop_lut5_I1_O)        0.124     4.510 r  zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/m_axi_vram_WVALID_INST_0_i_2/O
                         net (fo=4, routed)           0.476     4.986    zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl_n_15
    SLICE_X19Y17         LUT6 (Prop_lut6_I5_O)        0.124     5.110 r  zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/wreq_throttle/data_fifo/m_axi_vram_WVALID_INST_0_i_1/O
                         net (fo=2, routed)           0.469     5.580    zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/wreq_throttle/data_fifo/m_axi_vram_WVALID_INST_0_i_1_n_9
    SLICE_X19Y17         LUT2 (Prop_lut2_I0_O)        0.118     5.698 r  zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/wreq_throttle/data_fifo/m_axi_vram_WVALID_INST_0/O
                         net (fo=6, routed)           1.203     6.901    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X1Y8           LUT3 (Prop_lut3_I1_O)        0.326     7.227 r  zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=10, routed)          1.448     8.675    zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/m_axi_vram_WREADY
    SLICE_X21Y18         LUT3 (Prop_lut3_I0_O)        0.124     8.799 r  zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/state[0]_i_4/O
                         net (fo=1, routed)           0.263     9.062    zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/state[0]_i_4_n_9
    SLICE_X21Y18         LUT6 (Prop_lut6_I0_O)        0.124     9.186 r  zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/state[0]_i_3/O
                         net (fo=11, routed)          0.837    10.023    zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/dout_reg[3]_0
    SLICE_X18Y12         LUT4 (Prop_lut4_I0_O)        0.124    10.147 r  zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/dout[39]_i_1__0/O
                         net (fo=44, routed)          0.628    10.775    zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/wreq_throttle/req_fifo/pop
    SLICE_X22Y11         LUT3 (Prop_lut3_I0_O)        0.120    10.895 r  zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/wreq_throttle/req_fifo/mOutPtr[4]_i_1__4/O
                         net (fo=5, routed)           0.524    11.418    zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/wreq_throttle/req_fifo/mOutPtr[4]_i_1__4_n_9
    SLICE_X23Y11         FDRE                                         r  zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/wreq_throttle/req_fifo/mOutPtr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        1.492    12.684    zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/wreq_throttle/req_fifo/ap_clk
    SLICE_X23Y11         FDRE                                         r  zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/wreq_throttle/req_fifo/mOutPtr_reg[3]/C
                         clock pessimism              0.130    12.814    
                         clock uncertainty           -0.154    12.660    
    SLICE_X23Y11         FDRE (Setup_fdre_C_CE)      -0.408    12.252    zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/wreq_throttle/req_fifo/mOutPtr_reg[3]
  -------------------------------------------------------------------
                         required time                         12.252    
                         arrival time                         -11.418    
  -------------------------------------------------------------------
                         slack                                  0.834    

Slack (MET) :             0.834ns  (required time - arrival time)
  Source:                 zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/wreq_throttle/last_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/wreq_throttle/req_fifo/mOutPtr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.447ns  (logic 1.640ns (19.414%)  route 6.807ns (80.586%))
  Logic Levels:           8  (LUT2=1 LUT3=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 12.684 - 10.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        1.663     2.971    zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/wreq_throttle/ap_clk
    SLICE_X18Y18         FDRE                                         r  zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/wreq_throttle/last_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y18         FDRE (Prop_fdre_C_Q)         0.456     3.427 r  zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/wreq_throttle/last_cnt_reg[8]/Q
                         net (fo=3, routed)           0.959     4.386    zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[0]_0[5]
    SLICE_X19Y18         LUT5 (Prop_lut5_I1_O)        0.124     4.510 r  zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/m_axi_vram_WVALID_INST_0_i_2/O
                         net (fo=4, routed)           0.476     4.986    zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl_n_15
    SLICE_X19Y17         LUT6 (Prop_lut6_I5_O)        0.124     5.110 r  zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/wreq_throttle/data_fifo/m_axi_vram_WVALID_INST_0_i_1/O
                         net (fo=2, routed)           0.469     5.580    zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/wreq_throttle/data_fifo/m_axi_vram_WVALID_INST_0_i_1_n_9
    SLICE_X19Y17         LUT2 (Prop_lut2_I0_O)        0.118     5.698 r  zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/wreq_throttle/data_fifo/m_axi_vram_WVALID_INST_0/O
                         net (fo=6, routed)           1.203     6.901    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X1Y8           LUT3 (Prop_lut3_I1_O)        0.326     7.227 r  zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=10, routed)          1.448     8.675    zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/m_axi_vram_WREADY
    SLICE_X21Y18         LUT3 (Prop_lut3_I0_O)        0.124     8.799 r  zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/state[0]_i_4/O
                         net (fo=1, routed)           0.263     9.062    zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/state[0]_i_4_n_9
    SLICE_X21Y18         LUT6 (Prop_lut6_I0_O)        0.124     9.186 r  zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/state[0]_i_3/O
                         net (fo=11, routed)          0.837    10.023    zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/dout_reg[3]_0
    SLICE_X18Y12         LUT4 (Prop_lut4_I0_O)        0.124    10.147 r  zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/dout[39]_i_1__0/O
                         net (fo=44, routed)          0.628    10.775    zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/wreq_throttle/req_fifo/pop
    SLICE_X22Y11         LUT3 (Prop_lut3_I0_O)        0.120    10.895 r  zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/wreq_throttle/req_fifo/mOutPtr[4]_i_1__4/O
                         net (fo=5, routed)           0.524    11.418    zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/wreq_throttle/req_fifo/mOutPtr[4]_i_1__4_n_9
    SLICE_X23Y11         FDRE                                         r  zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/wreq_throttle/req_fifo/mOutPtr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        1.492    12.684    zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/wreq_throttle/req_fifo/ap_clk
    SLICE_X23Y11         FDRE                                         r  zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/wreq_throttle/req_fifo/mOutPtr_reg[4]/C
                         clock pessimism              0.130    12.814    
                         clock uncertainty           -0.154    12.660    
    SLICE_X23Y11         FDRE (Setup_fdre_C_CE)      -0.408    12.252    zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/wreq_throttle/req_fifo/mOutPtr_reg[4]
  -------------------------------------------------------------------
                         required time                         12.252    
                         arrival time                         -11.418    
  -------------------------------------------------------------------
                         slack                                  0.834    

Slack (MET) :             0.946ns  (required time - arrival time)
  Source:                 zynq7010_i/render_2d_0/inst/bucket_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq7010_i/render_2d_0/inst/grid_info_enemy_bullets_V_U/ram_reg_0/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.971ns  (logic 3.897ns (48.890%)  route 4.074ns (51.110%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns = ( 12.731 - 10.000 ) 
    Source Clock Delay      (SCD):    3.021ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        1.713     3.021    zynq7010_i/render_2d_0/inst/bucket_U/ap_clk
    RAMB18_X2Y14         RAMB18E1                                     r  zynq7010_i/render_2d_0/inst/bucket_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     5.475 r  zynq7010_i/render_2d_0/inst/bucket_U/ram_reg/DOADO[3]
                         net (fo=6, routed)           1.388     6.864    zynq7010_i/render_2d_0/inst/bucket_U/bucket_q0[3]
    SLICE_X25Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.520 r  zynq7010_i/render_2d_0/inst/bucket_U/ram_reg_0_i_42/CO[3]
                         net (fo=1, routed)           0.000     7.520    zynq7010_i/render_2d_0/inst/bucket_U/ram_reg_0_i_42_n_9
    SLICE_X25Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.634 r  zynq7010_i/render_2d_0/inst/bucket_U/ram_reg_0_i_47/CO[3]
                         net (fo=1, routed)           0.000     7.634    zynq7010_i/render_2d_0/inst/bucket_U/ram_reg_0_i_47_n_9
    SLICE_X25Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.856 r  zynq7010_i/render_2d_0/inst/bucket_U/ram_reg_0_i_46/O[0]
                         net (fo=1, routed)           0.596     8.452    zynq7010_i/render_2d_0/inst/bucket_U/add_ln120_fu_1425_p2[11]
    SLICE_X18Y32         LUT5 (Prop_lut5_I1_O)        0.299     8.751 r  zynq7010_i/render_2d_0/inst/bucket_U/ram_reg_0_i_34/O
                         net (fo=1, routed)           0.674     9.425    zynq7010_i/render_2d_0/inst/bucket_U/ram_reg_0_i_34_n_9
    SLICE_X18Y32         LUT3 (Prop_lut3_I2_O)        0.152     9.577 r  zynq7010_i/render_2d_0/inst/bucket_U/ram_reg_0_i_3__0/O
                         net (fo=3, routed)           1.416    10.992    zynq7010_i/render_2d_0/inst/grid_info_enemy_bullets_V_U/address0[11]
    RAMB36_X0Y3          RAMB36E1                                     r  zynq7010_i/render_2d_0/inst/grid_info_enemy_bullets_V_U/ram_reg_0/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        1.539    12.731    zynq7010_i/render_2d_0/inst/grid_info_enemy_bullets_V_U/ap_clk
    RAMB36_X0Y3          RAMB36E1                                     r  zynq7010_i/render_2d_0/inst/grid_info_enemy_bullets_V_U/ram_reg_0/CLKARDCLK
                         clock pessimism              0.130    12.861    
                         clock uncertainty           -0.154    12.707    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.768    11.939    zynq7010_i/render_2d_0/inst/grid_info_enemy_bullets_V_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                         11.939    
                         arrival time                         -10.992    
  -------------------------------------------------------------------
                         slack                                  0.946    

Slack (MET) :             0.978ns  (required time - arrival time)
  Source:                 zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/wreq_throttle/last_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/wreq_throttle/req_fifo/full_n_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.421ns  (logic 1.637ns (19.439%)  route 6.784ns (80.561%))
  Logic Levels:           8  (LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 12.686 - 10.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        1.663     2.971    zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/wreq_throttle/ap_clk
    SLICE_X18Y18         FDRE                                         r  zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/wreq_throttle/last_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y18         FDRE (Prop_fdre_C_Q)         0.456     3.427 r  zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/wreq_throttle/last_cnt_reg[8]/Q
                         net (fo=3, routed)           0.959     4.386    zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[0]_0[5]
    SLICE_X19Y18         LUT5 (Prop_lut5_I1_O)        0.124     4.510 r  zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/m_axi_vram_WVALID_INST_0_i_2/O
                         net (fo=4, routed)           0.476     4.986    zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl_n_15
    SLICE_X19Y17         LUT6 (Prop_lut6_I5_O)        0.124     5.110 r  zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/wreq_throttle/data_fifo/m_axi_vram_WVALID_INST_0_i_1/O
                         net (fo=2, routed)           0.469     5.580    zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/wreq_throttle/data_fifo/m_axi_vram_WVALID_INST_0_i_1_n_9
    SLICE_X19Y17         LUT2 (Prop_lut2_I0_O)        0.118     5.698 r  zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/wreq_throttle/data_fifo/m_axi_vram_WVALID_INST_0/O
                         net (fo=6, routed)           1.203     6.901    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X1Y8           LUT3 (Prop_lut3_I1_O)        0.326     7.227 r  zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=10, routed)          1.448     8.675    zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/m_axi_vram_WREADY
    SLICE_X21Y18         LUT3 (Prop_lut3_I0_O)        0.124     8.799 r  zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/state[0]_i_4/O
                         net (fo=1, routed)           0.263     9.062    zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/state[0]_i_4_n_9
    SLICE_X21Y18         LUT6 (Prop_lut6_I0_O)        0.124     9.186 r  zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/state[0]_i_3/O
                         net (fo=11, routed)          0.837    10.023    zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/dout_reg[3]_0
    SLICE_X18Y12         LUT4 (Prop_lut4_I0_O)        0.124    10.147 r  zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/dout[39]_i_1__0/O
                         net (fo=44, routed)          0.651    10.798    zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/wreq_throttle/req_fifo/pop
    SLICE_X24Y11         LUT5 (Prop_lut5_I4_O)        0.117    10.915 r  zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/wreq_throttle/req_fifo/full_n_i_1__6/O
                         net (fo=1, routed)           0.477    11.392    zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/wreq_throttle/req_fifo/full_n_i_1__6_n_9
    SLICE_X25Y10         FDRE                                         r  zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/wreq_throttle/req_fifo/full_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        1.493    12.685    zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/wreq_throttle/req_fifo/ap_clk
    SLICE_X25Y10         FDRE                                         r  zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/wreq_throttle/req_fifo/full_n_reg/C
                         clock pessimism              0.130    12.815    
                         clock uncertainty           -0.154    12.661    
    SLICE_X25Y10         FDRE (Setup_fdre_C_D)       -0.291    12.370    zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/wreq_throttle/req_fifo/full_n_reg
  -------------------------------------------------------------------
                         required time                         12.370    
                         arrival time                         -11.392    
  -------------------------------------------------------------------
                         slack                                  0.978    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][10]_srl15/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.687%)  route 0.112ns (44.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        0.561     0.901    zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/ap_clk
    SLICE_X19Y10         FDRE                                         r  zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y10         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[10]/Q
                         net (fo=3, routed)           0.112     1.155    zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/in[7]
    SLICE_X16Y9          SRL16E                                       r  zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][10]_srl15/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        0.830     1.200    zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/ap_clk
    SLICE_X16Y9          SRL16E                                       r  zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][10]_srl15/CLK
                         clock pessimism             -0.281     0.919    
    SLICE_X16Y9          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.102    zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][10]_srl15
  -------------------------------------------------------------------
                         required time                         -1.102    
                         arrival time                           1.155    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 zynq7010_i/render_2d_0/inst/grp_render_2d_Pipeline_render_enemy_bullets_render_enemy_bullets_x_fu_734/bullet_sprite_V_load_4_reg_2800_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq7010_i/render_2d_0/inst/grp_render_2d_Pipeline_render_enemy_bullets_render_enemy_bullets_x_fu_734/bullet_sprite_V_load_4_reg_2800_pp0_iter4_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.127%)  route 0.249ns (63.873%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        0.563     0.904    zynq7010_i/render_2d_0/inst/grp_render_2d_Pipeline_render_enemy_bullets_render_enemy_bullets_x_fu_734/ap_clk
    SLICE_X19Y45         FDRE                                         r  zynq7010_i/render_2d_0/inst/grp_render_2d_Pipeline_render_enemy_bullets_render_enemy_bullets_x_fu_734/bullet_sprite_V_load_4_reg_2800_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y45         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  zynq7010_i/render_2d_0/inst/grp_render_2d_Pipeline_render_enemy_bullets_render_enemy_bullets_x_fu_734/bullet_sprite_V_load_4_reg_2800_reg[14]/Q
                         net (fo=1, routed)           0.249     1.294    zynq7010_i/render_2d_0/inst/grp_render_2d_Pipeline_render_enemy_bullets_render_enemy_bullets_x_fu_734/bullet_sprite_V_load_4_reg_2800[14]
    SLICE_X23Y47         FDRE                                         r  zynq7010_i/render_2d_0/inst/grp_render_2d_Pipeline_render_enemy_bullets_render_enemy_bullets_x_fu_734/bullet_sprite_V_load_4_reg_2800_pp0_iter4_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        0.829     1.199    zynq7010_i/render_2d_0/inst/grp_render_2d_Pipeline_render_enemy_bullets_render_enemy_bullets_x_fu_734/ap_clk
    SLICE_X23Y47         FDRE                                         r  zynq7010_i/render_2d_0/inst/grp_render_2d_Pipeline_render_enemy_bullets_render_enemy_bullets_x_fu_734/bullet_sprite_V_load_4_reg_2800_pp0_iter4_reg_reg[14]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X23Y47         FDRE (Hold_fdre_C_D)         0.075     1.240    zynq7010_i/render_2d_0/inst/grp_render_2d_Pipeline_render_enemy_bullets_render_enemy_bullets_x_fu_734/bullet_sprite_V_load_4_reg_2800_pp0_iter4_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.240    
                         arrival time                           1.294    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 zynq7010_i/render_2d_0/inst/grp_render_2d_Pipeline_render_player_bullets_render_player_bullets_x_fu_752/bullet_sprite_V_load_reg_1536_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq7010_i/render_2d_0/inst/grp_render_2d_Pipeline_render_player_bullets_render_player_bullets_x_fu_752/r_V_reg_1558_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.209ns (50.795%)  route 0.202ns (49.205%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        0.558     0.899    zynq7010_i/render_2d_0/inst/grp_render_2d_Pipeline_render_player_bullets_render_player_bullets_x_fu_752/ap_clk
    SLICE_X24Y53         FDRE                                         r  zynq7010_i/render_2d_0/inst/grp_render_2d_Pipeline_render_player_bullets_render_player_bullets_x_fu_752/bullet_sprite_V_load_reg_1536_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y53         FDRE (Prop_fdre_C_Q)         0.164     1.063 r  zynq7010_i/render_2d_0/inst/grp_render_2d_Pipeline_render_player_bullets_render_player_bullets_x_fu_752/bullet_sprite_V_load_reg_1536_reg[52]/Q
                         net (fo=2, routed)           0.202     1.265    zynq7010_i/render_2d_0/inst/grp_render_2d_Pipeline_render_player_bullets_render_player_bullets_x_fu_752/bullet_sprite_V_load_reg_1536[52]
    SLICE_X21Y53         LUT6 (Prop_lut6_I0_O)        0.045     1.310 r  zynq7010_i/render_2d_0/inst/grp_render_2d_Pipeline_render_player_bullets_render_player_bullets_x_fu_752/r_V_reg_1558[4]_i_1/O
                         net (fo=1, routed)           0.000     1.310    zynq7010_i/render_2d_0/inst/grp_render_2d_Pipeline_render_player_bullets_render_player_bullets_x_fu_752/sel0[4]
    SLICE_X21Y53         FDRE                                         r  zynq7010_i/render_2d_0/inst/grp_render_2d_Pipeline_render_player_bullets_render_player_bullets_x_fu_752/r_V_reg_1558_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        0.829     1.199    zynq7010_i/render_2d_0/inst/grp_render_2d_Pipeline_render_player_bullets_render_player_bullets_x_fu_752/ap_clk
    SLICE_X21Y53         FDRE                                         r  zynq7010_i/render_2d_0/inst/grp_render_2d_Pipeline_render_player_bullets_render_player_bullets_x_fu_752/r_V_reg_1558_reg[4]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X21Y53         FDRE (Hold_fdre_C_D)         0.091     1.256    zynq7010_i/render_2d_0/inst/grp_render_2d_Pipeline_render_player_bullets_render_player_bullets_x_fu_752/r_V_reg_1558_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           1.310    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 zynq7010_i/render_2d_0/inst/grp_render_2d_Pipeline_render_enemy_bullets_render_enemy_bullets_x_fu_734/select_ln182_1_reg_2485_pp0_iter2_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq7010_i/render_2d_0/inst/grp_render_2d_Pipeline_render_enemy_bullets_render_enemy_bullets_x_fu_734/tile_fb_V_addr_reg_2779_pp0_iter4_reg_reg[7]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.469%)  route 0.113ns (44.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        0.550     0.891    zynq7010_i/render_2d_0/inst/grp_render_2d_Pipeline_render_enemy_bullets_render_enemy_bullets_x_fu_734/ap_clk
    SLICE_X22Y28         FDRE                                         r  zynq7010_i/render_2d_0/inst/grp_render_2d_Pipeline_render_enemy_bullets_render_enemy_bullets_x_fu_734/select_ln182_1_reg_2485_pp0_iter2_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y28         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  zynq7010_i/render_2d_0/inst/grp_render_2d_Pipeline_render_enemy_bullets_render_enemy_bullets_x_fu_734/select_ln182_1_reg_2485_pp0_iter2_reg_reg[2]/Q
                         net (fo=2, routed)           0.113     1.145    zynq7010_i/render_2d_0/inst/grp_render_2d_Pipeline_render_enemy_bullets_render_enemy_bullets_x_fu_734/select_ln182_1_reg_2485_pp0_iter2_reg_reg[4]_0[6]
    SLICE_X24Y27         SRL16E                                       r  zynq7010_i/render_2d_0/inst/grp_render_2d_Pipeline_render_enemy_bullets_render_enemy_bullets_x_fu_734/tile_fb_V_addr_reg_2779_pp0_iter4_reg_reg[7]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        0.815     1.185    zynq7010_i/render_2d_0/inst/grp_render_2d_Pipeline_render_enemy_bullets_render_enemy_bullets_x_fu_734/ap_clk
    SLICE_X24Y27         SRL16E                                       r  zynq7010_i/render_2d_0/inst/grp_render_2d_Pipeline_render_enemy_bullets_render_enemy_bullets_x_fu_734/tile_fb_V_addr_reg_2779_pp0_iter4_reg_reg[7]_srl2/CLK
                         clock pessimism             -0.281     0.904    
    SLICE_X24Y27         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.087    zynq7010_i/render_2d_0/inst/grp_render_2d_Pipeline_render_enemy_bullets_render_enemy_bullets_x_fu_734/tile_fb_V_addr_reg_2779_pp0_iter4_reg_reg[7]_srl2
  -------------------------------------------------------------------
                         required time                         -1.087    
                         arrival time                           1.145    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_read/rs_rdata/data_p1_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq7010_i/render_2d_0/inst/vram_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_5/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.737%)  route 0.125ns (43.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.234ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        0.556     0.896    zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X28Y18         FDRE                                         r  zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_read/rs_rdata/data_p1_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y18         FDRE (Prop_fdre_C_Q)         0.164     1.061 r  zynq7010_i/render_2d_0/inst/vram_m_axi_U/bus_read/rs_rdata/data_p1_reg[50]/Q
                         net (fo=1, routed)           0.125     1.186    zynq7010_i/render_2d_0/inst/vram_m_axi_U/load_unit/buff_rdata/U_fifo_mem/din[50]
    RAMB36_X1Y3          RAMB36E1                                     r  zynq7010_i/render_2d_0/inst/vram_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_5/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        0.864     1.234    zynq7010_i/render_2d_0/inst/vram_m_axi_U/load_unit/buff_rdata/U_fifo_mem/ap_clk
    RAMB36_X1Y3          RAMB36E1                                     r  zynq7010_i/render_2d_0/inst/vram_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_5/CLKARDCLK
                         clock pessimism             -0.262     0.972    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.155     1.127    zynq7010_i/render_2d_0/inst/vram_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_5
  -------------------------------------------------------------------
                         required time                         -1.127    
                         arrival time                           1.186    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 zynq7010_i/render_2d_0/inst/grp_render_2d_Pipeline_render_enemy_bullets_render_enemy_bullets_x_fu_734/tmp_pixel_V_6_reg_2805_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq7010_i/render_2d_0/inst/grp_render_2d_Pipeline_render_enemy_bullets_render_enemy_bullets_x_fu_734/tmp_pixel_V_6_reg_2805_pp0_iter5_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.498%)  route 0.256ns (64.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        0.564     0.905    zynq7010_i/render_2d_0/inst/grp_render_2d_Pipeline_render_enemy_bullets_render_enemy_bullets_x_fu_734/ap_clk
    SLICE_X15Y49         FDRE                                         r  zynq7010_i/render_2d_0/inst/grp_render_2d_Pipeline_render_enemy_bullets_render_enemy_bullets_x_fu_734/tmp_pixel_V_6_reg_2805_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y49         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  zynq7010_i/render_2d_0/inst/grp_render_2d_Pipeline_render_enemy_bullets_render_enemy_bullets_x_fu_734/tmp_pixel_V_6_reg_2805_reg[15]/Q
                         net (fo=1, routed)           0.256     1.302    zynq7010_i/render_2d_0/inst/grp_render_2d_Pipeline_render_enemy_bullets_render_enemy_bullets_x_fu_734/tmp_pixel_V_6_reg_2805[15]
    SLICE_X15Y53         FDRE                                         r  zynq7010_i/render_2d_0/inst/grp_render_2d_Pipeline_render_enemy_bullets_render_enemy_bullets_x_fu_734/tmp_pixel_V_6_reg_2805_pp0_iter5_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        0.830     1.200    zynq7010_i/render_2d_0/inst/grp_render_2d_Pipeline_render_enemy_bullets_render_enemy_bullets_x_fu_734/ap_clk
    SLICE_X15Y53         FDRE                                         r  zynq7010_i/render_2d_0/inst/grp_render_2d_Pipeline_render_enemy_bullets_render_enemy_bullets_x_fu_734/tmp_pixel_V_6_reg_2805_pp0_iter5_reg_reg[15]/C
                         clock pessimism             -0.029     1.171    
    SLICE_X15Y53         FDRE (Hold_fdre_C_D)         0.072     1.243    zynq7010_i/render_2d_0/inst/grp_render_2d_Pipeline_render_enemy_bullets_render_enemy_bullets_x_fu_734/tmp_pixel_V_6_reg_2805_pp0_iter5_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.243    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 zynq7010_i/render_2d_0/inst/grp_render_2d_Pipeline_render_enemy_bullets_render_enemy_bullets_x_fu_734/tmp_pixel_V_6_reg_2805_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq7010_i/render_2d_0/inst/grp_render_2d_Pipeline_render_enemy_bullets_render_enemy_bullets_x_fu_734/tmp_pixel_V_6_reg_2805_pp0_iter5_reg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.349%)  route 0.258ns (64.651%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        0.564     0.905    zynq7010_i/render_2d_0/inst/grp_render_2d_Pipeline_render_enemy_bullets_render_enemy_bullets_x_fu_734/ap_clk
    SLICE_X14Y49         FDRE                                         r  zynq7010_i/render_2d_0/inst/grp_render_2d_Pipeline_render_enemy_bullets_render_enemy_bullets_x_fu_734/tmp_pixel_V_6_reg_2805_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  zynq7010_i/render_2d_0/inst/grp_render_2d_Pipeline_render_enemy_bullets_render_enemy_bullets_x_fu_734/tmp_pixel_V_6_reg_2805_reg[30]/Q
                         net (fo=1, routed)           0.258     1.303    zynq7010_i/render_2d_0/inst/grp_render_2d_Pipeline_render_enemy_bullets_render_enemy_bullets_x_fu_734/tmp_pixel_V_6_reg_2805[30]
    SLICE_X14Y52         FDRE                                         r  zynq7010_i/render_2d_0/inst/grp_render_2d_Pipeline_render_enemy_bullets_render_enemy_bullets_x_fu_734/tmp_pixel_V_6_reg_2805_pp0_iter5_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        0.831     1.201    zynq7010_i/render_2d_0/inst/grp_render_2d_Pipeline_render_enemy_bullets_render_enemy_bullets_x_fu_734/ap_clk
    SLICE_X14Y52         FDRE                                         r  zynq7010_i/render_2d_0/inst/grp_render_2d_Pipeline_render_enemy_bullets_render_enemy_bullets_x_fu_734/tmp_pixel_V_6_reg_2805_pp0_iter5_reg_reg[30]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X14Y52         FDRE (Hold_fdre_C_D)         0.072     1.244    zynq7010_i/render_2d_0/inst/grp_render_2d_Pipeline_render_enemy_bullets_render_enemy_bullets_x_fu_734/tmp_pixel_V_6_reg_2805_pp0_iter5_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 zynq7010_i/axi_interconnect_fbreader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq7010_i/axi_interconnect_fbreader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.698%)  route 0.155ns (52.302%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        0.564     0.905    zynq7010_i/axi_interconnect_fbreader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X14Y0          FDCE                                         r  zynq7010_i/axi_interconnect_fbreader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y0          FDCE (Prop_fdce_C_Q)         0.141     1.046 r  zynq7010_i/axi_interconnect_fbreader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=5, routed)           0.155     1.200    zynq7010_i/axi_interconnect_fbreader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/A4
    SLICE_X16Y0          RAMD32                                       r  zynq7010_i/axi_interconnect_fbreader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        0.832     1.202    zynq7010_i/axi_interconnect_fbreader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/WCLK
    SLICE_X16Y0          RAMD32                                       r  zynq7010_i/axi_interconnect_fbreader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
                         clock pessimism             -0.262     0.940    
    SLICE_X16Y0          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.140    zynq7010_i/axi_interconnect_fbreader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.140    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 zynq7010_i/axi_interconnect_fbreader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq7010_i/axi_interconnect_fbreader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.698%)  route 0.155ns (52.302%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        0.564     0.905    zynq7010_i/axi_interconnect_fbreader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X14Y0          FDCE                                         r  zynq7010_i/axi_interconnect_fbreader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y0          FDCE (Prop_fdce_C_Q)         0.141     1.046 r  zynq7010_i/axi_interconnect_fbreader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=5, routed)           0.155     1.200    zynq7010_i/axi_interconnect_fbreader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/A4
    SLICE_X16Y0          RAMD32                                       r  zynq7010_i/axi_interconnect_fbreader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        0.832     1.202    zynq7010_i/axi_interconnect_fbreader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/WCLK
    SLICE_X16Y0          RAMD32                                       r  zynq7010_i/axi_interconnect_fbreader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
                         clock pessimism             -0.262     0.940    
    SLICE_X16Y0          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.140    zynq7010_i/axi_interconnect_fbreader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.140    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 zynq7010_i/render_2d_0/inst/grp_render_2d_Pipeline_render_enemy_bullets_render_enemy_bullets_x_fu_734/tmp_pixel_V_6_reg_2805_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq7010_i/render_2d_0/inst/grp_render_2d_Pipeline_render_enemy_bullets_render_enemy_bullets_x_fu_734/tmp_pixel_V_6_reg_2805_pp0_iter5_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.239%)  route 0.259ns (64.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        0.564     0.905    zynq7010_i/render_2d_0/inst/grp_render_2d_Pipeline_render_enemy_bullets_render_enemy_bullets_x_fu_734/ap_clk
    SLICE_X14Y49         FDRE                                         r  zynq7010_i/render_2d_0/inst/grp_render_2d_Pipeline_render_enemy_bullets_render_enemy_bullets_x_fu_734/tmp_pixel_V_6_reg_2805_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  zynq7010_i/render_2d_0/inst/grp_render_2d_Pipeline_render_enemy_bullets_render_enemy_bullets_x_fu_734/tmp_pixel_V_6_reg_2805_reg[12]/Q
                         net (fo=1, routed)           0.259     1.305    zynq7010_i/render_2d_0/inst/grp_render_2d_Pipeline_render_enemy_bullets_render_enemy_bullets_x_fu_734/tmp_pixel_V_6_reg_2805[12]
    SLICE_X14Y52         FDRE                                         r  zynq7010_i/render_2d_0/inst/grp_render_2d_Pipeline_render_enemy_bullets_render_enemy_bullets_x_fu_734/tmp_pixel_V_6_reg_2805_pp0_iter5_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        0.831     1.201    zynq7010_i/render_2d_0/inst/grp_render_2d_Pipeline_render_enemy_bullets_render_enemy_bullets_x_fu_734/ap_clk
    SLICE_X14Y52         FDRE                                         r  zynq7010_i/render_2d_0/inst/grp_render_2d_Pipeline_render_enemy_bullets_render_enemy_bullets_x_fu_734/tmp_pixel_V_6_reg_2805_pp0_iter5_reg_reg[12]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X14Y52         FDRE (Hold_fdre_C_D)         0.070     1.242    zynq7010_i/render_2d_0/inst/grp_render_2d_Pipeline_render_enemy_bullets_render_enemy_bullets_x_fu_734/tmp_pixel_V_6_reg_2805_pp0_iter5_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.305    
  -------------------------------------------------------------------
                         slack                                  0.063    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y11  zynq7010_i/render_2d_0/inst/bullet_sprite_V_U/ram0_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y8   zynq7010_i/render_2d_0/inst/bullet_sprite_V_U/ram0_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y10  zynq7010_i/render_2d_0/inst/bullet_sprite_V_U/ram0_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y9   zynq7010_i/render_2d_0/inst/bullet_sprite_V_U/ram0_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y9   zynq7010_i/render_2d_0/inst/bullet_sprite_V_U/ram0_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y10  zynq7010_i/render_2d_0/inst/bullet_sprite_V_U/ram0_reg_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y11  zynq7010_i/render_2d_0/inst/bullet_sprite_V_U/ram0_reg_6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y18  zynq7010_i/render_2d_0/inst/bullet_sprite_V_U/ram0_reg_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y15  zynq7010_i/render_2d_0/inst/bullet_sprite_V_U/ram1_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y13  zynq7010_i/render_2d_0/inst/bullet_sprite_V_U/ram1_reg_1/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y0   zynq7010_i/axi_interconnect_fbreader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y0   zynq7010_i/axi_interconnect_fbreader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y0   zynq7010_i/axi_interconnect_fbreader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y0   zynq7010_i/axi_interconnect_fbreader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y1    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y1    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y1    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y1    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X0Y5    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X0Y5    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y0   zynq7010_i/axi_interconnect_fbreader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y0   zynq7010_i/axi_interconnect_fbreader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y0   zynq7010_i/axi_interconnect_fbreader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y0   zynq7010_i/axi_interconnect_fbreader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y1    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y1    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y1    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y1    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X0Y5    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X0Y5    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack       31.994ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.994ns  (required time - arrival time)
  Source:                 zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/srldly_0/srl[30].srl16_i/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encg/n1d_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_1 rise@40.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.249ns  (logic 2.197ns (30.306%)  route 5.052ns (69.694%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 42.757 - 40.000 ) 
    Source Clock Delay      (SCD):    3.059ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         1.751     3.059    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/srldly_0/clk_25m
    SLICE_X38Y8          SRL16E                                       r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/srldly_0/srl[30].srl16_i/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y8          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.618     4.677 r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/srldly_0/srl[30].srl16_i/Q
                         net (fo=6, routed)           3.034     7.711    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encg/data_o[12]
    SLICE_X37Y53         LUT3 (Prop_lut3_I0_O)        0.331     8.042 r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encg/n1d[0]_i_2/O
                         net (fo=2, routed)           0.717     8.759    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encg/n1d[0]_i_2_n_0
    SLICE_X36Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.883 r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encg/n1d[3]_i_2/O
                         net (fo=3, routed)           1.301    10.184    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encg/n1d[3]_i_2_n_0
    SLICE_X37Y53         LUT6 (Prop_lut6_I0_O)        0.124    10.308 r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encg/n1d[2]_i_1/O
                         net (fo=1, routed)           0.000    10.308    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encg/n1d[2]_i_1_n_0
    SLICE_X37Y53         FDRE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encg/n1d_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    41.101    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    41.192 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         1.565    42.757    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encg/clk_25m
    SLICE_X37Y53         FDRE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encg/n1d_reg[2]/C
                         clock pessimism              0.116    42.873    
                         clock uncertainty           -0.601    42.272    
    SLICE_X37Y53         FDRE (Setup_fdre_C_D)        0.031    42.303    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encg/n1d_reg[2]
  -------------------------------------------------------------------
                         required time                         42.303    
                         arrival time                         -10.308    
  -------------------------------------------------------------------
                         slack                                 31.994    

Slack (MET) :             32.505ns  (required time - arrival time)
  Source:                 zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/srldly_0/srl[30].srl16_i/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encg/n1d_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_1 rise@40.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.785ns  (logic 2.197ns (32.382%)  route 4.588ns (67.618%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 42.757 - 40.000 ) 
    Source Clock Delay      (SCD):    3.059ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         1.751     3.059    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/srldly_0/clk_25m
    SLICE_X38Y8          SRL16E                                       r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/srldly_0/srl[30].srl16_i/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y8          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.618     4.677 r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/srldly_0/srl[30].srl16_i/Q
                         net (fo=6, routed)           3.034     7.711    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encg/data_o[12]
    SLICE_X37Y53         LUT3 (Prop_lut3_I0_O)        0.331     8.042 r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encg/n1d[0]_i_2/O
                         net (fo=2, routed)           0.717     8.759    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encg/n1d[0]_i_2_n_0
    SLICE_X36Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.883 r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encg/n1d[3]_i_2/O
                         net (fo=3, routed)           0.836     9.720    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encg/n1d[3]_i_2_n_0
    SLICE_X38Y53         LUT3 (Prop_lut3_I0_O)        0.124     9.844 r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encg/n1d[1]_i_1/O
                         net (fo=1, routed)           0.000     9.844    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encg/n1d[1]_i_1_n_0
    SLICE_X38Y53         FDRE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encg/n1d_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    41.101    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    41.192 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         1.565    42.757    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encg/clk_25m
    SLICE_X38Y53         FDRE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encg/n1d_reg[1]/C
                         clock pessimism              0.116    42.873    
                         clock uncertainty           -0.601    42.272    
    SLICE_X38Y53         FDRE (Setup_fdre_C_D)        0.077    42.349    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encg/n1d_reg[1]
  -------------------------------------------------------------------
                         required time                         42.349    
                         arrival time                          -9.844    
  -------------------------------------------------------------------
                         slack                                 32.505    

Slack (MET) :             32.614ns  (required time - arrival time)
  Source:                 zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/srldly_0/srl[30].srl16_i/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encg/n1d_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_1 rise@40.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.630ns  (logic 2.197ns (33.140%)  route 4.433ns (66.860%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 42.757 - 40.000 ) 
    Source Clock Delay      (SCD):    3.059ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         1.751     3.059    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/srldly_0/clk_25m
    SLICE_X38Y8          SRL16E                                       r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/srldly_0/srl[30].srl16_i/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y8          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.618     4.677 r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/srldly_0/srl[30].srl16_i/Q
                         net (fo=6, routed)           3.034     7.711    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encg/data_o[12]
    SLICE_X37Y53         LUT3 (Prop_lut3_I0_O)        0.331     8.042 r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encg/n1d[0]_i_2/O
                         net (fo=2, routed)           0.717     8.759    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encg/n1d[0]_i_2_n_0
    SLICE_X36Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.883 r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encg/n1d[3]_i_2/O
                         net (fo=3, routed)           0.681     9.565    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encg/n1d[3]_i_2_n_0
    SLICE_X37Y53         LUT6 (Prop_lut6_I0_O)        0.124     9.689 r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encg/n1d[3]_i_1/O
                         net (fo=1, routed)           0.000     9.689    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encg/n1d[3]_i_1_n_0
    SLICE_X37Y53         FDRE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encg/n1d_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    41.101    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    41.192 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         1.565    42.757    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encg/clk_25m
    SLICE_X37Y53         FDRE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encg/n1d_reg[3]/C
                         clock pessimism              0.116    42.873    
                         clock uncertainty           -0.601    42.272    
    SLICE_X37Y53         FDRE (Setup_fdre_C_D)        0.031    42.303    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encg/n1d_reg[3]
  -------------------------------------------------------------------
                         required time                         42.303    
                         arrival time                          -9.689    
  -------------------------------------------------------------------
                         slack                                 32.614    

Slack (MET) :             32.697ns  (required time - arrival time)
  Source:                 zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/srldly_0/srl[20].srl16_i/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/n1d_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_1 rise@40.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.547ns  (logic 2.193ns (33.494%)  route 4.354ns (66.506%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.755ns = ( 42.755 - 40.000 ) 
    Source Clock Delay      (SCD):    3.056ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         1.748     3.056    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/srldly_0/clk_25m
    SLICE_X38Y12         SRL16E                                       r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/srldly_0/srl[20].srl16_i/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y12         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     4.673 r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/srldly_0/srl[20].srl16_i/Q
                         net (fo=6, routed)           2.636     7.309    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/data_o[9]
    SLICE_X36Y59         LUT3 (Prop_lut3_I1_O)        0.328     7.637 r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/n1d[0]_i_2/O
                         net (fo=2, routed)           0.679     8.316    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/n1d[0]_i_2_n_0
    SLICE_X36Y59         LUT6 (Prop_lut6_I5_O)        0.124     8.440 r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/n1d[3]_i_2/O
                         net (fo=3, routed)           1.039     9.479    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/n1d[3]_i_2_n_0
    SLICE_X36Y59         LUT6 (Prop_lut6_I0_O)        0.124     9.603 r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/n1d[2]_i_1/O
                         net (fo=1, routed)           0.000     9.603    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/n1d[2]_i_1_n_0
    SLICE_X36Y59         FDRE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/n1d_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    41.101    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    41.192 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         1.563    42.755    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/clk_25m
    SLICE_X36Y59         FDRE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/n1d_reg[2]/C
                         clock pessimism              0.116    42.871    
                         clock uncertainty           -0.601    42.270    
    SLICE_X36Y59         FDRE (Setup_fdre_C_D)        0.031    42.301    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/n1d_reg[2]
  -------------------------------------------------------------------
                         required time                         42.301    
                         arrival time                          -9.603    
  -------------------------------------------------------------------
                         slack                                 32.697    

Slack (MET) :             32.860ns  (required time - arrival time)
  Source:                 zynq7010_i/zynq7010_axi4_fbread/inst/vgac/hc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/srldly_0/srl[34].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_1 rise@40.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.454ns  (logic 1.199ns (18.576%)  route 5.255ns (81.424%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.764ns = ( 42.764 - 40.000 ) 
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         1.754     3.062    zynq7010_i/zynq7010_axi4_fbread/inst/vgac/clk_25m
    SLICE_X40Y5          FDCE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/vgac/hc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y5          FDCE (Prop_fdce_C_Q)         0.419     3.481 f  zynq7010_i/zynq7010_axi4_fbread/inst/vgac/hc_reg[7]/Q
                         net (fo=17, routed)          1.486     4.967    zynq7010_i/zynq7010_axi4_fbread/inst/vgac/drawX[7]
    SLICE_X37Y5          LUT3 (Prop_lut3_I1_O)        0.329     5.296 r  zynq7010_i/zynq7010_axi4_fbread/inst/vgac/bram0_i_5/O
                         net (fo=27, routed)          2.383     7.679    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram_enb
    SLICE_X37Y6          LUT6 (Prop_lut6_I4_O)        0.327     8.006 r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/srl[34].srl16_i_i_2/O
                         net (fo=1, routed)           0.923     8.930    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/srl[34].srl16_i_i_2_n_0
    SLICE_X37Y10         LUT3 (Prop_lut3_I2_O)        0.124     9.054 r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/srl[34].srl16_i_i_1/O
                         net (fo=1, routed)           0.463     9.516    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/srldly_0/data_i[21]
    SLICE_X38Y11         SRL16E                                       r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/srldly_0/srl[34].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    41.101    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    41.192 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         1.572    42.764    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/srldly_0/clk_25m
    SLICE_X38Y11         SRL16E                                       r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/srldly_0/srl[34].srl16_i/CLK
                         clock pessimism              0.230    42.995    
                         clock uncertainty           -0.601    42.394    
    SLICE_X38Y11         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.018    42.376    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/srldly_0/srl[34].srl16_i
  -------------------------------------------------------------------
                         required time                         42.376    
                         arrival time                          -9.516    
  -------------------------------------------------------------------
                         slack                                 32.860    

Slack (MET) :             32.995ns  (required time - arrival time)
  Source:                 zynq7010_i/zynq7010_axi4_fbread/inst/vgac/hc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/srldly_0/srl[20].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_1 rise@40.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.292ns  (logic 1.199ns (19.057%)  route 5.093ns (80.943%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns = ( 42.764 - 40.000 ) 
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         1.754     3.062    zynq7010_i/zynq7010_axi4_fbread/inst/vgac/clk_25m
    SLICE_X40Y5          FDCE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/vgac/hc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y5          FDCE (Prop_fdce_C_Q)         0.419     3.481 f  zynq7010_i/zynq7010_axi4_fbread/inst/vgac/hc_reg[7]/Q
                         net (fo=17, routed)          1.486     4.967    zynq7010_i/zynq7010_axi4_fbread/inst/vgac/drawX[7]
    SLICE_X37Y5          LUT3 (Prop_lut3_I1_O)        0.329     5.296 r  zynq7010_i/zynq7010_axi4_fbread/inst/vgac/bram0_i_5/O
                         net (fo=27, routed)          2.238     7.534    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram_enb
    SLICE_X36Y6          LUT6 (Prop_lut6_I4_O)        0.327     7.861 r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/srl[20].srl16_i_i_2/O
                         net (fo=1, routed)           0.764     8.625    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/srl[20].srl16_i_i_2_n_0
    SLICE_X36Y10         LUT3 (Prop_lut3_I2_O)        0.124     8.749 r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/srl[20].srl16_i_i_1/O
                         net (fo=1, routed)           0.605     9.354    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/srldly_0/data_i[7]
    SLICE_X38Y12         SRL16E                                       r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/srldly_0/srl[20].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    41.101    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    41.192 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         1.571    42.764    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/srldly_0/clk_25m
    SLICE_X38Y12         SRL16E                                       r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/srldly_0/srl[20].srl16_i/CLK
                         clock pessimism              0.230    42.994    
                         clock uncertainty           -0.601    42.393    
    SLICE_X38Y12         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    42.349    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/srldly_0/srl[20].srl16_i
  -------------------------------------------------------------------
                         required time                         42.349    
                         arrival time                          -9.354    
  -------------------------------------------------------------------
                         slack                                 32.995    

Slack (MET) :             33.024ns  (required time - arrival time)
  Source:                 zynq7010_i/zynq7010_axi4_fbread/inst/vgac/vc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encg/c0_q_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_1 rise@40.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.147ns  (logic 0.580ns (9.436%)  route 5.567ns (90.564%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 42.758 - 40.000 ) 
    Source Clock Delay      (SCD):    3.058ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         1.750     3.058    zynq7010_i/zynq7010_axi4_fbread/inst/vgac/clk_25m
    SLICE_X40Y12         FDCE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/vgac/vc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y12         FDCE (Prop_fdce_C_Q)         0.456     3.514 f  zynq7010_i/zynq7010_axi4_fbread/inst/vgac/vc_reg[6]/Q
                         net (fo=10, routed)          3.352     6.866    zynq7010_i/zynq7010_axi4_fbread/inst/vgac/vc_reg_n_0_[6]
    SLICE_X41Y11         LUT6 (Prop_lut6_I4_O)        0.124     6.990 r  zynq7010_i/zynq7010_axi4_fbread/inst/vgac/srl[1].srl16_i_i_1/O
                         net (fo=2, routed)           2.214     9.205    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encg/data_i[0]
    SLICE_X42Y56         SRL16E                                       r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encg/c0_q_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    41.101    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    41.192 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         1.566    42.758    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encg/clk_25m
    SLICE_X42Y56         SRL16E                                       r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encg/c0_q_reg_srl2/CLK
                         clock pessimism              0.116    42.874    
                         clock uncertainty           -0.601    42.273    
    SLICE_X42Y56         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    42.229    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encg/c0_q_reg_srl2
  -------------------------------------------------------------------
                         required time                         42.229    
                         arrival time                          -9.205    
  -------------------------------------------------------------------
                         slack                                 33.024    

Slack (MET) :             33.067ns  (required time - arrival time)
  Source:                 zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/srldly_0/srl[20].srl16_i/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/n1d_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_1 rise@40.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.176ns  (logic 2.193ns (35.509%)  route 3.983ns (64.491%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.755ns = ( 42.755 - 40.000 ) 
    Source Clock Delay      (SCD):    3.056ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         1.748     3.056    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/srldly_0/clk_25m
    SLICE_X38Y12         SRL16E                                       r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/srldly_0/srl[20].srl16_i/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y12         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     4.673 r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/srldly_0/srl[20].srl16_i/Q
                         net (fo=6, routed)           2.636     7.309    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/data_o[9]
    SLICE_X36Y59         LUT3 (Prop_lut3_I1_O)        0.328     7.637 r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/n1d[0]_i_2/O
                         net (fo=2, routed)           0.679     8.316    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/n1d[0]_i_2_n_0
    SLICE_X36Y59         LUT6 (Prop_lut6_I5_O)        0.124     8.440 r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/n1d[3]_i_2/O
                         net (fo=3, routed)           0.668     9.108    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/n1d[3]_i_2_n_0
    SLICE_X36Y60         LUT3 (Prop_lut3_I0_O)        0.124     9.232 r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/n1d[1]_i_1/O
                         net (fo=1, routed)           0.000     9.232    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/n1d[1]_i_1_n_0
    SLICE_X36Y60         FDRE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/n1d_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    41.101    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    41.192 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         1.563    42.755    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/clk_25m
    SLICE_X36Y60         FDRE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/n1d_reg[1]/C
                         clock pessimism              0.116    42.871    
                         clock uncertainty           -0.601    42.270    
    SLICE_X36Y60         FDRE (Setup_fdre_C_D)        0.029    42.299    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/n1d_reg[1]
  -------------------------------------------------------------------
                         required time                         42.299    
                         arrival time                          -9.232    
  -------------------------------------------------------------------
                         slack                                 33.067    

Slack (MET) :             33.077ns  (required time - arrival time)
  Source:                 zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/srldly_0/srl[20].srl16_i/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/n1d_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_1 rise@40.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.168ns  (logic 2.193ns (35.554%)  route 3.975ns (64.446%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.755ns = ( 42.755 - 40.000 ) 
    Source Clock Delay      (SCD):    3.056ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         1.748     3.056    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/srldly_0/clk_25m
    SLICE_X38Y12         SRL16E                                       r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/srldly_0/srl[20].srl16_i/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y12         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     4.673 r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/srldly_0/srl[20].srl16_i/Q
                         net (fo=6, routed)           2.636     7.309    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/data_o[9]
    SLICE_X36Y59         LUT3 (Prop_lut3_I1_O)        0.328     7.637 r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/n1d[0]_i_2/O
                         net (fo=2, routed)           0.679     8.316    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/n1d[0]_i_2_n_0
    SLICE_X36Y59         LUT6 (Prop_lut6_I5_O)        0.124     8.440 r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/n1d[3]_i_2/O
                         net (fo=3, routed)           0.660     9.100    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/n1d[3]_i_2_n_0
    SLICE_X36Y60         LUT6 (Prop_lut6_I0_O)        0.124     9.224 r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/n1d[3]_i_1/O
                         net (fo=1, routed)           0.000     9.224    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/n1d[3]_i_1_n_0
    SLICE_X36Y60         FDRE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/n1d_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    41.101    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    41.192 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         1.563    42.755    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/clk_25m
    SLICE_X36Y60         FDRE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/n1d_reg[3]/C
                         clock pessimism              0.116    42.871    
                         clock uncertainty           -0.601    42.270    
    SLICE_X36Y60         FDRE (Setup_fdre_C_D)        0.031    42.301    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/n1d_reg[3]
  -------------------------------------------------------------------
                         required time                         42.301    
                         arrival time                          -9.224    
  -------------------------------------------------------------------
                         slack                                 33.077    

Slack (MET) :             33.164ns  (required time - arrival time)
  Source:                 zynq7010_i/zynq7010_axi4_fbread/inst/vgac/vc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/srldly_0/srl[1].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_1 rise@40.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.004ns  (logic 0.580ns (9.660%)  route 5.424ns (90.340%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 42.759 - 40.000 ) 
    Source Clock Delay      (SCD):    3.058ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         1.750     3.058    zynq7010_i/zynq7010_axi4_fbread/inst/vgac/clk_25m
    SLICE_X40Y12         FDCE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/vgac/vc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y12         FDCE (Prop_fdce_C_Q)         0.456     3.514 f  zynq7010_i/zynq7010_axi4_fbread/inst/vgac/vc_reg[6]/Q
                         net (fo=10, routed)          3.352     6.866    zynq7010_i/zynq7010_axi4_fbread/inst/vgac/vc_reg_n_0_[6]
    SLICE_X41Y11         LUT6 (Prop_lut6_I4_O)        0.124     6.990 r  zynq7010_i/zynq7010_axi4_fbread/inst/vgac/srl[1].srl16_i_i_1/O
                         net (fo=2, routed)           2.072     9.062    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/srldly_0/data_i[0]
    SLICE_X42Y51         SRL16E                                       r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/srldly_0/srl[1].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    41.101    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    41.192 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         1.567    42.759    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/srldly_0/clk_25m
    SLICE_X42Y51         SRL16E                                       r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/srldly_0/srl[1].srl16_i/CLK
                         clock pessimism              0.116    42.875    
                         clock uncertainty           -0.601    42.274    
    SLICE_X42Y51         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047    42.227    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/srldly_0/srl[1].srl16_i
  -------------------------------------------------------------------
                         required time                         42.227    
                         arrival time                          -9.062    
  -------------------------------------------------------------------
                         slack                                 33.164    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encb/vdin_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encb/q_m_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.189ns (38.142%)  route 0.307ns (61.858%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         0.591     0.932    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encb/clk_25m
    SLICE_X39Y47         FDRE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encb/vdin_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.141     1.073 r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encb/vdin_q_reg[7]/Q
                         net (fo=4, routed)           0.307     1.379    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encb/p_0_in_1
    SLICE_X41Y52         LUT5 (Prop_lut5_I0_O)        0.048     1.427 r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encb/q_m_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.427    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encb/q_m_7
    SLICE_X41Y52         FDRE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encb/q_m_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         0.861     1.231    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encb/clk_25m
    SLICE_X41Y52         FDRE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encb/q_m_reg_reg[7]/C
                         clock pessimism             -0.029     1.202    
    SLICE_X41Y52         FDRE (Hold_fdre_C_D)         0.105     1.307    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encb/q_m_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.307    
                         arrival time                           1.427    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encb/vdin_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encb/n0q_m_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.227ns (46.839%)  route 0.258ns (53.161%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         0.591     0.932    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encb/clk_25m
    SLICE_X39Y47         FDRE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encb/vdin_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.128     1.060 r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encb/vdin_q_reg[0]/Q
                         net (fo=18, routed)          0.258     1.317    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encb/vdin_q_reg_n_0_[0]
    SLICE_X41Y50         LUT6 (Prop_lut6_I4_O)        0.099     1.416 r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encb/n0q_m[1]_i_1/O
                         net (fo=1, routed)           0.000     1.416    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encb/n0q_m0[1]
    SLICE_X41Y50         FDRE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encb/n0q_m_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         0.861     1.231    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encb/clk_25m
    SLICE_X41Y50         FDRE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encb/n0q_m_reg[1]/C
                         clock pessimism             -0.029     1.202    
    SLICE_X41Y50         FDRE (Hold_fdre_C_D)         0.092     1.294    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encb/n0q_m_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.294    
                         arrival time                           1.416    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encb/vdin_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encb/q_m_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.209ns (41.491%)  route 0.295ns (58.509%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         0.591     0.932    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encb/clk_25m
    SLICE_X38Y48         FDRE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encb/vdin_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDRE (Prop_fdre_C_Q)         0.164     1.096 r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encb/vdin_q_reg[6]/Q
                         net (fo=6, routed)           0.295     1.390    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encb/p_0_in0_in
    SLICE_X40Y53         LUT5 (Prop_lut5_I4_O)        0.045     1.435 r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encb/q_m_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.435    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encb/q_m_6
    SLICE_X40Y53         FDRE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encb/q_m_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         0.860     1.230    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encb/clk_25m
    SLICE_X40Y53         FDRE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encb/q_m_reg_reg[6]/C
                         clock pessimism             -0.029     1.201    
    SLICE_X40Y53         FDRE (Hold_fdre_C_D)         0.092     1.293    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encb/q_m_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.293    
                         arrival time                           1.435    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encb/q_m_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encb/dout_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.246ns (45.762%)  route 0.292ns (54.238%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         0.591     0.932    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encb/clk_25m
    SLICE_X38Y48         FDRE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encb/q_m_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDRE (Prop_fdre_C_Q)         0.148     1.080 r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encb/q_m_reg_reg[8]/Q
                         net (fo=12, routed)          0.292     1.371    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encb/p_0_in
    SLICE_X38Y52         LUT6 (Prop_lut6_I0_O)        0.098     1.469 r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encb/dout[1]_i_1/O
                         net (fo=1, routed)           0.000     1.469    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encb/dout[1]_i_1_n_0
    SLICE_X38Y52         FDCE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encb/dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         0.859     1.229    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encb/clk_25m
    SLICE_X38Y52         FDCE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encb/dout_reg[1]/C
                         clock pessimism             -0.029     1.200    
    SLICE_X38Y52         FDCE (Hold_fdce_C_D)         0.121     1.321    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encb/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.321    
                         arrival time                           1.469    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encb/vdin_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encb/q_m_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.186ns (34.541%)  route 0.352ns (65.459%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         0.591     0.932    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encb/clk_25m
    SLICE_X39Y48         FDRE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encb/vdin_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.141     1.073 r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encb/vdin_q_reg[3]/Q
                         net (fo=11, routed)          0.352     1.425    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encb/p_0_in3_in
    SLICE_X41Y53         LUT5 (Prop_lut5_I3_O)        0.045     1.470 r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encb/q_m_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.470    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encb/q_m_reg[5]_i_1_n_0
    SLICE_X41Y53         FDRE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encb/q_m_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         0.860     1.230    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encb/clk_25m
    SLICE_X41Y53         FDRE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encb/q_m_reg_reg[5]/C
                         clock pessimism             -0.029     1.201    
    SLICE_X41Y53         FDRE (Hold_fdre_C_D)         0.091     1.292    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encb/q_m_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.292    
                         arrival time                           1.470    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encb/vde_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encb/dout_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.889%)  route 0.119ns (39.111%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         0.590     0.931    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encb/clk_25m
    SLICE_X40Y54         FDRE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encb/vde_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y54         FDRE (Prop_fdre_C_Q)         0.141     1.072 r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encb/vde_reg_reg/Q
                         net (fo=46, routed)          0.119     1.191    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encb/vde_reg
    SLICE_X41Y54         LUT4 (Prop_lut4_I2_O)        0.045     1.236 r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encb/dout[7]_i_1/O
                         net (fo=1, routed)           0.000     1.236    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encb/dout[7]_i_1_n_0
    SLICE_X41Y54         FDCE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encb/dout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         0.860     1.230    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encb/clk_25m
    SLICE_X41Y54         FDCE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encb/dout_reg[7]/C
                         clock pessimism             -0.286     0.944    
    SLICE_X41Y54         FDCE (Hold_fdce_C_D)         0.092     1.036    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encb/dout_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                           1.236    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 zynq7010_i/zynq7010_axi4_fbread/inst/vgac/vc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/vgac/vc_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.209ns (61.397%)  route 0.131ns (38.603%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         0.589     0.929    zynq7010_i/zynq7010_axi4_fbread/inst/vgac/clk_25m
    SLICE_X42Y12         FDCE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/vgac/vc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y12         FDCE (Prop_fdce_C_Q)         0.164     1.094 f  zynq7010_i/zynq7010_axi4_fbread/inst/vgac/vc_reg[9]/Q
                         net (fo=11, routed)          0.131     1.225    zynq7010_i/zynq7010_axi4_fbread/inst/vgac/vc_reg_n_0_[9]
    SLICE_X42Y11         LUT6 (Prop_lut6_I3_O)        0.045     1.270 r  zynq7010_i/zynq7010_axi4_fbread/inst/vgac/vc[3]_i_1/O
                         net (fo=1, routed)           0.000     1.270    zynq7010_i/zynq7010_axi4_fbread/inst/vgac/vc[3]_i_1_n_0
    SLICE_X42Y11         FDCE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/vgac/vc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         0.859     1.229    zynq7010_i/zynq7010_axi4_fbread/inst/vgac/clk_25m
    SLICE_X42Y11         FDCE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/vgac/vc_reg[3]/C
                         clock pessimism             -0.282     0.947    
    SLICE_X42Y11         FDCE (Hold_fdce_C_D)         0.121     1.068    zynq7010_i/zynq7010_axi4_fbread/inst/vgac/vc_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.068    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encb/n1d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encb/q_m_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.209ns (61.637%)  route 0.130ns (38.363%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         0.591     0.932    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encb/clk_25m
    SLICE_X38Y47         FDRE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encb/n1d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.164     1.096 r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encb/n1d_reg[1]/Q
                         net (fo=4, routed)           0.130     1.226    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encb/n1d[1]
    SLICE_X38Y48         LUT6 (Prop_lut6_I2_O)        0.045     1.271 r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encb/q_m_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.271    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encb/q_m_1
    SLICE_X38Y48         FDRE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encb/q_m_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         0.860     1.230    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encb/clk_25m
    SLICE_X38Y48         FDRE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encb/q_m_reg_reg[1]/C
                         clock pessimism             -0.282     0.948    
    SLICE_X38Y48         FDRE (Hold_fdre_C_D)         0.120     1.068    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encb/q_m_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.068    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 zynq7010_i/zynq7010_axi4_fbread/inst/vgac/vc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/vgac/vc_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.209ns (61.038%)  route 0.133ns (38.962%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         0.589     0.929    zynq7010_i/zynq7010_axi4_fbread/inst/vgac/clk_25m
    SLICE_X42Y12         FDCE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/vgac/vc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y12         FDCE (Prop_fdce_C_Q)         0.164     1.094 f  zynq7010_i/zynq7010_axi4_fbread/inst/vgac/vc_reg[9]/Q
                         net (fo=11, routed)          0.133     1.227    zynq7010_i/zynq7010_axi4_fbread/inst/vgac/vc_reg_n_0_[9]
    SLICE_X42Y11         LUT6 (Prop_lut6_I3_O)        0.045     1.272 r  zynq7010_i/zynq7010_axi4_fbread/inst/vgac/vc[2]_i_1/O
                         net (fo=1, routed)           0.000     1.272    zynq7010_i/zynq7010_axi4_fbread/inst/vgac/vc[2]_i_1_n_0
    SLICE_X42Y11         FDCE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/vgac/vc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         0.859     1.229    zynq7010_i/zynq7010_axi4_fbread/inst/vgac/clk_25m
    SLICE_X42Y11         FDCE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/vgac/vc_reg[2]/C
                         clock pessimism             -0.282     0.947    
    SLICE_X42Y11         FDCE (Hold_fdce_C_D)         0.120     1.067    zynq7010_i/zynq7010_axi4_fbread/inst/vgac/vc_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.067    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/vdin_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/q_m_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.227ns (76.391%)  route 0.070ns (23.609%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         0.586     0.927    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/clk_25m
    SLICE_X37Y60         FDRE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/vdin_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.128     1.055 r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/vdin_q_reg[1]/Q
                         net (fo=10, routed)          0.070     1.125    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/p_0_in5_in
    SLICE_X37Y60         LUT6 (Prop_lut6_I4_O)        0.099     1.224 r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/q_m_reg[1]_i_1__1/O
                         net (fo=1, routed)           0.000     1.224    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/q_m_1
    SLICE_X37Y60         FDRE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/q_m_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         0.856     1.226    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/clk_25m
    SLICE_X37Y60         FDRE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/q_m_reg_reg[1]/C
                         clock pessimism             -0.299     0.927    
    SLICE_X37Y60         FDRE (Hold_fdre_C_D)         0.091     1.018    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/q_m_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.018    
                         arrival time                           1.224    
  -------------------------------------------------------------------
                         slack                                  0.206    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
Min Period        n/a     OSERDESE2/CLKDIV   n/a            1.667         40.000      38.333     OLOGIC_X0Y64     zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_b/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV   n/a            1.667         40.000      38.333     OLOGIC_X0Y63     zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_b/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV   n/a            1.667         40.000      38.333     OLOGIC_X0Y72     zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_clk/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV   n/a            1.667         40.000      38.333     OLOGIC_X0Y71     zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_clk/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV   n/a            1.667         40.000      38.333     OLOGIC_X0Y80     zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_g/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV   n/a            1.667         40.000      38.333     OLOGIC_X0Y79     zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_g/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV   n/a            1.667         40.000      38.333     OLOGIC_X0Y66     zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_r/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV   n/a            1.667         40.000      38.333     OLOGIC_X0Y65     zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_r/oserdes_s/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y0  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            5.000         20.000      15.000     MMCME2_ADV_X0Y0  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            5.000         20.000      15.000     MMCME2_ADV_X0Y0  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         20.000      19.020     SLICE_X42Y56     zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encg/c0_q_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         20.000      19.020     SLICE_X42Y56     zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encg/c0_q_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         20.000      19.020     SLICE_X38Y12     zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/srldly_0/srl[16].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         20.000      19.020     SLICE_X38Y12     zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/srldly_0/srl[16].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         20.000      19.020     SLICE_X38Y12     zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/srldly_0/srl[17].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         20.000      19.020     SLICE_X38Y12     zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/srldly_0/srl[17].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         20.000      19.020     SLICE_X38Y12     zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/srldly_0/srl[18].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         20.000      19.020     SLICE_X38Y12     zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/srldly_0/srl[18].srl16_i/CLK
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            5.000         20.000      15.000     MMCME2_ADV_X0Y0  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            5.000         20.000      15.000     MMCME2_ADV_X0Y0  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         20.000      19.020     SLICE_X42Y56     zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encg/c0_q_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         20.000      19.020     SLICE_X42Y56     zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encg/c0_q_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         20.000      19.020     SLICE_X38Y12     zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/srldly_0/srl[16].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         20.000      19.020     SLICE_X38Y12     zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/srldly_0/srl[16].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         20.000      19.020     SLICE_X38Y12     zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/srldly_0/srl[17].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         20.000      19.020     SLICE_X38Y12     zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/srldly_0/srl[17].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         20.000      19.020     SLICE_X38Y12     zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/srldly_0/srl[18].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         20.000      19.020     SLICE_X38Y12     zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/srldly_0/srl[18].srl16_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_125m_clk_wiz_0
  To Clock:  clk_125m_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_125m_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y2    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clkout1_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y64     zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_b/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y63     zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_b/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y72     zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_clk/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y71     zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_clk/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y80     zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_g/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y79     zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_g/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y66     zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_r/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y65     zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_r/oserdes_s/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_200mhz_clk_wiz_0
  To Clock:  clk_200mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.660ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.213ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.660ns  (required time - arrival time)
  Source:                 zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_200mhz_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/dout_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhz_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhz_clk_wiz_0 rise@5.000ns - clk_200mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.191ns  (logic 1.650ns (39.367%)  route 2.541ns (60.633%))
  Logic Levels:           4  (CARRY4=1 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 7.692 - 5.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.305ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         1.677     2.985    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -0.553 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.207    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_200mhz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clkout2_buf/O
                         net (fo=28, routed)          1.673     2.981    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/CLK
    SLICE_X16Y8          FDCE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y8          FDCE (Prop_fdce_C_Q)         0.518     3.499 r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[11]/Q
                         net (fo=4, routed)           1.399     4.898    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg_n_0_[11]
    SLICE_X12Y5          LUT5 (Prop_lut5_I0_O)        0.124     5.022 r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/dout0_carry__0_i_10__0/O
                         net (fo=1, routed)           0.702     5.724    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/dout0_carry__0_i_10__0_n_0
    SLICE_X16Y6          LUT3 (Prop_lut3_I0_O)        0.124     5.848 r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/dout0_carry__0_i_4__0/O
                         net (fo=1, routed)           0.000     5.848    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/dout0_carry__0_i_4__0_n_0
    SLICE_X16Y6          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     6.422 r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/dout0_carry__0/CO[2]
                         net (fo=1, routed)           0.440     6.862    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/p_1_in
    SLICE_X18Y5          LUT3 (Prop_lut3_I0_O)        0.310     7.172 r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/dout_i_1__0/O
                         net (fo=1, routed)           0.000     7.172    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/dout_i_1__0_n_0
    SLICE_X18Y5          FDRE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/dout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         1.487     7.679    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     4.502 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     6.101    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_200mhz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.192 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clkout2_buf/O
                         net (fo=28, routed)          1.500     7.693    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/CLK
    SLICE_X18Y5          FDRE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/dout_reg/C
                         clock pessimism              0.265     7.957    
                         clock uncertainty           -0.157     7.800    
    SLICE_X18Y5          FDRE (Setup_fdre_C_D)        0.032     7.832    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/dout_reg
  -------------------------------------------------------------------
                         required time                          7.832    
                         arrival time                          -7.172    
  -------------------------------------------------------------------
                         slack                                  0.660    

Slack (MET) :             0.712ns  (required time - arrival time)
  Source:                 zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_200mhz_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/dout_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhz_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhz_clk_wiz_0 rise@5.000ns - clk_200mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.005ns  (logic 1.588ns (39.654%)  route 2.417ns (60.346%))
  Logic Levels:           4  (CARRY4=1 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 7.691 - 5.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.305ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         1.677     2.985    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -0.553 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.207    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_200mhz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clkout2_buf/O
                         net (fo=28, routed)          1.671     2.979    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/CLK
    SLICE_X27Y9          FDCE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y9          FDCE (Prop_fdce_C_Q)         0.456     3.435 r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/counter_reg[11]/Q
                         net (fo=15, routed)          1.359     4.794    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/counter_reg_n_0_[11]
    SLICE_X15Y7          LUT5 (Prop_lut5_I0_O)        0.124     4.918 r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/dout0_carry__0_i_10/O
                         net (fo=1, routed)           0.762     5.680    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/dout0_carry__0_i_10_n_0
    SLICE_X20Y6          LUT3 (Prop_lut3_I0_O)        0.124     5.804 r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/dout0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     5.804    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/dout0_carry__0_i_4_n_0
    SLICE_X20Y6          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     6.378 r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/dout0_carry__0/CO[2]
                         net (fo=1, routed)           0.296     6.674    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/p_1_in
    SLICE_X21Y6          LUT3 (Prop_lut3_I0_O)        0.310     6.984 r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/dout_i_1/O
                         net (fo=1, routed)           0.000     6.984    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/dout_i_1_n_0
    SLICE_X21Y6          FDRE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/dout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         1.487     7.679    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     4.502 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     6.101    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_200mhz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.192 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clkout2_buf/O
                         net (fo=28, routed)          1.499     7.691    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/CLK
    SLICE_X21Y6          FDRE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/dout_reg/C
                         clock pessimism              0.130     7.821    
                         clock uncertainty           -0.157     7.665    
    SLICE_X21Y6          FDRE (Setup_fdre_C_D)        0.031     7.696    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/dout_reg
  -------------------------------------------------------------------
                         required time                          7.696    
                         arrival time                          -6.984    
  -------------------------------------------------------------------
                         slack                                  0.712    

Slack (MET) :             1.428ns  (required time - arrival time)
  Source:                 zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_200mhz_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_200mhz_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhz_clk_wiz_0 rise@5.000ns - clk_200mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.420ns  (logic 0.704ns (20.588%)  route 2.716ns (79.412%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 7.690 - 5.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.305ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         1.677     2.985    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -0.553 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.207    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_200mhz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clkout2_buf/O
                         net (fo=28, routed)          1.674     2.982    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/CLK
    SLICE_X18Y6          FDCE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y6          FDCE (Prop_fdce_C_Q)         0.456     3.438 f  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[1]/Q
                         net (fo=4, routed)           1.630     5.068    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg_n_0_[1]
    SLICE_X18Y8          LUT6 (Prop_lut6_I4_O)        0.124     5.192 f  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter[12]_i_2__0/O
                         net (fo=12, routed)          1.085     6.278    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter[12]_i_2__0_n_0
    SLICE_X18Y9          LUT6 (Prop_lut6_I0_O)        0.124     6.402 r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter[12]_i_1__0/O
                         net (fo=1, routed)           0.000     6.402    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter[12]
    SLICE_X18Y9          FDCE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         1.487     7.679    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     4.502 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     6.101    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_200mhz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.192 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clkout2_buf/O
                         net (fo=28, routed)          1.498     7.690    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/CLK
    SLICE_X18Y9          FDCE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[12]/C
                         clock pessimism              0.265     7.955    
                         clock uncertainty           -0.157     7.798    
    SLICE_X18Y9          FDCE (Setup_fdce_C_D)        0.031     7.829    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[12]
  -------------------------------------------------------------------
                         required time                          7.829    
                         arrival time                          -6.402    
  -------------------------------------------------------------------
                         slack                                  1.428    

Slack (MET) :             1.428ns  (required time - arrival time)
  Source:                 zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_200mhz_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_200mhz_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhz_clk_wiz_0 rise@5.000ns - clk_200mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.419ns  (logic 1.618ns (47.319%)  route 1.801ns (52.681%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 7.690 - 5.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.305ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         1.677     2.985    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -0.553 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.207    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_200mhz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clkout2_buf/O
                         net (fo=28, routed)          1.672     2.980    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/CLK
    SLICE_X18Y9          FDCE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y9          FDCE (Prop_fdce_C_Q)         0.456     3.436 r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[8]/Q
                         net (fo=15, routed)          1.000     4.436    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg_n_0_[8]
    SLICE_X17Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     4.961 r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[8]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     4.961    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[8]_i_2__0_n_0
    SLICE_X17Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.295 r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[12]_i_4__0/O[1]
                         net (fo=1, routed)           0.801     6.096    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/data0[10]
    SLICE_X17Y9          LUT6 (Prop_lut6_I5_O)        0.303     6.399 r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter[10]_i_1__0/O
                         net (fo=1, routed)           0.000     6.399    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter[10]
    SLICE_X17Y9          FDCE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         1.487     7.679    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     4.502 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     6.101    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_200mhz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.192 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clkout2_buf/O
                         net (fo=28, routed)          1.498     7.690    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/CLK
    SLICE_X17Y9          FDCE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[10]/C
                         clock pessimism              0.265     7.955    
                         clock uncertainty           -0.157     7.798    
    SLICE_X17Y9          FDCE (Setup_fdce_C_D)        0.029     7.827    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          7.827    
                         arrival time                          -6.399    
  -------------------------------------------------------------------
                         slack                                  1.428    

Slack (MET) :             1.527ns  (required time - arrival time)
  Source:                 zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_200mhz_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_200mhz_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhz_clk_wiz_0 rise@5.000ns - clk_200mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.321ns  (logic 0.704ns (21.201%)  route 2.617ns (78.799%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 7.690 - 5.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.305ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         1.677     2.985    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -0.553 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.207    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_200mhz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clkout2_buf/O
                         net (fo=28, routed)          1.674     2.982    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/CLK
    SLICE_X18Y6          FDCE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y6          FDCE (Prop_fdce_C_Q)         0.456     3.438 f  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[1]/Q
                         net (fo=4, routed)           1.630     5.068    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg_n_0_[1]
    SLICE_X18Y8          LUT6 (Prop_lut6_I4_O)        0.124     5.192 f  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter[12]_i_2__0/O
                         net (fo=12, routed)          0.987     6.179    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter[12]_i_2__0_n_0
    SLICE_X17Y9          LUT6 (Prop_lut6_I0_O)        0.124     6.303 r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter[9]_i_1__0/O
                         net (fo=1, routed)           0.000     6.303    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter[9]
    SLICE_X17Y9          FDCE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         1.487     7.679    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     4.502 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     6.101    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_200mhz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.192 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clkout2_buf/O
                         net (fo=28, routed)          1.498     7.690    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/CLK
    SLICE_X17Y9          FDCE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[9]/C
                         clock pessimism              0.265     7.955    
                         clock uncertainty           -0.157     7.798    
    SLICE_X17Y9          FDCE (Setup_fdce_C_D)        0.031     7.829    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[9]
  -------------------------------------------------------------------
                         required time                          7.829    
                         arrival time                          -6.303    
  -------------------------------------------------------------------
                         slack                                  1.527    

Slack (MET) :             1.531ns  (required time - arrival time)
  Source:                 zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_200mhz_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_200mhz_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhz_clk_wiz_0 rise@5.000ns - clk_200mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.316ns  (logic 1.749ns (52.742%)  route 1.567ns (47.258%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 7.690 - 5.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.305ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         1.677     2.985    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -0.553 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.207    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_200mhz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clkout2_buf/O
                         net (fo=28, routed)          1.674     2.982    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/CLK
    SLICE_X18Y6          FDCE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y6          FDCE (Prop_fdce_C_Q)         0.456     3.438 r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[2]/Q
                         net (fo=4, routed)           0.610     4.048    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg_n_0_[2]
    SLICE_X17Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.722 r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[4]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     4.722    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[4]_i_2__0_n_0
    SLICE_X17Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.035 r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[8]_i_2__0/O[3]
                         net (fo=1, routed)           0.957     5.992    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/data0[8]
    SLICE_X18Y9          LUT6 (Prop_lut6_I5_O)        0.306     6.298 r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter[8]_i_1__0/O
                         net (fo=1, routed)           0.000     6.298    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter[8]
    SLICE_X18Y9          FDCE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         1.487     7.679    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     4.502 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     6.101    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_200mhz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.192 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clkout2_buf/O
                         net (fo=28, routed)          1.498     7.690    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/CLK
    SLICE_X18Y9          FDCE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[8]/C
                         clock pessimism              0.265     7.955    
                         clock uncertainty           -0.157     7.798    
    SLICE_X18Y9          FDCE (Setup_fdce_C_D)        0.031     7.829    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          7.829    
                         arrival time                          -6.298    
  -------------------------------------------------------------------
                         slack                                  1.531    

Slack (MET) :             1.534ns  (required time - arrival time)
  Source:                 zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_200mhz_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_200mhz_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhz_clk_wiz_0 rise@5.000ns - clk_200mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.281ns  (logic 1.767ns (53.859%)  route 1.514ns (46.141%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 7.689 - 5.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.305ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         1.677     2.985    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -0.553 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.207    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_200mhz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clkout2_buf/O
                         net (fo=28, routed)          1.669     2.977    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/CLK
    SLICE_X23Y6          FDCE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y6          FDCE (Prop_fdce_C_Q)         0.456     3.433 r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/counter_reg[1]/Q
                         net (fo=4, routed)           0.671     4.104    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/counter_reg_n_0_[1]
    SLICE_X23Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     4.760 r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.760    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/counter_reg[4]_i_2_n_0
    SLICE_X23Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.874 r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.874    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/counter_reg[8]_i_2_n_0
    SLICE_X23Y9          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.113 r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/counter_reg[12]_i_4/O[2]
                         net (fo=1, routed)           0.843     5.956    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/data0[11]
    SLICE_X27Y9          LUT6 (Prop_lut6_I5_O)        0.302     6.258 r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/counter[11]_i_1/O
                         net (fo=1, routed)           0.000     6.258    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/counter[11]
    SLICE_X27Y9          FDCE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         1.487     7.679    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     4.502 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     6.101    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_200mhz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.192 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clkout2_buf/O
                         net (fo=28, routed)          1.497     7.689    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/CLK
    SLICE_X27Y9          FDCE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/counter_reg[11]/C
                         clock pessimism              0.231     7.920    
                         clock uncertainty           -0.157     7.763    
    SLICE_X27Y9          FDCE (Setup_fdce_C_D)        0.029     7.792    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/counter_reg[11]
  -------------------------------------------------------------------
                         required time                          7.792    
                         arrival time                          -6.258    
  -------------------------------------------------------------------
                         slack                                  1.534    

Slack (MET) :             1.537ns  (required time - arrival time)
  Source:                 zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_200mhz_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_200mhz_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhz_clk_wiz_0 rise@5.000ns - clk_200mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.313ns  (logic 1.767ns (53.343%)  route 1.546ns (46.657%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 7.691 - 5.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.305ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         1.677     2.985    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -0.553 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.207    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_200mhz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clkout2_buf/O
                         net (fo=28, routed)          1.674     2.982    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/CLK
    SLICE_X18Y6          FDCE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y6          FDCE (Prop_fdce_C_Q)         0.456     3.438 r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[2]/Q
                         net (fo=4, routed)           0.610     4.048    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg_n_0_[2]
    SLICE_X17Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.722 r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[4]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     4.722    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[4]_i_2__0_n_0
    SLICE_X17Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.056 r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[8]_i_2__0/O[1]
                         net (fo=1, routed)           0.936     5.992    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/data0[6]
    SLICE_X19Y8          LUT6 (Prop_lut6_I5_O)        0.303     6.295 r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter[6]_i_1__0/O
                         net (fo=1, routed)           0.000     6.295    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter[6]
    SLICE_X19Y8          FDCE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         1.487     7.679    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     4.502 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     6.101    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_200mhz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.192 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clkout2_buf/O
                         net (fo=28, routed)          1.499     7.691    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/CLK
    SLICE_X19Y8          FDCE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[6]/C
                         clock pessimism              0.265     7.956    
                         clock uncertainty           -0.157     7.799    
    SLICE_X19Y8          FDCE (Setup_fdce_C_D)        0.032     7.831    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          7.831    
                         arrival time                          -6.295    
  -------------------------------------------------------------------
                         slack                                  1.537    

Slack (MET) :             1.602ns  (required time - arrival time)
  Source:                 zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_200mhz_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_200mhz_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhz_clk_wiz_0 rise@5.000ns - clk_200mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.207ns  (logic 1.769ns (55.153%)  route 1.438ns (44.847%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 7.686 - 5.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.305ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         1.677     2.985    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -0.553 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.207    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_200mhz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clkout2_buf/O
                         net (fo=28, routed)          1.671     2.979    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/CLK
    SLICE_X27Y9          FDCE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y9          FDCE (Prop_fdce_C_Q)         0.456     3.435 r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/counter_reg[0]/Q
                         net (fo=16, routed)          0.779     4.214    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/counter_reg_n_0_[0]
    SLICE_X23Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.794 r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.794    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/counter_reg[4]_i_2_n_0
    SLICE_X23Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.908 r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.908    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/counter_reg[8]_i_2_n_0
    SLICE_X23Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.221 r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/counter_reg[12]_i_4/O[3]
                         net (fo=1, routed)           0.659     5.880    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/data0[12]
    SLICE_X22Y9          LUT6 (Prop_lut6_I5_O)        0.306     6.186 r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/counter[12]_i_1/O
                         net (fo=1, routed)           0.000     6.186    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/counter[12]
    SLICE_X22Y9          FDCE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         1.487     7.679    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     4.502 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     6.101    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_200mhz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.192 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clkout2_buf/O
                         net (fo=28, routed)          1.493     7.686    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/CLK
    SLICE_X22Y9          FDCE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/counter_reg[12]/C
                         clock pessimism              0.231     7.916    
                         clock uncertainty           -0.157     7.759    
    SLICE_X22Y9          FDCE (Setup_fdce_C_D)        0.029     7.788    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/counter_reg[12]
  -------------------------------------------------------------------
                         required time                          7.788    
                         arrival time                          -6.186    
  -------------------------------------------------------------------
                         slack                                  1.602    

Slack (MET) :             1.624ns  (required time - arrival time)
  Source:                 zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_200mhz_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_200mhz_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhz_clk_wiz_0 rise@5.000ns - clk_200mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.251ns  (logic 0.704ns (21.658%)  route 2.547ns (78.342%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 7.692 - 5.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.305ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         1.677     2.985    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -0.553 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.207    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_200mhz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clkout2_buf/O
                         net (fo=28, routed)          1.674     2.982    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/CLK
    SLICE_X18Y6          FDCE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y6          FDCE (Prop_fdce_C_Q)         0.456     3.438 f  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[1]/Q
                         net (fo=4, routed)           1.630     5.068    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg_n_0_[1]
    SLICE_X18Y8          LUT6 (Prop_lut6_I4_O)        0.124     5.192 f  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter[12]_i_2__0/O
                         net (fo=12, routed)          0.916     6.109    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter[12]_i_2__0_n_0
    SLICE_X18Y6          LUT6 (Prop_lut6_I0_O)        0.124     6.233 r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter[3]_i_1__0/O
                         net (fo=1, routed)           0.000     6.233    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter[3]
    SLICE_X18Y6          FDCE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         1.487     7.679    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     4.502 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     6.101    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_200mhz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.192 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clkout2_buf/O
                         net (fo=28, routed)          1.500     7.693    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/CLK
    SLICE_X18Y6          FDCE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[3]/C
                         clock pessimism              0.290     7.982    
                         clock uncertainty           -0.157     7.825    
    SLICE_X18Y6          FDCE (Setup_fdce_C_D)        0.031     7.856    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          7.856    
                         arrival time                          -6.233    
  -------------------------------------------------------------------
                         slack                                  1.624    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_200mhz_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_200mhz_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhz_clk_wiz_0 rise@0.000ns - clk_200mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.163%)  route 0.164ns (46.837%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         0.546     0.887    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.167 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.315    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_200mhz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clkout2_buf/O
                         net (fo=28, routed)          0.562     0.903    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/CLK
    SLICE_X18Y9          FDCE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y9          FDCE (Prop_fdce_C_Q)         0.141     1.044 f  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[12]/Q
                         net (fo=14, routed)          0.164     1.207    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg_n_0_[12]
    SLICE_X16Y8          LUT6 (Prop_lut6_I4_O)        0.045     1.252 r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter[11]_i_1__0/O
                         net (fo=1, routed)           0.000     1.252    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter[11]
    SLICE_X16Y8          FDCE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         0.812     1.182    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.187 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528     0.341    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_200mhz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clkout2_buf/O
                         net (fo=28, routed)          0.830     1.200    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/CLK
    SLICE_X16Y8          FDCE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[11]/C
                         clock pessimism             -0.281     0.919    
    SLICE_X16Y8          FDCE (Hold_fdce_C_D)         0.121     1.040    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.040    
                         arrival time                           1.252    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_200mhz_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_200mhz_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhz_clk_wiz_0 rise@0.000ns - clk_200mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.307%)  route 0.150ns (44.693%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         0.546     0.887    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.167 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.315    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_200mhz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clkout2_buf/O
                         net (fo=28, routed)          0.562     0.903    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/CLK
    SLICE_X18Y9          FDCE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y9          FDCE (Prop_fdce_C_Q)         0.141     1.044 f  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[12]/Q
                         net (fo=14, routed)          0.150     1.194    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg_n_0_[12]
    SLICE_X17Y9          LUT6 (Prop_lut6_I4_O)        0.045     1.239 r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter[7]_i_1__0/O
                         net (fo=1, routed)           0.000     1.239    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter[7]
    SLICE_X17Y9          FDCE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         0.812     1.182    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.187 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528     0.341    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_200mhz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clkout2_buf/O
                         net (fo=28, routed)          0.830     1.200    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/CLK
    SLICE_X17Y9          FDCE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[7]/C
                         clock pessimism             -0.281     0.919    
    SLICE_X17Y9          FDCE (Hold_fdce_C_D)         0.092     1.011    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.011    
                         arrival time                           1.239    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_200mhz_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_200mhz_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhz_clk_wiz_0 rise@0.000ns - clk_200mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.143%)  route 0.151ns (44.857%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         0.546     0.887    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.167 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.315    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_200mhz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clkout2_buf/O
                         net (fo=28, routed)          0.562     0.903    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/CLK
    SLICE_X18Y9          FDCE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y9          FDCE (Prop_fdce_C_Q)         0.141     1.044 f  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[12]/Q
                         net (fo=14, routed)          0.151     1.195    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg_n_0_[12]
    SLICE_X17Y9          LUT6 (Prop_lut6_I4_O)        0.045     1.240 r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter[10]_i_1__0/O
                         net (fo=1, routed)           0.000     1.240    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter[10]
    SLICE_X17Y9          FDCE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         0.812     1.182    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.187 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528     0.341    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_200mhz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clkout2_buf/O
                         net (fo=28, routed)          0.830     1.200    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/CLK
    SLICE_X17Y9          FDCE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[10]/C
                         clock pessimism             -0.281     0.919    
    SLICE_X17Y9          FDCE (Hold_fdce_C_D)         0.091     1.010    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.010    
                         arrival time                           1.240    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_200mhz_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_200mhz_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhz_clk_wiz_0 rise@0.000ns - clk_200mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.022%)  route 0.158ns (45.978%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         0.546     0.887    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.167 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.315    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_200mhz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clkout2_buf/O
                         net (fo=28, routed)          0.562     0.903    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/CLK
    SLICE_X18Y9          FDCE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y9          FDCE (Prop_fdce_C_Q)         0.141     1.044 f  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[12]/Q
                         net (fo=14, routed)          0.158     1.202    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg_n_0_[12]
    SLICE_X19Y8          LUT6 (Prop_lut6_I4_O)        0.045     1.247 r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter[5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.247    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter[5]
    SLICE_X19Y8          FDCE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         0.812     1.182    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.187 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528     0.341    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_200mhz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clkout2_buf/O
                         net (fo=28, routed)          0.830     1.200    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/CLK
    SLICE_X19Y8          FDCE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[5]/C
                         clock pessimism             -0.281     0.919    
    SLICE_X19Y8          FDCE (Hold_fdce_C_D)         0.092     1.011    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.011    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_200mhz_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_200mhz_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhz_clk_wiz_0 rise@0.000ns - clk_200mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.018%)  route 0.158ns (45.982%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         0.546     0.887    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.167 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.315    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_200mhz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clkout2_buf/O
                         net (fo=28, routed)          0.562     0.903    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/CLK
    SLICE_X18Y9          FDCE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y9          FDCE (Prop_fdce_C_Q)         0.141     1.044 f  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[8]/Q
                         net (fo=15, routed)          0.158     1.202    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg_n_0_[8]
    SLICE_X19Y8          LUT6 (Prop_lut6_I2_O)        0.045     1.247 r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.247    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter[4]
    SLICE_X19Y8          FDCE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         0.812     1.182    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.187 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528     0.341    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_200mhz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clkout2_buf/O
                         net (fo=28, routed)          0.830     1.200    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/CLK
    SLICE_X19Y8          FDCE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[4]/C
                         clock pessimism             -0.281     0.919    
    SLICE_X19Y8          FDCE (Hold_fdce_C_D)         0.092     1.011    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.011    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_200mhz_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_200mhz_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhz_clk_wiz_0 rise@0.000ns - clk_200mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.555%)  route 0.161ns (46.445%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         0.546     0.887    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.167 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.315    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_200mhz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clkout2_buf/O
                         net (fo=28, routed)          0.562     0.903    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/CLK
    SLICE_X18Y9          FDCE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y9          FDCE (Prop_fdce_C_Q)         0.141     1.044 f  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[12]/Q
                         net (fo=14, routed)          0.161     1.205    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg_n_0_[12]
    SLICE_X19Y8          LUT6 (Prop_lut6_I4_O)        0.045     1.250 r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter[6]_i_1__0/O
                         net (fo=1, routed)           0.000     1.250    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter[6]
    SLICE_X19Y8          FDCE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         0.812     1.182    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.187 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528     0.341    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_200mhz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clkout2_buf/O
                         net (fo=28, routed)          0.830     1.200    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/CLK
    SLICE_X19Y8          FDCE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[6]/C
                         clock pessimism             -0.281     0.919    
    SLICE_X19Y8          FDCE (Hold_fdce_C_D)         0.092     1.011    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.011    
                         arrival time                           1.250    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_200mhz_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_200mhz_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhz_clk_wiz_0 rise@0.000ns - clk_200mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.663%)  route 0.174ns (48.337%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         0.546     0.887    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.167 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.315    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_200mhz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clkout2_buf/O
                         net (fo=28, routed)          0.562     0.903    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/CLK
    SLICE_X19Y8          FDCE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y8          FDCE (Prop_fdce_C_Q)         0.141     1.044 f  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[4]/Q
                         net (fo=15, routed)          0.174     1.218    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg_n_0_[4]
    SLICE_X18Y9          LUT6 (Prop_lut6_I3_O)        0.045     1.263 r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter[8]_i_1__0/O
                         net (fo=1, routed)           0.000     1.263    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter[8]
    SLICE_X18Y9          FDCE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         0.812     1.182    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.187 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528     0.341    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_200mhz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clkout2_buf/O
                         net (fo=28, routed)          0.830     1.200    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/CLK
    SLICE_X18Y9          FDCE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[8]/C
                         clock pessimism             -0.281     0.919    
    SLICE_X18Y9          FDCE (Hold_fdce_C_D)         0.092     1.011    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.011    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_200mhz_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_200mhz_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhz_clk_wiz_0 rise@0.000ns - clk_200mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.612%)  route 0.168ns (47.388%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         0.546     0.887    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.167 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.315    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_200mhz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clkout2_buf/O
                         net (fo=28, routed)          0.562     0.903    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/CLK
    SLICE_X18Y9          FDCE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y9          FDCE (Prop_fdce_C_Q)         0.141     1.044 f  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[12]/Q
                         net (fo=14, routed)          0.168     1.211    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg_n_0_[12]
    SLICE_X18Y9          LUT6 (Prop_lut6_I4_O)        0.045     1.256 r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter[12]_i_1__0/O
                         net (fo=1, routed)           0.000     1.256    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter[12]
    SLICE_X18Y9          FDCE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         0.812     1.182    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.187 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528     0.341    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_200mhz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clkout2_buf/O
                         net (fo=28, routed)          0.830     1.200    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/CLK
    SLICE_X18Y9          FDCE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[12]/C
                         clock pessimism             -0.297     0.903    
    SLICE_X18Y9          FDCE (Hold_fdce_C_D)         0.092     0.995    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.995    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_200mhz_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_200mhz_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhz_clk_wiz_0 rise@0.000ns - clk_200mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.560%)  route 0.168ns (47.440%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         0.546     0.887    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.167 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.315    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_200mhz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clkout2_buf/O
                         net (fo=28, routed)          0.560     0.901    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/CLK
    SLICE_X23Y6          FDCE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y6          FDCE (Prop_fdce_C_Q)         0.141     1.042 r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/counter_reg[3]/Q
                         net (fo=15, routed)          0.168     1.209    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/counter_reg_n_0_[3]
    SLICE_X23Y6          LUT6 (Prop_lut6_I4_O)        0.045     1.254 r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.254    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/counter[3]
    SLICE_X23Y6          FDCE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         0.812     1.182    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.187 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528     0.341    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_200mhz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clkout2_buf/O
                         net (fo=28, routed)          0.828     1.198    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/CLK
    SLICE_X23Y6          FDCE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/counter_reg[3]/C
                         clock pessimism             -0.297     0.901    
    SLICE_X23Y6          FDCE (Hold_fdce_C_D)         0.092     0.993    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.993    
                         arrival time                           1.254    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_200mhz_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_200mhz_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhz_clk_wiz_0 rise@0.000ns - clk_200mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         0.546     0.887    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.167 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.315    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_200mhz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clkout2_buf/O
                         net (fo=28, routed)          0.562     0.903    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/CLK
    SLICE_X27Y9          FDCE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y9          FDCE (Prop_fdce_C_Q)         0.141     1.044 r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/counter_reg[11]/Q
                         net (fo=15, routed)          0.168     1.212    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/counter_reg_n_0_[11]
    SLICE_X27Y9          LUT6 (Prop_lut6_I2_O)        0.045     1.257 r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/counter[11]_i_1/O
                         net (fo=1, routed)           0.000     1.257    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/counter[11]
    SLICE_X27Y9          FDCE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         0.812     1.182    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.187 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528     0.341    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_200mhz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clkout2_buf/O
                         net (fo=28, routed)          0.830     1.200    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/CLK
    SLICE_X27Y9          FDCE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/counter_reg[11]/C
                         clock pessimism             -0.297     0.903    
    SLICE_X27Y9          FDCE (Hold_fdce_C_D)         0.091     0.994    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.994    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_200mhz_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y3    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X27Y9      zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/counter_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X22Y9      zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/counter_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X27Y9      zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/counter_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X22Y9      zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/counter_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X23Y6      zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/counter_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X23Y6      zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/counter_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X23Y6      zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/counter_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X23Y6      zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/counter_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y0  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X27Y9      zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X27Y9      zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X22Y9      zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X22Y9      zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X27Y9      zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X27Y9      zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X22Y9      zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X22Y9      zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X23Y6      zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/counter_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X23Y6      zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/counter_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X27Y9      zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/counter_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X27Y9      zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X22Y9      zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/counter_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X22Y9      zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/counter_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X27Y9      zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/counter_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X27Y9      zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/counter_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X22Y9      zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/counter_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X22Y9      zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/counter_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X23Y6      zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/counter_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X23Y6      zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/counter_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y4    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y0  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.966ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.212ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.966ns  (required time - arrival time)
  Source:                 zynq7010_i/zynq7010_axi4_fbread/inst/vgac/hc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.319ns  (logic 0.746ns (14.024%)  route 4.573ns (85.976%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.735ns = ( 12.735 - 10.000 ) 
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.619ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.237ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         1.754     3.062    zynq7010_i/zynq7010_axi4_fbread/inst/vgac/clk_25m
    SLICE_X40Y5          FDCE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/vgac/hc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y5          FDCE (Prop_fdce_C_Q)         0.419     3.481 f  zynq7010_i/zynq7010_axi4_fbread/inst/vgac/hc_reg[7]/Q
                         net (fo=17, routed)          2.331     5.812    zynq7010_i/zynq7010_axi4_fbread/inst/vgac/drawX[7]
    SLICE_X37Y5          LUT4 (Prop_lut4_I1_O)        0.327     6.139 r  zynq7010_i/zynq7010_axi4_fbread/inst/vgac/bram0_i_9/O
                         net (fo=2, routed)           2.242     8.381    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X2Y0          RAMB36E1                                     r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        1.543    12.735    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y0          RAMB36E1                                     r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                         clock pessimism              0.000    12.735    
                         clock uncertainty           -0.619    12.116    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.768    11.348    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         11.348    
                         arrival time                          -8.381    
  -------------------------------------------------------------------
                         slack                                  2.966    

Slack (MET) :             3.007ns  (required time - arrival time)
  Source:                 zynq7010_i/zynq7010_axi4_fbread/inst/vgac/hc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.273ns  (logic 0.744ns (14.111%)  route 4.529ns (85.889%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.735ns = ( 12.735 - 10.000 ) 
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.619ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.237ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         1.754     3.062    zynq7010_i/zynq7010_axi4_fbread/inst/vgac/clk_25m
    SLICE_X40Y5          FDCE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/vgac/hc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y5          FDCE (Prop_fdce_C_Q)         0.419     3.481 f  zynq7010_i/zynq7010_axi4_fbread/inst/vgac/hc_reg[7]/Q
                         net (fo=17, routed)          2.286     5.767    zynq7010_i/zynq7010_axi4_fbread/inst/vgac/drawX[7]
    SLICE_X40Y5          LUT4 (Prop_lut4_I1_O)        0.325     6.092 r  zynq7010_i/zynq7010_axi4_fbread/inst/vgac/bram0_i_10/O
                         net (fo=2, routed)           2.243     8.335    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[4]
    RAMB36_X2Y0          RAMB36E1                                     r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        1.543    12.735    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y0          RAMB36E1                                     r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                         clock pessimism              0.000    12.735    
                         clock uncertainty           -0.619    12.116    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.774    11.342    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         11.342    
                         arrival time                          -8.335    
  -------------------------------------------------------------------
                         slack                                  3.007    

Slack (MET) :             3.239ns  (required time - arrival time)
  Source:                 zynq7010_i/zynq7010_axi4_fbread/inst/vgac/hc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.248ns  (logic 0.718ns (13.680%)  route 4.530ns (86.319%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.735ns = ( 12.735 - 10.000 ) 
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.619ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.237ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         1.754     3.062    zynq7010_i/zynq7010_axi4_fbread/inst/vgac/clk_25m
    SLICE_X40Y5          FDCE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/vgac/hc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y5          FDCE (Prop_fdce_C_Q)         0.419     3.481 f  zynq7010_i/zynq7010_axi4_fbread/inst/vgac/hc_reg[7]/Q
                         net (fo=17, routed)          2.331     5.812    zynq7010_i/zynq7010_axi4_fbread/inst/vgac/drawX[7]
    SLICE_X37Y5          LUT4 (Prop_lut4_I1_O)        0.299     6.111 r  zynq7010_i/zynq7010_axi4_fbread/inst/vgac/bram0_i_12/O
                         net (fo=2, routed)           2.199     8.310    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X2Y0          RAMB36E1                                     r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        1.543    12.735    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y0          RAMB36E1                                     r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                         clock pessimism              0.000    12.735    
                         clock uncertainty           -0.619    12.116    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    11.550    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         11.550    
                         arrival time                          -8.310    
  -------------------------------------------------------------------
                         slack                                  3.239    

Slack (MET) :             3.252ns  (required time - arrival time)
  Source:                 zynq7010_i/zynq7010_axi4_fbread/inst/vgac/hc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.235ns  (logic 0.718ns (13.714%)  route 4.517ns (86.286%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.735ns = ( 12.735 - 10.000 ) 
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.619ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.237ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         1.754     3.062    zynq7010_i/zynq7010_axi4_fbread/inst/vgac/clk_25m
    SLICE_X40Y5          FDCE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/vgac/hc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y5          FDCE (Prop_fdce_C_Q)         0.419     3.481 f  zynq7010_i/zynq7010_axi4_fbread/inst/vgac/hc_reg[7]/Q
                         net (fo=17, routed)          2.286     5.767    zynq7010_i/zynq7010_axi4_fbread/inst/vgac/drawX[7]
    SLICE_X40Y5          LUT4 (Prop_lut4_I1_O)        0.299     6.066 r  zynq7010_i/zynq7010_axi4_fbread/inst/vgac/bram0_i_13/O
                         net (fo=2, routed)           2.232     8.297    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[1]
    RAMB36_X2Y0          RAMB36E1                                     r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        1.543    12.735    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y0          RAMB36E1                                     r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                         clock pessimism              0.000    12.735    
                         clock uncertainty           -0.619    12.116    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    11.550    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         11.550    
                         arrival time                          -8.297    
  -------------------------------------------------------------------
                         slack                                  3.252    

Slack (MET) :             3.303ns  (required time - arrival time)
  Source:                 zynq7010_i/zynq7010_axi4_fbread/inst/vgac/hc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.981ns  (logic 0.746ns (14.976%)  route 4.235ns (85.024%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 12.734 - 10.000 ) 
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.619ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.237ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         1.754     3.062    zynq7010_i/zynq7010_axi4_fbread/inst/vgac/clk_25m
    SLICE_X40Y5          FDCE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/vgac/hc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y5          FDCE (Prop_fdce_C_Q)         0.419     3.481 f  zynq7010_i/zynq7010_axi4_fbread/inst/vgac/hc_reg[7]/Q
                         net (fo=17, routed)          2.331     5.812    zynq7010_i/zynq7010_axi4_fbread/inst/vgac/drawX[7]
    SLICE_X37Y5          LUT4 (Prop_lut4_I1_O)        0.327     6.139 r  zynq7010_i/zynq7010_axi4_fbread/inst/vgac/bram0_i_9/O
                         net (fo=2, routed)           1.904     8.043    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X2Y1          RAMB36E1                                     r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        1.542    12.734    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y1          RAMB36E1                                     r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                         clock pessimism              0.000    12.734    
                         clock uncertainty           -0.619    12.115    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.768    11.347    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         11.347    
                         arrival time                          -8.043    
  -------------------------------------------------------------------
                         slack                                  3.303    

Slack (MET) :             3.316ns  (required time - arrival time)
  Source:                 zynq7010_i/zynq7010_axi4_fbread/inst/vgac/hc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.172ns  (logic 0.718ns (13.883%)  route 4.454ns (86.117%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.735ns = ( 12.735 - 10.000 ) 
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.619ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.237ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         1.754     3.062    zynq7010_i/zynq7010_axi4_fbread/inst/vgac/clk_25m
    SLICE_X40Y5          FDCE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/vgac/hc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y5          FDCE (Prop_fdce_C_Q)         0.419     3.481 r  zynq7010_i/zynq7010_axi4_fbread/inst/vgac/hc_reg[7]/Q
                         net (fo=17, routed)          2.131     5.612    zynq7010_i/zynq7010_axi4_fbread/inst/vgac/drawX[7]
    SLICE_X37Y5          LUT2 (Prop_lut2_I1_O)        0.299     5.911 r  zynq7010_i/zynq7010_axi4_fbread/inst/vgac/bram0_i_8/O
                         net (fo=2, routed)           2.322     8.234    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X2Y0          RAMB36E1                                     r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        1.543    12.735    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y0          RAMB36E1                                     r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                         clock pessimism              0.000    12.735    
                         clock uncertainty           -0.619    12.116    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    11.550    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         11.550    
                         arrival time                          -8.234    
  -------------------------------------------------------------------
                         slack                                  3.316    

Slack (MET) :             3.344ns  (required time - arrival time)
  Source:                 zynq7010_i/zynq7010_axi4_fbread/inst/vgac/hc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.935ns  (logic 0.744ns (15.077%)  route 4.191ns (84.923%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 12.734 - 10.000 ) 
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.619ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.237ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         1.754     3.062    zynq7010_i/zynq7010_axi4_fbread/inst/vgac/clk_25m
    SLICE_X40Y5          FDCE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/vgac/hc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y5          FDCE (Prop_fdce_C_Q)         0.419     3.481 f  zynq7010_i/zynq7010_axi4_fbread/inst/vgac/hc_reg[7]/Q
                         net (fo=17, routed)          2.286     5.767    zynq7010_i/zynq7010_axi4_fbread/inst/vgac/drawX[7]
    SLICE_X40Y5          LUT4 (Prop_lut4_I1_O)        0.325     6.092 r  zynq7010_i/zynq7010_axi4_fbread/inst/vgac/bram0_i_10/O
                         net (fo=2, routed)           1.905     7.997    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[4]
    RAMB36_X2Y1          RAMB36E1                                     r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        1.542    12.734    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y1          RAMB36E1                                     r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                         clock pessimism              0.000    12.734    
                         clock uncertainty           -0.619    12.115    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.774    11.341    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         11.341    
                         arrival time                          -7.997    
  -------------------------------------------------------------------
                         slack                                  3.344    

Slack (MET) :             3.508ns  (required time - arrival time)
  Source:                 zynq7010_i/zynq7010_axi4_fbread/inst/vgac/hc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/init_txn_ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.605ns  (logic 0.966ns (17.235%)  route 4.639ns (82.765%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.766ns = ( 12.766 - 10.000 ) 
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.619ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.237ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         1.754     3.062    zynq7010_i/zynq7010_axi4_fbread/inst/vgac/clk_25m
    SLICE_X40Y5          FDCE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/vgac/hc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y5          FDCE (Prop_fdce_C_Q)         0.419     3.481 f  zynq7010_i/zynq7010_axi4_fbread/inst/vgac/hc_reg[7]/Q
                         net (fo=17, routed)          1.824     5.305    zynq7010_i/zynq7010_axi4_fbread/inst/vgac/drawX[7]
    SLICE_X40Y6          LUT3 (Prop_lut3_I0_O)        0.299     5.604 f  zynq7010_i/zynq7010_axi4_fbread/inst/vgac/init_txn_ff_i_6/O
                         net (fo=1, routed)           0.929     6.532    zynq7010_i/zynq7010_axi4_fbread/inst/vgac/init_txn_ff_i_6_n_0
    SLICE_X40Y6          LUT6 (Prop_lut6_I5_O)        0.124     6.656 r  zynq7010_i/zynq7010_axi4_fbread/inst/vgac/init_txn_ff_i_2/O
                         net (fo=1, routed)           1.887     8.543    zynq7010_i/zynq7010_axi4_fbread/inst/vgac/init_txn_ff_i_2_n_0
    SLICE_X40Y11         LUT6 (Prop_lut6_I0_O)        0.124     8.667 r  zynq7010_i/zynq7010_axi4_fbread/inst/vgac/init_txn_ff_i_1/O
                         net (fo=1, routed)           0.000     8.667    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/init_read_line
    SLICE_X40Y11         FDRE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/init_txn_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        1.573    12.765    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X40Y11         FDRE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/init_txn_ff_reg/C
                         clock pessimism              0.000    12.765    
                         clock uncertainty           -0.619    12.146    
    SLICE_X40Y11         FDRE (Setup_fdre_C_D)        0.029    12.175    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/init_txn_ff_reg
  -------------------------------------------------------------------
                         required time                         12.175    
                         arrival time                          -8.667    
  -------------------------------------------------------------------
                         slack                                  3.508    

Slack (MET) :             3.576ns  (required time - arrival time)
  Source:                 zynq7010_i/zynq7010_axi4_fbread/inst/vgac/hc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.910ns  (logic 0.718ns (14.622%)  route 4.192ns (85.378%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 12.734 - 10.000 ) 
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.619ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.237ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         1.754     3.062    zynq7010_i/zynq7010_axi4_fbread/inst/vgac/clk_25m
    SLICE_X40Y5          FDCE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/vgac/hc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y5          FDCE (Prop_fdce_C_Q)         0.419     3.481 f  zynq7010_i/zynq7010_axi4_fbread/inst/vgac/hc_reg[7]/Q
                         net (fo=17, routed)          2.331     5.812    zynq7010_i/zynq7010_axi4_fbread/inst/vgac/drawX[7]
    SLICE_X37Y5          LUT4 (Prop_lut4_I1_O)        0.299     6.111 r  zynq7010_i/zynq7010_axi4_fbread/inst/vgac/bram0_i_12/O
                         net (fo=2, routed)           1.861     7.972    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X2Y1          RAMB36E1                                     r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        1.542    12.734    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y1          RAMB36E1                                     r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                         clock pessimism              0.000    12.734    
                         clock uncertainty           -0.619    12.115    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    11.549    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         11.549    
                         arrival time                          -7.972    
  -------------------------------------------------------------------
                         slack                                  3.576    

Slack (MET) :             3.589ns  (required time - arrival time)
  Source:                 zynq7010_i/zynq7010_axi4_fbread/inst/vgac/hc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.897ns  (logic 0.718ns (14.661%)  route 4.179ns (85.339%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 12.734 - 10.000 ) 
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.619ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.237ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         1.754     3.062    zynq7010_i/zynq7010_axi4_fbread/inst/vgac/clk_25m
    SLICE_X40Y5          FDCE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/vgac/hc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y5          FDCE (Prop_fdce_C_Q)         0.419     3.481 f  zynq7010_i/zynq7010_axi4_fbread/inst/vgac/hc_reg[7]/Q
                         net (fo=17, routed)          2.286     5.767    zynq7010_i/zynq7010_axi4_fbread/inst/vgac/drawX[7]
    SLICE_X40Y5          LUT4 (Prop_lut4_I1_O)        0.299     6.066 r  zynq7010_i/zynq7010_axi4_fbread/inst/vgac/bram0_i_13/O
                         net (fo=2, routed)           1.894     7.959    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[1]
    RAMB36_X2Y1          RAMB36E1                                     r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        1.542    12.734    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y1          RAMB36E1                                     r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                         clock pessimism              0.000    12.734    
                         clock uncertainty           -0.619    12.115    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    11.549    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         11.549    
                         arrival time                          -7.959    
  -------------------------------------------------------------------
                         slack                                  3.589    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 zynq7010_i/zynq7010_axi4_fbread/inst/vgac/vc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/v_blank_ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.222ns  (logic 0.227ns (18.575%)  route 0.995ns (81.425%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.619ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.237ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         0.589     0.929    zynq7010_i/zynq7010_axi4_fbread/inst/vgac/clk_25m
    SLICE_X40Y12         FDCE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/vgac/vc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y12         FDCE (Prop_fdce_C_Q)         0.128     1.058 r  zynq7010_i/zynq7010_axi4_fbread/inst/vgac/vc_reg[7]/Q
                         net (fo=9, routed)           0.995     2.053    zynq7010_i/zynq7010_axi4_fbread/inst/vgac/vc_reg_n_0_[7]
    SLICE_X41Y10         LUT5 (Prop_lut5_I2_O)        0.099     2.152 r  zynq7010_i/zynq7010_axi4_fbread/inst/vgac/v_blank_ff_i_1/O
                         net (fo=1, routed)           0.000     2.152    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/v_blank
    SLICE_X41Y10         FDRE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/v_blank_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        0.859     1.229    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X41Y10         FDRE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/v_blank_ff_reg/C
                         clock pessimism              0.000     1.229    
                         clock uncertainty            0.619     1.848    
    SLICE_X41Y10         FDRE (Hold_fdre_C_D)         0.091     1.939    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/v_blank_ff_reg
  -------------------------------------------------------------------
                         required time                         -1.939    
                         arrival time                           2.152    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 zynq7010_i/zynq7010_axi4_fbread/inst/vgac/vc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/init_txn_ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.263ns  (logic 0.186ns (14.724%)  route 1.077ns (85.276%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.619ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.237ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         0.590     0.930    zynq7010_i/zynq7010_axi4_fbread/inst/vgac/clk_25m
    SLICE_X41Y11         FDCE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/vgac/vc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y11         FDCE (Prop_fdce_C_Q)         0.141     1.071 f  zynq7010_i/zynq7010_axi4_fbread/inst/vgac/vc_reg[1]/Q
                         net (fo=13, routed)          1.077     2.149    zynq7010_i/zynq7010_axi4_fbread/inst/vgac/vc_reg_n_0_[1]
    SLICE_X40Y11         LUT6 (Prop_lut6_I4_O)        0.045     2.194 r  zynq7010_i/zynq7010_axi4_fbread/inst/vgac/init_txn_ff_i_1/O
                         net (fo=1, routed)           0.000     2.194    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/init_read_line
    SLICE_X40Y11         FDRE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/init_txn_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        0.859     1.229    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X40Y11         FDRE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/init_txn_ff_reg/C
                         clock pessimism              0.000     1.229    
                         clock uncertainty            0.619     1.848    
    SLICE_X40Y11         FDRE (Hold_fdre_C_D)         0.091     1.939    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/init_txn_ff_reg
  -------------------------------------------------------------------
                         required time                         -1.939    
                         arrival time                           2.194    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 zynq7010_i/zynq7010_axi4_fbread/inst/vgac/hc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.499ns  (logic 0.186ns (12.406%)  route 1.313ns (87.594%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.243ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.619ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.237ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         0.592     0.933    zynq7010_i/zynq7010_axi4_fbread/inst/vgac/clk_25m
    SLICE_X41Y5          FDCE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/vgac/hc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y5          FDCE (Prop_fdce_C_Q)         0.141     1.074 r  zynq7010_i/zynq7010_axi4_fbread/inst/vgac/hc_reg[1]/Q
                         net (fo=8, routed)           0.539     1.612    zynq7010_i/zynq7010_axi4_fbread/inst/vgac/drawX[1]
    SLICE_X39Y5          LUT4 (Prop_lut4_I3_O)        0.045     1.657 r  zynq7010_i/zynq7010_axi4_fbread/inst/vgac/bram0_i_14/O
                         net (fo=2, routed)           0.775     2.432    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X2Y1          RAMB36E1                                     r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        0.873     1.243    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y1          RAMB36E1                                     r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                         clock pessimism              0.000     1.243    
                         clock uncertainty            0.619     1.863    
    RAMB36_X2Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     2.046    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -2.046    
                         arrival time                           2.432    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 zynq7010_i/zynq7010_axi4_fbread/inst/vgac/hc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.518ns  (logic 0.186ns (12.253%)  route 1.332ns (87.747%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.243ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.619ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.237ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         0.592     0.933    zynq7010_i/zynq7010_axi4_fbread/inst/vgac/clk_25m
    SLICE_X40Y5          FDCE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/vgac/hc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y5          FDCE (Prop_fdce_C_Q)         0.141     1.074 r  zynq7010_i/zynq7010_axi4_fbread/inst/vgac/hc_reg[8]/Q
                         net (fo=16, routed)          0.553     1.626    zynq7010_i/zynq7010_axi4_fbread/inst/vgac/drawX[8]
    SLICE_X37Y5          LUT2 (Prop_lut2_I1_O)        0.045     1.671 r  zynq7010_i/zynq7010_axi4_fbread/inst/vgac/bram0_i_7/O
                         net (fo=2, routed)           0.779     2.451    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X2Y1          RAMB36E1                                     r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        0.873     1.243    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y1          RAMB36E1                                     r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                         clock pessimism              0.000     1.243    
                         clock uncertainty            0.619     1.863    
    RAMB36_X2Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     2.046    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -2.046    
                         arrival time                           2.451    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 zynq7010_i/zynq7010_axi4_fbread/inst/vgac/hc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.459ns  (logic 0.185ns (12.676%)  route 1.274ns (87.324%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.243ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.619ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.237ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         0.592     0.933    zynq7010_i/zynq7010_axi4_fbread/inst/vgac/clk_25m
    SLICE_X40Y5          FDCE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/vgac/hc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y5          FDCE (Prop_fdce_C_Q)         0.141     1.074 r  zynq7010_i/zynq7010_axi4_fbread/inst/vgac/hc_reg[6]/Q
                         net (fo=9, routed)           0.500     1.574    zynq7010_i/zynq7010_axi4_fbread/inst/vgac/drawX[6]
    SLICE_X37Y5          LUT4 (Prop_lut4_I3_O)        0.044     1.618 r  zynq7010_i/zynq7010_axi4_fbread/inst/vgac/bram0_i_9/O
                         net (fo=2, routed)           0.774     2.392    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X2Y1          RAMB36E1                                     r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        0.873     1.243    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y1          RAMB36E1                                     r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                         clock pessimism              0.000     1.243    
                         clock uncertainty            0.619     1.863    
    RAMB36_X2Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.121     1.984    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -1.984    
                         arrival time                           2.392    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 zynq7010_i/zynq7010_axi4_fbread/inst/vgac/hc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.525ns  (logic 0.186ns (12.193%)  route 1.339ns (87.807%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.243ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.619ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.237ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         0.592     0.933    zynq7010_i/zynq7010_axi4_fbread/inst/vgac/clk_25m
    SLICE_X40Y5          FDCE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/vgac/hc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y5          FDCE (Prop_fdce_C_Q)         0.141     1.074 f  zynq7010_i/zynq7010_axi4_fbread/inst/vgac/hc_reg[9]/Q
                         net (fo=17, routed)          0.594     1.667    zynq7010_i/zynq7010_axi4_fbread/inst/vgac/drawX[9]
    SLICE_X37Y5          LUT4 (Prop_lut4_I0_O)        0.045     1.712 r  zynq7010_i/zynq7010_axi4_fbread/inst/vgac/bram0_i_12/O
                         net (fo=2, routed)           0.746     2.458    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X2Y1          RAMB36E1                                     r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        0.873     1.243    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y1          RAMB36E1                                     r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                         clock pessimism              0.000     1.243    
                         clock uncertainty            0.619     1.863    
    RAMB36_X2Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     2.046    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -2.046    
                         arrival time                           2.458    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 zynq7010_i/zynq7010_axi4_fbread/inst/vgac/hc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.492ns  (logic 0.190ns (12.738%)  route 1.302ns (87.262%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.243ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.619ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.237ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         0.592     0.933    zynq7010_i/zynq7010_axi4_fbread/inst/vgac/clk_25m
    SLICE_X40Y5          FDCE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/vgac/hc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y5          FDCE (Prop_fdce_C_Q)         0.141     1.074 f  zynq7010_i/zynq7010_axi4_fbread/inst/vgac/hc_reg[8]/Q
                         net (fo=16, routed)          0.592     1.665    zynq7010_i/zynq7010_axi4_fbread/inst/vgac/drawX[8]
    SLICE_X37Y5          LUT3 (Prop_lut3_I1_O)        0.049     1.714 r  zynq7010_i/zynq7010_axi4_fbread/inst/vgac/bram0_i_6/O
                         net (fo=2, routed)           0.710     2.424    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X2Y1          RAMB36E1                                     r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        0.873     1.243    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y1          RAMB36E1                                     r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                         clock pessimism              0.000     1.243    
                         clock uncertainty            0.619     1.863    
    RAMB36_X2Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.116     1.979    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -1.979    
                         arrival time                           2.424    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 zynq7010_i/zynq7010_axi4_fbread/inst/vgac/hc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.579ns  (logic 0.186ns (11.779%)  route 1.393ns (88.221%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.243ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.619ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.237ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         0.592     0.933    zynq7010_i/zynq7010_axi4_fbread/inst/vgac/clk_25m
    SLICE_X40Y5          FDCE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/vgac/hc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y5          FDCE (Prop_fdce_C_Q)         0.141     1.074 f  zynq7010_i/zynq7010_axi4_fbread/inst/vgac/hc_reg[8]/Q
                         net (fo=16, routed)          0.551     1.624    zynq7010_i/zynq7010_axi4_fbread/inst/vgac/drawX[8]
    SLICE_X40Y5          LUT4 (Prop_lut4_I2_O)        0.045     1.669 r  zynq7010_i/zynq7010_axi4_fbread/inst/vgac/bram0_i_13/O
                         net (fo=2, routed)           0.842     2.512    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[1]
    RAMB36_X2Y1          RAMB36E1                                     r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        0.873     1.243    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y1          RAMB36E1                                     r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                         clock pessimism              0.000     1.243    
                         clock uncertainty            0.619     1.863    
    RAMB36_X2Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     2.046    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -2.046    
                         arrival time                           2.512    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 zynq7010_i/zynq7010_axi4_fbread/inst/vgac/hc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.596ns  (logic 0.186ns (11.651%)  route 1.410ns (88.349%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.243ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.619ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.237ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         0.592     0.933    zynq7010_i/zynq7010_axi4_fbread/inst/vgac/clk_25m
    SLICE_X40Y5          FDCE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/vgac/hc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y5          FDCE (Prop_fdce_C_Q)         0.141     1.074 f  zynq7010_i/zynq7010_axi4_fbread/inst/vgac/hc_reg[9]/Q
                         net (fo=17, routed)          0.605     1.678    zynq7010_i/zynq7010_axi4_fbread/inst/vgac/drawX[9]
    SLICE_X37Y5          LUT2 (Prop_lut2_I0_O)        0.045     1.723 r  zynq7010_i/zynq7010_axi4_fbread/inst/vgac/bram0_i_8/O
                         net (fo=2, routed)           0.806     2.529    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X2Y1          RAMB36E1                                     r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        0.873     1.243    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y1          RAMB36E1                                     r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                         clock pessimism              0.000     1.243    
                         clock uncertainty            0.619     1.863    
    RAMB36_X2Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     2.046    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -2.046    
                         arrival time                           2.529    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.484ns  (arrival time - required time)
  Source:                 zynq7010_i/zynq7010_axi4_fbread/inst/vgac/hc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.532ns  (logic 0.185ns (12.075%)  route 1.347ns (87.925%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.243ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.619ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.237ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         0.590     0.931    zynq7010_i/zynq7010_axi4_fbread/inst/vgac/clk_25m
    SLICE_X39Y6          FDCE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/vgac/hc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y6          FDCE (Prop_fdce_C_Q)         0.141     1.072 r  zynq7010_i/zynq7010_axi4_fbread/inst/vgac/hc_reg[4]/Q
                         net (fo=5, routed)           0.589     1.661    zynq7010_i/zynq7010_axi4_fbread/inst/vgac/drawX[4]
    SLICE_X39Y5          LUT4 (Prop_lut4_I3_O)        0.044     1.705 r  zynq7010_i/zynq7010_axi4_fbread/inst/vgac/bram0_i_11/O
                         net (fo=2, routed)           0.758     2.463    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[3]
    RAMB36_X2Y1          RAMB36E1                                     r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        0.873     1.243    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y1          RAMB36E1                                     r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                         clock pessimism              0.000     1.243    
                         clock uncertainty            0.619     1.863    
    RAMB36_X2Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.116     1.979    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -1.979    
                         arrival time                           2.463    
  -------------------------------------------------------------------
                         slack                                  0.484    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        1.550ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.550ns  (required time - arrival time)
  Source:                 zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_g/oserdes_m/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@40.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        6.648ns  (logic 0.580ns (8.724%)  route 6.068ns (91.276%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.727ns = ( 42.727 - 40.000 ) 
    Source Clock Delay      (SCD):    3.061ns = ( 33.061 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.619ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.237ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    31.207    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    31.308 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        1.753    33.061    zynq7010_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y41         FDRE                                         r  zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDRE (Prop_fdre_C_Q)         0.456    33.517 f  zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_3/Q
                         net (fo=1, routed)           1.418    34.935    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/peripheral_aresetn[0]_repN_3_alias
    SLICE_X40Y41         LUT2 (Prop_lut2_I0_O)        0.124    35.059 r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          4.650    39.709    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_g/AR[0]
    OLOGIC_X0Y80         OSERDESE2                                    r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_g/oserdes_m/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    41.101    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    41.192 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         1.535    42.727    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_g/clk_25m
    OLOGIC_X0Y80         OSERDESE2                                    r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_g/oserdes_m/CLKDIV
                         clock pessimism              0.000    42.727    
                         clock uncertainty           -0.619    42.108    
    OLOGIC_X0Y80         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    41.259    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_g/oserdes_m
  -------------------------------------------------------------------
                         required time                         41.259    
                         arrival time                         -39.709    
  -------------------------------------------------------------------
                         slack                                  1.550    

Slack (MET) :             1.688ns  (required time - arrival time)
  Source:                 zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_g/oserdes_s/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@40.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        6.510ns  (logic 0.580ns (8.910%)  route 5.930ns (91.090%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.727ns = ( 42.727 - 40.000 ) 
    Source Clock Delay      (SCD):    3.061ns = ( 33.061 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.619ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.237ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    31.207    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    31.308 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        1.753    33.061    zynq7010_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y41         FDRE                                         r  zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDRE (Prop_fdre_C_Q)         0.456    33.517 f  zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_3/Q
                         net (fo=1, routed)           1.418    34.935    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/peripheral_aresetn[0]_repN_3_alias
    SLICE_X40Y41         LUT2 (Prop_lut2_I0_O)        0.124    35.059 r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          4.512    39.571    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_g/AR[0]
    OLOGIC_X0Y79         OSERDESE2                                    r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_g/oserdes_s/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    41.101    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    41.192 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         1.535    42.727    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_g/clk_25m
    OLOGIC_X0Y79         OSERDESE2                                    r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_g/oserdes_s/CLKDIV
                         clock pessimism              0.000    42.727    
                         clock uncertainty           -0.619    42.108    
    OLOGIC_X0Y79         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    41.259    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_g/oserdes_s
  -------------------------------------------------------------------
                         required time                         41.259    
                         arrival time                         -39.571    
  -------------------------------------------------------------------
                         slack                                  1.688    

Slack (MET) :             2.065ns  (required time - arrival time)
  Source:                 zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_clk/oserdes_m/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@40.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        6.132ns  (logic 0.580ns (9.459%)  route 5.552ns (90.541%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.726ns = ( 42.726 - 40.000 ) 
    Source Clock Delay      (SCD):    3.061ns = ( 33.061 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.619ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.237ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    31.207    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    31.308 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        1.753    33.061    zynq7010_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y41         FDRE                                         r  zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDRE (Prop_fdre_C_Q)         0.456    33.517 f  zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_3/Q
                         net (fo=1, routed)           1.418    34.935    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/peripheral_aresetn[0]_repN_3_alias
    SLICE_X40Y41         LUT2 (Prop_lut2_I0_O)        0.124    35.059 r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          4.134    39.193    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_clk/AR[0]
    OLOGIC_X0Y72         OSERDESE2                                    r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_clk/oserdes_m/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    41.101    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    41.192 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         1.534    42.726    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_clk/clk_25m
    OLOGIC_X0Y72         OSERDESE2                                    r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_clk/oserdes_m/CLKDIV
                         clock pessimism              0.000    42.726    
                         clock uncertainty           -0.619    42.107    
    OLOGIC_X0Y72         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    41.258    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_clk/oserdes_m
  -------------------------------------------------------------------
                         required time                         41.258    
                         arrival time                         -39.193    
  -------------------------------------------------------------------
                         slack                                  2.065    

Slack (MET) :             2.100ns  (required time - arrival time)
  Source:                 zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_r/oserdes_m/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@40.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        6.101ns  (logic 0.580ns (9.506%)  route 5.521ns (90.494%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns = ( 42.731 - 40.000 ) 
    Source Clock Delay      (SCD):    3.061ns = ( 33.061 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.619ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.237ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    31.207    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    31.308 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        1.753    33.061    zynq7010_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y41         FDRE                                         r  zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDRE (Prop_fdre_C_Q)         0.456    33.517 f  zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_3/Q
                         net (fo=1, routed)           1.418    34.935    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/peripheral_aresetn[0]_repN_3_alias
    SLICE_X40Y41         LUT2 (Prop_lut2_I0_O)        0.124    35.059 r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          4.103    39.162    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_r/AR[0]
    OLOGIC_X0Y66         OSERDESE2                                    r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_r/oserdes_m/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    41.101    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    41.192 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         1.539    42.731    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_r/clk_25m
    OLOGIC_X0Y66         OSERDESE2                                    r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_r/oserdes_m/CLKDIV
                         clock pessimism              0.000    42.731    
                         clock uncertainty           -0.619    42.112    
    OLOGIC_X0Y66         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    41.263    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_r/oserdes_m
  -------------------------------------------------------------------
                         required time                         41.263    
                         arrival time                         -39.162    
  -------------------------------------------------------------------
                         slack                                  2.100    

Slack (MET) :             2.203ns  (required time - arrival time)
  Source:                 zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_clk/oserdes_s/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@40.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        5.994ns  (logic 0.580ns (9.677%)  route 5.414ns (90.323%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.726ns = ( 42.726 - 40.000 ) 
    Source Clock Delay      (SCD):    3.061ns = ( 33.061 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.619ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.237ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    31.207    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    31.308 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        1.753    33.061    zynq7010_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y41         FDRE                                         r  zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDRE (Prop_fdre_C_Q)         0.456    33.517 f  zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_3/Q
                         net (fo=1, routed)           1.418    34.935    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/peripheral_aresetn[0]_repN_3_alias
    SLICE_X40Y41         LUT2 (Prop_lut2_I0_O)        0.124    35.059 r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          3.995    39.055    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_clk/AR[0]
    OLOGIC_X0Y71         OSERDESE2                                    r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_clk/oserdes_s/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    41.101    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    41.192 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         1.534    42.726    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_clk/clk_25m
    OLOGIC_X0Y71         OSERDESE2                                    r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_clk/oserdes_s/CLKDIV
                         clock pessimism              0.000    42.726    
                         clock uncertainty           -0.619    42.107    
    OLOGIC_X0Y71         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    41.258    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_clk/oserdes_s
  -------------------------------------------------------------------
                         required time                         41.258    
                         arrival time                         -39.055    
  -------------------------------------------------------------------
                         slack                                  2.203    

Slack (MET) :             2.241ns  (required time - arrival time)
  Source:                 zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_r/oserdes_s/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@40.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        5.961ns  (logic 0.580ns (9.731%)  route 5.381ns (90.269%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns = ( 42.731 - 40.000 ) 
    Source Clock Delay      (SCD):    3.061ns = ( 33.061 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.619ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.237ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    31.207    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    31.308 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        1.753    33.061    zynq7010_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y41         FDRE                                         r  zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDRE (Prop_fdre_C_Q)         0.456    33.517 f  zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_3/Q
                         net (fo=1, routed)           1.418    34.935    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/peripheral_aresetn[0]_repN_3_alias
    SLICE_X40Y41         LUT2 (Prop_lut2_I0_O)        0.124    35.059 r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          3.962    39.022    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_r/AR[0]
    OLOGIC_X0Y65         OSERDESE2                                    r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_r/oserdes_s/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    41.101    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    41.192 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         1.539    42.731    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_r/clk_25m
    OLOGIC_X0Y65         OSERDESE2                                    r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_r/oserdes_s/CLKDIV
                         clock pessimism              0.000    42.731    
                         clock uncertainty           -0.619    42.112    
    OLOGIC_X0Y65         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    41.263    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_r/oserdes_s
  -------------------------------------------------------------------
                         required time                         41.263    
                         arrival time                         -39.022    
  -------------------------------------------------------------------
                         slack                                  2.241    

Slack (MET) :             2.393ns  (required time - arrival time)
  Source:                 zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_b/oserdes_m/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@40.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        5.810ns  (logic 0.580ns (9.983%)  route 5.230ns (90.017%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.732ns = ( 42.732 - 40.000 ) 
    Source Clock Delay      (SCD):    3.061ns = ( 33.061 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.619ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.237ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    31.207    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    31.308 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        1.753    33.061    zynq7010_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y41         FDRE                                         r  zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDRE (Prop_fdre_C_Q)         0.456    33.517 f  zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_3/Q
                         net (fo=1, routed)           1.418    34.935    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/peripheral_aresetn[0]_repN_3_alias
    SLICE_X40Y41         LUT2 (Prop_lut2_I0_O)        0.124    35.059 r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          3.812    38.871    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_b/AR[0]
    OLOGIC_X0Y64         OSERDESE2                                    r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_b/oserdes_m/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    41.101    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    41.192 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         1.540    42.732    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_b/clk_25m
    OLOGIC_X0Y64         OSERDESE2                                    r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_b/oserdes_m/CLKDIV
                         clock pessimism              0.000    42.732    
                         clock uncertainty           -0.619    42.113    
    OLOGIC_X0Y64         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    41.264    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_b/oserdes_m
  -------------------------------------------------------------------
                         required time                         41.264    
                         arrival time                         -38.871    
  -------------------------------------------------------------------
                         slack                                  2.393    

Slack (MET) :             2.579ns  (required time - arrival time)
  Source:                 zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_b/oserdes_s/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@40.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        5.624ns  (logic 0.580ns (10.313%)  route 5.044ns (89.687%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.732ns = ( 42.732 - 40.000 ) 
    Source Clock Delay      (SCD):    3.061ns = ( 33.061 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.619ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.237ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    31.207    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    31.308 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        1.753    33.061    zynq7010_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y41         FDRE                                         r  zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDRE (Prop_fdre_C_Q)         0.456    33.517 f  zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_3/Q
                         net (fo=1, routed)           1.418    34.935    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/peripheral_aresetn[0]_repN_3_alias
    SLICE_X40Y41         LUT2 (Prop_lut2_I0_O)        0.124    35.059 r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          3.626    38.685    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_b/AR[0]
    OLOGIC_X0Y63         OSERDESE2                                    r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_b/oserdes_s/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    41.101    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    41.192 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         1.540    42.732    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_b/clk_25m
    OLOGIC_X0Y63         OSERDESE2                                    r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_b/oserdes_s/CLKDIV
                         clock pessimism              0.000    42.732    
                         clock uncertainty           -0.619    42.113    
    OLOGIC_X0Y63         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    41.264    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_b/oserdes_s
  -------------------------------------------------------------------
                         required time                         41.264    
                         arrival time                         -38.685    
  -------------------------------------------------------------------
                         slack                                  2.579    

Slack (MET) :             2.888ns  (required time - arrival time)
  Source:                 zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/srldly_0/srl[23].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@40.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        6.190ns  (logic 2.730ns (44.106%)  route 3.460ns (55.894%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns = ( 42.764 - 40.000 ) 
    Source Clock Delay      (SCD):    3.023ns = ( 33.023 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.619ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.237ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    31.207    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    31.308 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        1.715    33.023    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y1          RAMB36E1                                     r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    35.477 r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DOADO[0]
                         net (fo=25, routed)          1.987    37.465    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/doutb[0]
    SLICE_X37Y8          LUT6 (Prop_lut6_I3_O)        0.124    37.589 r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/srl[23].srl16_i_i_2/O
                         net (fo=1, routed)           0.797    38.386    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/srl[23].srl16_i_i_2_n_0
    SLICE_X37Y9          LUT3 (Prop_lut3_I2_O)        0.152    38.538 r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/srl[23].srl16_i_i_1/O
                         net (fo=1, routed)           0.675    39.213    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/srldly_0/data_i[10]
    SLICE_X38Y12         SRL16E                                       r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/srldly_0/srl[23].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    41.101    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    41.192 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         1.571    42.764    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/srldly_0/clk_25m
    SLICE_X38Y12         SRL16E                                       r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/srldly_0/srl[23].srl16_i/CLK
                         clock pessimism              0.000    42.764    
                         clock uncertainty           -0.619    42.144    
    SLICE_X38Y12         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.043    42.101    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/srldly_0/srl[23].srl16_i
  -------------------------------------------------------------------
                         required time                         42.101    
                         arrival time                         -39.213    
  -------------------------------------------------------------------
                         slack                                  2.888    

Slack (MET) :             2.951ns  (required time - arrival time)
  Source:                 zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/srldly_0/srl[33].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@40.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        5.911ns  (logic 2.730ns (46.187%)  route 3.181ns (53.813%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.764ns = ( 42.764 - 40.000 ) 
    Source Clock Delay      (SCD):    3.023ns = ( 33.023 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.619ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.237ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    31.207    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    31.308 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        1.715    33.023    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y1          RAMB36E1                                     r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    35.477 r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DOADO[0]
                         net (fo=25, routed)          1.701    37.179    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/doutb[0]
    SLICE_X36Y9          LUT6 (Prop_lut6_I3_O)        0.124    37.303 r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/srl[33].srl16_i_i_2/O
                         net (fo=1, routed)           0.872    38.175    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/srl[33].srl16_i_i_2_n_0
    SLICE_X37Y9          LUT3 (Prop_lut3_I2_O)        0.152    38.327 r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/srl[33].srl16_i_i_1/O
                         net (fo=1, routed)           0.608    38.934    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/srldly_0/data_i[20]
    SLICE_X38Y11         SRL16E                                       r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/srldly_0/srl[33].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    41.101    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    41.192 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         1.572    42.764    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/srldly_0/clk_25m
    SLICE_X38Y11         SRL16E                                       r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/srldly_0/srl[33].srl16_i/CLK
                         clock pessimism              0.000    42.764    
                         clock uncertainty           -0.619    42.145    
    SLICE_X38Y11         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.260    41.885    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/srldly_0/srl[33].srl16_i
  -------------------------------------------------------------------
                         required time                         41.885    
                         arrival time                         -38.934    
  -------------------------------------------------------------------
                         slack                                  2.951    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/srldly_0/srl[26].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.093ns  (logic 0.630ns (57.629%)  route 0.463ns (42.372%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.945ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.619ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.237ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        0.604     0.945    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y1          RAMB36E1                                     r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[18])
                                                      0.585     1.530 r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DOBDO[18]
                         net (fo=1, routed)           0.361     1.891    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/doutb_fb1[50]
    SLICE_X37Y8          LUT3 (Prop_lut3_I0_O)        0.045     1.936 r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/srl[26].srl16_i_i_1/O
                         net (fo=1, routed)           0.102     2.038    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/srldly_0/data_i[13]
    SLICE_X38Y8          SRL16E                                       r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/srldly_0/srl[26].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         0.858     1.228    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/srldly_0/clk_25m
    SLICE_X38Y8          SRL16E                                       r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/srldly_0/srl[26].srl16_i/CLK
                         clock pessimism              0.000     1.228    
                         clock uncertainty            0.619     1.847    
    SLICE_X38Y8          SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.941    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/srldly_0/srl[26].srl16_i
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/srldly_0/srl[35].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.039ns  (logic 0.634ns (61.003%)  route 0.405ns (38.997%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.227ns
    Source Clock Delay      (SCD):    0.945ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.619ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.237ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        0.604     0.945    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y1          RAMB36E1                                     r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[11])
                                                      0.585     1.530 r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DOBDO[11]
                         net (fo=1, routed)           0.301     1.831    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/doutb_fb1[43]
    SLICE_X37Y10         LUT3 (Prop_lut3_I0_O)        0.049     1.880 r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/srl[35].srl16_i_i_1/O
                         net (fo=1, routed)           0.104     1.984    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/srldly_0/data_i[22]
    SLICE_X38Y11         SRL16E                                       r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/srldly_0/srl[35].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         0.857     1.227    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/srldly_0/clk_25m
    SLICE_X38Y11         SRL16E                                       r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/srldly_0/srl[35].srl16_i/CLK
                         clock pessimism              0.000     1.227    
                         clock uncertainty            0.619     1.846    
    SLICE_X38Y11         SRL16E (Hold_srl16e_CLK_D)
                                                      0.041     1.887    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/srldly_0/srl[35].srl16_i
  -------------------------------------------------------------------
                         required time                         -1.887    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/srldly_0/srl[29].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.122ns  (logic 0.627ns (55.868%)  route 0.495ns (44.132%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.945ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.619ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.237ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        0.604     0.945    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y1          RAMB36E1                                     r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[21])
                                                      0.585     1.530 r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DOBDO[21]
                         net (fo=1, routed)           0.391     1.921    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/doutb_fb1[53]
    SLICE_X36Y8          LUT3 (Prop_lut3_I0_O)        0.042     1.963 r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/srl[29].srl16_i_i_1/O
                         net (fo=1, routed)           0.105     2.067    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/srldly_0/data_i[16]
    SLICE_X38Y8          SRL16E                                       r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/srldly_0/srl[29].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         0.858     1.228    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/srldly_0/clk_25m
    SLICE_X38Y8          SRL16E                                       r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/srldly_0/srl[29].srl16_i/CLK
                         clock pessimism              0.000     1.228    
                         clock uncertainty            0.619     1.847    
    SLICE_X38Y8          SRL16E (Hold_srl16e_CLK_D)
                                                      0.053     1.900    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/srldly_0/srl[29].srl16_i
  -------------------------------------------------------------------
                         required time                         -1.900    
                         arrival time                           2.067    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/srldly_0/srl[32].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.199ns  (logic 0.630ns (52.565%)  route 0.569ns (47.435%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.227ns
    Source Clock Delay      (SCD):    0.945ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.619ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.237ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        0.604     0.945    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y1          RAMB36E1                                     r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[8])
                                                      0.585     1.530 r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DOBDO[8]
                         net (fo=1, routed)           0.414     1.944    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/doutb_fb1[40]
    SLICE_X37Y9          LUT3 (Prop_lut3_I0_O)        0.045     1.989 r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/srl[32].srl16_i_i_1/O
                         net (fo=1, routed)           0.155     2.143    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/srldly_0/data_i[19]
    SLICE_X38Y11         SRL16E                                       r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/srldly_0/srl[32].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         0.857     1.227    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/srldly_0/clk_25m
    SLICE_X38Y11         SRL16E                                       r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/srldly_0/srl[32].srl16_i/CLK
                         clock pessimism              0.000     1.227    
                         clock uncertainty            0.619     1.846    
    SLICE_X38Y11         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.948    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/srldly_0/srl[32].srl16_i
  -------------------------------------------------------------------
                         required time                         -1.948    
                         arrival time                           2.143    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/srldly_0/srl[21].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.146ns  (logic 0.629ns (54.870%)  route 0.517ns (45.130%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.945ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.619ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.237ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        0.604     0.945    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y1          RAMB36E1                                     r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[29])
                                                      0.585     1.530 r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DOBDO[29]
                         net (fo=1, routed)           0.356     1.886    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/doutb_fb1[61]
    SLICE_X36Y10         LUT3 (Prop_lut3_I0_O)        0.044     1.930 r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/srl[21].srl16_i_i_1/O
                         net (fo=1, routed)           0.161     2.091    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/srldly_0/data_i[8]
    SLICE_X38Y12         SRL16E                                       r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/srldly_0/srl[21].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         0.855     1.225    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/srldly_0/clk_25m
    SLICE_X38Y12         SRL16E                                       r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/srldly_0/srl[21].srl16_i/CLK
                         clock pessimism              0.000     1.225    
                         clock uncertainty            0.619     1.844    
    SLICE_X38Y12         SRL16E (Hold_srl16e_CLK_D)
                                                      0.048     1.892    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/srldly_0/srl[21].srl16_i
  -------------------------------------------------------------------
                         required time                         -1.892    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/srldly_0/srl[30].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.225ns  (logic 0.630ns (51.431%)  route 0.595ns (48.569%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.945ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.619ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.237ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        0.604     0.945    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y1          RAMB36E1                                     r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[22])
                                                      0.585     1.530 r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DOBDO[22]
                         net (fo=1, routed)           0.439     1.969    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/doutb_fb1[54]
    SLICE_X37Y8          LUT3 (Prop_lut3_I0_O)        0.045     2.014 r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/srl[30].srl16_i_i_1/O
                         net (fo=1, routed)           0.156     2.170    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/srldly_0/data_i[17]
    SLICE_X38Y8          SRL16E                                       r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/srldly_0/srl[30].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         0.858     1.228    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/srldly_0/clk_25m
    SLICE_X38Y8          SRL16E                                       r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/srldly_0/srl[30].srl16_i/CLK
                         clock pessimism              0.000     1.228    
                         clock uncertainty            0.619     1.847    
    SLICE_X38Y8          SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.956    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/srldly_0/srl[30].srl16_i
  -------------------------------------------------------------------
                         required time                         -1.956    
                         arrival time                           2.170    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/srldly_0/srl[31].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.238ns  (logic 0.629ns (50.791%)  route 0.609ns (49.209%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.945ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.619ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.237ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        0.604     0.945    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y1          RAMB36E1                                     r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[23])
                                                      0.585     1.530 r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DOBDO[23]
                         net (fo=1, routed)           0.444     1.974    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/doutb_fb1[55]
    SLICE_X37Y8          LUT3 (Prop_lut3_I0_O)        0.044     2.018 r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/srl[31].srl16_i_i_1/O
                         net (fo=1, routed)           0.166     2.183    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/srldly_0/data_i[18]
    SLICE_X38Y8          SRL16E                                       r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/srldly_0/srl[31].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         0.858     1.228    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/srldly_0/clk_25m
    SLICE_X38Y8          SRL16E                                       r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/srldly_0/srl[31].srl16_i/CLK
                         clock pessimism              0.000     1.228    
                         clock uncertainty            0.619     1.847    
    SLICE_X38Y8          SRL16E (Hold_srl16e_CLK_D)
                                                      0.118     1.965    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/srldly_0/srl[31].srl16_i
  -------------------------------------------------------------------
                         required time                         -1.965    
                         arrival time                           2.183    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/srldly_0/srl[16].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.231ns  (logic 0.630ns (51.185%)  route 0.601ns (48.815%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.945ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.619ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.237ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        0.604     0.945    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y1          RAMB36E1                                     r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[24])
                                                      0.585     1.530 r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DOBDO[24]
                         net (fo=1, routed)           0.447     1.977    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/doutb_fb1[56]
    SLICE_X37Y10         LUT3 (Prop_lut3_I0_O)        0.045     2.022 r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/srl[16].srl16_i_i_1/O
                         net (fo=1, routed)           0.154     2.176    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/srldly_0/data_i[3]
    SLICE_X38Y12         SRL16E                                       r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/srldly_0/srl[16].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         0.855     1.225    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/srldly_0/clk_25m
    SLICE_X38Y12         SRL16E                                       r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/srldly_0/srl[16].srl16_i/CLK
                         clock pessimism              0.000     1.225    
                         clock uncertainty            0.619     1.844    
    SLICE_X38Y12         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.946    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/srldly_0/srl[16].srl16_i
  -------------------------------------------------------------------
                         required time                         -1.946    
                         arrival time                           2.176    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/srldly_0/srl[38].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.257ns  (logic 0.630ns (50.101%)  route 0.627ns (49.899%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.227ns
    Source Clock Delay      (SCD):    0.945ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.619ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.237ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        0.604     0.945    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y1          RAMB36E1                                     r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[14])
                                                      0.585     1.530 r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DOBDO[14]
                         net (fo=1, routed)           0.451     1.981    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/doutb_fb1[46]
    SLICE_X38Y7          LUT3 (Prop_lut3_I0_O)        0.045     2.026 r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/srl[38].srl16_i_i_1/O
                         net (fo=1, routed)           0.176     2.202    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/srldly_0/data_i[25]
    SLICE_X38Y11         SRL16E                                       r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/srldly_0/srl[38].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         0.857     1.227    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/srldly_0/clk_25m
    SLICE_X38Y11         SRL16E                                       r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/srldly_0/srl[38].srl16_i/CLK
                         clock pessimism              0.000     1.227    
                         clock uncertainty            0.619     1.846    
    SLICE_X38Y11         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.955    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/srldly_0/srl[38].srl16_i
  -------------------------------------------------------------------
                         required time                         -1.955    
                         arrival time                           2.202    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/srldly_0/srl[22].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.273ns  (logic 0.630ns (49.507%)  route 0.643ns (50.493%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.945ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.619ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.237ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        0.604     0.945    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y1          RAMB36E1                                     r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[30])
                                                      0.585     1.530 r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DOBDO[30]
                         net (fo=1, routed)           0.430     1.960    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/doutb_fb1[62]
    SLICE_X37Y9          LUT3 (Prop_lut3_I0_O)        0.045     2.005 r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/srl[22].srl16_i_i_1/O
                         net (fo=1, routed)           0.212     2.218    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/srldly_0/data_i[9]
    SLICE_X38Y12         SRL16E                                       r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/srldly_0/srl[22].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         0.855     1.225    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/srldly_0/clk_25m
    SLICE_X38Y12         SRL16E                                       r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/srldly_0/srl[22].srl16_i/CLK
                         clock pessimism              0.000     1.225    
                         clock uncertainty            0.619     1.844    
    SLICE_X38Y12         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.953    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/srldly_0/srl[22].srl16_i
  -------------------------------------------------------------------
                         required time                         -1.953    
                         arrival time                           2.218    
  -------------------------------------------------------------------
                         slack                                  0.264    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_200mhz_clk_wiz_0

Setup :            2  Failing Endpoints,  Worst Slack       -5.980ns,  Total Violation      -11.678ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.392ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.980ns  (required time - arrival time)
  Source:                 zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/ch4_audio_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/dout_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhz_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhz_clk_wiz_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.227ns  (logic 5.196ns (50.807%)  route 5.031ns (49.193%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 7.692 - 5.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.305ns
    Phase Error              (PE):    0.238ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        1.714     3.022    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/ch4_audio_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y1          RAMB36E1                                     r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/ch4_audio_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454     5.476 r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/ch4_audio_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DOADO[6]
                         net (fo=3, routed)           1.458     6.934    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/ch4_dout[6]
    SLICE_X16Y3          LUT6 (Prop_lut6_I0_O)        0.124     7.058 r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/i___2_carry__0_i_13/O
                         net (fo=2, routed)           0.435     7.494    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/i___2_carry__0_i_13_n_0
    SLICE_X14Y3          LUT4 (Prop_lut4_I2_O)        0.124     7.618 r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/i___2_carry__0_i_3/O
                         net (fo=2, routed)           0.509     8.126    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/i___2_carry__0_i_3_n_0
    SLICE_X15Y3          LUT5 (Prop_lut5_I4_O)        0.124     8.250 r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/i___2_carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.250    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/i___2_carry__0_i_7_n_0
    SLICE_X15Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.800 r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/din1_inferred__0/i___2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.800    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/din1_inferred__0/i___2_carry__0_n_0
    SLICE_X15Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.134 r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/din1_inferred__0/i___2_carry__1/O[1]
                         net (fo=4, routed)           0.914    10.048    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/right_mixer[5]
    SLICE_X12Y5          LUT6 (Prop_lut6_I1_O)        0.303    10.351 r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/dout0_carry_i_14__0/O
                         net (fo=1, routed)           0.670    11.021    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/dout0_carry_i_14__0_n_0
    SLICE_X12Y5          LUT6 (Prop_lut6_I1_O)        0.124    11.145 r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/dout0_carry_i_3__0/O
                         net (fo=1, routed)           0.605    11.751    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/dout0_carry_i_3__0_n_0
    SLICE_X16Y5          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.271 r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/dout0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.271    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/dout0_carry_n_0
    SLICE_X16Y6          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    12.500 r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/dout0_carry__0/CO[2]
                         net (fo=1, routed)           0.440    12.939    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/p_1_in
    SLICE_X18Y5          LUT3 (Prop_lut3_I0_O)        0.310    13.249 r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/dout_i_1__0/O
                         net (fo=1, routed)           0.000    13.249    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/dout_i_1__0_n_0
    SLICE_X18Y5          FDRE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/dout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         1.487     7.679    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     4.502 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     6.101    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_200mhz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.192 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clkout2_buf/O
                         net (fo=28, routed)          1.500     7.693    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/CLK
    SLICE_X18Y5          FDRE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/dout_reg/C
                         clock pessimism              0.000     7.693    
                         clock uncertainty           -0.455     7.238    
    SLICE_X18Y5          FDRE (Setup_fdre_C_D)        0.032     7.270    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/dout_reg
  -------------------------------------------------------------------
                         required time                          7.270    
                         arrival time                         -13.249    
  -------------------------------------------------------------------
                         slack                                 -5.980    

Slack (VIOLATED) :        -5.698ns  (required time - arrival time)
  Source:                 zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/ch4_audio_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/dout_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhz_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhz_clk_wiz_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.944ns  (logic 4.764ns (47.910%)  route 5.180ns (52.090%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 7.691 - 5.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.305ns
    Phase Error              (PE):    0.238ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        1.714     3.022    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/ch4_audio_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y1          RAMB36E1                                     r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/ch4_audio_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[27])
                                                      2.454     5.476 r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/ch4_audio_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DOADO[27]
                         net (fo=3, routed)           1.410     6.886    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/ch4_dout[27]
    SLICE_X11Y4          LUT6 (Prop_lut6_I5_O)        0.124     7.010 f  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/din1__2_carry__1_i_9/O
                         net (fo=2, routed)           0.915     7.925    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/din1__2_carry__1_i_9_n_0
    SLICE_X19Y4          LUT4 (Prop_lut4_I0_O)        0.153     8.078 r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/din1__2_carry__1_i_1/O
                         net (fo=2, routed)           0.586     8.665    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/din1__2_carry__1_i_1_n_0
    SLICE_X19Y4          LUT5 (Prop_lut5_I0_O)        0.327     8.992 r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/din1__2_carry__1_i_5/O
                         net (fo=1, routed)           0.000     8.992    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/din1__2_carry__1_i_5_n_0
    SLICE_X19Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.393 r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/din1__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.393    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/din1__2_carry__1_n_0
    SLICE_X19Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.507 r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/din1__2_carry__2/CO[3]
                         net (fo=7, routed)           1.012    10.518    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/p_0_in[11]
    SLICE_X21Y5          LUT6 (Prop_lut6_I0_O)        0.124    10.642 r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/dout0_carry_i_12/O
                         net (fo=2, routed)           0.630    11.272    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/dout0_carry_i_12_n_0
    SLICE_X21Y4          LUT6 (Prop_lut6_I1_O)        0.124    11.396 r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/dout0_carry_i_2/O
                         net (fo=1, routed)           0.331    11.727    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/dout0_carry_i_2_n_0
    SLICE_X20Y5          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    12.131 r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/dout0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.131    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/dout0_carry_n_0
    SLICE_X20Y6          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    12.360 r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/dout0_carry__0/CO[2]
                         net (fo=1, routed)           0.296    12.656    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/p_1_in
    SLICE_X21Y6          LUT3 (Prop_lut3_I0_O)        0.310    12.966 r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/dout_i_1/O
                         net (fo=1, routed)           0.000    12.966    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/dout_i_1_n_0
    SLICE_X21Y6          FDRE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/dout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         1.487     7.679    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     4.502 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     6.101    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_200mhz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.192 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clkout2_buf/O
                         net (fo=28, routed)          1.499     7.691    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/CLK
    SLICE_X21Y6          FDRE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/dout_reg/C
                         clock pessimism              0.000     7.691    
                         clock uncertainty           -0.455     7.237    
    SLICE_X21Y6          FDRE (Setup_fdre_C_D)        0.031     7.268    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/dout_reg
  -------------------------------------------------------------------
                         required time                          7.268    
                         arrival time                         -12.966    
  -------------------------------------------------------------------
                         slack                                 -5.698    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/dout_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhz_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhz_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.239ns  (logic 0.186ns (15.011%)  route 1.053ns (84.989%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.305ns
    Phase Error              (PE):    0.238ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        0.559     0.900    zynq7010_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X21Y8          FDRE                                         r  zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y8          FDRE (Prop_fdre_C_Q)         0.141     1.041 r  zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/Q
                         net (fo=10, routed)          1.053     2.094    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/peripheral_aresetn[0]_repN_1_alias
    SLICE_X21Y6          LUT3 (Prop_lut3_I1_O)        0.045     2.139 r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/dout_i_1/O
                         net (fo=1, routed)           0.000     2.139    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/dout_i_1_n_0
    SLICE_X21Y6          FDRE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/dout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         0.812     1.182    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.187 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528     0.341    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_200mhz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clkout2_buf/O
                         net (fo=28, routed)          0.830     1.200    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/CLK
    SLICE_X21Y6          FDRE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/dout_reg/C
                         clock pessimism              0.000     1.200    
                         clock uncertainty            0.455     1.655    
    SLICE_X21Y6          FDRE (Hold_fdre_C_D)         0.092     1.747    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/dout_reg
  -------------------------------------------------------------------
                         required time                         -1.747    
                         arrival time                           2.139    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.594ns  (arrival time - required time)
  Source:                 zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/dout_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhz_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhz_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.442ns  (logic 0.186ns (12.896%)  route 1.256ns (87.104%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.305ns
    Phase Error              (PE):    0.238ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        0.559     0.900    zynq7010_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X21Y8          FDRE                                         r  zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y8          FDRE (Prop_fdre_C_Q)         0.141     1.041 r  zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/Q
                         net (fo=10, routed)          1.256     2.297    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/peripheral_aresetn[0]_repN_1_alias
    SLICE_X18Y5          LUT3 (Prop_lut3_I1_O)        0.045     2.342 r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/dout_i_1__0/O
                         net (fo=1, routed)           0.000     2.342    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/dout_i_1__0_n_0
    SLICE_X18Y5          FDRE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/dout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         0.812     1.182    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.187 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528     0.341    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_200mhz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clkout2_buf/O
                         net (fo=28, routed)          0.831     1.201    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/CLK
    SLICE_X18Y5          FDRE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/dout_reg/C
                         clock pessimism              0.000     1.201    
                         clock uncertainty            0.455     1.656    
    SLICE_X18Y5          FDRE (Hold_fdre_C_D)         0.092     1.748    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/dout_reg
  -------------------------------------------------------------------
                         required time                         -1.748    
                         arrival time                           2.342    
  -------------------------------------------------------------------
                         slack                                  0.594    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_200mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.431ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.491ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.431ns  (required time - arrival time)
  Source:                 zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[10]/CLR
                            (recovery check against rising-edge clock clk_200mhz_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhz_clk_wiz_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.345ns  (logic 0.642ns (19.195%)  route 2.703ns (80.805%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 7.690 - 5.000 ) 
    Source Clock Delay      (SCD):    3.055ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.305ns
    Phase Error              (PE):    0.238ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        1.747     3.055    zynq7010_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y13         FDRE                                         r  zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y13         FDRE (Prop_fdre_C_Q)         0.518     3.573 r  zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=21, routed)          0.978     4.551    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/peripheral_aresetn[0]_repN_alias
    SLICE_X38Y13         LUT1 (Prop_lut1_I0_O)        0.124     4.675 f  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/MACHINE_BUSY_i_1/O
                         net (fo=455, routed)         1.725     6.400    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[12]_0
    SLICE_X17Y9          FDCE                                         f  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         1.487     7.679    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     4.502 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     6.101    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_200mhz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.192 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clkout2_buf/O
                         net (fo=28, routed)          1.498     7.690    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/CLK
    SLICE_X17Y9          FDCE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[10]/C
                         clock pessimism              0.000     7.690    
                         clock uncertainty           -0.455     7.236    
    SLICE_X17Y9          FDCE (Recov_fdce_C_CLR)     -0.405     6.831    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          6.831    
                         arrival time                          -6.400    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.431ns  (required time - arrival time)
  Source:                 zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[7]/CLR
                            (recovery check against rising-edge clock clk_200mhz_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhz_clk_wiz_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.345ns  (logic 0.642ns (19.195%)  route 2.703ns (80.805%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 7.690 - 5.000 ) 
    Source Clock Delay      (SCD):    3.055ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.305ns
    Phase Error              (PE):    0.238ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        1.747     3.055    zynq7010_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y13         FDRE                                         r  zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y13         FDRE (Prop_fdre_C_Q)         0.518     3.573 r  zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=21, routed)          0.978     4.551    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/peripheral_aresetn[0]_repN_alias
    SLICE_X38Y13         LUT1 (Prop_lut1_I0_O)        0.124     4.675 f  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/MACHINE_BUSY_i_1/O
                         net (fo=455, routed)         1.725     6.400    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[12]_0
    SLICE_X17Y9          FDCE                                         f  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         1.487     7.679    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     4.502 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     6.101    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_200mhz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.192 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clkout2_buf/O
                         net (fo=28, routed)          1.498     7.690    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/CLK
    SLICE_X17Y9          FDCE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[7]/C
                         clock pessimism              0.000     7.690    
                         clock uncertainty           -0.455     7.236    
    SLICE_X17Y9          FDCE (Recov_fdce_C_CLR)     -0.405     6.831    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          6.831    
                         arrival time                          -6.400    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.431ns  (required time - arrival time)
  Source:                 zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[9]/CLR
                            (recovery check against rising-edge clock clk_200mhz_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhz_clk_wiz_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.345ns  (logic 0.642ns (19.195%)  route 2.703ns (80.805%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 7.690 - 5.000 ) 
    Source Clock Delay      (SCD):    3.055ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.305ns
    Phase Error              (PE):    0.238ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        1.747     3.055    zynq7010_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y13         FDRE                                         r  zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y13         FDRE (Prop_fdre_C_Q)         0.518     3.573 r  zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=21, routed)          0.978     4.551    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/peripheral_aresetn[0]_repN_alias
    SLICE_X38Y13         LUT1 (Prop_lut1_I0_O)        0.124     4.675 f  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/MACHINE_BUSY_i_1/O
                         net (fo=455, routed)         1.725     6.400    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[12]_0
    SLICE_X17Y9          FDCE                                         f  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         1.487     7.679    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     4.502 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     6.101    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_200mhz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.192 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clkout2_buf/O
                         net (fo=28, routed)          1.498     7.690    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/CLK
    SLICE_X17Y9          FDCE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[9]/C
                         clock pessimism              0.000     7.690    
                         clock uncertainty           -0.455     7.236    
    SLICE_X17Y9          FDCE (Recov_fdce_C_CLR)     -0.405     6.831    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[9]
  -------------------------------------------------------------------
                         required time                          6.831    
                         arrival time                          -6.400    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.582ns  (required time - arrival time)
  Source:                 zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[4]/CLR
                            (recovery check against rising-edge clock clk_200mhz_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhz_clk_wiz_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.195ns  (logic 0.642ns (20.096%)  route 2.553ns (79.904%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 7.691 - 5.000 ) 
    Source Clock Delay      (SCD):    3.055ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.305ns
    Phase Error              (PE):    0.238ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        1.747     3.055    zynq7010_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y13         FDRE                                         r  zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y13         FDRE (Prop_fdre_C_Q)         0.518     3.573 r  zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=21, routed)          0.978     4.551    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/peripheral_aresetn[0]_repN_alias
    SLICE_X38Y13         LUT1 (Prop_lut1_I0_O)        0.124     4.675 f  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/MACHINE_BUSY_i_1/O
                         net (fo=455, routed)         1.575     6.250    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[12]_0
    SLICE_X19Y8          FDCE                                         f  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         1.487     7.679    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     4.502 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     6.101    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_200mhz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.192 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clkout2_buf/O
                         net (fo=28, routed)          1.499     7.691    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/CLK
    SLICE_X19Y8          FDCE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[4]/C
                         clock pessimism              0.000     7.691    
                         clock uncertainty           -0.455     7.237    
    SLICE_X19Y8          FDCE (Recov_fdce_C_CLR)     -0.405     6.832    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          6.832    
                         arrival time                          -6.250    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.582ns  (required time - arrival time)
  Source:                 zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[5]/CLR
                            (recovery check against rising-edge clock clk_200mhz_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhz_clk_wiz_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.195ns  (logic 0.642ns (20.096%)  route 2.553ns (79.904%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 7.691 - 5.000 ) 
    Source Clock Delay      (SCD):    3.055ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.305ns
    Phase Error              (PE):    0.238ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        1.747     3.055    zynq7010_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y13         FDRE                                         r  zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y13         FDRE (Prop_fdre_C_Q)         0.518     3.573 r  zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=21, routed)          0.978     4.551    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/peripheral_aresetn[0]_repN_alias
    SLICE_X38Y13         LUT1 (Prop_lut1_I0_O)        0.124     4.675 f  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/MACHINE_BUSY_i_1/O
                         net (fo=455, routed)         1.575     6.250    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[12]_0
    SLICE_X19Y8          FDCE                                         f  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         1.487     7.679    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     4.502 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     6.101    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_200mhz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.192 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clkout2_buf/O
                         net (fo=28, routed)          1.499     7.691    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/CLK
    SLICE_X19Y8          FDCE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[5]/C
                         clock pessimism              0.000     7.691    
                         clock uncertainty           -0.455     7.237    
    SLICE_X19Y8          FDCE (Recov_fdce_C_CLR)     -0.405     6.832    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          6.832    
                         arrival time                          -6.250    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.582ns  (required time - arrival time)
  Source:                 zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[6]/CLR
                            (recovery check against rising-edge clock clk_200mhz_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhz_clk_wiz_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.195ns  (logic 0.642ns (20.096%)  route 2.553ns (79.904%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 7.691 - 5.000 ) 
    Source Clock Delay      (SCD):    3.055ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.305ns
    Phase Error              (PE):    0.238ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        1.747     3.055    zynq7010_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y13         FDRE                                         r  zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y13         FDRE (Prop_fdre_C_Q)         0.518     3.573 r  zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=21, routed)          0.978     4.551    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/peripheral_aresetn[0]_repN_alias
    SLICE_X38Y13         LUT1 (Prop_lut1_I0_O)        0.124     4.675 f  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/MACHINE_BUSY_i_1/O
                         net (fo=455, routed)         1.575     6.250    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[12]_0
    SLICE_X19Y8          FDCE                                         f  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         1.487     7.679    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     4.502 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     6.101    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_200mhz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.192 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clkout2_buf/O
                         net (fo=28, routed)          1.499     7.691    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/CLK
    SLICE_X19Y8          FDCE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[6]/C
                         clock pessimism              0.000     7.691    
                         clock uncertainty           -0.455     7.237    
    SLICE_X19Y8          FDCE (Recov_fdce_C_CLR)     -0.405     6.832    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          6.832    
                         arrival time                          -6.250    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.589ns  (required time - arrival time)
  Source:                 zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/counter_reg[1]/CLR
                            (recovery check against rising-edge clock clk_200mhz_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhz_clk_wiz_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.184ns  (logic 0.642ns (20.162%)  route 2.542ns (79.838%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 7.687 - 5.000 ) 
    Source Clock Delay      (SCD):    3.055ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.305ns
    Phase Error              (PE):    0.238ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        1.747     3.055    zynq7010_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y13         FDRE                                         r  zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y13         FDRE (Prop_fdre_C_Q)         0.518     3.573 r  zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=21, routed)          0.978     4.551    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/peripheral_aresetn[0]_repN_alias
    SLICE_X38Y13         LUT1 (Prop_lut1_I0_O)        0.124     4.675 f  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/MACHINE_BUSY_i_1/O
                         net (fo=455, routed)         1.564     6.239    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/m00_axi_aresetn_0
    SLICE_X23Y6          FDCE                                         f  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         1.487     7.679    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     4.502 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     6.101    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_200mhz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.192 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clkout2_buf/O
                         net (fo=28, routed)          1.495     7.688    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/CLK
    SLICE_X23Y6          FDCE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/counter_reg[1]/C
                         clock pessimism              0.000     7.688    
                         clock uncertainty           -0.455     7.233    
    SLICE_X23Y6          FDCE (Recov_fdce_C_CLR)     -0.405     6.828    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          6.828    
                         arrival time                          -6.239    
  -------------------------------------------------------------------
                         slack                                  0.589    

Slack (MET) :             0.589ns  (required time - arrival time)
  Source:                 zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/counter_reg[2]/CLR
                            (recovery check against rising-edge clock clk_200mhz_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhz_clk_wiz_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.184ns  (logic 0.642ns (20.162%)  route 2.542ns (79.838%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 7.687 - 5.000 ) 
    Source Clock Delay      (SCD):    3.055ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.305ns
    Phase Error              (PE):    0.238ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        1.747     3.055    zynq7010_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y13         FDRE                                         r  zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y13         FDRE (Prop_fdre_C_Q)         0.518     3.573 r  zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=21, routed)          0.978     4.551    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/peripheral_aresetn[0]_repN_alias
    SLICE_X38Y13         LUT1 (Prop_lut1_I0_O)        0.124     4.675 f  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/MACHINE_BUSY_i_1/O
                         net (fo=455, routed)         1.564     6.239    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/m00_axi_aresetn_0
    SLICE_X23Y6          FDCE                                         f  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         1.487     7.679    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     4.502 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     6.101    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_200mhz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.192 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clkout2_buf/O
                         net (fo=28, routed)          1.495     7.688    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/CLK
    SLICE_X23Y6          FDCE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/counter_reg[2]/C
                         clock pessimism              0.000     7.688    
                         clock uncertainty           -0.455     7.233    
    SLICE_X23Y6          FDCE (Recov_fdce_C_CLR)     -0.405     6.828    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          6.828    
                         arrival time                          -6.239    
  -------------------------------------------------------------------
                         slack                                  0.589    

Slack (MET) :             0.589ns  (required time - arrival time)
  Source:                 zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/counter_reg[3]/CLR
                            (recovery check against rising-edge clock clk_200mhz_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhz_clk_wiz_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.184ns  (logic 0.642ns (20.162%)  route 2.542ns (79.838%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 7.687 - 5.000 ) 
    Source Clock Delay      (SCD):    3.055ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.305ns
    Phase Error              (PE):    0.238ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        1.747     3.055    zynq7010_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y13         FDRE                                         r  zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y13         FDRE (Prop_fdre_C_Q)         0.518     3.573 r  zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=21, routed)          0.978     4.551    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/peripheral_aresetn[0]_repN_alias
    SLICE_X38Y13         LUT1 (Prop_lut1_I0_O)        0.124     4.675 f  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/MACHINE_BUSY_i_1/O
                         net (fo=455, routed)         1.564     6.239    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/m00_axi_aresetn_0
    SLICE_X23Y6          FDCE                                         f  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         1.487     7.679    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     4.502 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     6.101    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_200mhz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.192 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clkout2_buf/O
                         net (fo=28, routed)          1.495     7.688    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/CLK
    SLICE_X23Y6          FDCE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/counter_reg[3]/C
                         clock pessimism              0.000     7.688    
                         clock uncertainty           -0.455     7.233    
    SLICE_X23Y6          FDCE (Recov_fdce_C_CLR)     -0.405     6.828    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          6.828    
                         arrival time                          -6.239    
  -------------------------------------------------------------------
                         slack                                  0.589    

Slack (MET) :             0.589ns  (required time - arrival time)
  Source:                 zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/counter_reg[4]/CLR
                            (recovery check against rising-edge clock clk_200mhz_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhz_clk_wiz_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.184ns  (logic 0.642ns (20.162%)  route 2.542ns (79.838%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 7.687 - 5.000 ) 
    Source Clock Delay      (SCD):    3.055ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.305ns
    Phase Error              (PE):    0.238ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        1.747     3.055    zynq7010_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y13         FDRE                                         r  zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y13         FDRE (Prop_fdre_C_Q)         0.518     3.573 r  zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=21, routed)          0.978     4.551    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/peripheral_aresetn[0]_repN_alias
    SLICE_X38Y13         LUT1 (Prop_lut1_I0_O)        0.124     4.675 f  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/MACHINE_BUSY_i_1/O
                         net (fo=455, routed)         1.564     6.239    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/m00_axi_aresetn_0
    SLICE_X23Y6          FDCE                                         f  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         1.487     7.679    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     4.502 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     6.101    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_200mhz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.192 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clkout2_buf/O
                         net (fo=28, routed)          1.495     7.688    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/CLK
    SLICE_X23Y6          FDCE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/counter_reg[4]/C
                         clock pessimism              0.000     7.688    
                         clock uncertainty           -0.455     7.233    
    SLICE_X23Y6          FDCE (Recov_fdce_C_CLR)     -0.405     6.828    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          6.828    
                         arrival time                          -6.239    
  -------------------------------------------------------------------
                         slack                                  0.589    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/counter_reg[0]/CLR
                            (removal check against rising-edge clock clk_200mhz_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhz_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.127ns  (logic 0.209ns (18.540%)  route 0.918ns (81.460%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.305ns
    Phase Error              (PE):    0.238ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        0.586     0.927    zynq7010_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y13         FDRE                                         r  zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y13         FDRE (Prop_fdre_C_Q)         0.164     1.091 r  zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=21, routed)          0.365     1.456    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/peripheral_aresetn[0]_repN_alias
    SLICE_X38Y13         LUT1 (Prop_lut1_I0_O)        0.045     1.501 f  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/MACHINE_BUSY_i_1/O
                         net (fo=455, routed)         0.553     2.054    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/m00_axi_aresetn_0
    SLICE_X27Y9          FDCE                                         f  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         0.812     1.182    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.187 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528     0.341    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_200mhz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clkout2_buf/O
                         net (fo=28, routed)          0.830     1.200    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/CLK
    SLICE_X27Y9          FDCE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/counter_reg[0]/C
                         clock pessimism              0.000     1.200    
                         clock uncertainty            0.455     1.655    
    SLICE_X27Y9          FDCE (Remov_fdce_C_CLR)     -0.092     1.563    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/counter_reg[11]/CLR
                            (removal check against rising-edge clock clk_200mhz_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhz_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.127ns  (logic 0.209ns (18.540%)  route 0.918ns (81.460%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.305ns
    Phase Error              (PE):    0.238ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        0.586     0.927    zynq7010_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y13         FDRE                                         r  zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y13         FDRE (Prop_fdre_C_Q)         0.164     1.091 r  zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=21, routed)          0.365     1.456    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/peripheral_aresetn[0]_repN_alias
    SLICE_X38Y13         LUT1 (Prop_lut1_I0_O)        0.045     1.501 f  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/MACHINE_BUSY_i_1/O
                         net (fo=455, routed)         0.553     2.054    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/m00_axi_aresetn_0
    SLICE_X27Y9          FDCE                                         f  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         0.812     1.182    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.187 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528     0.341    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_200mhz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clkout2_buf/O
                         net (fo=28, routed)          0.830     1.200    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/CLK
    SLICE_X27Y9          FDCE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/counter_reg[11]/C
                         clock pessimism              0.000     1.200    
                         clock uncertainty            0.455     1.655    
    SLICE_X27Y9          FDCE (Remov_fdce_C_CLR)     -0.092     1.563    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.565ns  (arrival time - required time)
  Source:                 zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/counter_reg[6]/CLR
                            (removal check against rising-edge clock clk_200mhz_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhz_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.198ns  (logic 0.209ns (17.449%)  route 0.989ns (82.551%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.305ns
    Phase Error              (PE):    0.238ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        0.586     0.927    zynq7010_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y13         FDRE                                         r  zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y13         FDRE (Prop_fdre_C_Q)         0.164     1.091 r  zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=21, routed)          0.365     1.456    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/peripheral_aresetn[0]_repN_alias
    SLICE_X38Y13         LUT1 (Prop_lut1_I0_O)        0.045     1.501 f  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/MACHINE_BUSY_i_1/O
                         net (fo=455, routed)         0.624     2.124    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/m00_axi_aresetn_0
    SLICE_X25Y9          FDCE                                         f  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         0.812     1.182    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.187 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528     0.341    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_200mhz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clkout2_buf/O
                         net (fo=28, routed)          0.827     1.197    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/CLK
    SLICE_X25Y9          FDCE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/counter_reg[6]/C
                         clock pessimism              0.000     1.197    
                         clock uncertainty            0.455     1.652    
    SLICE_X25Y9          FDCE (Remov_fdce_C_CLR)     -0.092     1.560    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           2.124    
  -------------------------------------------------------------------
                         slack                                  0.565    

Slack (MET) :             0.565ns  (arrival time - required time)
  Source:                 zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/counter_reg[7]/CLR
                            (removal check against rising-edge clock clk_200mhz_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhz_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.198ns  (logic 0.209ns (17.449%)  route 0.989ns (82.551%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.305ns
    Phase Error              (PE):    0.238ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        0.586     0.927    zynq7010_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y13         FDRE                                         r  zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y13         FDRE (Prop_fdre_C_Q)         0.164     1.091 r  zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=21, routed)          0.365     1.456    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/peripheral_aresetn[0]_repN_alias
    SLICE_X38Y13         LUT1 (Prop_lut1_I0_O)        0.045     1.501 f  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/MACHINE_BUSY_i_1/O
                         net (fo=455, routed)         0.624     2.124    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/m00_axi_aresetn_0
    SLICE_X25Y9          FDCE                                         f  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         0.812     1.182    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.187 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528     0.341    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_200mhz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clkout2_buf/O
                         net (fo=28, routed)          0.827     1.197    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/CLK
    SLICE_X25Y9          FDCE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/counter_reg[7]/C
                         clock pessimism              0.000     1.197    
                         clock uncertainty            0.455     1.652    
    SLICE_X25Y9          FDCE (Remov_fdce_C_CLR)     -0.092     1.560    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           2.124    
  -------------------------------------------------------------------
                         slack                                  0.565    

Slack (MET) :             0.565ns  (arrival time - required time)
  Source:                 zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/counter_reg[8]/CLR
                            (removal check against rising-edge clock clk_200mhz_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhz_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.198ns  (logic 0.209ns (17.449%)  route 0.989ns (82.551%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.305ns
    Phase Error              (PE):    0.238ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        0.586     0.927    zynq7010_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y13         FDRE                                         r  zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y13         FDRE (Prop_fdre_C_Q)         0.164     1.091 r  zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=21, routed)          0.365     1.456    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/peripheral_aresetn[0]_repN_alias
    SLICE_X38Y13         LUT1 (Prop_lut1_I0_O)        0.045     1.501 f  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/MACHINE_BUSY_i_1/O
                         net (fo=455, routed)         0.624     2.124    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/m00_axi_aresetn_0
    SLICE_X25Y9          FDCE                                         f  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         0.812     1.182    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.187 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528     0.341    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_200mhz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clkout2_buf/O
                         net (fo=28, routed)          0.827     1.197    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/CLK
    SLICE_X25Y9          FDCE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/counter_reg[8]/C
                         clock pessimism              0.000     1.197    
                         clock uncertainty            0.455     1.652    
    SLICE_X25Y9          FDCE (Remov_fdce_C_CLR)     -0.092     1.560    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           2.124    
  -------------------------------------------------------------------
                         slack                                  0.565    

Slack (MET) :             0.569ns  (arrival time - required time)
  Source:                 zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[1]/CLR
                            (removal check against rising-edge clock clk_200mhz_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhz_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.206ns  (logic 0.209ns (17.330%)  route 0.997ns (82.670%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.305ns
    Phase Error              (PE):    0.238ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        0.586     0.927    zynq7010_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y13         FDRE                                         r  zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y13         FDRE (Prop_fdre_C_Q)         0.164     1.091 r  zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=21, routed)          0.365     1.456    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/peripheral_aresetn[0]_repN_alias
    SLICE_X38Y13         LUT1 (Prop_lut1_I0_O)        0.045     1.501 f  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/MACHINE_BUSY_i_1/O
                         net (fo=455, routed)         0.632     2.132    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[12]_0
    SLICE_X18Y6          FDCE                                         f  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         0.812     1.182    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.187 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528     0.341    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_200mhz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clkout2_buf/O
                         net (fo=28, routed)          0.831     1.201    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/CLK
    SLICE_X18Y6          FDCE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[1]/C
                         clock pessimism              0.000     1.201    
                         clock uncertainty            0.455     1.656    
    SLICE_X18Y6          FDCE (Remov_fdce_C_CLR)     -0.092     1.564    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           2.132    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.569ns  (arrival time - required time)
  Source:                 zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[2]/CLR
                            (removal check against rising-edge clock clk_200mhz_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhz_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.206ns  (logic 0.209ns (17.330%)  route 0.997ns (82.670%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.305ns
    Phase Error              (PE):    0.238ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        0.586     0.927    zynq7010_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y13         FDRE                                         r  zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y13         FDRE (Prop_fdre_C_Q)         0.164     1.091 r  zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=21, routed)          0.365     1.456    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/peripheral_aresetn[0]_repN_alias
    SLICE_X38Y13         LUT1 (Prop_lut1_I0_O)        0.045     1.501 f  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/MACHINE_BUSY_i_1/O
                         net (fo=455, routed)         0.632     2.132    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[12]_0
    SLICE_X18Y6          FDCE                                         f  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         0.812     1.182    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.187 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528     0.341    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_200mhz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clkout2_buf/O
                         net (fo=28, routed)          0.831     1.201    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/CLK
    SLICE_X18Y6          FDCE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[2]/C
                         clock pessimism              0.000     1.201    
                         clock uncertainty            0.455     1.656    
    SLICE_X18Y6          FDCE (Remov_fdce_C_CLR)     -0.092     1.564    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           2.132    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.569ns  (arrival time - required time)
  Source:                 zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[3]/CLR
                            (removal check against rising-edge clock clk_200mhz_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhz_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.206ns  (logic 0.209ns (17.330%)  route 0.997ns (82.670%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.305ns
    Phase Error              (PE):    0.238ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        0.586     0.927    zynq7010_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y13         FDRE                                         r  zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y13         FDRE (Prop_fdre_C_Q)         0.164     1.091 r  zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=21, routed)          0.365     1.456    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/peripheral_aresetn[0]_repN_alias
    SLICE_X38Y13         LUT1 (Prop_lut1_I0_O)        0.045     1.501 f  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/MACHINE_BUSY_i_1/O
                         net (fo=455, routed)         0.632     2.132    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[12]_0
    SLICE_X18Y6          FDCE                                         f  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         0.812     1.182    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.187 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528     0.341    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_200mhz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clkout2_buf/O
                         net (fo=28, routed)          0.831     1.201    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/CLK
    SLICE_X18Y6          FDCE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[3]/C
                         clock pessimism              0.000     1.201    
                         clock uncertainty            0.455     1.656    
    SLICE_X18Y6          FDCE (Remov_fdce_C_CLR)     -0.092     1.564    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           2.132    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.658ns  (arrival time - required time)
  Source:                 zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[0]/CLR
                            (removal check against rising-edge clock clk_200mhz_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhz_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.295ns  (logic 0.209ns (16.144%)  route 1.086ns (83.856%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.305ns
    Phase Error              (PE):    0.238ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        0.586     0.927    zynq7010_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y13         FDRE                                         r  zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y13         FDRE (Prop_fdre_C_Q)         0.164     1.091 r  zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=21, routed)          0.365     1.456    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/peripheral_aresetn[0]_repN_alias
    SLICE_X38Y13         LUT1 (Prop_lut1_I0_O)        0.045     1.501 f  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/MACHINE_BUSY_i_1/O
                         net (fo=455, routed)         0.720     2.221    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[12]_0
    SLICE_X18Y9          FDCE                                         f  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         0.812     1.182    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.187 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528     0.341    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_200mhz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clkout2_buf/O
                         net (fo=28, routed)          0.830     1.200    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/CLK
    SLICE_X18Y9          FDCE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[0]/C
                         clock pessimism              0.000     1.200    
                         clock uncertainty            0.455     1.655    
    SLICE_X18Y9          FDCE (Remov_fdce_C_CLR)     -0.092     1.563    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           2.221    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.658ns  (arrival time - required time)
  Source:                 zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[12]/CLR
                            (removal check against rising-edge clock clk_200mhz_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhz_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.295ns  (logic 0.209ns (16.144%)  route 1.086ns (83.856%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.305ns
    Phase Error              (PE):    0.238ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        0.586     0.927    zynq7010_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y13         FDRE                                         r  zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y13         FDRE (Prop_fdre_C_Q)         0.164     1.091 r  zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=21, routed)          0.365     1.456    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/peripheral_aresetn[0]_repN_alias
    SLICE_X38Y13         LUT1 (Prop_lut1_I0_O)        0.045     1.501 f  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/MACHINE_BUSY_i_1/O
                         net (fo=455, routed)         0.720     2.221    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[12]_0
    SLICE_X18Y9          FDCE                                         f  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         0.812     1.182    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.187 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528     0.341    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_200mhz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clkout2_buf/O
                         net (fo=28, routed)          0.830     1.200    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/CLK
    SLICE_X18Y9          FDCE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[12]/C
                         clock pessimism              0.000     1.200    
                         clock uncertainty            0.455     1.655    
    SLICE_X18Y9          FDCE (Remov_fdce_C_CLR)     -0.092     1.563    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           2.221    
  -------------------------------------------------------------------
                         slack                                  0.658    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.242ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.514ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.242ns  (required time - arrival time)
  Source:                 zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.173ns  (logic 0.580ns (18.278%)  route 2.593ns (81.722%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 12.743 - 10.000 ) 
    Source Clock Delay      (SCD):    3.037ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        1.729     3.037    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y2           FDRE                                         r  zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDRE (Prop_fdre_C_Q)         0.456     3.493 f  zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           1.171     4.664    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X4Y1           LUT3 (Prop_lut3_I1_O)        0.124     4.788 f  zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.422     6.210    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X2Y5           FDCE                                         f  zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        1.551    12.743    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X2Y5           FDCE                                         r  zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.267    13.011    
                         clock uncertainty           -0.154    12.857    
    SLICE_X2Y5           FDCE (Recov_fdce_C_CLR)     -0.405    12.452    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         12.452    
                         arrival time                          -6.210    
  -------------------------------------------------------------------
                         slack                                  6.242    

Slack (MET) :             6.242ns  (required time - arrival time)
  Source:                 zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.173ns  (logic 0.580ns (18.278%)  route 2.593ns (81.722%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 12.743 - 10.000 ) 
    Source Clock Delay      (SCD):    3.037ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        1.729     3.037    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y2           FDRE                                         r  zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDRE (Prop_fdre_C_Q)         0.456     3.493 f  zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           1.171     4.664    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X4Y1           LUT3 (Prop_lut3_I1_O)        0.124     4.788 f  zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.422     6.210    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X2Y5           FDCE                                         f  zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        1.551    12.743    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X2Y5           FDCE                                         r  zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.267    13.011    
                         clock uncertainty           -0.154    12.857    
    SLICE_X2Y5           FDCE (Recov_fdce_C_CLR)     -0.405    12.452    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         12.452    
                         arrival time                          -6.210    
  -------------------------------------------------------------------
                         slack                                  6.242    

Slack (MET) :             6.242ns  (required time - arrival time)
  Source:                 zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.173ns  (logic 0.580ns (18.278%)  route 2.593ns (81.722%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 12.743 - 10.000 ) 
    Source Clock Delay      (SCD):    3.037ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        1.729     3.037    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y2           FDRE                                         r  zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDRE (Prop_fdre_C_Q)         0.456     3.493 f  zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           1.171     4.664    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X4Y1           LUT3 (Prop_lut3_I1_O)        0.124     4.788 f  zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.422     6.210    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X2Y5           FDCE                                         f  zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        1.551    12.743    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X2Y5           FDCE                                         r  zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism              0.267    13.011    
                         clock uncertainty           -0.154    12.857    
    SLICE_X2Y5           FDCE (Recov_fdce_C_CLR)     -0.405    12.452    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         12.452    
                         arrival time                          -6.210    
  -------------------------------------------------------------------
                         slack                                  6.242    

Slack (MET) :             6.242ns  (required time - arrival time)
  Source:                 zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.173ns  (logic 0.580ns (18.278%)  route 2.593ns (81.722%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 12.743 - 10.000 ) 
    Source Clock Delay      (SCD):    3.037ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        1.729     3.037    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y2           FDRE                                         r  zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDRE (Prop_fdre_C_Q)         0.456     3.493 f  zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           1.171     4.664    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X4Y1           LUT3 (Prop_lut3_I1_O)        0.124     4.788 f  zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.422     6.210    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X2Y5           FDCE                                         f  zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        1.551    12.743    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X2Y5           FDCE                                         r  zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism              0.267    13.011    
                         clock uncertainty           -0.154    12.857    
    SLICE_X2Y5           FDCE (Recov_fdce_C_CLR)     -0.405    12.452    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         12.452    
                         arrival time                          -6.210    
  -------------------------------------------------------------------
                         slack                                  6.242    

Slack (MET) :             6.242ns  (required time - arrival time)
  Source:                 zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.173ns  (logic 0.580ns (18.278%)  route 2.593ns (81.722%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 12.743 - 10.000 ) 
    Source Clock Delay      (SCD):    3.037ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        1.729     3.037    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y2           FDRE                                         r  zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDRE (Prop_fdre_C_Q)         0.456     3.493 f  zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           1.171     4.664    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X4Y1           LUT3 (Prop_lut3_I1_O)        0.124     4.788 f  zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.422     6.210    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X2Y5           FDCE                                         f  zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        1.551    12.743    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X2Y5           FDCE                                         r  zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism              0.267    13.011    
                         clock uncertainty           -0.154    12.857    
    SLICE_X2Y5           FDCE (Recov_fdce_C_CLR)     -0.405    12.452    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         12.452    
                         arrival time                          -6.210    
  -------------------------------------------------------------------
                         slack                                  6.242    

Slack (MET) :             6.246ns  (required time - arrival time)
  Source:                 zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.169ns  (logic 0.580ns (18.303%)  route 2.589ns (81.697%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 12.743 - 10.000 ) 
    Source Clock Delay      (SCD):    3.037ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        1.729     3.037    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y2           FDRE                                         r  zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDRE (Prop_fdre_C_Q)         0.456     3.493 f  zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           1.171     4.664    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X4Y1           LUT3 (Prop_lut3_I1_O)        0.124     4.788 f  zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.418     6.206    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X3Y5           FDCE                                         f  zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        1.551    12.743    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X3Y5           FDCE                                         r  zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.267    13.011    
                         clock uncertainty           -0.154    12.857    
    SLICE_X3Y5           FDCE (Recov_fdce_C_CLR)     -0.405    12.452    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         12.452    
                         arrival time                          -6.206    
  -------------------------------------------------------------------
                         slack                                  6.246    

Slack (MET) :             6.246ns  (required time - arrival time)
  Source:                 zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.169ns  (logic 0.580ns (18.303%)  route 2.589ns (81.697%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 12.743 - 10.000 ) 
    Source Clock Delay      (SCD):    3.037ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        1.729     3.037    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y2           FDRE                                         r  zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDRE (Prop_fdre_C_Q)         0.456     3.493 f  zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           1.171     4.664    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X4Y1           LUT3 (Prop_lut3_I1_O)        0.124     4.788 f  zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.418     6.206    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X3Y5           FDCE                                         f  zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        1.551    12.743    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X3Y5           FDCE                                         r  zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism              0.267    13.011    
                         clock uncertainty           -0.154    12.857    
    SLICE_X3Y5           FDCE (Recov_fdce_C_CLR)     -0.405    12.452    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         12.452    
                         arrival time                          -6.206    
  -------------------------------------------------------------------
                         slack                                  6.246    

Slack (MET) :             6.284ns  (required time - arrival time)
  Source:                 zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.177ns  (logic 0.580ns (18.255%)  route 2.597ns (81.745%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 12.743 - 10.000 ) 
    Source Clock Delay      (SCD):    3.037ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        1.729     3.037    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y2           FDRE                                         r  zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDRE (Prop_fdre_C_Q)         0.456     3.493 f  zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           1.171     4.664    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X4Y1           LUT3 (Prop_lut3_I1_O)        0.124     4.788 f  zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.427     6.214    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg_1
    SLICE_X2Y3           FDPE                                         f  zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        1.551    12.743    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X2Y3           FDPE                                         r  zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.267    13.011    
                         clock uncertainty           -0.154    12.857    
    SLICE_X2Y3           FDPE (Recov_fdpe_C_PRE)     -0.359    12.498    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         12.498    
                         arrival time                          -6.214    
  -------------------------------------------------------------------
                         slack                                  6.284    

Slack (MET) :             6.424ns  (required time - arrival time)
  Source:                 zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.035ns  (logic 0.580ns (19.113%)  route 2.455ns (80.887%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 12.743 - 10.000 ) 
    Source Clock Delay      (SCD):    3.037ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        1.729     3.037    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y2           FDRE                                         r  zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDRE (Prop_fdre_C_Q)         0.456     3.493 f  zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           1.171     4.664    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X4Y1           LUT3 (Prop_lut3_I1_O)        0.124     4.788 f  zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.284     6.072    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X4Y5           FDCE                                         f  zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        1.551    12.743    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X4Y5           FDCE                                         r  zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.267    13.011    
                         clock uncertainty           -0.154    12.857    
    SLICE_X4Y5           FDCE (Recov_fdce_C_CLR)     -0.361    12.496    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         12.496    
                         arrival time                          -6.072    
  -------------------------------------------------------------------
                         slack                                  6.424    

Slack (MET) :             6.424ns  (required time - arrival time)
  Source:                 zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.035ns  (logic 0.580ns (19.113%)  route 2.455ns (80.887%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 12.743 - 10.000 ) 
    Source Clock Delay      (SCD):    3.037ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        1.729     3.037    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y2           FDRE                                         r  zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDRE (Prop_fdre_C_Q)         0.456     3.493 f  zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           1.171     4.664    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X4Y1           LUT3 (Prop_lut3_I1_O)        0.124     4.788 f  zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.284     6.072    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X4Y5           FDCE                                         f  zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        1.551    12.743    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X4Y5           FDCE                                         r  zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.267    13.011    
                         clock uncertainty           -0.154    12.857    
    SLICE_X4Y5           FDCE (Recov_fdce_C_CLR)     -0.361    12.496    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         12.496    
                         arrival time                          -6.072    
  -------------------------------------------------------------------
                         slack                                  6.424    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.514ns  (arrival time - required time)
  Source:                 zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.226ns (51.948%)  route 0.209ns (48.052%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        0.586     0.927    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y2           FDRE                                         r  zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDRE (Prop_fdre_C_Q)         0.128     1.055 f  zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.086     1.140    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X3Y2           LUT3 (Prop_lut3_I0_O)        0.098     1.238 f  zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.124     1.362    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X2Y2           FDCE                                         f  zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        0.854     1.224    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X2Y2           FDCE                                         r  zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.284     0.940    
    SLICE_X2Y2           FDCE (Remov_fdce_C_CLR)     -0.092     0.848    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.848    
                         arrival time                           1.362    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.514ns  (arrival time - required time)
  Source:                 zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.226ns (51.948%)  route 0.209ns (48.052%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        0.586     0.927    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y2           FDRE                                         r  zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDRE (Prop_fdre_C_Q)         0.128     1.055 f  zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.086     1.140    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X3Y2           LUT3 (Prop_lut3_I0_O)        0.098     1.238 f  zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.124     1.362    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X2Y2           FDCE                                         f  zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        0.854     1.224    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X2Y2           FDCE                                         r  zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.284     0.940    
    SLICE_X2Y2           FDCE (Remov_fdce_C_CLR)     -0.092     0.848    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.848    
                         arrival time                           1.362    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.514ns  (arrival time - required time)
  Source:                 zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.226ns (51.948%)  route 0.209ns (48.052%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        0.586     0.927    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y2           FDRE                                         r  zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDRE (Prop_fdre_C_Q)         0.128     1.055 f  zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.086     1.140    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X3Y2           LUT3 (Prop_lut3_I0_O)        0.098     1.238 f  zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.124     1.362    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X2Y2           FDCE                                         f  zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        0.854     1.224    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X2Y2           FDCE                                         r  zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.284     0.940    
    SLICE_X2Y2           FDCE (Remov_fdce_C_CLR)     -0.092     0.848    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.848    
                         arrival time                           1.362    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.514ns  (arrival time - required time)
  Source:                 zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.226ns (51.948%)  route 0.209ns (48.052%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        0.586     0.927    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y2           FDRE                                         r  zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDRE (Prop_fdre_C_Q)         0.128     1.055 f  zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.086     1.140    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X3Y2           LUT3 (Prop_lut3_I0_O)        0.098     1.238 f  zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.124     1.362    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X2Y2           FDCE                                         f  zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        0.854     1.224    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X2Y2           FDCE                                         r  zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism             -0.284     0.940    
    SLICE_X2Y2           FDCE (Remov_fdce_C_CLR)     -0.092     0.848    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.848    
                         arrival time                           1.362    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.517ns  (arrival time - required time)
  Source:                 zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.226ns (51.948%)  route 0.209ns (48.052%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        0.586     0.927    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y2           FDRE                                         r  zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDRE (Prop_fdre_C_Q)         0.128     1.055 f  zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.086     1.140    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X3Y2           LUT3 (Prop_lut3_I0_O)        0.098     1.238 f  zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.124     1.362    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X2Y2           FDPE                                         f  zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        0.854     1.224    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X2Y2           FDPE                                         r  zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.284     0.940    
    SLICE_X2Y2           FDPE (Remov_fdpe_C_PRE)     -0.095     0.845    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.845    
                         arrival time                           1.362    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.574ns  (arrival time - required time)
  Source:                 zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.246ns (45.452%)  route 0.295ns (54.548%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        0.567     0.908    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y2           FDPE                                         r  zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y2           FDPE (Prop_fdpe_C_Q)         0.148     1.056 f  zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.137     1.193    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X7Y2           LUT3 (Prop_lut3_I2_O)        0.098     1.291 f  zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.158     1.449    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X6Y3           FDCE                                         f  zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        0.834     1.204    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X6Y3           FDCE                                         r  zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.262     0.942    
    SLICE_X6Y3           FDCE (Remov_fdce_C_CLR)     -0.067     0.875    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.874    
                         arrival time                           1.449    
  -------------------------------------------------------------------
                         slack                                  0.574    

Slack (MET) :             0.574ns  (arrival time - required time)
  Source:                 zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.246ns (45.452%)  route 0.295ns (54.548%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        0.567     0.908    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y2           FDPE                                         r  zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y2           FDPE (Prop_fdpe_C_Q)         0.148     1.056 f  zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.137     1.193    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X7Y2           LUT3 (Prop_lut3_I2_O)        0.098     1.291 f  zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.158     1.449    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X6Y3           FDCE                                         f  zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        0.834     1.204    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X6Y3           FDCE                                         r  zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.262     0.942    
    SLICE_X6Y3           FDCE (Remov_fdce_C_CLR)     -0.067     0.875    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.874    
                         arrival time                           1.449    
  -------------------------------------------------------------------
                         slack                                  0.574    

Slack (MET) :             0.574ns  (arrival time - required time)
  Source:                 zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.246ns (45.452%)  route 0.295ns (54.548%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        0.567     0.908    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y2           FDPE                                         r  zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y2           FDPE (Prop_fdpe_C_Q)         0.148     1.056 f  zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.137     1.193    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X7Y2           LUT3 (Prop_lut3_I2_O)        0.098     1.291 f  zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.158     1.449    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X6Y3           FDCE                                         f  zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        0.834     1.204    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X6Y3           FDCE                                         r  zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism             -0.262     0.942    
    SLICE_X6Y3           FDCE (Remov_fdce_C_CLR)     -0.067     0.875    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.874    
                         arrival time                           1.449    
  -------------------------------------------------------------------
                         slack                                  0.574    

Slack (MET) :             0.574ns  (arrival time - required time)
  Source:                 zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.246ns (45.452%)  route 0.295ns (54.548%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        0.567     0.908    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y2           FDPE                                         r  zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y2           FDPE (Prop_fdpe_C_Q)         0.148     1.056 f  zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.137     1.193    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X7Y2           LUT3 (Prop_lut3_I2_O)        0.098     1.291 f  zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.158     1.449    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X6Y3           FDCE                                         f  zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        0.834     1.204    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X6Y3           FDCE                                         r  zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism             -0.262     0.942    
    SLICE_X6Y3           FDCE (Remov_fdce_C_CLR)     -0.067     0.875    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.874    
                         arrival time                           1.449    
  -------------------------------------------------------------------
                         slack                                  0.574    

Slack (MET) :             0.578ns  (arrival time - required time)
  Source:                 zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.246ns (45.452%)  route 0.295ns (54.548%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        0.567     0.908    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y2           FDPE                                         r  zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y2           FDPE (Prop_fdpe_C_Q)         0.148     1.056 f  zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.137     1.193    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X7Y2           LUT3 (Prop_lut3_I2_O)        0.098     1.291 f  zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.158     1.449    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X6Y3           FDPE                                         f  zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        0.834     1.204    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X6Y3           FDPE                                         r  zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism             -0.262     0.942    
    SLICE_X6Y3           FDPE (Remov_fdpe_C_PRE)     -0.071     0.871    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.871    
                         arrival time                           1.449    
  -------------------------------------------------------------------
                         slack                                  0.578    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        2.832ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.387ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.832ns  (required time - arrival time)
  Source:                 zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/dout_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@40.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        5.833ns  (logic 0.580ns (9.943%)  route 5.253ns (90.057%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns = ( 42.751 - 40.000 ) 
    Source Clock Delay      (SCD):    3.061ns = ( 33.061 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.619ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.237ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    31.207    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    31.308 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        1.753    33.061    zynq7010_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y41         FDRE                                         r  zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDRE (Prop_fdre_C_Q)         0.456    33.517 r  zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_3/Q
                         net (fo=1, routed)           1.418    34.935    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/peripheral_aresetn[0]_repN_3_alias
    SLICE_X40Y41         LUT2 (Prop_lut2_I0_O)        0.124    35.059 f  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          3.835    38.894    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/AR[0]
    SLICE_X40Y66         FDCE                                         f  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    41.101    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    41.192 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         1.559    42.751    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/clk_25m
    SLICE_X40Y66         FDCE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/dout_reg[0]/C
                         clock pessimism              0.000    42.751    
                         clock uncertainty           -0.619    42.131    
    SLICE_X40Y66         FDCE (Recov_fdce_C_CLR)     -0.405    41.726    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         41.726    
                         arrival time                         -38.894    
  -------------------------------------------------------------------
                         slack                                  2.832    

Slack (MET) :             2.832ns  (required time - arrival time)
  Source:                 zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/dout_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@40.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        5.833ns  (logic 0.580ns (9.943%)  route 5.253ns (90.057%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns = ( 42.751 - 40.000 ) 
    Source Clock Delay      (SCD):    3.061ns = ( 33.061 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.619ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.237ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    31.207    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    31.308 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        1.753    33.061    zynq7010_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y41         FDRE                                         r  zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDRE (Prop_fdre_C_Q)         0.456    33.517 r  zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_3/Q
                         net (fo=1, routed)           1.418    34.935    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/peripheral_aresetn[0]_repN_3_alias
    SLICE_X40Y41         LUT2 (Prop_lut2_I0_O)        0.124    35.059 f  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          3.835    38.894    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/AR[0]
    SLICE_X40Y66         FDCE                                         f  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/dout_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    41.101    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    41.192 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         1.559    42.751    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/clk_25m
    SLICE_X40Y66         FDCE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/dout_reg[7]/C
                         clock pessimism              0.000    42.751    
                         clock uncertainty           -0.619    42.131    
    SLICE_X40Y66         FDCE (Recov_fdce_C_CLR)     -0.405    41.726    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/dout_reg[7]
  -------------------------------------------------------------------
                         required time                         41.726    
                         arrival time                         -38.894    
  -------------------------------------------------------------------
                         slack                                  2.832    

Slack (MET) :             2.832ns  (required time - arrival time)
  Source:                 zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/dout_reg[8]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@40.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        5.833ns  (logic 0.580ns (9.943%)  route 5.253ns (90.057%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns = ( 42.751 - 40.000 ) 
    Source Clock Delay      (SCD):    3.061ns = ( 33.061 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.619ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.237ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    31.207    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    31.308 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        1.753    33.061    zynq7010_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y41         FDRE                                         r  zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDRE (Prop_fdre_C_Q)         0.456    33.517 r  zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_3/Q
                         net (fo=1, routed)           1.418    34.935    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/peripheral_aresetn[0]_repN_3_alias
    SLICE_X40Y41         LUT2 (Prop_lut2_I0_O)        0.124    35.059 f  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          3.835    38.894    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/AR[0]
    SLICE_X40Y66         FDCE                                         f  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/dout_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    41.101    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    41.192 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         1.559    42.751    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/clk_25m
    SLICE_X40Y66         FDCE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/dout_reg[8]/C
                         clock pessimism              0.000    42.751    
                         clock uncertainty           -0.619    42.131    
    SLICE_X40Y66         FDCE (Recov_fdce_C_CLR)     -0.405    41.726    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/dout_reg[8]
  -------------------------------------------------------------------
                         required time                         41.726    
                         arrival time                         -38.894    
  -------------------------------------------------------------------
                         slack                                  2.832    

Slack (MET) :             2.872ns  (required time - arrival time)
  Source:                 zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/dout_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@40.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        5.879ns  (logic 0.580ns (9.866%)  route 5.299ns (90.134%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns = ( 42.751 - 40.000 ) 
    Source Clock Delay      (SCD):    3.061ns = ( 33.061 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.619ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.237ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    31.207    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    31.308 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        1.753    33.061    zynq7010_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y41         FDRE                                         r  zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDRE (Prop_fdre_C_Q)         0.456    33.517 r  zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_3/Q
                         net (fo=1, routed)           1.418    34.935    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/peripheral_aresetn[0]_repN_3_alias
    SLICE_X40Y41         LUT2 (Prop_lut2_I0_O)        0.124    35.059 f  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          3.881    38.940    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/AR[0]
    SLICE_X42Y66         FDCE                                         f  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    41.101    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    41.192 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         1.559    42.751    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/clk_25m
    SLICE_X42Y66         FDCE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/dout_reg[2]/C
                         clock pessimism              0.000    42.751    
                         clock uncertainty           -0.619    42.131    
    SLICE_X42Y66         FDCE (Recov_fdce_C_CLR)     -0.319    41.812    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/dout_reg[2]
  -------------------------------------------------------------------
                         required time                         41.812    
                         arrival time                         -38.940    
  -------------------------------------------------------------------
                         slack                                  2.872    

Slack (MET) :             2.872ns  (required time - arrival time)
  Source:                 zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/dout_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@40.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        5.879ns  (logic 0.580ns (9.866%)  route 5.299ns (90.134%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns = ( 42.751 - 40.000 ) 
    Source Clock Delay      (SCD):    3.061ns = ( 33.061 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.619ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.237ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    31.207    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    31.308 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        1.753    33.061    zynq7010_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y41         FDRE                                         r  zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDRE (Prop_fdre_C_Q)         0.456    33.517 r  zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_3/Q
                         net (fo=1, routed)           1.418    34.935    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/peripheral_aresetn[0]_repN_3_alias
    SLICE_X40Y41         LUT2 (Prop_lut2_I0_O)        0.124    35.059 f  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          3.881    38.940    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/AR[0]
    SLICE_X42Y66         FDCE                                         f  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    41.101    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    41.192 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         1.559    42.751    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/clk_25m
    SLICE_X42Y66         FDCE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/dout_reg[3]/C
                         clock pessimism              0.000    42.751    
                         clock uncertainty           -0.619    42.131    
    SLICE_X42Y66         FDCE (Recov_fdce_C_CLR)     -0.319    41.812    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/dout_reg[3]
  -------------------------------------------------------------------
                         required time                         41.812    
                         arrival time                         -38.940    
  -------------------------------------------------------------------
                         slack                                  2.872    

Slack (MET) :             2.872ns  (required time - arrival time)
  Source:                 zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/dout_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@40.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        5.879ns  (logic 0.580ns (9.866%)  route 5.299ns (90.134%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns = ( 42.751 - 40.000 ) 
    Source Clock Delay      (SCD):    3.061ns = ( 33.061 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.619ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.237ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    31.207    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    31.308 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        1.753    33.061    zynq7010_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y41         FDRE                                         r  zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDRE (Prop_fdre_C_Q)         0.456    33.517 r  zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_3/Q
                         net (fo=1, routed)           1.418    34.935    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/peripheral_aresetn[0]_repN_3_alias
    SLICE_X40Y41         LUT2 (Prop_lut2_I0_O)        0.124    35.059 f  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          3.881    38.940    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/AR[0]
    SLICE_X42Y66         FDCE                                         f  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/dout_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    41.101    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    41.192 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         1.559    42.751    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/clk_25m
    SLICE_X42Y66         FDCE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/dout_reg[4]/C
                         clock pessimism              0.000    42.751    
                         clock uncertainty           -0.619    42.131    
    SLICE_X42Y66         FDCE (Recov_fdce_C_CLR)     -0.319    41.812    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/dout_reg[4]
  -------------------------------------------------------------------
                         required time                         41.812    
                         arrival time                         -38.940    
  -------------------------------------------------------------------
                         slack                                  2.872    

Slack (MET) :             2.872ns  (required time - arrival time)
  Source:                 zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/dout_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@40.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        5.879ns  (logic 0.580ns (9.866%)  route 5.299ns (90.134%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns = ( 42.751 - 40.000 ) 
    Source Clock Delay      (SCD):    3.061ns = ( 33.061 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.619ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.237ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    31.207    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    31.308 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        1.753    33.061    zynq7010_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y41         FDRE                                         r  zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDRE (Prop_fdre_C_Q)         0.456    33.517 r  zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_3/Q
                         net (fo=1, routed)           1.418    34.935    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/peripheral_aresetn[0]_repN_3_alias
    SLICE_X40Y41         LUT2 (Prop_lut2_I0_O)        0.124    35.059 f  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          3.881    38.940    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/AR[0]
    SLICE_X42Y66         FDCE                                         f  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/dout_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    41.101    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    41.192 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         1.559    42.751    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/clk_25m
    SLICE_X42Y66         FDCE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/dout_reg[6]/C
                         clock pessimism              0.000    42.751    
                         clock uncertainty           -0.619    42.131    
    SLICE_X42Y66         FDCE (Recov_fdce_C_CLR)     -0.319    41.812    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/dout_reg[6]
  -------------------------------------------------------------------
                         required time                         41.812    
                         arrival time                         -38.940    
  -------------------------------------------------------------------
                         slack                                  2.872    

Slack (MET) :             2.995ns  (required time - arrival time)
  Source:                 zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@40.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        5.671ns  (logic 0.580ns (10.227%)  route 5.091ns (89.773%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.752ns = ( 42.752 - 40.000 ) 
    Source Clock Delay      (SCD):    3.061ns = ( 33.061 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.619ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.237ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    31.207    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    31.308 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        1.753    33.061    zynq7010_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y41         FDRE                                         r  zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDRE (Prop_fdre_C_Q)         0.456    33.517 r  zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_3/Q
                         net (fo=1, routed)           1.418    34.935    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/peripheral_aresetn[0]_repN_3_alias
    SLICE_X40Y41         LUT2 (Prop_lut2_I0_O)        0.124    35.059 f  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          3.673    38.732    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/AR[0]
    SLICE_X39Y64         FDCE                                         f  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    41.101    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    41.192 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         1.560    42.752    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/clk_25m
    SLICE_X39Y64         FDCE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/cnt_reg[4]/C
                         clock pessimism              0.000    42.752    
                         clock uncertainty           -0.619    42.132    
    SLICE_X39Y64         FDCE (Recov_fdce_C_CLR)     -0.405    41.727    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         41.727    
                         arrival time                         -38.732    
  -------------------------------------------------------------------
                         slack                                  2.995    

Slack (MET) :             3.024ns  (required time - arrival time)
  Source:                 zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/dout_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@40.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        5.728ns  (logic 0.580ns (10.125%)  route 5.148ns (89.875%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.752ns = ( 42.752 - 40.000 ) 
    Source Clock Delay      (SCD):    3.061ns = ( 33.061 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.619ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.237ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    31.207    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    31.308 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        1.753    33.061    zynq7010_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y41         FDRE                                         r  zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDRE (Prop_fdre_C_Q)         0.456    33.517 r  zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_3/Q
                         net (fo=1, routed)           1.418    34.935    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/peripheral_aresetn[0]_repN_3_alias
    SLICE_X40Y41         LUT2 (Prop_lut2_I0_O)        0.124    35.059 f  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          3.730    38.789    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/AR[0]
    SLICE_X42Y65         FDCE                                         f  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    41.101    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    41.192 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         1.560    42.752    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/clk_25m
    SLICE_X42Y65         FDCE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/dout_reg[1]/C
                         clock pessimism              0.000    42.752    
                         clock uncertainty           -0.619    42.132    
    SLICE_X42Y65         FDCE (Recov_fdce_C_CLR)     -0.319    41.813    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         41.813    
                         arrival time                         -38.789    
  -------------------------------------------------------------------
                         slack                                  3.024    

Slack (MET) :             3.024ns  (required time - arrival time)
  Source:                 zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/dout_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@40.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        5.728ns  (logic 0.580ns (10.125%)  route 5.148ns (89.875%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.752ns = ( 42.752 - 40.000 ) 
    Source Clock Delay      (SCD):    3.061ns = ( 33.061 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.619ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.237ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    31.207    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    31.308 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        1.753    33.061    zynq7010_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y41         FDRE                                         r  zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDRE (Prop_fdre_C_Q)         0.456    33.517 r  zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_3/Q
                         net (fo=1, routed)           1.418    34.935    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/peripheral_aresetn[0]_repN_3_alias
    SLICE_X40Y41         LUT2 (Prop_lut2_I0_O)        0.124    35.059 f  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          3.730    38.789    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/AR[0]
    SLICE_X42Y65         FDCE                                         f  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/dout_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    41.101    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    41.192 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         1.560    42.752    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/clk_25m
    SLICE_X42Y65         FDCE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/dout_reg[5]/C
                         clock pessimism              0.000    42.752    
                         clock uncertainty           -0.619    42.132    
    SLICE_X42Y65         FDCE (Recov_fdce_C_CLR)     -0.319    41.813    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/dout_reg[5]
  -------------------------------------------------------------------
                         required time                         41.813    
                         arrival time                         -38.789    
  -------------------------------------------------------------------
                         slack                                  3.024    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/vgac/vs_reg/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.215ns  (logic 0.209ns (17.200%)  route 1.006ns (82.800%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.227ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.619ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.237ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        0.586     0.927    zynq7010_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y13         FDRE                                         r  zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y13         FDRE (Prop_fdre_C_Q)         0.164     1.091 r  zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=21, routed)          0.365     1.456    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/peripheral_aresetn[0]_repN_alias
    SLICE_X38Y13         LUT1 (Prop_lut1_I0_O)        0.045     1.501 f  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/MACHINE_BUSY_i_1/O
                         net (fo=455, routed)         0.641     2.142    zynq7010_i/zynq7010_axi4_fbread/inst/vgac/AR[0]
    SLICE_X41Y12         FDCE                                         f  zynq7010_i/zynq7010_axi4_fbread/inst/vgac/vs_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         0.857     1.227    zynq7010_i/zynq7010_axi4_fbread/inst/vgac/clk_25m
    SLICE_X41Y12         FDCE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/vgac/vs_reg/C
                         clock pessimism              0.000     1.227    
                         clock uncertainty            0.619     1.846    
    SLICE_X41Y12         FDCE (Remov_fdce_C_CLR)     -0.092     1.754    zynq7010_i/zynq7010_axi4_fbread/inst/vgac/vs_reg
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           2.142    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/vgac/vc_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.219ns  (logic 0.209ns (17.139%)  route 1.010ns (82.861%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.227ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.619ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.237ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        0.586     0.927    zynq7010_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y13         FDRE                                         r  zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y13         FDRE (Prop_fdre_C_Q)         0.164     1.091 r  zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=21, routed)          0.365     1.456    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/peripheral_aresetn[0]_repN_alias
    SLICE_X38Y13         LUT1 (Prop_lut1_I0_O)        0.045     1.501 f  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/MACHINE_BUSY_i_1/O
                         net (fo=455, routed)         0.645     2.146    zynq7010_i/zynq7010_axi4_fbread/inst/vgac/AR[0]
    SLICE_X40Y12         FDCE                                         f  zynq7010_i/zynq7010_axi4_fbread/inst/vgac/vc_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         0.857     1.227    zynq7010_i/zynq7010_axi4_fbread/inst/vgac/clk_25m
    SLICE_X40Y12         FDCE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/vgac/vc_reg[4]/C
                         clock pessimism              0.000     1.227    
                         clock uncertainty            0.619     1.846    
    SLICE_X40Y12         FDCE (Remov_fdce_C_CLR)     -0.092     1.754    zynq7010_i/zynq7010_axi4_fbread/inst/vgac/vc_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           2.146    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/vgac/vc_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.219ns  (logic 0.209ns (17.139%)  route 1.010ns (82.861%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.227ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.619ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.237ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        0.586     0.927    zynq7010_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y13         FDRE                                         r  zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y13         FDRE (Prop_fdre_C_Q)         0.164     1.091 r  zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=21, routed)          0.365     1.456    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/peripheral_aresetn[0]_repN_alias
    SLICE_X38Y13         LUT1 (Prop_lut1_I0_O)        0.045     1.501 f  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/MACHINE_BUSY_i_1/O
                         net (fo=455, routed)         0.645     2.146    zynq7010_i/zynq7010_axi4_fbread/inst/vgac/AR[0]
    SLICE_X40Y12         FDCE                                         f  zynq7010_i/zynq7010_axi4_fbread/inst/vgac/vc_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         0.857     1.227    zynq7010_i/zynq7010_axi4_fbread/inst/vgac/clk_25m
    SLICE_X40Y12         FDCE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/vgac/vc_reg[6]/C
                         clock pessimism              0.000     1.227    
                         clock uncertainty            0.619     1.846    
    SLICE_X40Y12         FDCE (Remov_fdce_C_CLR)     -0.092     1.754    zynq7010_i/zynq7010_axi4_fbread/inst/vgac/vc_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           2.146    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/vgac/vc_reg[7]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.219ns  (logic 0.209ns (17.139%)  route 1.010ns (82.861%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.227ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.619ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.237ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        0.586     0.927    zynq7010_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y13         FDRE                                         r  zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y13         FDRE (Prop_fdre_C_Q)         0.164     1.091 r  zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=21, routed)          0.365     1.456    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/peripheral_aresetn[0]_repN_alias
    SLICE_X38Y13         LUT1 (Prop_lut1_I0_O)        0.045     1.501 f  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/MACHINE_BUSY_i_1/O
                         net (fo=455, routed)         0.645     2.146    zynq7010_i/zynq7010_axi4_fbread/inst/vgac/AR[0]
    SLICE_X40Y12         FDCE                                         f  zynq7010_i/zynq7010_axi4_fbread/inst/vgac/vc_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         0.857     1.227    zynq7010_i/zynq7010_axi4_fbread/inst/vgac/clk_25m
    SLICE_X40Y12         FDCE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/vgac/vc_reg[7]/C
                         clock pessimism              0.000     1.227    
                         clock uncertainty            0.619     1.846    
    SLICE_X40Y12         FDCE (Remov_fdce_C_CLR)     -0.092     1.754    zynq7010_i/zynq7010_axi4_fbread/inst/vgac/vc_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           2.146    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/vgac/vc_reg[8]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.219ns  (logic 0.209ns (17.139%)  route 1.010ns (82.861%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.227ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.619ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.237ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        0.586     0.927    zynq7010_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y13         FDRE                                         r  zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y13         FDRE (Prop_fdre_C_Q)         0.164     1.091 r  zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=21, routed)          0.365     1.456    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/peripheral_aresetn[0]_repN_alias
    SLICE_X38Y13         LUT1 (Prop_lut1_I0_O)        0.045     1.501 f  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/MACHINE_BUSY_i_1/O
                         net (fo=455, routed)         0.645     2.146    zynq7010_i/zynq7010_axi4_fbread/inst/vgac/AR[0]
    SLICE_X40Y12         FDCE                                         f  zynq7010_i/zynq7010_axi4_fbread/inst/vgac/vc_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         0.857     1.227    zynq7010_i/zynq7010_axi4_fbread/inst/vgac/clk_25m
    SLICE_X40Y12         FDCE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/vgac/vc_reg[8]/C
                         clock pessimism              0.000     1.227    
                         clock uncertainty            0.619     1.846    
    SLICE_X40Y12         FDCE (Remov_fdce_C_CLR)     -0.092     1.754    zynq7010_i/zynq7010_axi4_fbread/inst/vgac/vc_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           2.146    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/vgac/vc_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.269ns  (logic 0.209ns (16.470%)  route 1.060ns (83.530%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.619ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.237ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        0.586     0.927    zynq7010_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y13         FDRE                                         r  zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y13         FDRE (Prop_fdre_C_Q)         0.164     1.091 r  zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=21, routed)          0.365     1.456    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/peripheral_aresetn[0]_repN_alias
    SLICE_X38Y13         LUT1 (Prop_lut1_I0_O)        0.045     1.501 f  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/MACHINE_BUSY_i_1/O
                         net (fo=455, routed)         0.695     2.195    zynq7010_i/zynq7010_axi4_fbread/inst/vgac/AR[0]
    SLICE_X42Y11         FDCE                                         f  zynq7010_i/zynq7010_axi4_fbread/inst/vgac/vc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         0.859     1.229    zynq7010_i/zynq7010_axi4_fbread/inst/vgac/clk_25m
    SLICE_X42Y11         FDCE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/vgac/vc_reg[2]/C
                         clock pessimism              0.000     1.229    
                         clock uncertainty            0.619     1.848    
    SLICE_X42Y11         FDCE (Remov_fdce_C_CLR)     -0.067     1.781    zynq7010_i/zynq7010_axi4_fbread/inst/vgac/vc_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           2.195    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/vgac/vc_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.269ns  (logic 0.209ns (16.470%)  route 1.060ns (83.530%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.619ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.237ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        0.586     0.927    zynq7010_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y13         FDRE                                         r  zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y13         FDRE (Prop_fdre_C_Q)         0.164     1.091 r  zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=21, routed)          0.365     1.456    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/peripheral_aresetn[0]_repN_alias
    SLICE_X38Y13         LUT1 (Prop_lut1_I0_O)        0.045     1.501 f  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/MACHINE_BUSY_i_1/O
                         net (fo=455, routed)         0.695     2.195    zynq7010_i/zynq7010_axi4_fbread/inst/vgac/AR[0]
    SLICE_X42Y11         FDCE                                         f  zynq7010_i/zynq7010_axi4_fbread/inst/vgac/vc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         0.859     1.229    zynq7010_i/zynq7010_axi4_fbread/inst/vgac/clk_25m
    SLICE_X42Y11         FDCE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/vgac/vc_reg[3]/C
                         clock pessimism              0.000     1.229    
                         clock uncertainty            0.619     1.848    
    SLICE_X42Y11         FDCE (Remov_fdce_C_CLR)     -0.067     1.781    zynq7010_i/zynq7010_axi4_fbread/inst/vgac/vc_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           2.195    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.460ns  (arrival time - required time)
  Source:                 zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/vgac/vc_reg[9]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.313ns  (logic 0.209ns (15.923%)  route 1.104ns (84.077%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.227ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.619ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.237ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        0.586     0.927    zynq7010_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y13         FDRE                                         r  zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y13         FDRE (Prop_fdre_C_Q)         0.164     1.091 r  zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=21, routed)          0.365     1.456    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/peripheral_aresetn[0]_repN_alias
    SLICE_X38Y13         LUT1 (Prop_lut1_I0_O)        0.045     1.501 f  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/MACHINE_BUSY_i_1/O
                         net (fo=455, routed)         0.738     2.239    zynq7010_i/zynq7010_axi4_fbread/inst/vgac/AR[0]
    SLICE_X42Y12         FDCE                                         f  zynq7010_i/zynq7010_axi4_fbread/inst/vgac/vc_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         0.857     1.227    zynq7010_i/zynq7010_axi4_fbread/inst/vgac/clk_25m
    SLICE_X42Y12         FDCE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/vgac/vc_reg[9]/C
                         clock pessimism              0.000     1.227    
                         clock uncertainty            0.619     1.846    
    SLICE_X42Y12         FDCE (Remov_fdce_C_CLR)     -0.067     1.779    zynq7010_i/zynq7010_axi4_fbread/inst/vgac/vc_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.779    
                         arrival time                           2.239    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.506ns  (arrival time - required time)
  Source:                 zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encb/cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.358ns  (logic 0.186ns (13.692%)  route 1.172ns (86.308%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.619ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.237ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        0.591     0.932    zynq7010_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y41         FDRE                                         r  zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDRE (Prop_fdre_C_Q)         0.141     1.072 r  zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_3/Q
                         net (fo=1, routed)           0.516     1.589    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/peripheral_aresetn[0]_repN_3_alias
    SLICE_X40Y41         LUT2 (Prop_lut2_I0_O)        0.045     1.634 f  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.656     2.290    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encb/AR[0]
    SLICE_X42Y52         FDCE                                         f  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encb/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         0.861     1.231    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encb/clk_25m
    SLICE_X42Y52         FDCE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encb/cnt_reg[3]/C
                         clock pessimism              0.000     1.231    
                         clock uncertainty            0.619     1.850    
    SLICE_X42Y52         FDCE (Remov_fdce_C_CLR)     -0.067     1.783    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encb/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.783    
                         arrival time                           2.290    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             0.510ns  (arrival time - required time)
  Source:                 zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encb/dout_reg[8]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.361ns  (logic 0.186ns (13.670%)  route 1.175ns (86.330%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.619ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.237ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        0.591     0.932    zynq7010_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y41         FDRE                                         r  zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDRE (Prop_fdre_C_Q)         0.141     1.072 r  zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_3/Q
                         net (fo=1, routed)           0.516     1.589    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/peripheral_aresetn[0]_repN_3_alias
    SLICE_X40Y41         LUT2 (Prop_lut2_I0_O)        0.045     1.634 f  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.659     2.292    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encb/AR[0]
    SLICE_X42Y54         FDCE                                         f  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encb/dout_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         0.860     1.230    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encb/clk_25m
    SLICE_X42Y54         FDCE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encb/dout_reg[8]/C
                         clock pessimism              0.000     1.230    
                         clock uncertainty            0.619     1.849    
    SLICE_X42Y54         FDCE (Remov_fdce_C_CLR)     -0.067     1.782    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encb/dout_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.782    
                         arrival time                           2.292    
  -------------------------------------------------------------------
                         slack                                  0.510    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 zynq7010_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            zynq7010_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.969ns  (logic 0.124ns (6.296%)  route 1.845ns (93.704%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.322     1.322    zynq7010_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X0Y43          LUT1 (Prop_lut1_I0_O)        0.124     1.446 r  zynq7010_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.523     1.969    zynq7010_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X0Y44          FDRE                                         r  zynq7010_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        1.547     2.740    zynq7010_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X0Y44          FDRE                                         r  zynq7010_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 zynq7010_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            zynq7010_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.709ns  (logic 0.045ns (6.344%)  route 0.664ns (93.656%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.473     0.473    zynq7010_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X0Y43          LUT1 (Prop_lut1_I0_O)        0.045     0.518 r  zynq7010_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.191     0.709    zynq7010_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X0Y44          FDRE                                         r  zynq7010_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        0.851     1.221    zynq7010_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X0Y44          FDRE                                         r  zynq7010_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_5/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.658ns  (logic 0.580ns (15.854%)  route 3.078ns (84.146%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        1.726     3.034    zynq7010_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X5Y9           FDRE                                         r  zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.456     3.490 r  zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_5/Q
                         net (fo=18, routed)          0.794     4.284    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/peripheral_aresetn[0]_repN_5_alias
    SLICE_X5Y5           LUT1 (Prop_lut1_I0_O)        0.124     4.408 f  zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=215, routed)         2.285     6.692    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X8Y2           FDPE                                         f  zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        1.508     2.701    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y2           FDPE                                         r  zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_5/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.658ns  (logic 0.580ns (15.854%)  route 3.078ns (84.146%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        1.726     3.034    zynq7010_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X5Y9           FDRE                                         r  zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.456     3.490 r  zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_5/Q
                         net (fo=18, routed)          0.794     4.284    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/peripheral_aresetn[0]_repN_5_alias
    SLICE_X5Y5           LUT1 (Prop_lut1_I0_O)        0.124     4.408 f  zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=215, routed)         2.285     6.692    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X8Y2           FDPE                                         f  zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        1.508     2.701    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y2           FDPE                                         r  zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_5/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.400ns  (logic 0.580ns (17.056%)  route 2.820ns (82.944%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        1.726     3.034    zynq7010_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X5Y9           FDRE                                         r  zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.456     3.490 r  zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_5/Q
                         net (fo=18, routed)          0.794     4.284    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/peripheral_aresetn[0]_repN_5_alias
    SLICE_X5Y5           LUT1 (Prop_lut1_I0_O)        0.124     4.408 f  zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=215, routed)         2.027     6.434    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X4Y2           FDPE                                         f  zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        1.552     2.744    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y2           FDPE                                         r  zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_5/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.400ns  (logic 0.580ns (17.056%)  route 2.820ns (82.944%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        1.726     3.034    zynq7010_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X5Y9           FDRE                                         r  zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.456     3.490 r  zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_5/Q
                         net (fo=18, routed)          0.794     4.284    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/peripheral_aresetn[0]_repN_5_alias
    SLICE_X5Y5           LUT1 (Prop_lut1_I0_O)        0.124     4.408 f  zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=215, routed)         2.027     6.434    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X4Y2           FDPE                                         f  zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        1.552     2.744    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y2           FDPE                                         r  zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_5/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.400ns  (logic 0.580ns (17.056%)  route 2.820ns (82.944%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        1.726     3.034    zynq7010_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X5Y9           FDRE                                         r  zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.456     3.490 r  zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_5/Q
                         net (fo=18, routed)          0.794     4.284    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/peripheral_aresetn[0]_repN_5_alias
    SLICE_X5Y5           LUT1 (Prop_lut1_I0_O)        0.124     4.408 f  zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=215, routed)         2.027     6.434    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X4Y2           FDPE                                         f  zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        1.552     2.744    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y2           FDPE                                         r  zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_5/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.400ns  (logic 0.580ns (17.056%)  route 2.820ns (82.944%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        1.726     3.034    zynq7010_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X5Y9           FDRE                                         r  zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.456     3.490 r  zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_5/Q
                         net (fo=18, routed)          0.794     4.284    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/peripheral_aresetn[0]_repN_5_alias
    SLICE_X5Y5           LUT1 (Prop_lut1_I0_O)        0.124     4.408 f  zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=215, routed)         2.027     6.434    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X4Y2           FDPE                                         f  zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        1.552     2.744    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y2           FDPE                                         r  zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_5/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq7010_i/axi_interconnect_fbreader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.111ns  (logic 0.606ns (19.480%)  route 2.505ns (80.520%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        1.726     3.034    zynq7010_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X5Y9           FDRE                                         r  zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.456     3.490 r  zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_5/Q
                         net (fo=18, routed)          1.289     4.779    zynq7010_i/axi_interconnect_fbreader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/peripheral_aresetn[0]_repN_5_alias
    SLICE_X7Y0           LUT1 (Prop_lut1_I0_O)        0.150     4.929 f  zynq7010_i/axi_interconnect_fbreader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=97, routed)          1.216     6.145    zynq7010_i/axi_interconnect_fbreader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X12Y1          FDPE                                         f  zynq7010_i/axi_interconnect_fbreader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        1.508     2.701    zynq7010_i/axi_interconnect_fbreader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X12Y1          FDPE                                         r  zynq7010_i/axi_interconnect_fbreader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_5/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq7010_i/axi_interconnect_fbreader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.111ns  (logic 0.606ns (19.480%)  route 2.505ns (80.520%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        1.726     3.034    zynq7010_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X5Y9           FDRE                                         r  zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.456     3.490 r  zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_5/Q
                         net (fo=18, routed)          1.289     4.779    zynq7010_i/axi_interconnect_fbreader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/peripheral_aresetn[0]_repN_5_alias
    SLICE_X7Y0           LUT1 (Prop_lut1_I0_O)        0.150     4.929 f  zynq7010_i/axi_interconnect_fbreader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=97, routed)          1.216     6.145    zynq7010_i/axi_interconnect_fbreader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X12Y1          FDPE                                         f  zynq7010_i/axi_interconnect_fbreader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        1.508     2.701    zynq7010_i/axi_interconnect_fbreader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X12Y1          FDPE                                         r  zynq7010_i/axi_interconnect_fbreader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_5/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq7010_i/axi_interconnect_fbreader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.265ns  (logic 0.183ns (14.468%)  route 1.082ns (85.532%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        0.584     0.925    zynq7010_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X5Y9           FDRE                                         r  zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.141     1.066 r  zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_5/Q
                         net (fo=18, routed)          0.573     1.638    zynq7010_i/axi_interconnect_fbreader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/peripheral_aresetn[0]_repN_5_alias
    SLICE_X7Y0           LUT1 (Prop_lut1_I0_O)        0.042     1.680 f  zynq7010_i/axi_interconnect_fbreader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=97, routed)          0.509     2.189    zynq7010_i/axi_interconnect_fbreader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X12Y1          FDPE                                         f  zynq7010_i/axi_interconnect_fbreader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        0.835     1.205    zynq7010_i/axi_interconnect_fbreader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X12Y1          FDPE                                         r  zynq7010_i/axi_interconnect_fbreader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_5/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq7010_i/axi_interconnect_fbreader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.265ns  (logic 0.183ns (14.468%)  route 1.082ns (85.532%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        0.584     0.925    zynq7010_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X5Y9           FDRE                                         r  zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.141     1.066 r  zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_5/Q
                         net (fo=18, routed)          0.573     1.638    zynq7010_i/axi_interconnect_fbreader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/peripheral_aresetn[0]_repN_5_alias
    SLICE_X7Y0           LUT1 (Prop_lut1_I0_O)        0.042     1.680 f  zynq7010_i/axi_interconnect_fbreader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=97, routed)          0.509     2.189    zynq7010_i/axi_interconnect_fbreader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X12Y1          FDPE                                         f  zynq7010_i/axi_interconnect_fbreader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        0.835     1.205    zynq7010_i/axi_interconnect_fbreader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X12Y1          FDPE                                         r  zynq7010_i/axi_interconnect_fbreader/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_5/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.469ns  (logic 0.186ns (12.657%)  route 1.283ns (87.343%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        0.584     0.925    zynq7010_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X5Y9           FDRE                                         r  zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.141     1.066 r  zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_5/Q
                         net (fo=18, routed)          0.328     1.393    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/peripheral_aresetn[0]_repN_5_alias
    SLICE_X5Y5           LUT1 (Prop_lut1_I0_O)        0.045     1.438 f  zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=215, routed)         0.956     2.394    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X4Y2           FDPE                                         f  zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        0.854     1.224    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y2           FDPE                                         r  zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_5/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.469ns  (logic 0.186ns (12.657%)  route 1.283ns (87.343%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        0.584     0.925    zynq7010_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X5Y9           FDRE                                         r  zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.141     1.066 r  zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_5/Q
                         net (fo=18, routed)          0.328     1.393    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/peripheral_aresetn[0]_repN_5_alias
    SLICE_X5Y5           LUT1 (Prop_lut1_I0_O)        0.045     1.438 f  zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=215, routed)         0.956     2.394    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X4Y2           FDPE                                         f  zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        0.854     1.224    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y2           FDPE                                         r  zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_5/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.469ns  (logic 0.186ns (12.657%)  route 1.283ns (87.343%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        0.584     0.925    zynq7010_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X5Y9           FDRE                                         r  zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.141     1.066 r  zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_5/Q
                         net (fo=18, routed)          0.328     1.393    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/peripheral_aresetn[0]_repN_5_alias
    SLICE_X5Y5           LUT1 (Prop_lut1_I0_O)        0.045     1.438 f  zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=215, routed)         0.956     2.394    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X4Y2           FDPE                                         f  zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        0.854     1.224    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y2           FDPE                                         r  zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_5/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.469ns  (logic 0.186ns (12.657%)  route 1.283ns (87.343%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        0.584     0.925    zynq7010_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X5Y9           FDRE                                         r  zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.141     1.066 r  zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_5/Q
                         net (fo=18, routed)          0.328     1.393    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/peripheral_aresetn[0]_repN_5_alias
    SLICE_X5Y5           LUT1 (Prop_lut1_I0_O)        0.045     1.438 f  zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=215, routed)         0.956     2.394    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X4Y2           FDPE                                         f  zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        0.854     1.224    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y2           FDPE                                         r  zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_5/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.607ns  (logic 0.186ns (11.571%)  route 1.421ns (88.429%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        0.584     0.925    zynq7010_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X5Y9           FDRE                                         r  zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.141     1.066 r  zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_5/Q
                         net (fo=18, routed)          0.328     1.393    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/peripheral_aresetn[0]_repN_5_alias
    SLICE_X5Y5           LUT1 (Prop_lut1_I0_O)        0.045     1.438 f  zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=215, routed)         1.094     2.532    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X8Y2           FDPE                                         f  zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        0.835     1.205    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y2           FDPE                                         r  zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_5/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.607ns  (logic 0.186ns (11.571%)  route 1.421ns (88.429%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        0.584     0.925    zynq7010_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X5Y9           FDRE                                         r  zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.141     1.066 r  zynq7010_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_5/Q
                         net (fo=18, routed)          0.328     1.393    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/peripheral_aresetn[0]_repN_5_alias
    SLICE_X5Y5           LUT1 (Prop_lut1_I0_O)        0.045     1.438 f  zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=215, routed)         1.094     2.532    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X8Y2           FDPE                                         f  zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        0.835     1.205    zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y2           FDPE                                         r  zynq7010_i/axi_interconnect_renderer/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_125m_clk_wiz_0
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125m_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.345ns  (logic 2.344ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.397ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         1.677     2.985    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -0.553 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     1.207    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_125m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clkout1_buf/O
                         net (fo=8, routed)           1.751     3.059    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_g/clk_x5
    OLOGIC_X0Y80         OSERDESE2                                    r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y80         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     3.531 r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001     3.532    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/TMDSINT_1
    K19                  OBUFDS (Prop_obufds_I_OB)    1.872     5.404 r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/OBUFDS_G/OB
                         net (fo=0)                   0.000     5.404    hdmi_tmds_data_n[1]
    J19                                                               r  hdmi_tmds_data_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125m_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.344ns  (logic 2.343ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.397ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         1.677     2.985    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -0.553 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     1.207    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_125m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clkout1_buf/O
                         net (fo=8, routed)           1.751     3.059    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_g/clk_x5
    OLOGIC_X0Y80         OSERDESE2                                    r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y80         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     3.531 r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001     3.532    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/TMDSINT_1
    K19                  OBUFDS (Prop_obufds_I_O)     1.871     5.403 r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/OBUFDS_G/O
                         net (fo=0)                   0.000     5.403    hdmi_tmds_data_p[1]
    K19                                                               r  hdmi_tmds_data_p[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125m_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.336ns  (logic 2.335ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.397ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         1.677     2.985    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -0.553 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     1.207    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_125m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clkout1_buf/O
                         net (fo=8, routed)           1.749     3.057    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_clk/clk_x5
    OLOGIC_X0Y72         OSERDESE2                                    r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y72         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     3.529 r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001     3.530    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/tmdsclk
    J18                  OBUFDS (Prop_obufds_I_OB)    1.863     5.393 r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/OBUFDS_CLK/OB
                         net (fo=0)                   0.000     5.393    hdmi_tmds_clk_n
    H18                                                               r  hdmi_tmds_clk_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125m_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.325ns  (logic 2.324ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.397ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         1.677     2.985    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -0.553 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     1.207    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_125m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clkout1_buf/O
                         net (fo=8, routed)           1.759     3.067    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_b/clk_x5
    OLOGIC_X0Y64         OSERDESE2                                    r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y64         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     3.539 r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001     3.540    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/TMDSINT_0
    G19                  OBUFDS (Prop_obufds_I_OB)    1.852     5.392 r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/OBUFDS_B/OB
                         net (fo=0)                   0.000     5.392    hdmi_tmds_data_n[0]
    G20                                                               r  hdmi_tmds_data_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125m_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.335ns  (logic 2.334ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.397ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         1.677     2.985    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -0.553 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     1.207    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_125m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clkout1_buf/O
                         net (fo=8, routed)           1.749     3.057    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_clk/clk_x5
    OLOGIC_X0Y72         OSERDESE2                                    r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y72         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     3.529 r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001     3.530    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/tmdsclk
    J18                  OBUFDS (Prop_obufds_I_O)     1.862     5.392 r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/OBUFDS_CLK/O
                         net (fo=0)                   0.000     5.392    hdmi_tmds_clk_p
    J18                                                               r  hdmi_tmds_clk_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125m_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.324ns  (logic 2.323ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.397ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         1.677     2.985    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -0.553 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     1.207    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_125m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clkout1_buf/O
                         net (fo=8, routed)           1.759     3.067    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_b/clk_x5
    OLOGIC_X0Y64         OSERDESE2                                    r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y64         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     3.539 r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001     3.540    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/TMDSINT_0
    G19                  OBUFDS (Prop_obufds_I_O)     1.851     5.391 r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/OBUFDS_B/O
                         net (fo=0)                   0.000     5.391    hdmi_tmds_data_p[0]
    G19                                                               r  hdmi_tmds_data_p[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125m_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.321ns  (logic 2.320ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.397ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         1.677     2.985    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -0.553 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     1.207    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_125m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clkout1_buf/O
                         net (fo=8, routed)           1.758     3.066    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_r/clk_x5
    OLOGIC_X0Y66         OSERDESE2                                    r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y66         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     3.538 r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001     3.539    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/TMDSINT_2
    J20                  OBUFDS (Prop_obufds_I_OB)    1.848     5.387 r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/OBUFDS_R/OB
                         net (fo=0)                   0.000     5.387    hdmi_tmds_data_n[2]
    H20                                                               r  hdmi_tmds_data_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125m_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_p[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.320ns  (logic 2.319ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.397ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         1.677     2.985    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -0.553 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     1.207    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_125m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clkout1_buf/O
                         net (fo=8, routed)           1.758     3.066    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_r/clk_x5
    OLOGIC_X0Y66         OSERDESE2                                    r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y66         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     3.538 r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001     3.539    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/TMDSINT_2
    J20                  OBUFDS (Prop_obufds_I_O)     1.847     5.386 r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/OBUFDS_R/O
                         net (fo=0)                   0.000     5.386    hdmi_tmds_data_p[2]
    J20                                                               r  hdmi_tmds_data_p[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125m_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_p[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.974ns  (logic 0.973ns (99.897%)  route 0.001ns (0.103%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.397ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         0.546     0.887    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.167 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     0.315    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_125m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clkout1_buf/O
                         net (fo=8, routed)           0.578     0.919    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_r/clk_x5
    OLOGIC_X0Y66         OSERDESE2                                    r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y66         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     1.096 r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001     1.097    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/TMDSINT_2
    J20                  OBUFDS (Prop_obufds_I_O)     0.796     1.892 r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/OBUFDS_R/O
                         net (fo=0)                   0.000     1.892    hdmi_tmds_data_p[2]
    J20                                                               r  hdmi_tmds_data_p[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125m_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.975ns  (logic 0.974ns (99.897%)  route 0.001ns (0.103%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.397ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         0.546     0.887    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.167 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     0.315    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_125m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clkout1_buf/O
                         net (fo=8, routed)           0.578     0.919    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_r/clk_x5
    OLOGIC_X0Y66         OSERDESE2                                    r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y66         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     1.096 r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001     1.097    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/TMDSINT_2
    J20                  OBUFDS (Prop_obufds_I_OB)    0.797     1.893 r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/OBUFDS_R/OB
                         net (fo=0)                   0.000     1.893    hdmi_tmds_data_n[2]
    H20                                                               r  hdmi_tmds_data_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125m_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.978ns  (logic 0.977ns (99.898%)  route 0.001ns (0.102%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.397ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         0.546     0.887    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.167 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     0.315    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_125m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clkout1_buf/O
                         net (fo=8, routed)           0.578     0.919    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_b/clk_x5
    OLOGIC_X0Y64         OSERDESE2                                    r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y64         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     1.096 r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001     1.097    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/TMDSINT_0
    G19                  OBUFDS (Prop_obufds_I_O)     0.800     1.897 r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/OBUFDS_B/O
                         net (fo=0)                   0.000     1.897    hdmi_tmds_data_p[0]
    G19                                                               r  hdmi_tmds_data_p[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125m_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.979ns  (logic 0.978ns (99.898%)  route 0.001ns (0.102%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.397ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         0.546     0.887    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.167 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     0.315    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_125m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clkout1_buf/O
                         net (fo=8, routed)           0.578     0.919    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_b/clk_x5
    OLOGIC_X0Y64         OSERDESE2                                    r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y64         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     1.096 r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001     1.097    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/TMDSINT_0
    G19                  OBUFDS (Prop_obufds_I_OB)    0.801     1.898 r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/OBUFDS_B/OB
                         net (fo=0)                   0.000     1.898    hdmi_tmds_data_n[0]
    G20                                                               r  hdmi_tmds_data_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125m_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.988ns  (logic 0.987ns (99.899%)  route 0.001ns (0.101%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.397ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         0.546     0.887    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.167 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     0.315    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_125m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clkout1_buf/O
                         net (fo=8, routed)           0.573     0.914    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_clk/clk_x5
    OLOGIC_X0Y72         OSERDESE2                                    r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y72         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     1.091 r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001     1.092    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/tmdsclk
    J18                  OBUFDS (Prop_obufds_I_O)     0.810     1.902 r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/OBUFDS_CLK/O
                         net (fo=0)                   0.000     1.902    hdmi_tmds_clk_p
    J18                                                               r  hdmi_tmds_clk_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125m_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.989ns  (logic 0.988ns (99.899%)  route 0.001ns (0.101%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.397ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         0.546     0.887    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.167 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     0.315    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_125m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clkout1_buf/O
                         net (fo=8, routed)           0.573     0.914    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_clk/clk_x5
    OLOGIC_X0Y72         OSERDESE2                                    r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y72         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     1.091 r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001     1.092    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/tmdsclk
    J18                  OBUFDS (Prop_obufds_I_OB)    0.811     1.903 r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/OBUFDS_CLK/OB
                         net (fo=0)                   0.000     1.903    hdmi_tmds_clk_n
    H18                                                               r  hdmi_tmds_clk_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125m_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.998ns  (logic 0.997ns (99.900%)  route 0.001ns (0.100%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.397ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         0.546     0.887    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.167 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     0.315    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_125m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clkout1_buf/O
                         net (fo=8, routed)           0.574     0.915    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_g/clk_x5
    OLOGIC_X0Y80         OSERDESE2                                    r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y80         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     1.092 r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001     1.093    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/TMDSINT_1
    K19                  OBUFDS (Prop_obufds_I_O)     0.820     1.912 r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/OBUFDS_G/O
                         net (fo=0)                   0.000     1.912    hdmi_tmds_data_p[1]
    K19                                                               r  hdmi_tmds_data_p[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_125m_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.999ns  (logic 0.998ns (99.900%)  route 0.001ns (0.100%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.397ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         0.546     0.887    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.167 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     0.315    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_125m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clkout1_buf/O
                         net (fo=8, routed)           0.574     0.915    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_g/clk_x5
    OLOGIC_X0Y80         OSERDESE2                                    r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y80         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     1.092 r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001     1.093    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/TMDSINT_1
    K19                  OBUFDS (Prop_obufds_I_OB)    0.821     1.913 r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/OBUFDS_G/OB
                         net (fo=0)                   0.000     1.913    hdmi_tmds_data_n[1]
    J19                                                               r  hdmi_tmds_data_n[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_200mhz_clk_wiz_0
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/dout_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Interconn0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.372ns  (logic 4.078ns (55.316%)  route 3.294ns (44.684%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.392ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.305ns
    Phase Error              (PE):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         1.677     2.985    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -0.553 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.207    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_200mhz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clkout2_buf/O
                         net (fo=28, routed)          1.673     2.981    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/CLK
    SLICE_X21Y6          FDRE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/dout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y6          FDRE (Prop_fdre_C_Q)         0.456     3.437 r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/dout_reg/Q
                         net (fo=2, routed)           3.294     6.731    Interconn0_OBUF
    Y16                  OBUF (Prop_obuf_I_O)         3.622    10.353 r  Interconn0_OBUF_inst/O
                         net (fo=0)                   0.000    10.353    Interconn0
    Y16                                                               r  Interconn0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/dout_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Interconn1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.412ns  (logic 3.987ns (62.176%)  route 2.425ns (37.824%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.392ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.305ns
    Phase Error              (PE):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         1.677     2.985    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -0.553 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.207    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_200mhz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clkout2_buf/O
                         net (fo=28, routed)          1.674     2.982    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/CLK
    SLICE_X18Y5          FDRE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/dout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y5          FDRE (Prop_fdre_C_Q)         0.456     3.438 r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/dout_reg/Q
                         net (fo=2, routed)           2.425     5.863    Interconn1_OBUF
    W16                  OBUF (Prop_obuf_I_O)         3.531     9.394 r  Interconn1_OBUF_inst/O
                         net (fo=0)                   0.000     9.394    Interconn1
    W16                                                               r  Interconn1 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/dout_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Interconn1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.046ns  (logic 1.373ns (67.090%)  route 0.673ns (32.910%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.392ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.305ns
    Phase Error              (PE):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         0.546     0.887    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.167 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.315    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_200mhz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clkout2_buf/O
                         net (fo=28, routed)          0.563     0.904    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/CLK
    SLICE_X18Y5          FDRE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/dout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y5          FDRE (Prop_fdre_C_Q)         0.141     1.045 r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/dout_reg/Q
                         net (fo=2, routed)           0.673     1.718    Interconn1_OBUF
    W16                  OBUF (Prop_obuf_I_O)         1.232     2.950 r  Interconn1_OBUF_inst/O
                         net (fo=0)                   0.000     2.950    Interconn1
    W16                                                               r  Interconn1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/dout_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhz_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Interconn0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.613ns  (logic 1.463ns (55.985%)  route 1.150ns (44.015%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.392ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.305ns
    Phase Error              (PE):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         0.546     0.887    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.167 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.315    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_200mhz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clkout2_buf/O
                         net (fo=28, routed)          0.560     0.901    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/CLK
    SLICE_X21Y6          FDRE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/dout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y6          FDRE (Prop_fdre_C_Q)         0.141     1.042 r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/dout_reg/Q
                         net (fo=2, routed)           1.150     2.191    Interconn0_OBUF
    Y16                  OBUF (Prop_obuf_I_O)         1.322     3.513 r  Interconn0_OBUF_inst/O
                         net (fo=0)                   0.000     3.513    Interconn0
    Y16                                                               r  Interconn0 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.538ns  (logic 0.101ns (2.855%)  route 3.437ns (97.145%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.380ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    PS7_X0Y0             PS7                          0.000    20.000 f  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207    21.207    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    21.308 f  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         1.677    22.985    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.538    19.447 f  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.760    21.207    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    21.308 f  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clkf_buf/O
                         net (fo=1, routed)           1.677    22.985    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.053ns  (logic 0.026ns (2.468%)  route 1.028ns (97.532%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.380ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         0.546     0.887    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.053    -0.167 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.482     0.315    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clkf_buf/O
                         net (fo=1, routed)           0.546     0.887    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_200mhz_clk_wiz_0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 zynq7010_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[2]
                            (internal pin)
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/dout_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhz_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.521ns  (logic 1.307ns (15.338%)  route 7.214ns (84.662%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT6=2)
  Clock Uncertainty:      0.392ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.305ns
    Phase Error              (PE):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[2]
                         net (fo=29, routed)          5.533     5.533    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/out_volume_shift[2]
    SLICE_X16Y4          LUT6 (Prop_lut6_I4_O)        0.124     5.657 r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/dout0_carry_i_15__0/O
                         net (fo=4, routed)           0.637     6.293    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/dout0_carry_i_15__0_n_0
    SLICE_X12Y5          LUT6 (Prop_lut6_I4_O)        0.124     6.417 r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/dout0_carry_i_3__0/O
                         net (fo=1, routed)           0.605     7.023    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/dout0_carry_i_3__0_n_0
    SLICE_X16Y5          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.543 r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/dout0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.543    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/dout0_carry_n_0
    SLICE_X16Y6          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.772 r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/dout0_carry__0/CO[2]
                         net (fo=1, routed)           0.440     8.211    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/p_1_in
    SLICE_X18Y5          LUT3 (Prop_lut3_I0_O)        0.310     8.521 r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/dout_i_1__0/O
                         net (fo=1, routed)           0.000     8.521    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/dout_i_1__0_n_0
    SLICE_X18Y5          FDRE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/dout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     1.101    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         1.487     2.679    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    -0.498 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     1.101    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_200mhz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.192 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clkout2_buf/O
                         net (fo=28, routed)          1.500     2.692    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/CLK
    SLICE_X18Y5          FDRE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/dout_reg/C

Slack:                    inf
  Source:                 zynq7010_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[2]
                            (internal pin)
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/dout_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhz_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.806ns  (logic 1.183ns (15.155%)  route 6.623ns (84.845%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.392ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.305ns
    Phase Error              (PE):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[2]
                         net (fo=29, routed)          5.372     5.372    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/out_volume_shift[2]
    SLICE_X18Y4          LUT5 (Prop_lut5_I3_O)        0.124     5.496 r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/dout0_carry_i_11/O
                         net (fo=4, routed)           0.622     6.118    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/dout0_carry_i_11_n_0
    SLICE_X21Y3          LUT6 (Prop_lut6_I4_O)        0.124     6.242 r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/dout0_carry_i_1/O
                         net (fo=1, routed)           0.333     6.575    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/dout0_carry_i_1_n_0
    SLICE_X20Y5          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     6.971 r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/dout0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.971    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/dout0_carry_n_0
    SLICE_X20Y6          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.200 r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/dout0_carry__0/CO[2]
                         net (fo=1, routed)           0.296     7.496    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/p_1_in
    SLICE_X21Y6          LUT3 (Prop_lut3_I0_O)        0.310     7.806 r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/dout_i_1/O
                         net (fo=1, routed)           0.000     7.806    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/dout_i_1_n_0
    SLICE_X21Y6          FDRE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/dout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     1.101    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         1.487     2.679    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    -0.498 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     1.101    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_200mhz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.192 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clkout2_buf/O
                         net (fo=28, routed)          1.499     2.691    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/CLK
    SLICE_X21Y6          FDRE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/dout_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 zynq7010_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[2]
                            (internal pin)
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/dout_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhz_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.292ns  (logic 0.362ns (15.795%)  route 1.930ns (84.205%))
  Logic Levels:           4  (CARRY4=1 LUT3=2 LUT5=1)
  Clock Uncertainty:      0.392ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.305ns
    Phase Error              (PE):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[2]
                         net (fo=29, routed)          1.457     1.457    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/out_volume_shift[2]
    SLICE_X12Y5          LUT5 (Prop_lut5_I3_O)        0.045     1.502 r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/dout0_carry__0_i_10__0/O
                         net (fo=1, routed)           0.310     1.812    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/dout0_carry__0_i_10__0_n_0
    SLICE_X16Y6          LUT3 (Prop_lut3_I0_O)        0.045     1.857 r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/dout0_carry__0_i_4__0/O
                         net (fo=1, routed)           0.000     1.857    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/dout0_carry__0_i_4__0_n_0
    SLICE_X16Y6          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.162     2.019 r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/dout0_carry__0/CO[2]
                         net (fo=1, routed)           0.163     2.182    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/p_1_in
    SLICE_X18Y5          LUT3 (Prop_lut3_I0_O)        0.110     2.292 r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/dout_i_1__0/O
                         net (fo=1, routed)           0.000     2.292    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/dout_i_1__0_n_0
    SLICE_X18Y5          FDRE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/dout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         0.812     1.182    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.187 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528     0.341    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_200mhz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clkout2_buf/O
                         net (fo=28, routed)          0.831     1.201    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/CLK
    SLICE_X18Y5          FDRE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_right/dout_reg/C

Slack:                    inf
  Source:                 zynq7010_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[0]
                            (internal pin)
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/dout_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhz_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.377ns  (logic 0.324ns (13.628%)  route 2.053ns (86.372%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.392ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.305ns
    Phase Error              (PE):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[0]
                         net (fo=28, routed)          1.796     1.796    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/out_volume_shift[0]
    SLICE_X19Y6          LUT5 (Prop_lut5_I1_O)        0.045     1.841 f  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/dout0_carry__0_i_7/O
                         net (fo=2, routed)           0.150     1.991    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/dout0_carry__0_i_7_n_0
    SLICE_X20Y6          LUT4 (Prop_lut4_I3_O)        0.048     2.039 r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/dout0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     2.039    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/dout0_carry__0_i_1_n_0
    SLICE_X20Y6          CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.121     2.160 r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/dout0_carry__0/CO[2]
                         net (fo=1, routed)           0.108     2.267    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/p_1_in
    SLICE_X21Y6          LUT3 (Prop_lut3_I0_O)        0.110     2.377 r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/dout_i_1/O
                         net (fo=1, routed)           0.000     2.377    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/dout_i_1_n_0
    SLICE_X21Y6          FDRE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/dout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         0.812     1.182    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.187 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528     0.341    zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clk_200mhz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/clkout2_buf/O
                         net (fo=28, routed)          0.830     1.200    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/CLK
    SLICE_X21Y6          FDRE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/pwm_left/dout_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay            69 Endpoints
Min Delay            69 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 zynq7010_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[10]
                            (internal pin)
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/axi_addr_base_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.058ns  (logic 0.476ns (7.857%)  route 5.582ns (92.143%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[10]
                         net (fo=22, routed)          4.999     4.999    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/fb1_use_alt
    SLICE_X34Y9          LUT3 (Prop_lut3_I0_O)        0.148     5.147 r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/axi_addr_base[21]_i_3/O
                         net (fo=1, routed)           0.583     5.730    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/axi_addr_base[21]_i_3_n_0
    SLICE_X33Y9          LUT6 (Prop_lut6_I5_O)        0.328     6.058 r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/axi_addr_base[21]_i_1/O
                         net (fo=1, routed)           0.000     6.058    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/p_4_out[21]
    SLICE_X33Y9          FDRE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/axi_addr_base_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        1.498     2.690    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X33Y9          FDRE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/axi_addr_base_reg[21]/C

Slack:                    inf
  Source:                 zynq7010_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[10]
                            (internal pin)
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/axi_addr_base_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.053ns  (logic 0.248ns (4.097%)  route 5.805ns (95.903%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  zynq7010_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[10]
                         net (fo=22, routed)          4.999     4.999    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/fb1_use_alt
    SLICE_X34Y9          LUT3 (Prop_lut3_I1_O)        0.124     5.123 r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/axi_addr_base[15]_i_3/O
                         net (fo=1, routed)           0.806     5.929    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/axi_addr_base[15]_i_3_n_0
    SLICE_X34Y7          LUT6 (Prop_lut6_I5_O)        0.124     6.053 r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/axi_addr_base[15]_i_1/O
                         net (fo=1, routed)           0.000     6.053    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/p_4_out[15]
    SLICE_X34Y7          FDRE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/axi_addr_base_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        1.499     2.691    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X34Y7          FDRE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/axi_addr_base_reg[15]/C

Slack:                    inf
  Source:                 zynq7010_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[10]
                            (internal pin)
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/axi_addr_base_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.275ns  (logic 0.124ns (2.351%)  route 5.151ns (97.649%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[10]
                         net (fo=22, routed)          5.151     5.151    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/fb1_use_alt
    SLICE_X33Y8          LUT6 (Prop_lut6_I1_O)        0.124     5.275 r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/axi_addr_base[19]_i_1/O
                         net (fo=1, routed)           0.000     5.275    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/p_4_out[19]
    SLICE_X33Y8          FDRE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/axi_addr_base_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        1.499     2.691    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X33Y8          FDRE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/axi_addr_base_reg[19]/C

Slack:                    inf
  Source:                 zynq7010_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[10]
                            (internal pin)
  Destination:            zynq7010_i/render_2d_0/inst/vram_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][8]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.189ns  (logic 0.124ns (2.389%)  route 5.065ns (97.611%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[10]
                         net (fo=22, routed)          4.436     4.436    zynq7010_i/render_2d_0/inst/vram_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/fb1_alt[0]
    SLICE_X28Y18         LUT3 (Prop_lut3_I1_O)        0.124     4.560 r  zynq7010_i/render_2d_0/inst/vram_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][8]_srl4_i_1/O
                         net (fo=1, routed)           0.630     5.189    zynq7010_i/render_2d_0/inst/vram_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][8]_srl4_i_1_n_9
    SLICE_X30Y16         SRL16E                                       r  zynq7010_i/render_2d_0/inst/vram_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][8]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        1.492     2.684    zynq7010_i/render_2d_0/inst/vram_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/ap_clk
    SLICE_X30Y16         SRL16E                                       r  zynq7010_i/render_2d_0/inst/vram_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][8]_srl4/CLK

Slack:                    inf
  Source:                 zynq7010_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[10]
                            (internal pin)
  Destination:            zynq7010_i/render_2d_0/inst/vram_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][18]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.157ns  (logic 0.124ns (2.404%)  route 5.033ns (97.596%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[10]
                         net (fo=22, routed)          4.261     4.261    zynq7010_i/render_2d_0/inst/vram_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/fb1_alt[0]
    SLICE_X28Y18         LUT3 (Prop_lut3_I1_O)        0.124     4.385 r  zynq7010_i/render_2d_0/inst/vram_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][18]_srl4_i_1/O
                         net (fo=1, routed)           0.772     5.157    zynq7010_i/render_2d_0/inst/vram_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][18]_srl4_i_1_n_9
    SLICE_X30Y17         SRL16E                                       r  zynq7010_i/render_2d_0/inst/vram_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][18]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        1.491     2.683    zynq7010_i/render_2d_0/inst/vram_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/ap_clk
    SLICE_X30Y17         SRL16E                                       r  zynq7010_i/render_2d_0/inst/vram_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][18]_srl4/CLK

Slack:                    inf
  Source:                 zynq7010_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[10]
                            (internal pin)
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/axi_addr_base_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.130ns  (logic 0.124ns (2.417%)  route 5.006ns (97.583%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  zynq7010_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[10]
                         net (fo=22, routed)          5.006     5.006    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/fb1_use_alt
    SLICE_X33Y8          LUT6 (Prop_lut6_I5_O)        0.124     5.130 r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/axi_addr_base[17]_i_1/O
                         net (fo=1, routed)           0.000     5.130    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/p_4_out[17]
    SLICE_X33Y8          FDRE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/axi_addr_base_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        1.499     2.691    zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X33Y8          FDRE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/axi4_fbreader_to_hdmi_v1_0_M00_AXI_inst/axi_addr_base_reg[17]/C

Slack:                    inf
  Source:                 zynq7010_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[10]
                            (internal pin)
  Destination:            zynq7010_i/render_2d_0/inst/vram_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][13]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.116ns  (logic 0.150ns (2.932%)  route 4.966ns (97.068%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[10]
                         net (fo=22, routed)          4.348     4.348    zynq7010_i/render_2d_0/inst/vram_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/fb1_alt[0]
    SLICE_X27Y17         LUT3 (Prop_lut3_I1_O)        0.150     4.498 r  zynq7010_i/render_2d_0/inst/vram_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][13]_srl4_i_1/O
                         net (fo=1, routed)           0.617     5.116    zynq7010_i/render_2d_0/inst/vram_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][13]_srl4_i_1_n_9
    SLICE_X30Y17         SRL16E                                       r  zynq7010_i/render_2d_0/inst/vram_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][13]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        1.491     2.683    zynq7010_i/render_2d_0/inst/vram_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/ap_clk
    SLICE_X30Y17         SRL16E                                       r  zynq7010_i/render_2d_0/inst/vram_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][13]_srl4/CLK

Slack:                    inf
  Source:                 zynq7010_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[10]
                            (internal pin)
  Destination:            zynq7010_i/render_2d_0/inst/vram_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][9]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.072ns  (logic 0.153ns (3.016%)  route 4.919ns (96.984%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[10]
                         net (fo=22, routed)          4.436     4.436    zynq7010_i/render_2d_0/inst/vram_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/fb1_alt[0]
    SLICE_X28Y18         LUT3 (Prop_lut3_I1_O)        0.153     4.589 r  zynq7010_i/render_2d_0/inst/vram_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][9]_srl4_i_1/O
                         net (fo=1, routed)           0.484     5.072    zynq7010_i/render_2d_0/inst/vram_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][9]_srl4_i_1_n_9
    SLICE_X30Y16         SRL16E                                       r  zynq7010_i/render_2d_0/inst/vram_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][9]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        1.492     2.684    zynq7010_i/render_2d_0/inst/vram_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/ap_clk
    SLICE_X30Y16         SRL16E                                       r  zynq7010_i/render_2d_0/inst/vram_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][9]_srl4/CLK

Slack:                    inf
  Source:                 zynq7010_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[10]
                            (internal pin)
  Destination:            zynq7010_i/render_2d_0/inst/vram_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][14]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.973ns  (logic 0.124ns (2.494%)  route 4.849ns (97.506%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[10]
                         net (fo=22, routed)          4.243     4.243    zynq7010_i/render_2d_0/inst/vram_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/fb1_alt[0]
    SLICE_X28Y19         LUT3 (Prop_lut3_I1_O)        0.124     4.367 r  zynq7010_i/render_2d_0/inst/vram_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][14]_srl4_i_1/O
                         net (fo=1, routed)           0.605     4.973    zynq7010_i/render_2d_0/inst/vram_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][14]_srl4_i_1_n_9
    SLICE_X30Y17         SRL16E                                       r  zynq7010_i/render_2d_0/inst/vram_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][14]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        1.491     2.683    zynq7010_i/render_2d_0/inst/vram_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/ap_clk
    SLICE_X30Y17         SRL16E                                       r  zynq7010_i/render_2d_0/inst/vram_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][14]_srl4/CLK

Slack:                    inf
  Source:                 zynq7010_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[10]
                            (internal pin)
  Destination:            zynq7010_i/render_2d_0/inst/lshr_ln_reg_2879_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.966ns  (logic 0.152ns (3.061%)  route 4.814ns (96.939%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  zynq7010_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[10]
                         net (fo=22, routed)          3.977     3.977    zynq7010_i/render_2d_0/inst/fb1_alt[0]
    SLICE_X27Y21         LUT2 (Prop_lut2_I1_O)        0.152     4.129 r  zynq7010_i/render_2d_0/inst/lshr_ln_reg_2879[19]_i_1/O
                         net (fo=16, routed)          0.838     4.966    zynq7010_i/render_2d_0/inst/lshr_ln_reg_28790
    SLICE_X27Y18         FDRE                                         r  zynq7010_i/render_2d_0/inst/lshr_ln_reg_2879_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        1.489     2.681    zynq7010_i/render_2d_0/inst/ap_clk
    SLICE_X27Y18         FDRE                                         r  zynq7010_i/render_2d_0/inst/lshr_ln_reg_2879_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 zynq7010_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[11]
                            (internal pin)
  Destination:            zynq7010_i/render_2d_0/inst/ap_CS_fsm_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.289ns  (logic 0.045ns (3.492%)  route 1.244ns (96.508%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[11]
                         net (fo=4, routed)           1.244     1.244    zynq7010_i/render_2d_0/inst/ap_start
    SLICE_X19Y33         LUT4 (Prop_lut4_I2_O)        0.045     1.289 r  zynq7010_i/render_2d_0/inst/ap_CS_fsm[1]_i_1/O
                         net (fo=1, routed)           0.000     1.289    zynq7010_i/render_2d_0/inst/ap_NS_fsm[1]
    SLICE_X19Y33         FDRE                                         r  zynq7010_i/render_2d_0/inst/ap_CS_fsm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        0.824     1.194    zynq7010_i/render_2d_0/inst/ap_clk
    SLICE_X19Y33         FDRE                                         r  zynq7010_i/render_2d_0/inst/ap_CS_fsm_reg[1]/C

Slack:                    inf
  Source:                 zynq7010_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[11]
                            (internal pin)
  Destination:            zynq7010_i/render_2d_0/inst/ap_CS_fsm_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.417ns  (logic 0.045ns (3.176%)  route 1.372ns (96.824%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  zynq7010_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[11]
                         net (fo=4, routed)           1.223     1.223    zynq7010_i/render_2d_0/inst/ap_start
    SLICE_X19Y33         LUT4 (Prop_lut4_I0_O)        0.045     1.268 r  zynq7010_i/render_2d_0/inst/ap_CS_fsm[0]_i_1/O
                         net (fo=1, routed)           0.149     1.417    zynq7010_i/render_2d_0/inst/ap_NS_fsm[0]
    SLICE_X19Y33         FDSE                                         r  zynq7010_i/render_2d_0/inst/ap_CS_fsm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        0.824     1.194    zynq7010_i/render_2d_0/inst/ap_clk
    SLICE_X19Y33         FDSE                                         r  zynq7010_i/render_2d_0/inst/ap_CS_fsm_reg[0]/C

Slack:                    inf
  Source:                 zynq7010_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[11]
                            (internal pin)
  Destination:            zynq7010_i/render_2d_0/inst/i_fu_294_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.564ns  (logic 0.045ns (2.877%)  route 1.519ns (97.123%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[11]
                         net (fo=4, routed)           1.236     1.236    zynq7010_i/render_2d_0/inst/ap_start
    SLICE_X19Y33         LUT2 (Prop_lut2_I0_O)        0.045     1.281 r  zynq7010_i/render_2d_0/inst/i_fu_294[7]_i_1/O
                         net (fo=8, routed)           0.283     1.564    zynq7010_i/render_2d_0/inst/ap_NS_fsm127_out
    SLICE_X14Y29         FDRE                                         r  zynq7010_i/render_2d_0/inst/i_fu_294_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        0.820     1.190    zynq7010_i/render_2d_0/inst/ap_clk
    SLICE_X14Y29         FDRE                                         r  zynq7010_i/render_2d_0/inst/i_fu_294_reg[0]/C

Slack:                    inf
  Source:                 zynq7010_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[11]
                            (internal pin)
  Destination:            zynq7010_i/render_2d_0/inst/i_fu_294_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.564ns  (logic 0.045ns (2.877%)  route 1.519ns (97.123%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[11]
                         net (fo=4, routed)           1.236     1.236    zynq7010_i/render_2d_0/inst/ap_start
    SLICE_X19Y33         LUT2 (Prop_lut2_I0_O)        0.045     1.281 r  zynq7010_i/render_2d_0/inst/i_fu_294[7]_i_1/O
                         net (fo=8, routed)           0.283     1.564    zynq7010_i/render_2d_0/inst/ap_NS_fsm127_out
    SLICE_X14Y29         FDRE                                         r  zynq7010_i/render_2d_0/inst/i_fu_294_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        0.820     1.190    zynq7010_i/render_2d_0/inst/ap_clk
    SLICE_X14Y29         FDRE                                         r  zynq7010_i/render_2d_0/inst/i_fu_294_reg[1]/C

Slack:                    inf
  Source:                 zynq7010_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[11]
                            (internal pin)
  Destination:            zynq7010_i/render_2d_0/inst/i_fu_294_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.564ns  (logic 0.045ns (2.877%)  route 1.519ns (97.123%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[11]
                         net (fo=4, routed)           1.236     1.236    zynq7010_i/render_2d_0/inst/ap_start
    SLICE_X19Y33         LUT2 (Prop_lut2_I0_O)        0.045     1.281 r  zynq7010_i/render_2d_0/inst/i_fu_294[7]_i_1/O
                         net (fo=8, routed)           0.283     1.564    zynq7010_i/render_2d_0/inst/ap_NS_fsm127_out
    SLICE_X14Y29         FDRE                                         r  zynq7010_i/render_2d_0/inst/i_fu_294_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        0.820     1.190    zynq7010_i/render_2d_0/inst/ap_clk
    SLICE_X14Y29         FDRE                                         r  zynq7010_i/render_2d_0/inst/i_fu_294_reg[2]/C

Slack:                    inf
  Source:                 zynq7010_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[11]
                            (internal pin)
  Destination:            zynq7010_i/render_2d_0/inst/i_fu_294_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.564ns  (logic 0.045ns (2.877%)  route 1.519ns (97.123%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[11]
                         net (fo=4, routed)           1.236     1.236    zynq7010_i/render_2d_0/inst/ap_start
    SLICE_X19Y33         LUT2 (Prop_lut2_I0_O)        0.045     1.281 r  zynq7010_i/render_2d_0/inst/i_fu_294[7]_i_1/O
                         net (fo=8, routed)           0.283     1.564    zynq7010_i/render_2d_0/inst/ap_NS_fsm127_out
    SLICE_X14Y29         FDRE                                         r  zynq7010_i/render_2d_0/inst/i_fu_294_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        0.820     1.190    zynq7010_i/render_2d_0/inst/ap_clk
    SLICE_X14Y29         FDRE                                         r  zynq7010_i/render_2d_0/inst/i_fu_294_reg[3]/C

Slack:                    inf
  Source:                 zynq7010_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[11]
                            (internal pin)
  Destination:            zynq7010_i/render_2d_0/inst/i_fu_294_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.564ns  (logic 0.045ns (2.877%)  route 1.519ns (97.123%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[11]
                         net (fo=4, routed)           1.236     1.236    zynq7010_i/render_2d_0/inst/ap_start
    SLICE_X19Y33         LUT2 (Prop_lut2_I0_O)        0.045     1.281 r  zynq7010_i/render_2d_0/inst/i_fu_294[7]_i_1/O
                         net (fo=8, routed)           0.283     1.564    zynq7010_i/render_2d_0/inst/ap_NS_fsm127_out
    SLICE_X14Y29         FDRE                                         r  zynq7010_i/render_2d_0/inst/i_fu_294_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        0.820     1.190    zynq7010_i/render_2d_0/inst/ap_clk
    SLICE_X14Y29         FDRE                                         r  zynq7010_i/render_2d_0/inst/i_fu_294_reg[4]/C

Slack:                    inf
  Source:                 zynq7010_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[11]
                            (internal pin)
  Destination:            zynq7010_i/render_2d_0/inst/i_fu_294_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.564ns  (logic 0.045ns (2.877%)  route 1.519ns (97.123%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[11]
                         net (fo=4, routed)           1.236     1.236    zynq7010_i/render_2d_0/inst/ap_start
    SLICE_X19Y33         LUT2 (Prop_lut2_I0_O)        0.045     1.281 r  zynq7010_i/render_2d_0/inst/i_fu_294[7]_i_1/O
                         net (fo=8, routed)           0.283     1.564    zynq7010_i/render_2d_0/inst/ap_NS_fsm127_out
    SLICE_X14Y29         FDRE                                         r  zynq7010_i/render_2d_0/inst/i_fu_294_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        0.820     1.190    zynq7010_i/render_2d_0/inst/ap_clk
    SLICE_X14Y29         FDRE                                         r  zynq7010_i/render_2d_0/inst/i_fu_294_reg[5]/C

Slack:                    inf
  Source:                 zynq7010_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[11]
                            (internal pin)
  Destination:            zynq7010_i/render_2d_0/inst/i_fu_294_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.564ns  (logic 0.045ns (2.877%)  route 1.519ns (97.123%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[11]
                         net (fo=4, routed)           1.236     1.236    zynq7010_i/render_2d_0/inst/ap_start
    SLICE_X19Y33         LUT2 (Prop_lut2_I0_O)        0.045     1.281 r  zynq7010_i/render_2d_0/inst/i_fu_294[7]_i_1/O
                         net (fo=8, routed)           0.283     1.564    zynq7010_i/render_2d_0/inst/ap_NS_fsm127_out
    SLICE_X14Y29         FDRE                                         r  zynq7010_i/render_2d_0/inst/i_fu_294_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        0.820     1.190    zynq7010_i/render_2d_0/inst/ap_clk
    SLICE_X14Y29         FDRE                                         r  zynq7010_i/render_2d_0/inst/i_fu_294_reg[6]/C

Slack:                    inf
  Source:                 zynq7010_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[11]
                            (internal pin)
  Destination:            zynq7010_i/render_2d_0/inst/i_fu_294_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.564ns  (logic 0.045ns (2.877%)  route 1.519ns (97.123%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[11]
                         net (fo=4, routed)           1.236     1.236    zynq7010_i/render_2d_0/inst/ap_start
    SLICE_X19Y33         LUT2 (Prop_lut2_I0_O)        0.045     1.281 r  zynq7010_i/render_2d_0/inst/i_fu_294[7]_i_1/O
                         net (fo=8, routed)           0.283     1.564    zynq7010_i/render_2d_0/inst/ap_NS_fsm127_out
    SLICE_X14Y29         FDRE                                         r  zynq7010_i/render_2d_0/inst/i_fu_294_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4629, routed)        0.820     1.190    zynq7010_i/render_2d_0/inst/ap_clk
    SLICE_X14Y29         FDRE                                         r  zynq7010_i/render_2d_0/inst/i_fu_294_reg[7]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_1

Max Delay            50 Endpoints
Min Delay            50 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_g/oserdes_m/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.640ns  (logic 0.124ns (1.868%)  route 6.516ns (98.132%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           1.866     1.866    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/locked
    SLICE_X40Y41         LUT2 (Prop_lut2_I1_O)        0.124     1.990 r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          4.650     6.640    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_g/AR[0]
    OLOGIC_X0Y80         OSERDESE2                                    r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_g/oserdes_m/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     1.101    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         1.535     2.727    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_g/clk_25m
    OLOGIC_X0Y80         OSERDESE2                                    r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_g/oserdes_m/CLKDIV

Slack:                    inf
  Source:                 zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_g/oserdes_s/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.501ns  (logic 0.124ns (1.907%)  route 6.377ns (98.093%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           1.866     1.866    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/locked
    SLICE_X40Y41         LUT2 (Prop_lut2_I1_O)        0.124     1.990 r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          4.512     6.501    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_g/AR[0]
    OLOGIC_X0Y79         OSERDESE2                                    r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_g/oserdes_s/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     1.101    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         1.535     2.727    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_g/clk_25m
    OLOGIC_X0Y79         OSERDESE2                                    r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_g/oserdes_s/CLKDIV

Slack:                    inf
  Source:                 zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_clk/oserdes_m/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.123ns  (logic 0.124ns (2.025%)  route 5.999ns (97.975%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           1.866     1.866    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/locked
    SLICE_X40Y41         LUT2 (Prop_lut2_I1_O)        0.124     1.990 r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          4.134     6.123    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_clk/AR[0]
    OLOGIC_X0Y72         OSERDESE2                                    r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_clk/oserdes_m/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     1.101    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         1.534     2.726    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_clk/clk_25m
    OLOGIC_X0Y72         OSERDESE2                                    r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_clk/oserdes_m/CLKDIV

Slack:                    inf
  Source:                 zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_r/oserdes_m/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.093ns  (logic 0.124ns (2.035%)  route 5.969ns (97.965%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           1.866     1.866    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/locked
    SLICE_X40Y41         LUT2 (Prop_lut2_I1_O)        0.124     1.990 r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          4.103     6.093    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_r/AR[0]
    OLOGIC_X0Y66         OSERDESE2                                    r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_r/oserdes_m/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     1.101    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         1.539     2.731    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_r/clk_25m
    OLOGIC_X0Y66         OSERDESE2                                    r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_r/oserdes_m/CLKDIV

Slack:                    inf
  Source:                 zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_clk/oserdes_s/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.985ns  (logic 0.124ns (2.072%)  route 5.861ns (97.928%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           1.866     1.866    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/locked
    SLICE_X40Y41         LUT2 (Prop_lut2_I1_O)        0.124     1.990 r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          3.995     5.985    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_clk/AR[0]
    OLOGIC_X0Y71         OSERDESE2                                    r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_clk/oserdes_s/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     1.101    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         1.534     2.726    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_clk/clk_25m
    OLOGIC_X0Y71         OSERDESE2                                    r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_clk/oserdes_s/CLKDIV

Slack:                    inf
  Source:                 zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_r/oserdes_s/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.952ns  (logic 0.124ns (2.083%)  route 5.828ns (97.917%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           1.866     1.866    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/locked
    SLICE_X40Y41         LUT2 (Prop_lut2_I1_O)        0.124     1.990 r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          3.962     5.952    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_r/AR[0]
    OLOGIC_X0Y65         OSERDESE2                                    r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_r/oserdes_s/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     1.101    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         1.539     2.731    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_r/clk_25m
    OLOGIC_X0Y65         OSERDESE2                                    r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/serial_r/oserdes_s/CLKDIV

Slack:                    inf
  Source:                 zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/dout_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.870ns  (logic 0.124ns (2.112%)  route 5.746ns (97.888%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           1.866     1.866    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/locked
    SLICE_X40Y41         LUT2 (Prop_lut2_I1_O)        0.124     1.990 f  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          3.881     5.870    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/AR[0]
    SLICE_X42Y66         FDCE                                         f  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     1.101    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         1.559     2.751    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/clk_25m
    SLICE_X42Y66         FDCE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/dout_reg[2]/C

Slack:                    inf
  Source:                 zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/dout_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.870ns  (logic 0.124ns (2.112%)  route 5.746ns (97.888%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           1.866     1.866    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/locked
    SLICE_X40Y41         LUT2 (Prop_lut2_I1_O)        0.124     1.990 f  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          3.881     5.870    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/AR[0]
    SLICE_X42Y66         FDCE                                         f  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     1.101    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         1.559     2.751    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/clk_25m
    SLICE_X42Y66         FDCE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/dout_reg[3]/C

Slack:                    inf
  Source:                 zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/dout_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.870ns  (logic 0.124ns (2.112%)  route 5.746ns (97.888%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           1.866     1.866    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/locked
    SLICE_X40Y41         LUT2 (Prop_lut2_I1_O)        0.124     1.990 f  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          3.881     5.870    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/AR[0]
    SLICE_X42Y66         FDCE                                         f  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/dout_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     1.101    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         1.559     2.751    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/clk_25m
    SLICE_X42Y66         FDCE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/dout_reg[4]/C

Slack:                    inf
  Source:                 zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/dout_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.870ns  (logic 0.124ns (2.112%)  route 5.746ns (97.888%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           1.866     1.866    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/locked
    SLICE_X40Y41         LUT2 (Prop_lut2_I1_O)        0.124     1.990 f  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          3.881     5.870    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/AR[0]
    SLICE_X42Y66         FDCE                                         f  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/dout_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     1.101    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         1.559     2.751    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/clk_25m
    SLICE_X42Y66         FDCE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/dout_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encb/cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.462ns  (logic 0.045ns (3.077%)  route 1.417ns (96.923%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.763     0.763    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/locked
    SLICE_X40Y41         LUT2 (Prop_lut2_I1_O)        0.045     0.808 f  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.655     1.462    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encb/AR[0]
    SLICE_X40Y52         FDCE                                         f  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encb/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         0.861     1.231    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encb/clk_25m
    SLICE_X40Y52         FDCE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encb/cnt_reg[4]/C

Slack:                    inf
  Source:                 zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encb/cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.464ns  (logic 0.045ns (3.074%)  route 1.419ns (96.926%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.763     0.763    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/locked
    SLICE_X40Y41         LUT2 (Prop_lut2_I1_O)        0.045     0.808 f  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.656     1.464    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encb/AR[0]
    SLICE_X42Y52         FDCE                                         f  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encb/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         0.861     1.231    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encb/clk_25m
    SLICE_X42Y52         FDCE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encb/cnt_reg[3]/C

Slack:                    inf
  Source:                 zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encb/dout_reg[8]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.466ns  (logic 0.045ns (3.069%)  route 1.421ns (96.931%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.763     0.763    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/locked
    SLICE_X40Y41         LUT2 (Prop_lut2_I1_O)        0.045     0.808 f  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.659     1.466    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encb/AR[0]
    SLICE_X42Y54         FDCE                                         f  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encb/dout_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         0.860     1.230    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encb/clk_25m
    SLICE_X42Y54         FDCE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encb/dout_reg[8]/C

Slack:                    inf
  Source:                 zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encb/dout_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.520ns  (logic 0.045ns (2.961%)  route 1.475ns (97.039%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.763     0.763    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/locked
    SLICE_X40Y41         LUT2 (Prop_lut2_I1_O)        0.045     0.808 f  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.712     1.520    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encb/AR[0]
    SLICE_X42Y55         FDCE                                         f  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encb/dout_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         0.860     1.230    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encb/clk_25m
    SLICE_X42Y55         FDCE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encb/dout_reg[5]/C

Slack:                    inf
  Source:                 zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encb/dout_reg[9]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.520ns  (logic 0.045ns (2.961%)  route 1.475ns (97.039%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.763     0.763    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/locked
    SLICE_X40Y41         LUT2 (Prop_lut2_I1_O)        0.045     0.808 f  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.712     1.520    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encb/AR[0]
    SLICE_X42Y55         FDCE                                         f  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encb/dout_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         0.860     1.230    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encb/clk_25m
    SLICE_X42Y55         FDCE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encb/dout_reg[9]/C

Slack:                    inf
  Source:                 zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encb/cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.581ns  (logic 0.045ns (2.847%)  route 1.536ns (97.153%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.763     0.763    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/locked
    SLICE_X40Y41         LUT2 (Prop_lut2_I1_O)        0.045     0.808 f  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.773     1.581    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encb/AR[0]
    SLICE_X38Y52         FDCE                                         f  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encb/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         0.859     1.229    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encb/clk_25m
    SLICE_X38Y52         FDCE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encb/cnt_reg[1]/C

Slack:                    inf
  Source:                 zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encb/cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.581ns  (logic 0.045ns (2.847%)  route 1.536ns (97.153%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.763     0.763    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/locked
    SLICE_X40Y41         LUT2 (Prop_lut2_I1_O)        0.045     0.808 f  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.773     1.581    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encb/AR[0]
    SLICE_X39Y52         FDCE                                         f  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encb/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         0.859     1.229    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encb/clk_25m
    SLICE_X39Y52         FDCE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encb/cnt_reg[2]/C

Slack:                    inf
  Source:                 zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encb/dout_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.581ns  (logic 0.045ns (2.847%)  route 1.536ns (97.153%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.763     0.763    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/locked
    SLICE_X40Y41         LUT2 (Prop_lut2_I1_O)        0.045     0.808 f  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.773     1.581    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encb/AR[0]
    SLICE_X38Y52         FDCE                                         f  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encb/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         0.859     1.229    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encb/clk_25m
    SLICE_X38Y52         FDCE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encb/dout_reg[1]/C

Slack:                    inf
  Source:                 zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encb/dout_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.703ns  (logic 0.045ns (2.642%)  route 1.658ns (97.358%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.763     0.763    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/locked
    SLICE_X40Y41         LUT2 (Prop_lut2_I1_O)        0.045     0.808 f  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.896     1.703    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encb/AR[0]
    SLICE_X41Y54         FDCE                                         f  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encb/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         0.860     1.230    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encb/clk_25m
    SLICE_X41Y54         FDCE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encb/dout_reg[0]/C

Slack:                    inf
  Source:                 zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encb/dout_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.703ns  (logic 0.045ns (2.642%)  route 1.658ns (97.358%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  zynq7010_i/zynq7010_axi4_fbread/inst/main_clkgen/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.763     0.763    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/locked
    SLICE_X40Y41         LUT2 (Prop_lut2_I1_O)        0.045     0.808 f  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.896     1.703    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encb/AR[0]
    SLICE_X41Y54         FDCE                                         f  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encb/dout_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq7010_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    zynq7010_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zynq7010_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=189, routed)         0.860     1.230    zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encb/clk_25m
    SLICE_X41Y54         FDCE                                         r  zynq7010_i/zynq7010_axi4_fbread/inst/vga_to_hdmi/encb/dout_reg[4]/C





