{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1737732735771 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1737732735772 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 24 12:32:15 2025 " "Processing started: Fri Jan 24 12:32:15 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1737732735772 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732735772 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ConsoleFPGA -c ConsoleFPGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off ConsoleFPGA -c ConsoleFPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732735772 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1737732737632 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1737732737633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/uart/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/uart/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "modulos/UART/uart_tx.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/UART/uart_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732751402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732751402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/uart/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/uart/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "modulos/UART/uart_rx.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/UART/uart_rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732751408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732751408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/uart/uart_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/uart/uart_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_interface " "Found entity 1: uart_interface" {  } { { "modulos/UART/uart_interface.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/UART/uart_interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732751412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732751412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/uart/select_read.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/uart/select_read.v" { { "Info" "ISGN_ENTITY_NAME" "1 select_read " "Found entity 1: select_read" {  } { { "modulos/UART/select_read.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/UART/select_read.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732751415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732751415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/uart/baud_rate_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/uart/baud_rate_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 baud_rate_gen " "Found entity 1: baud_rate_gen" {  } { { "modulos/UART/baud_rate_gen.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/UART/baud_rate_gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732751420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732751420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/uart/modem_control.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/uart/modem_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 modem_control " "Found entity 1: modem_control" {  } { { "modulos/UART/modem_control.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/UART/modem_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732751424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732751424 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ALMOST_EMPTY almost_empty fifo_cir.v(6) " "Verilog HDL Declaration information at fifo_cir.v(6): object \"ALMOST_EMPTY\" differs only in case from object \"almost_empty\" in the same scope" {  } { { "modulos/UART/fifo_cir.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/UART/fifo_cir.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1737732751428 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ALMOST_FULL almost_full fifo_cir.v(4) " "Verilog HDL Declaration information at fifo_cir.v(4): object \"ALMOST_FULL\" differs only in case from object \"almost_full\" in the same scope" {  } { { "modulos/UART/fifo_cir.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/UART/fifo_cir.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1737732751429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/uart/fifo_cir.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/uart/fifo_cir.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_cir " "Found entity 1: fifo_cir" {  } { { "modulos/UART/fifo_cir.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/UART/fifo_cir.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732751430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732751430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/uart/uart_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/uart/uart_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_unit " "Found entity 1: uart_unit" {  } { { "modulos/UART/uart_unit.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/UART/uart_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732751434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732751434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/uart/interrupt_control.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/uart/interrupt_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 interrupt_control " "Found entity 1: interrupt_control" {  } { { "modulos/UART/interrupt_control.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/UART/interrupt_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732751440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732751440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/uart/reg_control.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/uart/reg_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_control " "Found entity 1: reg_control" {  } { { "modulos/UART/reg_control.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/UART/reg_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732751444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732751444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/module_io/edge_capture_clear.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/module_io/edge_capture_clear.v" { { "Info" "ISGN_ENTITY_NAME" "1 edge_capture_clear " "Found entity 1: edge_capture_clear" {  } { { "modulos/module_io/edge_capture_clear.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/module_io/edge_capture_clear.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732751458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732751458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/module_io/select_read_data.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/module_io/select_read_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 select_read_data " "Found entity 1: select_read_data" {  } { { "modulos/module_io/select_read_data.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/module_io/select_read_data.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732751472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732751472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/module_io/i_o_data.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/module_io/i_o_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 i_o_data " "Found entity 1: i_o_data" {  } { { "modulos/module_io/i_o_data.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/module_io/i_o_data.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732751488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732751488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/module_io/wr_pulse.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/module_io/wr_pulse.v" { { "Info" "ISGN_ENTITY_NAME" "1 wr_pulse " "Found entity 1: wr_pulse" {  } { { "modulos/module_io/wr_pulse.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/module_io/wr_pulse.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732751500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732751500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/module_io/top_input_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/module_io/top_input_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_input_controller " "Found entity 1: top_input_controller" {  } { { "modulos/module_io/top_input_controller.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/module_io/top_input_controller.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732751524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732751524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/module_io/controle.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/module_io/controle.v" { { "Info" "ISGN_ENTITY_NAME" "1 controle " "Found entity 1: controle" {  } { { "modulos/module_io/controle.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/module_io/controle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732751539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732751539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/module_io/select_data.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/module_io/select_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 select_data " "Found entity 1: select_data" {  } { { "modulos/module_io/select_data.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/module_io/select_data.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732751560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732751560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/module_io/opcode_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/module_io/opcode_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 opcode_controller " "Found entity 1: opcode_controller" {  } { { "modulos/module_io/opcode_controller.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/module_io/opcode_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732751575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732751575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/module_io/io_avalon_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/module_io/io_avalon_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 io_avalon_interface " "Found entity 1: io_avalon_interface" {  } { { "modulos/module_io/io_avalon_interface.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/module_io/io_avalon_interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732751591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732751591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/module_io/edge_detector.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/module_io/edge_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 edge_detector " "Found entity 1: edge_detector" {  } { { "modulos/module_io/edge_detector.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/module_io/edge_detector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732751611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732751611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/module_io/edge_capture.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/module_io/edge_capture.v" { { "Info" "ISGN_ENTITY_NAME" "1 edge_capture " "Found entity 1: edge_capture" {  } { { "modulos/module_io/edge_capture.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/module_io/edge_capture.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732751632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732751632 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "ArquiteturaCollenda.v(139) " "Verilog HDL Module Instantiation warning at ArquiteturaCollenda.v(139): ignored dangling comma in List of Port Connections" {  } { { "Arquitetura/ArquiteturaCollenda.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/ArquiteturaCollenda.v" 139 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1737732751639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura/arquiteturacollenda.v 1 1 " "Found 1 design units, including 1 entities, in source file arquitetura/arquiteturacollenda.v" { { "Info" "ISGN_ENTITY_NAME" "1 ArquiteturaCollenda " "Found entity 1: ArquiteturaCollenda" {  } { { "Arquitetura/ArquiteturaCollenda.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/ArquiteturaCollenda.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732751641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732751641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/co_processor/color_comparator.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/co_processor/color_comparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 color_comparator " "Found entity 1: color_comparator" {  } { { "modulos/Co_Processor/color_comparator.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Co_Processor/color_comparator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732751645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732751645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/co_processor/vertice_calculator.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/co_processor/vertice_calculator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vertice_calculator " "Found entity 1: vertice_calculator" {  } { { "modulos/Co_Processor/vertice_calculator.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Co_Processor/vertice_calculator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732751650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732751650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/co_processor/table_size.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/co_processor/table_size.v" { { "Info" "ISGN_ENTITY_NAME" "1 table_size " "Found entity 1: table_size" {  } { { "modulos/Co_Processor/table_size.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Co_Processor/table_size.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732751656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732751656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/co_processor/registers_file.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/co_processor/registers_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "modulos/Co_Processor/registers_file.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Co_Processor/registers_file.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732751661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732751661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/co_processor/pipeline_geometricforms.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/co_processor/pipeline_geometricforms.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipeline_geometricForms " "Found entity 1: pipeline_geometricForms" {  } { { "modulos/Co_Processor/pipeline_geometricForms.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Co_Processor/pipeline_geometricForms.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732751666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732751666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/co_processor/geometric_forms_processor.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/co_processor/geometric_forms_processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 geometric_Forms_Processor " "Found entity 1: geometric_Forms_Processor" {  } { { "modulos/Co_Processor/geometric_Forms_Processor.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Co_Processor/geometric_Forms_Processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732751674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732751674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/co_processor/determinants.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/co_processor/determinants.v" { { "Info" "ISGN_ENTITY_NAME" "1 determinants " "Found entity 1: determinants" {  } { { "modulos/Co_Processor/determinants.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Co_Processor/determinants.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732751680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732751680 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset RESET controls_pipeline.v(3) " "Verilog HDL Declaration information at controls_pipeline.v(3): object \"reset\" differs only in case from object \"RESET\" in the same scope" {  } { { "modulos/Co_Processor/controls_pipeline.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Co_Processor/controls_pipeline.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1737732751685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/co_processor/controls_pipeline.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/co_processor/controls_pipeline.v" { { "Info" "ISGN_ENTITY_NAME" "1 controls_pipeline " "Found entity 1: controls_pipeline" {  } { { "modulos/Co_Processor/controls_pipeline.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Co_Processor/controls_pipeline.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732751686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732751686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/written_pulse/written_pulse.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/written_pulse/written_pulse.v" { { "Info" "ISGN_ENTITY_NAME" "1 written_pulse " "Found entity 1: written_pulse" {  } { { "modulos/written_pulse/written_pulse.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/written_pulse/written_pulse.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732751691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732751691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/generator_rgb/rgb_out_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/generator_rgb/rgb_out_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 rgb_out_generator " "Found entity 1: rgb_out_generator" {  } { { "modulos/generator_rgb/rgb_out_generator.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/generator_rgb/rgb_out_generator.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732751696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732751696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/drawing_module/background_block/blockmodule.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/drawing_module/background_block/blockmodule.v" { { "Info" "ISGN_ENTITY_NAME" "1 BlockModule " "Found entity 1: BlockModule" {  } { { "modulos/Drawing_Module/background_block/BlockModule.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Drawing_Module/background_block/BlockModule.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732751701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732751701 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset RESET background_block.v(3) " "Verilog HDL Declaration information at background_block.v(3): object \"reset\" differs only in case from object \"RESET\" in the same scope" {  } { { "modulos/Drawing_Module/background_block/background_block.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Drawing_Module/background_block/background_block.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1737732751706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/drawing_module/background_block/background_block.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/drawing_module/background_block/background_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 background_block " "Found entity 1: background_block" {  } { { "modulos/Drawing_Module/background_block/background_block.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Drawing_Module/background_block/background_block.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732751707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732751707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/background_memory/back_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/background_memory/back_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 back_memory " "Found entity 1: back_memory" {  } { { "modulos/background_memory/back_memory.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/background_memory/back_memory.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732751712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732751712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/debounce/debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/debounce/debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 PushButton_Debouncer " "Found entity 1: PushButton_Debouncer" {  } { { "modulos/debounce/debounce.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/debounce/debounce.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732751717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732751717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/controlunit/controlunit_aux.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/controlunit/controlunit_aux.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit_aux " "Found entity 1: ControlUnit_aux" {  } { { "modulos/ControlUnit/ControlUnit_aux.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/ControlUnit/ControlUnit_aux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732751724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732751724 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "calculo_address_memory.v(37) " "Verilog HDL warning at calculo_address_memory.v(37): extended using \"x\" or \"z\"" {  } { { "modulos/sprite_memory/calculo_address_memory.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/sprite_memory/calculo_address_memory.v" 37 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737732751729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/sprite_memory/calculo_address_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/sprite_memory/calculo_address_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 calculo_address_memory " "Found entity 1: calculo_address_memory" {  } { { "modulos/sprite_memory/calculo_address_memory.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/sprite_memory/calculo_address_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732751730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732751730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/pulsecounter/pulsecounter.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/pulsecounter/pulsecounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 pulseCounter " "Found entity 1: pulseCounter" {  } { { "modulos/pulseCounter/pulseCounter.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/pulseCounter/pulseCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732751735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732751735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/vga_controller/vga_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/vga_controller/vga_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_sync " "Found entity 1: VGA_sync" {  } { { "modulos/VGA_Controller/VGA_sync.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/VGA_Controller/VGA_sync.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732751741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732751741 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset RESET stateMachine_2.v(3) " "Verilog HDL Declaration information at stateMachine_2.v(3): object \"reset\" differs only in case from object \"RESET\" in the same scope" {  } { { "modulos/Drawing_Module/stateMachine_2.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Drawing_Module/stateMachine_2.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1737732751745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/drawing_module/statemachine_2.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/drawing_module/statemachine_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 stateMachine_2 " "Found entity 1: stateMachine_2" {  } { { "modulos/Drawing_Module/stateMachine_2.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Drawing_Module/stateMachine_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732751746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732751746 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset RESET stateMachine_1.v(3) " "Verilog HDL Declaration information at stateMachine_1.v(3): object \"reset\" differs only in case from object \"RESET\" in the same scope" {  } { { "modulos/Drawing_Module/stateMachine_1.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Drawing_Module/stateMachine_1.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1737732751750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/drawing_module/statemachine_1.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/drawing_module/statemachine_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 stateMachine_1 " "Found entity 1: stateMachine_1" {  } { { "modulos/Drawing_Module/stateMachine_1.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Drawing_Module/stateMachine_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732751751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732751751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/drawing_module/drawingmodule.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/drawing_module/drawingmodule.v" { { "Info" "ISGN_ENTITY_NAME" "1 DrawingModule " "Found entity 1: DrawingModule" {  } { { "modulos/Drawing_Module/DrawingModule.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Drawing_Module/DrawingModule.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732751757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732751757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/counter/counter.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/counter/counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "modulos/Counter/counter.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Counter/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732751761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732751761 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset RESET controlUnit.v(23) " "Verilog HDL Declaration information at controlUnit.v(23): object \"reset\" differs only in case from object \"RESET\" in the same scope" {  } { { "modulos/ControlUnit/controlUnit.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/ControlUnit/controlUnit.v" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1737732751765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/controlunit/controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/controlunit/controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 controlUnit " "Found entity 1: controlUnit" {  } { { "modulos/ControlUnit/controlUnit.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/ControlUnit/controlUnit.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732751767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732751767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/mod_comparator/comparator_module.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/mod_comparator/comparator_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparator_module " "Found entity 1: comparator_module" {  } { { "modulos/mod_comparator/comparator_module.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/mod_comparator/comparator_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732751773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732751773 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "data_select.v(39) " "Verilog HDL information at data_select.v(39): always construct contains both blocking and non-blocking assignments" {  } { { "modulos/mod_comparator/data_select.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/mod_comparator/data_select.v" 39 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1737732751777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/mod_comparator/data_select.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/mod_comparator/data_select.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_select " "Found entity 1: data_select" {  } { { "modulos/mod_comparator/data_select.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/mod_comparator/data_select.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732751778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732751778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura/synthesis/arquitetura.v 1 1 " "Found 1 design units, including 1 entities, in source file arquitetura/synthesis/arquitetura.v" { { "Info" "ISGN_ENTITY_NAME" "1 Arquitetura " "Found entity 1: Arquitetura" {  } { { "Arquitetura/synthesis/Arquitetura.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/Arquitetura.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732751807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732751807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file arquitetura/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "Arquitetura/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732751834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732751834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file arquitetura/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "Arquitetura/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732751842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732751842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura/synthesis/submodules/arquitetura_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file arquitetura/synthesis/submodules/arquitetura_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Arquitetura_irq_mapper " "Found entity 1: Arquitetura_irq_mapper" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_irq_mapper.sv" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732751869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732751869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura/synthesis/submodules/arquitetura_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file arquitetura/synthesis/submodules/arquitetura_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Arquitetura_mm_interconnect_0 " "Found entity 1: Arquitetura_mm_interconnect_0" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732751952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732751952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura/synthesis/submodules/arquitetura_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file arquitetura/synthesis/submodules/arquitetura_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Arquitetura_mm_interconnect_0_avalon_st_adapter " "Found entity 1: Arquitetura_mm_interconnect_0_avalon_st_adapter" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732751977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732751977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura/synthesis/submodules/arquitetura_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file arquitetura/synthesis/submodules/arquitetura_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Arquitetura_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: Arquitetura_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732752013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732752013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura/synthesis/submodules/arquitetura_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file arquitetura/synthesis/submodules/arquitetura_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Arquitetura_mm_interconnect_0_rsp_mux_001 " "Found entity 1: Arquitetura_mm_interconnect_0_rsp_mux_001" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732752042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732752042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file arquitetura/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "Arquitetura/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732752046 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "Arquitetura/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732752046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732752046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura/synthesis/submodules/arquitetura_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file arquitetura/synthesis/submodules/arquitetura_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Arquitetura_mm_interconnect_0_rsp_mux " "Found entity 1: Arquitetura_mm_interconnect_0_rsp_mux" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732752078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732752078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura/synthesis/submodules/arquitetura_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file arquitetura/synthesis/submodules/arquitetura_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Arquitetura_mm_interconnect_0_rsp_demux_001 " "Found entity 1: Arquitetura_mm_interconnect_0_rsp_demux_001" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732752107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732752107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura/synthesis/submodules/arquitetura_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file arquitetura/synthesis/submodules/arquitetura_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Arquitetura_mm_interconnect_0_rsp_demux " "Found entity 1: Arquitetura_mm_interconnect_0_rsp_demux" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732752132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732752132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura/synthesis/submodules/arquitetura_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file arquitetura/synthesis/submodules/arquitetura_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Arquitetura_mm_interconnect_0_cmd_mux_001 " "Found entity 1: Arquitetura_mm_interconnect_0_cmd_mux_001" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732752162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732752162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura/synthesis/submodules/arquitetura_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file arquitetura/synthesis/submodules/arquitetura_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Arquitetura_mm_interconnect_0_cmd_mux " "Found entity 1: Arquitetura_mm_interconnect_0_cmd_mux" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732752207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732752207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura/synthesis/submodules/arquitetura_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file arquitetura/synthesis/submodules/arquitetura_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Arquitetura_mm_interconnect_0_cmd_demux_001 " "Found entity 1: Arquitetura_mm_interconnect_0_cmd_demux_001" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732752231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732752231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura/synthesis/submodules/arquitetura_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file arquitetura/synthesis/submodules/arquitetura_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Arquitetura_mm_interconnect_0_cmd_demux " "Found entity 1: Arquitetura_mm_interconnect_0_cmd_demux" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732752252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732752252 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Arquitetura_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at Arquitetura_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1737732752258 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Arquitetura_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at Arquitetura_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1737732752259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura/synthesis/submodules/arquitetura_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file arquitetura/synthesis/submodules/arquitetura_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Arquitetura_mm_interconnect_0_router_003_default_decode " "Found entity 1: Arquitetura_mm_interconnect_0_router_003_default_decode" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732752260 ""} { "Info" "ISGN_ENTITY_NAME" "2 Arquitetura_mm_interconnect_0_router_003 " "Found entity 2: Arquitetura_mm_interconnect_0_router_003" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732752260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732752260 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Arquitetura_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at Arquitetura_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1737732752266 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Arquitetura_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at Arquitetura_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1737732752267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura/synthesis/submodules/arquitetura_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file arquitetura/synthesis/submodules/arquitetura_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Arquitetura_mm_interconnect_0_router_002_default_decode " "Found entity 1: Arquitetura_mm_interconnect_0_router_002_default_decode" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732752268 ""} { "Info" "ISGN_ENTITY_NAME" "2 Arquitetura_mm_interconnect_0_router_002 " "Found entity 2: Arquitetura_mm_interconnect_0_router_002" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732752268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732752268 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Arquitetura_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at Arquitetura_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1737732752297 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Arquitetura_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at Arquitetura_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1737732752298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura/synthesis/submodules/arquitetura_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file arquitetura/synthesis/submodules/arquitetura_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Arquitetura_mm_interconnect_0_router_001_default_decode " "Found entity 1: Arquitetura_mm_interconnect_0_router_001_default_decode" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732752299 ""} { "Info" "ISGN_ENTITY_NAME" "2 Arquitetura_mm_interconnect_0_router_001 " "Found entity 2: Arquitetura_mm_interconnect_0_router_001" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732752299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732752299 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Arquitetura_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at Arquitetura_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_router.sv" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1737732752327 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Arquitetura_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at Arquitetura_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_router.sv" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1737732752327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura/synthesis/submodules/arquitetura_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file arquitetura/synthesis/submodules/arquitetura_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Arquitetura_mm_interconnect_0_router_default_decode " "Found entity 1: Arquitetura_mm_interconnect_0_router_default_decode" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_router.sv" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732752329 ""} { "Info" "ISGN_ENTITY_NAME" "2 Arquitetura_mm_interconnect_0_router " "Found entity 2: Arquitetura_mm_interconnect_0_router" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_router.sv" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732752329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732752329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file arquitetura/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "Arquitetura/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732752358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732752358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file arquitetura/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "Arquitetura/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732752378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732752378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file arquitetura/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "Arquitetura/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732752403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732752403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file arquitetura/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "Arquitetura/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732752439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732752439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file arquitetura/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "Arquitetura/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732752460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732752460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file arquitetura/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "Arquitetura/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732752483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732752483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura/synthesis/submodules/baud_rate_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file arquitetura/synthesis/submodules/baud_rate_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 baud_rate_gen " "Found entity 1: baud_rate_gen" {  } { { "Arquitetura/synthesis/submodules/baud_rate_gen.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/baud_rate_gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732752490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732752490 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ALMOST_EMPTY almost_empty fifo_cir.v(6) " "Verilog HDL Declaration information at fifo_cir.v(6): object \"ALMOST_EMPTY\" differs only in case from object \"almost_empty\" in the same scope" {  } { { "Arquitetura/synthesis/submodules/fifo_cir.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/fifo_cir.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1737732752496 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ALMOST_FULL almost_full fifo_cir.v(4) " "Verilog HDL Declaration information at fifo_cir.v(4): object \"ALMOST_FULL\" differs only in case from object \"almost_full\" in the same scope" {  } { { "Arquitetura/synthesis/submodules/fifo_cir.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/fifo_cir.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1737732752496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura/synthesis/submodules/fifo_cir.v 1 1 " "Found 1 design units, including 1 entities, in source file arquitetura/synthesis/submodules/fifo_cir.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_cir " "Found entity 1: fifo_cir" {  } { { "Arquitetura/synthesis/submodules/fifo_cir.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/fifo_cir.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732752497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732752497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura/synthesis/submodules/interrupt_control.v 1 1 " "Found 1 design units, including 1 entities, in source file arquitetura/synthesis/submodules/interrupt_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 interrupt_control " "Found entity 1: interrupt_control" {  } { { "Arquitetura/synthesis/submodules/interrupt_control.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/interrupt_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732752505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732752505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura/synthesis/submodules/modem_control.v 1 1 " "Found 1 design units, including 1 entities, in source file arquitetura/synthesis/submodules/modem_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 modem_control " "Found entity 1: modem_control" {  } { { "Arquitetura/synthesis/submodules/modem_control.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/modem_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732752511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732752511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura/synthesis/submodules/reg_control.v 1 1 " "Found 1 design units, including 1 entities, in source file arquitetura/synthesis/submodules/reg_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_control " "Found entity 1: reg_control" {  } { { "Arquitetura/synthesis/submodules/reg_control.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/reg_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732752517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732752517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura/synthesis/submodules/select_read.v 1 1 " "Found 1 design units, including 1 entities, in source file arquitetura/synthesis/submodules/select_read.v" { { "Info" "ISGN_ENTITY_NAME" "1 select_read " "Found entity 1: select_read" {  } { { "Arquitetura/synthesis/submodules/select_read.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/select_read.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732752525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732752525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura/synthesis/submodules/uart_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file arquitetura/synthesis/submodules/uart_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_interface " "Found entity 1: uart_interface" {  } { { "Arquitetura/synthesis/submodules/uart_interface.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/uart_interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732752542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732752542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura/synthesis/submodules/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file arquitetura/synthesis/submodules/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "Arquitetura/synthesis/submodules/uart_rx.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/uart_rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732752549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732752549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura/synthesis/submodules/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file arquitetura/synthesis/submodules/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "Arquitetura/synthesis/submodules/uart_tx.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/uart_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732752557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732752557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura/synthesis/submodules/uart_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file arquitetura/synthesis/submodules/uart_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_unit " "Found entity 1: uart_unit" {  } { { "Arquitetura/synthesis/submodules/uart_unit.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/uart_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732752563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732752563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura/synthesis/submodules/arquitetura_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file arquitetura/synthesis/submodules/arquitetura_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Arquitetura_sysid_qsys_0 " "Found entity 1: Arquitetura_sysid_qsys_0" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_sysid_qsys_0.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732752586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732752586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura/synthesis/submodules/arquitetura_screen.v 1 1 " "Found 1 design units, including 1 entities, in source file arquitetura/synthesis/submodules/arquitetura_screen.v" { { "Info" "ISGN_ENTITY_NAME" "1 Arquitetura_screen " "Found entity 1: Arquitetura_screen" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_screen.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_screen.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732752608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732752608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura/synthesis/submodules/arquitetura_reset_pulsecounter.v 1 1 " "Found 1 design units, including 1 entities, in source file arquitetura/synthesis/submodules/arquitetura_reset_pulsecounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Arquitetura_reset_pulseCounter " "Found entity 1: Arquitetura_reset_pulseCounter" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_reset_pulseCounter.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_reset_pulseCounter.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732752614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732752614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura/synthesis/submodules/arquitetura_rd_joystick_lsb.v 1 1 " "Found 1 design units, including 1 entities, in source file arquitetura/synthesis/submodules/arquitetura_rd_joystick_lsb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Arquitetura_rd_joystick_lsb " "Found entity 1: Arquitetura_rd_joystick_lsb" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_rd_joystick_lsb.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_rd_joystick_lsb.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732752622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732752622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura/synthesis/submodules/arquitetura_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file arquitetura/synthesis/submodules/arquitetura_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Arquitetura_onchip_memory2_0 " "Found entity 1: Arquitetura_onchip_memory2_0" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_onchip_memory2_0.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732752628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732752628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura/synthesis/submodules/arquitetura_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file arquitetura/synthesis/submodules/arquitetura_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Arquitetura_nios2_gen2_0 " "Found entity 1: Arquitetura_nios2_gen2_0" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732752647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732752647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura/synthesis/submodules/arquitetura_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file arquitetura/synthesis/submodules/arquitetura_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Arquitetura_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: Arquitetura_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732752683 ""} { "Info" "ISGN_ENTITY_NAME" "2 Arquitetura_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: Arquitetura_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732752683 ""} { "Info" "ISGN_ENTITY_NAME" "3 Arquitetura_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: Arquitetura_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732752683 ""} { "Info" "ISGN_ENTITY_NAME" "4 Arquitetura_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: Arquitetura_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 308 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732752683 ""} { "Info" "ISGN_ENTITY_NAME" "5 Arquitetura_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: Arquitetura_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 601 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732752683 ""} { "Info" "ISGN_ENTITY_NAME" "6 Arquitetura_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: Arquitetura_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 808 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732752683 ""} { "Info" "ISGN_ENTITY_NAME" "7 Arquitetura_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: Arquitetura_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 995 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732752683 ""} { "Info" "ISGN_ENTITY_NAME" "8 Arquitetura_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: Arquitetura_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 1136 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732752683 ""} { "Info" "ISGN_ENTITY_NAME" "9 Arquitetura_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: Arquitetura_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 1204 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732752683 ""} { "Info" "ISGN_ENTITY_NAME" "10 Arquitetura_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: Arquitetura_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 1286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732752683 ""} { "Info" "ISGN_ENTITY_NAME" "11 Arquitetura_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: Arquitetura_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 1358 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732752683 ""} { "Info" "ISGN_ENTITY_NAME" "12 Arquitetura_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: Arquitetura_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 1401 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732752683 ""} { "Info" "ISGN_ENTITY_NAME" "13 Arquitetura_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: Arquitetura_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 1448 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732752683 ""} { "Info" "ISGN_ENTITY_NAME" "14 Arquitetura_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: Arquitetura_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 1934 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732752683 ""} { "Info" "ISGN_ENTITY_NAME" "15 Arquitetura_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: Arquitetura_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 1957 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732752683 ""} { "Info" "ISGN_ENTITY_NAME" "16 Arquitetura_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: Arquitetura_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 2027 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732752683 ""} { "Info" "ISGN_ENTITY_NAME" "17 Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 2044 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732752683 ""} { "Info" "ISGN_ENTITY_NAME" "18 Arquitetura_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: Arquitetura_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 2137 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732752683 ""} { "Info" "ISGN_ENTITY_NAME" "19 Arquitetura_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: Arquitetura_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 2202 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732752683 ""} { "Info" "ISGN_ENTITY_NAME" "20 Arquitetura_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: Arquitetura_nios2_gen2_0_cpu_nios2_oci" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 2383 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732752683 ""} { "Info" "ISGN_ENTITY_NAME" "21 Arquitetura_nios2_gen2_0_cpu " "Found entity 21: Arquitetura_nios2_gen2_0_cpu" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 2855 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732752683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732752683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura/synthesis/submodules/arquitetura_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file arquitetura/synthesis/submodules/arquitetura_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 Arquitetura_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: Arquitetura_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732752691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732752691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura/synthesis/submodules/arquitetura_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file arquitetura/synthesis/submodules/arquitetura_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 Arquitetura_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: Arquitetura_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732752714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732752714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura/synthesis/submodules/arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file arquitetura/synthesis/submodules/arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732752737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732752737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura/synthesis/submodules/arquitetura_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file arquitetura/synthesis/submodules/arquitetura_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Arquitetura_nios2_gen2_0_cpu_test_bench " "Found entity 1: Arquitetura_nios2_gen2_0_cpu_test_bench" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732752762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732752762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura/synthesis/submodules/arquitetura_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file arquitetura/synthesis/submodules/arquitetura_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Arquitetura_jtag_uart_0_sim_scfifo_w " "Found entity 1: Arquitetura_jtag_uart_0_sim_scfifo_w" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_jtag_uart_0.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732752786 ""} { "Info" "ISGN_ENTITY_NAME" "2 Arquitetura_jtag_uart_0_scfifo_w " "Found entity 2: Arquitetura_jtag_uart_0_scfifo_w" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_jtag_uart_0.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732752786 ""} { "Info" "ISGN_ENTITY_NAME" "3 Arquitetura_jtag_uart_0_sim_scfifo_r " "Found entity 3: Arquitetura_jtag_uart_0_sim_scfifo_r" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_jtag_uart_0.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732752786 ""} { "Info" "ISGN_ENTITY_NAME" "4 Arquitetura_jtag_uart_0_scfifo_r " "Found entity 4: Arquitetura_jtag_uart_0_scfifo_r" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_jtag_uart_0.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732752786 ""} { "Info" "ISGN_ENTITY_NAME" "5 Arquitetura_jtag_uart_0 " "Found entity 5: Arquitetura_jtag_uart_0" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_jtag_uart_0.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732752786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732752786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura/synthesis/submodules/arquitetura_irq_joystick.v 1 1 " "Found 1 design units, including 1 entities, in source file arquitetura/synthesis/submodules/arquitetura_irq_joystick.v" { { "Info" "ISGN_ENTITY_NAME" "1 Arquitetura_irq_joystick " "Found entity 1: Arquitetura_irq_joystick" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_irq_joystick.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_irq_joystick.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732752793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732752793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura/synthesis/submodules/arquitetura_data_a.v 1 1 " "Found 1 design units, including 1 entities, in source file arquitetura/synthesis/submodules/arquitetura_data_a.v" { { "Info" "ISGN_ENTITY_NAME" "1 Arquitetura_data_A " "Found entity 1: Arquitetura_data_A" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_data_A.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_data_A.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732752826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732752826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/top_level/video_processor.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/top_level/video_processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 video_processor " "Found entity 1: video_processor" {  } { { "modulos/Top_level/video_processor.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Top_level/video_processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732752833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732752833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/sprite_memory/sprite_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/sprite_memory/sprite_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_memory " "Found entity 1: sprite_memory" {  } { { "modulos/sprite_memory/sprite_memory.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/sprite_memory/sprite_memory.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732752839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732752839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/registerfile/registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/registerfile/registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerFile " "Found entity 1: registerFile" {  } { { "modulos/registerFile/registerFile.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/registerFile/registerFile.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732752845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732752845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/multiplexador/multiplexador.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/multiplexador/multiplexador.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexador " "Found entity 1: multiplexador" {  } { { "modulos/multiplexador/multiplexador.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/multiplexador/multiplexador.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732752851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732752851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/mod_comparator/mod_comparator.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/mod_comparator/mod_comparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 mod_comparator " "Found entity 1: mod_comparator" {  } { { "modulos/mod_comparator/mod_comparator.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/mod_comparator/mod_comparator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732752859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732752859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/mod_comparator/comparator.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/mod_comparator/comparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "modulos/mod_comparator/comparator.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/mod_comparator/comparator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732752863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732752863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/demultiplexador/demultiplexador.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/demultiplexador/demultiplexador.v" { { "Info" "ISGN_ENTITY_NAME" "1 demultiplexador " "Found entity 1: demultiplexador" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/demultiplexador/demultiplexador.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732752868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732752868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/decoderinstruction/decoderinstruction.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/decoderinstruction/decoderinstruction.v" { { "Info" "ISGN_ENTITY_NAME" "1 decorderInstruction " "Found entity 1: decorderInstruction" {  } { { "modulos/decoderInstruction/decoderInstruction.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/decoderInstruction/decoderInstruction.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732752874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732752874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/fifo/fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/fifo/fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO " "Found entity 1: FIFO" {  } { { "modulos/FIFO/FIFO.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/FIFO/FIFO.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732752879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732752879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/pll/clock_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/pll/clock_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_pll " "Found entity 1: clock_pll" {  } { { "modulos/PLL/clock_pll.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/PLL/clock_pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732752884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732752884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/background_memory/background_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/background_memory/background_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 background_memory " "Found entity 1: background_memory" {  } { { "modulos/background_memory/background_memory.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/background_memory/background_memory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732752890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732752890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/sprite_memory/memory.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/sprite_memory/memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "modulos/sprite_memory/memory.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/sprite_memory/memory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732752894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732752894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/co_processor/memory_fg/memory_fg.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/co_processor/memory_fg/memory_fg.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_fg " "Found entity 1: memory_fg" {  } { { "modulos/Co_Processor/memory_fg/memory_fg.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Co_Processor/memory_fg/memory_fg.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732752898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732752898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/co_processor/pixels_memory/pixels_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/co_processor/pixels_memory/pixels_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 pixels_memory " "Found entity 1: pixels_memory" {  } { { "modulos/Co_Processor/pixels_memory/pixels_memory.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Co_Processor/pixels_memory/pixels_memory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732752904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732752904 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ArquiteturaCollenda " "Elaborating entity \"ArquiteturaCollenda\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1737732753415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO FIFO:b2v_dataA " "Elaborating entity \"FIFO\" for hierarchy \"FIFO:b2v_dataA\"" {  } { { "Arquitetura/ArquiteturaCollenda.v" "b2v_dataA" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/ArquiteturaCollenda.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732753482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo FIFO:b2v_dataA\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"FIFO:b2v_dataA\|dcfifo:dcfifo_component\"" {  } { { "modulos/FIFO/FIFO.v" "dcfifo_component" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/FIFO/FIFO.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732754132 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIFO:b2v_dataA\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"FIFO:b2v_dataA\|dcfifo:dcfifo_component\"" {  } { { "modulos/FIFO/FIFO.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/FIFO/FIFO.v" 80 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732754148 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIFO:b2v_dataA\|dcfifo:dcfifo_component " "Instantiated megafunction \"FIFO:b2v_dataA\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clocks_are_synchronized FALSE " "Parameter \"clocks_are_synchronized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732754149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732754149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 32 " "Parameter \"lpm_numwords\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732754149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732754149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732754149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732754149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 5 " "Parameter \"lpm_widthu\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732754149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732754149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732754149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732754149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab OFF " "Parameter \"use_eab\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732754149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732754149 ""}  } { { "modulos/FIFO/FIFO.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/FIFO/FIFO.v" 80 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1737732754149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_eoi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_eoi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_eoi1 " "Found entity 1: dcfifo_eoi1" {  } { { "db/dcfifo_eoi1.tdf" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/dcfifo_eoi1.tdf" 44 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732754293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732754293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_eoi1 FIFO:b2v_dataA\|dcfifo:dcfifo_component\|dcfifo_eoi1:auto_generated " "Elaborating entity \"dcfifo_eoi1\" for hierarchy \"FIFO:b2v_dataA\|dcfifo:dcfifo_component\|dcfifo_eoi1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732754295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_2dc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_2dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_2dc " "Found entity 1: a_fefifo_2dc" {  } { { "db/a_fefifo_2dc.tdf" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/a_fefifo_2dc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732754353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732754353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_2dc FIFO:b2v_dataA\|dcfifo:dcfifo_component\|dcfifo_eoi1:auto_generated\|a_fefifo_2dc:read_state " "Elaborating entity \"a_fefifo_2dc\" for hierarchy \"FIFO:b2v_dataA\|dcfifo:dcfifo_component\|dcfifo_eoi1:auto_generated\|a_fefifo_2dc:read_state\"" {  } { { "db/dcfifo_eoi1.tdf" "read_state" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/dcfifo_eoi1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732754355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_b9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_b9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_b9c " "Found entity 1: a_fefifo_b9c" {  } { { "db/a_fefifo_b9c.tdf" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/a_fefifo_b9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732754417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732754417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_b9c FIFO:b2v_dataA\|dcfifo:dcfifo_component\|dcfifo_eoi1:auto_generated\|a_fefifo_b9c:write_state " "Elaborating entity \"a_fefifo_b9c\" for hierarchy \"FIFO:b2v_dataA\|dcfifo:dcfifo_component\|dcfifo_eoi1:auto_generated\|a_fefifo_b9c:write_state\"" {  } { { "db/dcfifo_eoi1.tdf" "write_state" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/dcfifo_eoi1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732754419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_qgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_qgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_qgb " "Found entity 1: a_gray2bin_qgb" {  } { { "db/a_gray2bin_qgb.tdf" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/a_gray2bin_qgb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732754475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732754475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_qgb FIFO:b2v_dataA\|dcfifo:dcfifo_component\|dcfifo_eoi1:auto_generated\|a_gray2bin_qgb:gray2bin_rs_nbwp " "Elaborating entity \"a_gray2bin_qgb\" for hierarchy \"FIFO:b2v_dataA\|dcfifo:dcfifo_component\|dcfifo_eoi1:auto_generated\|a_gray2bin_qgb:gray2bin_rs_nbwp\"" {  } { { "db/dcfifo_eoi1.tdf" "gray2bin_rs_nbwp" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/dcfifo_eoi1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732754477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_p57.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_p57.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_p57 " "Found entity 1: a_graycounter_p57" {  } { { "db/a_graycounter_p57.tdf" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/a_graycounter_p57.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732754593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732754593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_p57 FIFO:b2v_dataA\|dcfifo:dcfifo_component\|dcfifo_eoi1:auto_generated\|a_graycounter_p57:rdptr_g " "Elaborating entity \"a_graycounter_p57\" for hierarchy \"FIFO:b2v_dataA\|dcfifo:dcfifo_component\|dcfifo_eoi1:auto_generated\|a_graycounter_p57:rdptr_g\"" {  } { { "db/dcfifo_eoi1.tdf" "rdptr_g" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/dcfifo_eoi1.tdf" 62 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732754595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_uc6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_uc6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_uc6 " "Found entity 1: a_graycounter_uc6" {  } { { "db/a_graycounter_uc6.tdf" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/a_graycounter_uc6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732754712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732754712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_uc6 FIFO:b2v_dataA\|dcfifo:dcfifo_component\|dcfifo_eoi1:auto_generated\|a_graycounter_uc6:wrptr_g " "Elaborating entity \"a_graycounter_uc6\" for hierarchy \"FIFO:b2v_dataA\|dcfifo:dcfifo_component\|dcfifo_eoi1:auto_generated\|a_graycounter_uc6:wrptr_g\"" {  } { { "db/dcfifo_eoi1.tdf" "wrptr_g" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/dcfifo_eoi1.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732754714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdpram FIFO:b2v_dataA\|dcfifo:dcfifo_component\|dcfifo_eoi1:auto_generated\|altdpram:fiforam " "Elaborating entity \"altdpram\" for hierarchy \"FIFO:b2v_dataA\|dcfifo:dcfifo_component\|dcfifo_eoi1:auto_generated\|altdpram:fiforam\"" {  } { { "db/dcfifo_eoi1.tdf" "fiforam" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/dcfifo_eoi1.tdf" 64 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732754950 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIFO:b2v_dataA\|dcfifo:dcfifo_component\|dcfifo_eoi1:auto_generated\|altdpram:fiforam " "Elaborated megafunction instantiation \"FIFO:b2v_dataA\|dcfifo:dcfifo_component\|dcfifo_eoi1:auto_generated\|altdpram:fiforam\"" {  } { { "db/dcfifo_eoi1.tdf" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/dcfifo_eoi1.tdf" 64 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732755019 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIFO:b2v_dataA\|dcfifo:dcfifo_component\|dcfifo_eoi1:auto_generated\|altdpram:fiforam " "Instantiated megafunction \"FIFO:b2v_dataA\|dcfifo:dcfifo_component\|dcfifo_eoi1:auto_generated\|altdpram:fiforam\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG OUTCLOCK " "Parameter \"OUTDATA_REG\" = \"OUTCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732755020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_ACLR OFF " "Parameter \"RDCONTROL_ACLR\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732755020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG UNREGISTERED " "Parameter \"RDCONTROL_REG\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732755020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "USE_EAB OFF " "Parameter \"USE_EAB\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732755020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 32 " "Parameter \"WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732755020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA 1 " "Parameter \"WIDTH_BYTEENA\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732755020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 5 " "Parameter \"WIDTHAD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732755020 ""}  } { { "db/dcfifo_eoi1.tdf" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/dcfifo_eoi1.tdf" 64 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1737732755020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux FIFO:b2v_dataA\|dcfifo:dcfifo_component\|dcfifo_eoi1:auto_generated\|altdpram:fiforam\|lpm_mux:mux " "Elaborating entity \"lpm_mux\" for hierarchy \"FIFO:b2v_dataA\|dcfifo:dcfifo_component\|dcfifo_eoi1:auto_generated\|altdpram:fiforam\|lpm_mux:mux\"" {  } { { "altdpram.tdf" "mux" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altdpram.tdf" 346 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732755160 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIFO:b2v_dataA\|dcfifo:dcfifo_component\|dcfifo_eoi1:auto_generated\|altdpram:fiforam\|lpm_mux:mux FIFO:b2v_dataA\|dcfifo:dcfifo_component\|dcfifo_eoi1:auto_generated\|altdpram:fiforam " "Elaborated megafunction instantiation \"FIFO:b2v_dataA\|dcfifo:dcfifo_component\|dcfifo_eoi1:auto_generated\|altdpram:fiforam\|lpm_mux:mux\", which is child of megafunction instantiation \"FIFO:b2v_dataA\|dcfifo:dcfifo_component\|dcfifo_eoi1:auto_generated\|altdpram:fiforam\"" {  } { { "altdpram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altdpram.tdf" 346 4 0 } } { "db/dcfifo_eoi1.tdf" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/dcfifo_eoi1.tdf" 64 2 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732755183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_iuc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_iuc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_iuc " "Found entity 1: mux_iuc" {  } { { "db/mux_iuc.tdf" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/mux_iuc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732755334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732755334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_iuc FIFO:b2v_dataA\|dcfifo:dcfifo_component\|dcfifo_eoi1:auto_generated\|altdpram:fiforam\|lpm_mux:mux\|mux_iuc:auto_generated " "Elaborating entity \"mux_iuc\" for hierarchy \"FIFO:b2v_dataA\|dcfifo:dcfifo_component\|dcfifo_eoi1:auto_generated\|altdpram:fiforam\|lpm_mux:mux\|mux_iuc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732755336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode FIFO:b2v_dataA\|dcfifo:dcfifo_component\|dcfifo_eoi1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder " "Elaborating entity \"lpm_decode\" for hierarchy \"FIFO:b2v_dataA\|dcfifo:dcfifo_component\|dcfifo_eoi1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\"" {  } { { "altdpram.tdf" "wdecoder" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altdpram.tdf" 349 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732755575 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIFO:b2v_dataA\|dcfifo:dcfifo_component\|dcfifo_eoi1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder FIFO:b2v_dataA\|dcfifo:dcfifo_component\|dcfifo_eoi1:auto_generated\|altdpram:fiforam " "Elaborated megafunction instantiation \"FIFO:b2v_dataA\|dcfifo:dcfifo_component\|dcfifo_eoi1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\", which is child of megafunction instantiation \"FIFO:b2v_dataA\|dcfifo:dcfifo_component\|dcfifo_eoi1:auto_generated\|altdpram:fiforam\"" {  } { { "altdpram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altdpram.tdf" 349 4 0 } } { "db/dcfifo_eoi1.tdf" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/dcfifo_eoi1.tdf" 64 2 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732755591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_41g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_41g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_41g " "Found entity 1: decode_41g" {  } { { "db/decode_41g.tdf" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/decode_41g.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732755687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732755687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_41g FIFO:b2v_dataA\|dcfifo:dcfifo_component\|dcfifo_eoi1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_41g:auto_generated " "Elaborating entity \"decode_41g\" for hierarchy \"FIFO:b2v_dataA\|dcfifo:dcfifo_component\|dcfifo_eoi1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_41g:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_decode.tdf" 77 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732755689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_cd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_cd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_cd9 " "Found entity 1: dffpipe_cd9" {  } { { "db/dffpipe_cd9.tdf" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/dffpipe_cd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732755758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732755758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_cd9 FIFO:b2v_dataA\|dcfifo:dcfifo_component\|dcfifo_eoi1:auto_generated\|dffpipe_cd9:dffpipe_rdbuw " "Elaborating entity \"dffpipe_cd9\" for hierarchy \"FIFO:b2v_dataA\|dcfifo:dcfifo_component\|dcfifo_eoi1:auto_generated\|dffpipe_cd9:dffpipe_rdbuw\"" {  } { { "db/dcfifo_eoi1.tdf" "dffpipe_rdbuw" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/dcfifo_eoi1.tdf" 75 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732755760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_lc8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_lc8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_lc8 " "Found entity 1: alt_synch_pipe_lc8" {  } { { "db/alt_synch_pipe_lc8.tdf" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/alt_synch_pipe_lc8.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732755870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732755870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_lc8 FIFO:b2v_dataA\|dcfifo:dcfifo_component\|dcfifo_eoi1:auto_generated\|alt_synch_pipe_lc8:dffpipe_rs_dgwp " "Elaborating entity \"alt_synch_pipe_lc8\" for hierarchy \"FIFO:b2v_dataA\|dcfifo:dcfifo_component\|dcfifo_eoi1:auto_generated\|alt_synch_pipe_lc8:dffpipe_rs_dgwp\"" {  } { { "db/dcfifo_eoi1.tdf" "dffpipe_rs_dgwp" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/dcfifo_eoi1.tdf" 78 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732755872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_fd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_fd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_fd9 " "Found entity 1: dffpipe_fd9" {  } { { "db/dffpipe_fd9.tdf" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/dffpipe_fd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732755944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732755944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_fd9 FIFO:b2v_dataA\|dcfifo:dcfifo_component\|dcfifo_eoi1:auto_generated\|alt_synch_pipe_lc8:dffpipe_rs_dgwp\|dffpipe_fd9:dffpipe12 " "Elaborating entity \"dffpipe_fd9\" for hierarchy \"FIFO:b2v_dataA\|dcfifo:dcfifo_component\|dcfifo_eoi1:auto_generated\|alt_synch_pipe_lc8:dffpipe_rs_dgwp\|dffpipe_fd9:dffpipe12\"" {  } { { "db/alt_synch_pipe_lc8.tdf" "dffpipe12" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/alt_synch_pipe_lc8.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732755946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_c9b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_c9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_c9b " "Found entity 1: cntr_c9b" {  } { { "db/cntr_c9b.tdf" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/cntr_c9b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732756071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732756071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_c9b FIFO:b2v_dataA\|dcfifo:dcfifo_component\|dcfifo_eoi1:auto_generated\|cntr_c9b:rdptr_b " "Elaborating entity \"cntr_c9b\" for hierarchy \"FIFO:b2v_dataA\|dcfifo:dcfifo_component\|dcfifo_eoi1:auto_generated\|cntr_c9b:rdptr_b\"" {  } { { "db/dcfifo_eoi1.tdf" "rdptr_b" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/dcfifo_eoi1.tdf" 89 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732756073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_pll clock_pll:b2v_inst2 " "Elaborating entity \"clock_pll\" for hierarchy \"clock_pll:b2v_inst2\"" {  } { { "Arquitetura/ArquiteturaCollenda.v" "b2v_inst2" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/ArquiteturaCollenda.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732756620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll clock_pll:b2v_inst2\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"clock_pll:b2v_inst2\|altpll:altpll_component\"" {  } { { "modulos/PLL/clock_pll.v" "altpll_component" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/PLL/clock_pll.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732756773 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clock_pll:b2v_inst2\|altpll:altpll_component " "Elaborated megafunction instantiation \"clock_pll:b2v_inst2\|altpll:altpll_component\"" {  } { { "modulos/PLL/clock_pll.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/PLL/clock_pll.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732756798 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clock_pll:b2v_inst2\|altpll:altpll_component " "Instantiated megafunction \"clock_pll:b2v_inst2\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732756799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732756799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732756799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732756799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732756799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732756799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732756799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732756799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732756799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 4 " "Parameter \"clk2_divide_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732756799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732756799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732756799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732756799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732756799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732756799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732756799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=clock_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=clock_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732756799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732756799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732756799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732756799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732756799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732756799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732756799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732756799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732756799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732756799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732756799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732756799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732756799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732756799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732756799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732756799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732756799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732756799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732756799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732756799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732756799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732756799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732756799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732756799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732756799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732756799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732756799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732756799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732756799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732756799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732756799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732756799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732756799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732756799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732756799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732756799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732756799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732756799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732756799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732756799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732756799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732756799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732756799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732756799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732756799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732756799 ""}  } { { "modulos/PLL/clock_pll.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/PLL/clock_pll.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1737732756799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/clock_pll_altpll1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/clock_pll_altpll1.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_pll_altpll1 " "Found entity 1: clock_pll_altpll1" {  } { { "db/clock_pll_altpll1.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/clock_pll_altpll1.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732756890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732756890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_pll_altpll1 clock_pll:b2v_inst2\|altpll:altpll_component\|clock_pll_altpll1:auto_generated " "Elaborating entity \"clock_pll_altpll1\" for hierarchy \"clock_pll:b2v_inst2\|altpll:altpll_component\|clock_pll_altpll1:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732756891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pulseCounter pulseCounter:b2v_inst4 " "Elaborating entity \"pulseCounter\" for hierarchy \"pulseCounter:b2v_inst4\"" {  } { { "Arquitetura/ArquiteturaCollenda.v" "b2v_inst4" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/ArquiteturaCollenda.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732756921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_processor video_processor:b2v_inst5 " "Elaborating entity \"video_processor\" for hierarchy \"video_processor:b2v_inst5\"" {  } { { "Arquitetura/ArquiteturaCollenda.v" "b2v_inst5" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/ArquiteturaCollenda.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732756938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decorderInstruction video_processor:b2v_inst5\|decorderInstruction:decorderInstruction_inst " "Elaborating entity \"decorderInstruction\" for hierarchy \"video_processor:b2v_inst5\|decorderInstruction:decorderInstruction_inst\"" {  } { { "modulos/Top_level/video_processor.v" "decorderInstruction_inst" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Top_level/video_processor.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732756991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlUnit video_processor:b2v_inst5\|controlUnit:controlUnit_inst " "Elaborating entity \"controlUnit\" for hierarchy \"video_processor:b2v_inst5\|controlUnit:controlUnit_inst\"" {  } { { "modulos/Top_level/video_processor.v" "controlUnit_inst" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Top_level/video_processor.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732757015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit_aux video_processor:b2v_inst5\|ControlUnit_aux:ControlUnit_aux_inst " "Elaborating entity \"ControlUnit_aux\" for hierarchy \"video_processor:b2v_inst5\|ControlUnit_aux:ControlUnit_aux_inst\"" {  } { { "modulos/Top_level/video_processor.v" "ControlUnit_aux_inst" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Top_level/video_processor.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732757034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerFile video_processor:b2v_inst5\|registerFile:registerFile_inst " "Elaborating entity \"registerFile\" for hierarchy \"video_processor:b2v_inst5\|registerFile:registerFile_inst\"" {  } { { "modulos/Top_level/video_processor.v" "registerFile_inst" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Top_level/video_processor.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732757047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator_module video_processor:b2v_inst5\|comparator_module:comparator_module_inst " "Elaborating entity \"comparator_module\" for hierarchy \"video_processor:b2v_inst5\|comparator_module:comparator_module_inst\"" {  } { { "modulos/Top_level/video_processor.v" "comparator_module_inst" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Top_level/video_processor.v" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732757216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod_comparator video_processor:b2v_inst5\|comparator_module:comparator_module_inst\|mod_comparator:mod_comparator_inst " "Elaborating entity \"mod_comparator\" for hierarchy \"video_processor:b2v_inst5\|comparator_module:comparator_module_inst\|mod_comparator:mod_comparator_inst\"" {  } { { "modulos/mod_comparator/comparator_module.v" "mod_comparator_inst" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/mod_comparator/comparator_module.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732757260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator video_processor:b2v_inst5\|comparator_module:comparator_module_inst\|mod_comparator:mod_comparator_inst\|comparator:comparator_inst_1 " "Elaborating entity \"comparator\" for hierarchy \"video_processor:b2v_inst5\|comparator_module:comparator_module_inst\|mod_comparator:mod_comparator_inst\|comparator:comparator_inst_1\"" {  } { { "modulos/mod_comparator/mod_comparator.v" "comparator_inst_1" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/mod_comparator/mod_comparator.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732757292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_select video_processor:b2v_inst5\|comparator_module:comparator_module_inst\|data_select:data_select_inst " "Elaborating entity \"data_select\" for hierarchy \"video_processor:b2v_inst5\|comparator_module:comparator_module_inst\|data_select:data_select_inst\"" {  } { { "modulos/mod_comparator/comparator_module.v" "data_select_inst" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/mod_comparator/comparator_module.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732757330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexador video_processor:b2v_inst5\|multiplexador:multiplexador_inst " "Elaborating entity \"multiplexador\" for hierarchy \"video_processor:b2v_inst5\|multiplexador:multiplexador_inst\"" {  } { { "modulos/Top_level/video_processor.v" "multiplexador_inst" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Top_level/video_processor.v" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732757367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexador video_processor:b2v_inst5\|multiplexador:multiplexador_background_inst " "Elaborating entity \"multiplexador\" for hierarchy \"video_processor:b2v_inst5\|multiplexador:multiplexador_background_inst\"" {  } { { "modulos/Top_level/video_processor.v" "multiplexador_background_inst" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Top_level/video_processor.v" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732757378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DrawingModule video_processor:b2v_inst5\|DrawingModule:DrawingModule_inst " "Elaborating entity \"DrawingModule\" for hierarchy \"video_processor:b2v_inst5\|DrawingModule:DrawingModule_inst\"" {  } { { "modulos/Top_level/video_processor.v" "DrawingModule_inst" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Top_level/video_processor.v" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732757389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stateMachine_1 video_processor:b2v_inst5\|DrawingModule:DrawingModule_inst\|stateMachine_1:stateMachine_1_inst " "Elaborating entity \"stateMachine_1\" for hierarchy \"video_processor:b2v_inst5\|DrawingModule:DrawingModule_inst\|stateMachine_1:stateMachine_1_inst\"" {  } { { "modulos/Drawing_Module/DrawingModule.v" "stateMachine_1_inst" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Drawing_Module/DrawingModule.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732757402 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "stateMachine_1.v(67) " "Verilog HDL Case Statement information at stateMachine_1.v(67): all case item expressions in this case statement are onehot" {  } { { "modulos/Drawing_Module/stateMachine_1.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Drawing_Module/stateMachine_1.v" 67 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1737732757403 "|ArquiteturaCollenda|video_processor:b2v_inst5|DrawingModule:DrawingModule_inst|stateMachine_1:stateMachine_1_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stateMachine_2 video_processor:b2v_inst5\|DrawingModule:DrawingModule_inst\|stateMachine_2:stateMachine_2_inst " "Elaborating entity \"stateMachine_2\" for hierarchy \"video_processor:b2v_inst5\|DrawingModule:DrawingModule_inst\|stateMachine_2:stateMachine_2_inst\"" {  } { { "modulos/Drawing_Module/DrawingModule.v" "stateMachine_2_inst" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Drawing_Module/DrawingModule.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732757414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BlockModule video_processor:b2v_inst5\|DrawingModule:DrawingModule_inst\|BlockModule:BlockModule_inst " "Elaborating entity \"BlockModule\" for hierarchy \"video_processor:b2v_inst5\|DrawingModule:DrawingModule_inst\|BlockModule:BlockModule_inst\"" {  } { { "modulos/Drawing_Module/DrawingModule.v" "BlockModule_inst" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Drawing_Module/DrawingModule.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732757428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "background_block video_processor:b2v_inst5\|DrawingModule:DrawingModule_inst\|BlockModule:BlockModule_inst\|background_block:background_block_inst " "Elaborating entity \"background_block\" for hierarchy \"video_processor:b2v_inst5\|DrawingModule:DrawingModule_inst\|BlockModule:BlockModule_inst\|background_block:background_block_inst\"" {  } { { "modulos/Drawing_Module/background_block/BlockModule.v" "background_block_inst" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Drawing_Module/background_block/BlockModule.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732757443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "calculo_address_memory video_processor:b2v_inst5\|DrawingModule:DrawingModule_inst\|calculo_address_memory:calculo_address_memory_inst " "Elaborating entity \"calculo_address_memory\" for hierarchy \"video_processor:b2v_inst5\|DrawingModule:DrawingModule_inst\|calculo_address_memory:calculo_address_memory_inst\"" {  } { { "modulos/Drawing_Module/DrawingModule.v" "calculo_address_memory_inst" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Drawing_Module/DrawingModule.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732757462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "geometric_Forms_Processor video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst " "Elaborating entity \"geometric_Forms_Processor\" for hierarchy \"video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\"" {  } { { "modulos/Top_level/video_processor.v" "geometric_Forms_Processor_inst" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Top_level/video_processor.v" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732757475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controls_pipeline video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|controls_pipeline:controls_pipeline_inst " "Elaborating entity \"controls_pipeline\" for hierarchy \"video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|controls_pipeline:controls_pipeline_inst\"" {  } { { "modulos/Co_Processor/geometric_Forms_Processor.v" "controls_pipeline_inst" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Co_Processor/geometric_Forms_Processor.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732757500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_fg video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|memory_fg:memory_fg_inst " "Elaborating entity \"memory_fg\" for hierarchy \"video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|memory_fg:memory_fg_inst\"" {  } { { "modulos/Co_Processor/geometric_Forms_Processor.v" "memory_fg_inst" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Co_Processor/geometric_Forms_Processor.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732757523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|memory_fg:memory_fg_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|memory_fg:memory_fg_inst\|altsyncram:altsyncram_component\"" {  } { { "modulos/Co_Processor/memory_fg/memory_fg.v" "altsyncram_component" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Co_Processor/memory_fg/memory_fg.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732757643 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|memory_fg:memory_fg_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|memory_fg:memory_fg_inst\|altsyncram:altsyncram_component\"" {  } { { "modulos/Co_Processor/memory_fg/memory_fg.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Co_Processor/memory_fg/memory_fg.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732757661 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|memory_fg:memory_fg_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|memory_fg:memory_fg_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732757661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732757661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732757661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732757661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732757661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./modulos/Co_Processor/memory_fg/memory_fg_rom.mif " "Parameter \"init_file\" = \"./modulos/Co_Processor/memory_fg/memory_fg_rom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732757661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732757661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732757661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Parameter \"numwords_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732757661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16 " "Parameter \"numwords_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732757661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732757661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732757661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732757661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732757661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732757661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732757661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 4 " "Parameter \"widthad_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732757661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732757661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732757661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732757661 ""}  } { { "modulos/Co_Processor/memory_fg/memory_fg.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Co_Processor/memory_fg/memory_fg.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1737732757661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l1u1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l1u1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l1u1 " "Found entity 1: altsyncram_l1u1" {  } { { "db/altsyncram_l1u1.tdf" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/altsyncram_l1u1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732757742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732757742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_l1u1 video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|memory_fg:memory_fg_inst\|altsyncram:altsyncram_component\|altsyncram_l1u1:auto_generated " "Elaborating entity \"altsyncram_l1u1\" for hierarchy \"video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|memory_fg:memory_fg_inst\|altsyncram:altsyncram_component\|altsyncram_l1u1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732757743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|register_file:register_file_inst_1 " "Elaborating entity \"register_file\" for hierarchy \"video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|register_file:register_file_inst_1\"" {  } { { "modulos/Co_Processor/geometric_Forms_Processor.v" "register_file_inst_1" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Co_Processor/geometric_Forms_Processor.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732757825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|register_file:register_file_inst_2 " "Elaborating entity \"register_file\" for hierarchy \"video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|register_file:register_file_inst_2\"" {  } { { "modulos/Co_Processor/geometric_Forms_Processor.v" "register_file_inst_2" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Co_Processor/geometric_Forms_Processor.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732757850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|register_file:register_file_inst_3 " "Elaborating entity \"register_file\" for hierarchy \"video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|register_file:register_file_inst_3\"" {  } { { "modulos/Co_Processor/geometric_Forms_Processor.v" "register_file_inst_3" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Co_Processor/geometric_Forms_Processor.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732757876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|register_file:register_file_inst_4 " "Elaborating entity \"register_file\" for hierarchy \"video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|register_file:register_file_inst_4\"" {  } { { "modulos/Co_Processor/geometric_Forms_Processor.v" "register_file_inst_4" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Co_Processor/geometric_Forms_Processor.v" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732757897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|register_file:register_file_inst_5 " "Elaborating entity \"register_file\" for hierarchy \"video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|register_file:register_file_inst_5\"" {  } { { "modulos/Co_Processor/geometric_Forms_Processor.v" "register_file_inst_5" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Co_Processor/geometric_Forms_Processor.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732757920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline_geometricForms video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_1 " "Elaborating entity \"pipeline_geometricForms\" for hierarchy \"video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_1\"" {  } { { "modulos/Co_Processor/geometric_Forms_Processor.v" "core_pipeline_1" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Co_Processor/geometric_Forms_Processor.v" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732757944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "table_size video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_1\|table_size:table_size_inst " "Elaborating entity \"table_size\" for hierarchy \"video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_1\|table_size:table_size_inst\"" {  } { { "modulos/Co_Processor/pipeline_geometricForms.v" "table_size_inst" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Co_Processor/pipeline_geometricForms.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732757960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vertice_calculator video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_1\|vertice_calculator:vertice_calculator_inst " "Elaborating entity \"vertice_calculator\" for hierarchy \"video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_1\|vertice_calculator:vertice_calculator_inst\"" {  } { { "modulos/Co_Processor/pipeline_geometricForms.v" "vertice_calculator_inst" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Co_Processor/pipeline_geometricForms.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732757974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "determinants video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_1\|determinants:determinants_inst " "Elaborating entity \"determinants\" for hierarchy \"video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_1\|determinants:determinants_inst\"" {  } { { "modulos/Co_Processor/pipeline_geometricForms.v" "determinants_inst" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Co_Processor/pipeline_geometricForms.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732757991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_comparator video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|color_comparator:color_comparator_inst " "Elaborating entity \"color_comparator\" for hierarchy \"video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|color_comparator:color_comparator_inst\"" {  } { { "modulos/Co_Processor/geometric_Forms_Processor.v" "color_comparator_inst" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Co_Processor/geometric_Forms_Processor.v" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732758045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pixels_memory video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pixels_memory:pixels_memory_inst " "Elaborating entity \"pixels_memory\" for hierarchy \"video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pixels_memory:pixels_memory_inst\"" {  } { { "modulos/Co_Processor/geometric_Forms_Processor.v" "pixels_memory_inst" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Co_Processor/geometric_Forms_Processor.v" 353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732758066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pixels_memory:pixels_memory_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pixels_memory:pixels_memory_inst\|altsyncram:altsyncram_component\"" {  } { { "modulos/Co_Processor/pixels_memory/pixels_memory.v" "altsyncram_component" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Co_Processor/pixels_memory/pixels_memory.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732758107 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pixels_memory:pixels_memory_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pixels_memory:pixels_memory_inst\|altsyncram:altsyncram_component\"" {  } { { "modulos/Co_Processor/pixels_memory/pixels_memory.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Co_Processor/pixels_memory/pixels_memory.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732758123 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pixels_memory:pixels_memory_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pixels_memory:pixels_memory_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732758123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732758123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732758123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732758123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732758123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./modulos/Co_Processor/pixels_memory/pixels_memory.mif " "Parameter \"init_file\" = \"./modulos/Co_Processor/pixels_memory/pixels_memory.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732758123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732758123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732758123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 640 " "Parameter \"numwords_a\" = \"640\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732758123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 640 " "Parameter \"numwords_b\" = \"640\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732758123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732758123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732758123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732758123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732758123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732758123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732758123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732758123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732758123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 9 " "Parameter \"width_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732758123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732758123 ""}  } { { "modulos/Co_Processor/pixels_memory/pixels_memory.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Co_Processor/pixels_memory/pixels_memory.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1737732758123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3kt1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3kt1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3kt1 " "Found entity 1: altsyncram_3kt1" {  } { { "db/altsyncram_3kt1.tdf" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/altsyncram_3kt1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732758177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732758177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3kt1 video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pixels_memory:pixels_memory_inst\|altsyncram:altsyncram_component\|altsyncram_3kt1:auto_generated " "Elaborating entity \"altsyncram_3kt1\" for hierarchy \"video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pixels_memory:pixels_memory_inst\|altsyncram:altsyncram_component\|altsyncram_3kt1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732758178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "back_memory video_processor:b2v_inst5\|back_memory:back_memory_inst " "Elaborating entity \"back_memory\" for hierarchy \"video_processor:b2v_inst5\|back_memory:back_memory_inst\"" {  } { { "modulos/Top_level/video_processor.v" "back_memory_inst" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Top_level/video_processor.v" 323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732758212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "background_memory video_processor:b2v_inst5\|back_memory:back_memory_inst\|background_memory:background_memory_inst " "Elaborating entity \"background_memory\" for hierarchy \"video_processor:b2v_inst5\|back_memory:back_memory_inst\|background_memory:background_memory_inst\"" {  } { { "modulos/background_memory/back_memory.v" "background_memory_inst" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/background_memory/back_memory.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732758228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram video_processor:b2v_inst5\|back_memory:back_memory_inst\|background_memory:background_memory_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"video_processor:b2v_inst5\|back_memory:back_memory_inst\|background_memory:background_memory_inst\|altsyncram:altsyncram_component\"" {  } { { "modulos/background_memory/background_memory.v" "altsyncram_component" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/background_memory/background_memory.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732758248 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "video_processor:b2v_inst5\|back_memory:back_memory_inst\|background_memory:background_memory_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"video_processor:b2v_inst5\|back_memory:back_memory_inst\|background_memory:background_memory_inst\|altsyncram:altsyncram_component\"" {  } { { "modulos/background_memory/background_memory.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/background_memory/background_memory.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732758264 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "video_processor:b2v_inst5\|back_memory:back_memory_inst\|background_memory:background_memory_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"video_processor:b2v_inst5\|back_memory:back_memory_inst\|background_memory:background_memory_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732758264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732758264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./modulos/background_memory/background_bit_rom.mif " "Parameter \"init_file\" = \"./modulos/background_memory/background_bit_rom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732758264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732758264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732758264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732758264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4800 " "Parameter \"numwords_a\" = \"4800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732758264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732758264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732758264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732758264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732758264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a OLD_DATA " "Parameter \"read_during_write_mode_port_a\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732758264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732758264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732758264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732758264 ""}  } { { "modulos/background_memory/background_memory.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/background_memory/background_memory.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1737732758264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nak1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nak1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nak1 " "Found entity 1: altsyncram_nak1" {  } { { "db/altsyncram_nak1.tdf" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/altsyncram_nak1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732758332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732758332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nak1 video_processor:b2v_inst5\|back_memory:back_memory_inst\|background_memory:background_memory_inst\|altsyncram:altsyncram_component\|altsyncram_nak1:auto_generated " "Elaborating entity \"altsyncram_nak1\" for hierarchy \"video_processor:b2v_inst5\|back_memory:back_memory_inst\|background_memory:background_memory_inst\|altsyncram:altsyncram_component\|altsyncram_nak1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732758334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite_memory video_processor:b2v_inst5\|sprite_memory:sprite_memory_inst " "Elaborating entity \"sprite_memory\" for hierarchy \"video_processor:b2v_inst5\|sprite_memory:sprite_memory_inst\"" {  } { { "modulos/Top_level/video_processor.v" "sprite_memory_inst" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Top_level/video_processor.v" 334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732758400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory video_processor:b2v_inst5\|sprite_memory:sprite_memory_inst\|memory:memory_inst " "Elaborating entity \"memory\" for hierarchy \"video_processor:b2v_inst5\|sprite_memory:sprite_memory_inst\|memory:memory_inst\"" {  } { { "modulos/sprite_memory/sprite_memory.v" "memory_inst" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/sprite_memory/sprite_memory.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732758425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram video_processor:b2v_inst5\|sprite_memory:sprite_memory_inst\|memory:memory_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"video_processor:b2v_inst5\|sprite_memory:sprite_memory_inst\|memory:memory_inst\|altsyncram:altsyncram_component\"" {  } { { "modulos/sprite_memory/memory.v" "altsyncram_component" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/sprite_memory/memory.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732758464 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "video_processor:b2v_inst5\|sprite_memory:sprite_memory_inst\|memory:memory_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"video_processor:b2v_inst5\|sprite_memory:sprite_memory_inst\|memory:memory_inst\|altsyncram:altsyncram_component\"" {  } { { "modulos/sprite_memory/memory.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/sprite_memory/memory.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732758484 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "video_processor:b2v_inst5\|sprite_memory:sprite_memory_inst\|memory:memory_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"video_processor:b2v_inst5\|sprite_memory:sprite_memory_inst\|memory:memory_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732758484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732758484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./modulos/sprite_memory/sprite_bit_rom.mif " "Parameter \"init_file\" = \"./modulos/sprite_memory/sprite_bit_rom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732758484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732758484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732758484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732758484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 12800 " "Parameter \"numwords_a\" = \"12800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732758484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732758484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732758484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732758484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732758484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732758484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732758484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732758484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732758484 ""}  } { { "modulos/sprite_memory/memory.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/sprite_memory/memory.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1737732758484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cnj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cnj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cnj1 " "Found entity 1: altsyncram_cnj1" {  } { { "db/altsyncram_cnj1.tdf" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/altsyncram_cnj1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732758599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732758599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cnj1 video_processor:b2v_inst5\|sprite_memory:sprite_memory_inst\|memory:memory_inst\|altsyncram:altsyncram_component\|altsyncram_cnj1:auto_generated " "Elaborating entity \"altsyncram_cnj1\" for hierarchy \"video_processor:b2v_inst5\|sprite_memory:sprite_memory_inst\|memory:memory_inst\|altsyncram:altsyncram_component\|altsyncram_cnj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732758602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_jsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_jsa " "Found entity 1: decode_jsa" {  } { { "db/decode_jsa.tdf" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/decode_jsa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732758779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732758779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_jsa video_processor:b2v_inst5\|sprite_memory:sprite_memory_inst\|memory:memory_inst\|altsyncram:altsyncram_component\|altsyncram_cnj1:auto_generated\|decode_jsa:decode3 " "Elaborating entity \"decode_jsa\" for hierarchy \"video_processor:b2v_inst5\|sprite_memory:sprite_memory_inst\|memory:memory_inst\|altsyncram:altsyncram_component\|altsyncram_cnj1:auto_generated\|decode_jsa:decode3\"" {  } { { "db/altsyncram_cnj1.tdf" "decode3" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/altsyncram_cnj1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732758780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_c8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_c8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_c8a " "Found entity 1: decode_c8a" {  } { { "db/decode_c8a.tdf" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/decode_c8a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732758841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732758841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_c8a video_processor:b2v_inst5\|sprite_memory:sprite_memory_inst\|memory:memory_inst\|altsyncram:altsyncram_component\|altsyncram_cnj1:auto_generated\|decode_c8a:rden_decode " "Elaborating entity \"decode_c8a\" for hierarchy \"video_processor:b2v_inst5\|sprite_memory:sprite_memory_inst\|memory:memory_inst\|altsyncram:altsyncram_component\|altsyncram_cnj1:auto_generated\|decode_c8a:rden_decode\"" {  } { { "db/altsyncram_cnj1.tdf" "rden_decode" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/altsyncram_cnj1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732758843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_4nb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_4nb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4nb " "Found entity 1: mux_4nb" {  } { { "db/mux_4nb.tdf" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/mux_4nb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732758903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732758903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4nb video_processor:b2v_inst5\|sprite_memory:sprite_memory_inst\|memory:memory_inst\|altsyncram:altsyncram_component\|altsyncram_cnj1:auto_generated\|mux_4nb:mux2 " "Elaborating entity \"mux_4nb\" for hierarchy \"video_processor:b2v_inst5\|sprite_memory:sprite_memory_inst\|memory:memory_inst\|altsyncram:altsyncram_component\|altsyncram_cnj1:auto_generated\|mux_4nb:mux2\"" {  } { { "db/altsyncram_cnj1.tdf" "mux2" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/altsyncram_cnj1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732758904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_sync video_processor:b2v_inst5\|VGA_sync:VGA_sync_inst " "Elaborating entity \"VGA_sync\" for hierarchy \"video_processor:b2v_inst5\|VGA_sync:VGA_sync_inst\"" {  } { { "modulos/Top_level/video_processor.v" "VGA_sync_inst" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Top_level/video_processor.v" 348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732758924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rgb_out_generator video_processor:b2v_inst5\|rgb_out_generator:rgb_out_generator_inst " "Elaborating entity \"rgb_out_generator\" for hierarchy \"video_processor:b2v_inst5\|rgb_out_generator:rgb_out_generator_inst\"" {  } { { "modulos/Top_level/video_processor.v" "rgb_out_generator_inst" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Top_level/video_processor.v" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732758939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "written_pulse written_pulse:b2v_inst7 " "Elaborating entity \"written_pulse\" for hierarchy \"written_pulse:b2v_inst7\"" {  } { { "Arquitetura/ArquiteturaCollenda.v" "b2v_inst7" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/ArquiteturaCollenda.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732758951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura Arquitetura:b2v_inst9 " "Elaborating entity \"Arquitetura\" for hierarchy \"Arquitetura:b2v_inst9\"" {  } { { "Arquitetura/ArquiteturaCollenda.v" "b2v_inst9" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/ArquiteturaCollenda.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732758966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_data_A Arquitetura:b2v_inst9\|Arquitetura_data_A:data_a " "Elaborating entity \"Arquitetura_data_A\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_data_A:data_a\"" {  } { { "Arquitetura/synthesis/Arquitetura.v" "data_a" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/Arquitetura.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732759021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_irq_joystick Arquitetura:b2v_inst9\|Arquitetura_irq_joystick:irq_joystick " "Elaborating entity \"Arquitetura_irq_joystick\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_irq_joystick:irq_joystick\"" {  } { { "Arquitetura/synthesis/Arquitetura.v" "irq_joystick" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/Arquitetura.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732759042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_jtag_uart_0 Arquitetura:b2v_inst9\|Arquitetura_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"Arquitetura_jtag_uart_0\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_jtag_uart_0:jtag_uart_0\"" {  } { { "Arquitetura/synthesis/Arquitetura.v" "jtag_uart_0" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/Arquitetura.v" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732759061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_jtag_uart_0_scfifo_w Arquitetura:b2v_inst9\|Arquitetura_jtag_uart_0:jtag_uart_0\|Arquitetura_jtag_uart_0_scfifo_w:the_Arquitetura_jtag_uart_0_scfifo_w " "Elaborating entity \"Arquitetura_jtag_uart_0_scfifo_w\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_jtag_uart_0:jtag_uart_0\|Arquitetura_jtag_uart_0_scfifo_w:the_Arquitetura_jtag_uart_0_scfifo_w\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_jtag_uart_0.v" "the_Arquitetura_jtag_uart_0_scfifo_w" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732759081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Arquitetura:b2v_inst9\|Arquitetura_jtag_uart_0:jtag_uart_0\|Arquitetura_jtag_uart_0_scfifo_w:the_Arquitetura_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_jtag_uart_0:jtag_uart_0\|Arquitetura_jtag_uart_0_scfifo_w:the_Arquitetura_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_jtag_uart_0.v" "wfifo" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732759356 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Arquitetura:b2v_inst9\|Arquitetura_jtag_uart_0:jtag_uart_0\|Arquitetura_jtag_uart_0_scfifo_w:the_Arquitetura_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"Arquitetura:b2v_inst9\|Arquitetura_jtag_uart_0:jtag_uart_0\|Arquitetura_jtag_uart_0_scfifo_w:the_Arquitetura_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_jtag_uart_0.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732759367 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Arquitetura:b2v_inst9\|Arquitetura_jtag_uart_0:jtag_uart_0\|Arquitetura_jtag_uart_0_scfifo_w:the_Arquitetura_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"Arquitetura:b2v_inst9\|Arquitetura_jtag_uart_0:jtag_uart_0\|Arquitetura_jtag_uart_0_scfifo_w:the_Arquitetura_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732759367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732759367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732759367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732759367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732759367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732759367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732759367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732759367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732759367 ""}  } { { "Arquitetura/synthesis/submodules/Arquitetura_jtag_uart_0.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1737732759367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/scfifo_jr21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732759445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732759445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 Arquitetura:b2v_inst9\|Arquitetura_jtag_uart_0:jtag_uart_0\|Arquitetura_jtag_uart_0_scfifo_w:the_Arquitetura_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_jtag_uart_0:jtag_uart_0\|Arquitetura_jtag_uart_0_scfifo_w:the_Arquitetura_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732759447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/a_dpfifo_l011.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732759482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732759482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 Arquitetura:b2v_inst9\|Arquitetura_jtag_uart_0:jtag_uart_0\|Arquitetura_jtag_uart_0_scfifo_w:the_Arquitetura_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_jtag_uart_0:jtag_uart_0\|Arquitetura_jtag_uart_0_scfifo_w:the_Arquitetura_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/scfifo_jr21.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732759484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732759523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732759523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf Arquitetura:b2v_inst9\|Arquitetura_jtag_uart_0:jtag_uart_0\|Arquitetura_jtag_uart_0_scfifo_w:the_Arquitetura_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_jtag_uart_0:jtag_uart_0\|Arquitetura_jtag_uart_0_scfifo_w:the_Arquitetura_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732759525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/cntr_do7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732759590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732759590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 Arquitetura:b2v_inst9\|Arquitetura_jtag_uart_0:jtag_uart_0\|Arquitetura_jtag_uart_0_scfifo_w:the_Arquitetura_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_jtag_uart_0:jtag_uart_0\|Arquitetura_jtag_uart_0_scfifo_w:the_Arquitetura_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732759591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/altsyncram_nio1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732759654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732759654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 Arquitetura:b2v_inst9\|Arquitetura_jtag_uart_0:jtag_uart_0\|Arquitetura_jtag_uart_0_scfifo_w:the_Arquitetura_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_jtag_uart_0:jtag_uart_0\|Arquitetura_jtag_uart_0_scfifo_w:the_Arquitetura_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732759656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/cntr_1ob.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732759723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732759723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob Arquitetura:b2v_inst9\|Arquitetura_jtag_uart_0:jtag_uart_0\|Arquitetura_jtag_uart_0_scfifo_w:the_Arquitetura_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_jtag_uart_0:jtag_uart_0\|Arquitetura_jtag_uart_0_scfifo_w:the_Arquitetura_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/a_dpfifo_l011.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732759725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_jtag_uart_0_scfifo_r Arquitetura:b2v_inst9\|Arquitetura_jtag_uart_0:jtag_uart_0\|Arquitetura_jtag_uart_0_scfifo_r:the_Arquitetura_jtag_uart_0_scfifo_r " "Elaborating entity \"Arquitetura_jtag_uart_0_scfifo_r\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_jtag_uart_0:jtag_uart_0\|Arquitetura_jtag_uart_0_scfifo_r:the_Arquitetura_jtag_uart_0_scfifo_r\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_jtag_uart_0.v" "the_Arquitetura_jtag_uart_0_scfifo_r" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732759743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic Arquitetura:b2v_inst9\|Arquitetura_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_jtag_uart_0.v" "Arquitetura_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732760080 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Arquitetura:b2v_inst9\|Arquitetura_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"Arquitetura:b2v_inst9\|Arquitetura_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_jtag_uart_0.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732760116 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Arquitetura:b2v_inst9\|Arquitetura_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"Arquitetura:b2v_inst9\|Arquitetura_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732760116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732760116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732760116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732760116 ""}  } { { "Arquitetura/synthesis/submodules/Arquitetura_jtag_uart_0.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1737732760116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter Arquitetura:b2v_inst9\|Arquitetura_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732761823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl Arquitetura:b2v_inst9\|Arquitetura_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Arquitetura_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732762007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_nios2_gen2_0 Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"Arquitetura_nios2_gen2_0\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\"" {  } { { "Arquitetura/synthesis/Arquitetura.v" "nios2_gen2_0" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/Arquitetura.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732762072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_nios2_gen2_0_cpu Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu " "Elaborating entity \"Arquitetura_nios2_gen2_0_cpu\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0.v" "cpu" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732762091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_nios2_gen2_0_cpu_test_bench Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_test_bench:the_Arquitetura_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"Arquitetura_nios2_gen2_0_cpu_test_bench\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_test_bench:the_Arquitetura_nios2_gen2_0_cpu_test_bench\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "the_Arquitetura_nios2_gen2_0_cpu_test_bench" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 3566 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732762235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_nios2_gen2_0_cpu_register_bank_a_module Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_register_bank_a_module:Arquitetura_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"Arquitetura_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_register_bank_a_module:Arquitetura_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "Arquitetura_nios2_gen2_0_cpu_register_bank_a" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 4082 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732762260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_register_bank_a_module:Arquitetura_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_register_bank_a_module:Arquitetura_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732762278 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_register_bank_a_module:Arquitetura_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_register_bank_a_module:Arquitetura_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732762294 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_register_bank_a_module:Arquitetura_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_register_bank_a_module:Arquitetura_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732762294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732762294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732762294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732762294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732762294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732762294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732762294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732762294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732762294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732762294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732762294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732762294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732762294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732762294 ""}  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1737732762294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/altsyncram_6mc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732762356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732762356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_register_bank_a_module:Arquitetura_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_register_bank_a_module:Arquitetura_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732762358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_nios2_gen2_0_cpu_register_bank_b_module Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_register_bank_b_module:Arquitetura_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"Arquitetura_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_register_bank_b_module:Arquitetura_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "Arquitetura_nios2_gen2_0_cpu_register_bank_b" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 4100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732762385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_nios2_gen2_0_cpu_nios2_oci Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"Arquitetura_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "the_Arquitetura_nios2_gen2_0_cpu_nios2_oci" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 4596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732762408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_nios2_gen2_0_cpu_nios2_oci_debug Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_nios2_oci_debug:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"Arquitetura_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_nios2_oci_debug:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 2552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732762443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_nios2_oci_debug:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_nios2_oci_debug:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732762498 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_nios2_oci_debug:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_nios2_oci_debug:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 222 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732762511 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_nios2_oci_debug:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_nios2_oci_debug:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732762511 ""}  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 222 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1737732762511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_nios2_gen2_0_cpu_nios2_oci_break Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_nios2_oci_break:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"Arquitetura_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_nios2_oci_break:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732762518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_nios2_gen2_0_cpu_nios2_oci_xbrk Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_nios2_oci_xbrk:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"Arquitetura_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_nios2_oci_xbrk:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 2603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732762575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_nios2_gen2_0_cpu_nios2_oci_dbrk Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_nios2_oci_dbrk:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"Arquitetura_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_nios2_oci_dbrk:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 2629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732762592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_nios2_gen2_0_cpu_nios2_oci_itrace Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_nios2_oci_itrace:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"Arquitetura_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_nios2_oci_itrace:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 2645 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732762609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_nios2_gen2_0_cpu_nios2_oci_dtrace Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_nios2_oci_dtrace:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"Arquitetura_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_nios2_oci_dtrace:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 2660 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732762626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_nios2_gen2_0_cpu_nios2_oci_td_mode Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_nios2_oci_dtrace:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_dtrace\|Arquitetura_nios2_gen2_0_cpu_nios2_oci_td_mode:Arquitetura_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"Arquitetura_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_nios2_oci_dtrace:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_dtrace\|Arquitetura_nios2_gen2_0_cpu_nios2_oci_td_mode:Arquitetura_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "Arquitetura_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 1254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732762690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_nios2_gen2_0_cpu_nios2_oci_fifo Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_nios2_oci_fifo:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"Arquitetura_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_nios2_oci_fifo:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732762702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_nios2_oci_fifo:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_fifo\|Arquitetura_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"Arquitetura_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_nios2_oci_fifo:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_fifo\|Arquitetura_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 1567 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732762746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_nios2_oci_fifo:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_fifo\|Arquitetura_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"Arquitetura_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_nios2_oci_fifo:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_fifo\|Arquitetura_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 1576 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732762760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_nios2_oci_fifo:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_fifo\|Arquitetura_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"Arquitetura_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_nios2_oci_fifo:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_fifo\|Arquitetura_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 1585 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732762777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_nios2_gen2_0_cpu_nios2_oci_pib Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_nios2_oci_pib:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"Arquitetura_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_nios2_oci_pib:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 2680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732762793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_nios2_gen2_0_cpu_nios2_oci_im Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_nios2_oci_im:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"Arquitetura_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_nios2_oci_im:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 2694 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732762810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg:the_Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg:the_Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "the_Arquitetura_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 2713 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732762826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_nios2_gen2_0_cpu_nios2_ocimem Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_nios2_ocimem:the_Arquitetura_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"Arquitetura_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_nios2_ocimem:the_Arquitetura_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "the_Arquitetura_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 2733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732762846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_nios2_gen2_0_cpu_ociram_sp_ram_module Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_nios2_ocimem:the_Arquitetura_nios2_gen2_0_cpu_nios2_ocimem\|Arquitetura_nios2_gen2_0_cpu_ociram_sp_ram_module:Arquitetura_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"Arquitetura_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_nios2_ocimem:the_Arquitetura_nios2_gen2_0_cpu_nios2_ocimem\|Arquitetura_nios2_gen2_0_cpu_ociram_sp_ram_module:Arquitetura_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "Arquitetura_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 2353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732762877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_nios2_ocimem:the_Arquitetura_nios2_gen2_0_cpu_nios2_ocimem\|Arquitetura_nios2_gen2_0_cpu_ociram_sp_ram_module:Arquitetura_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_nios2_ocimem:the_Arquitetura_nios2_gen2_0_cpu_nios2_ocimem\|Arquitetura_nios2_gen2_0_cpu_ociram_sp_ram_module:Arquitetura_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 2177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732762894 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_nios2_ocimem:the_Arquitetura_nios2_gen2_0_cpu_nios2_ocimem\|Arquitetura_nios2_gen2_0_cpu_ociram_sp_ram_module:Arquitetura_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_nios2_ocimem:the_Arquitetura_nios2_gen2_0_cpu_nios2_ocimem\|Arquitetura_nios2_gen2_0_cpu_ociram_sp_ram_module:Arquitetura_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 2177 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732762911 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_nios2_ocimem:the_Arquitetura_nios2_gen2_0_cpu_nios2_ocimem\|Arquitetura_nios2_gen2_0_cpu_ociram_sp_ram_module:Arquitetura_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_nios2_ocimem:the_Arquitetura_nios2_gen2_0_cpu_nios2_ocimem\|Arquitetura_nios2_gen2_0_cpu_ociram_sp_ram_module:Arquitetura_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732762911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732762911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732762911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732762911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732762911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732762911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732762911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732762911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732762911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732762911 ""}  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 2177 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1737732762911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/altsyncram_ac71.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732762969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732762969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_nios2_ocimem:the_Arquitetura_nios2_gen2_0_cpu_nios2_ocimem\|Arquitetura_nios2_gen2_0_cpu_ociram_sp_ram_module:Arquitetura_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_nios2_ocimem:the_Arquitetura_nios2_gen2_0_cpu_nios2_ocimem\|Arquitetura_nios2_gen2_0_cpu_ociram_sp_ram_module:Arquitetura_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732762970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 2835 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732762998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_nios2_gen2_0_cpu_debug_slave_tck Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper\|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"Arquitetura_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper\|Arquitetura_nios2_gen2_0_cpu_debug_slave_tck:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_Arquitetura_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732763015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_nios2_gen2_0_cpu_debug_slave_sysclk Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper\|Arquitetura_nios2_gen2_0_cpu_debug_slave_sysclk:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"Arquitetura_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper\|Arquitetura_nios2_gen2_0_cpu_debug_slave_sysclk:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_Arquitetura_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732763047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Arquitetura_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Arquitetura_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper.v" "Arquitetura_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732763115 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Arquitetura_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Arquitetura_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper.v" 212 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732763126 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Arquitetura_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Arquitetura_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732763126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732763126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732763126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732763126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732763126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732763126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732763126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732763126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732763126 ""}  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper.v" 212 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1737732763126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Arquitetura_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Arquitetura_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732763130 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Arquitetura_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Arquitetura_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Arquitetura_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Arquitetura_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper.v" 212 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732763144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Arquitetura_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Arquitetura_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732763148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Arquitetura_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper:the_Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Arquitetura_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732763164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_onchip_memory2_0 Arquitetura:b2v_inst9\|Arquitetura_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"Arquitetura_onchip_memory2_0\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_onchip_memory2_0:onchip_memory2_0\"" {  } { { "Arquitetura/synthesis/Arquitetura.v" "onchip_memory2_0" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/Arquitetura.v" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732763184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Arquitetura:b2v_inst9\|Arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732763203 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Arquitetura:b2v_inst9\|Arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Arquitetura:b2v_inst9\|Arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_onchip_memory2_0.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732763220 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Arquitetura:b2v_inst9\|Arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"Arquitetura:b2v_inst9\|Arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732763221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Arquitetura_onchip_memory2_0.hex " "Parameter \"init_file\" = \"Arquitetura_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732763221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732763221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 7500 " "Parameter \"maximum_depth\" = \"7500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732763221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 7500 " "Parameter \"numwords_a\" = \"7500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732763221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732763221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732763221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732763221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732763221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732763221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732763221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732763221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732763221 ""}  } { { "Arquitetura/synthesis/submodules/Arquitetura_onchip_memory2_0.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1737732763221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ajh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ajh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ajh1 " "Found entity 1: altsyncram_ajh1" {  } { { "db/altsyncram_ajh1.tdf" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/altsyncram_ajh1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732763280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732763280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ajh1 Arquitetura:b2v_inst9\|Arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ajh1:auto_generated " "Elaborating entity \"altsyncram_ajh1\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ajh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732763281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_rd_joystick_lsb Arquitetura:b2v_inst9\|Arquitetura_rd_joystick_lsb:rd_joystick_lsb " "Elaborating entity \"Arquitetura_rd_joystick_lsb\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_rd_joystick_lsb:rd_joystick_lsb\"" {  } { { "Arquitetura/synthesis/Arquitetura.v" "rd_joystick_lsb" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/Arquitetura.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732763614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_reset_pulseCounter Arquitetura:b2v_inst9\|Arquitetura_reset_pulseCounter:reset_pulsecounter " "Elaborating entity \"Arquitetura_reset_pulseCounter\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_reset_pulseCounter:reset_pulsecounter\"" {  } { { "Arquitetura/synthesis/Arquitetura.v" "reset_pulsecounter" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/Arquitetura.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732763633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_screen Arquitetura:b2v_inst9\|Arquitetura_screen:screen " "Elaborating entity \"Arquitetura_screen\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_screen:screen\"" {  } { { "Arquitetura/synthesis/Arquitetura.v" "screen" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/Arquitetura.v" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732763647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_sysid_qsys_0 Arquitetura:b2v_inst9\|Arquitetura_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"Arquitetura_sysid_qsys_0\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_sysid_qsys_0:sysid_qsys_0\"" {  } { { "Arquitetura/synthesis/Arquitetura.v" "sysid_qsys_0" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/Arquitetura.v" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732763664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_interface Arquitetura:b2v_inst9\|uart_interface:uart_interface_0 " "Elaborating entity \"uart_interface\" for hierarchy \"Arquitetura:b2v_inst9\|uart_interface:uart_interface_0\"" {  } { { "Arquitetura/synthesis/Arquitetura.v" "uart_interface_0" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/Arquitetura.v" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732763681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_unit Arquitetura:b2v_inst9\|uart_interface:uart_interface_0\|uart_unit:uart_unit_inst " "Elaborating entity \"uart_unit\" for hierarchy \"Arquitetura:b2v_inst9\|uart_interface:uart_interface_0\|uart_unit:uart_unit_inst\"" {  } { { "Arquitetura/synthesis/submodules/uart_interface.v" "uart_unit_inst" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/uart_interface.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732763696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baud_rate_gen Arquitetura:b2v_inst9\|uart_interface:uart_interface_0\|uart_unit:uart_unit_inst\|baud_rate_gen:baud_rate_gen_inst " "Elaborating entity \"baud_rate_gen\" for hierarchy \"Arquitetura:b2v_inst9\|uart_interface:uart_interface_0\|uart_unit:uart_unit_inst\|baud_rate_gen:baud_rate_gen_inst\"" {  } { { "Arquitetura/synthesis/submodules/uart_unit.v" "baud_rate_gen_inst" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/uart_unit.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732763716 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 baud_rate_gen.v(21) " "Verilog HDL assignment warning at baud_rate_gen.v(21): truncated value with size 32 to match size of target (5)" {  } { { "Arquitetura/synthesis/submodules/baud_rate_gen.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/baud_rate_gen.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737732763717 "|ArquiteturaCollenda|Arquitetura:b2v_inst9|uart_interface:uart_interface_0|uart_unit:uart_unit_inst|baud_rate_gen:baud_rate_gen_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx Arquitetura:b2v_inst9\|uart_interface:uart_interface_0\|uart_unit:uart_unit_inst\|uart_rx:uart_rx_inst " "Elaborating entity \"uart_rx\" for hierarchy \"Arquitetura:b2v_inst9\|uart_interface:uart_interface_0\|uart_unit:uart_unit_inst\|uart_rx:uart_rx_inst\"" {  } { { "Arquitetura/synthesis/submodules/uart_unit.v" "uart_rx_inst" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/uart_unit.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732763733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_cir Arquitetura:b2v_inst9\|uart_interface:uart_interface_0\|uart_unit:uart_unit_inst\|fifo_cir:rx_fifo_inst " "Elaborating entity \"fifo_cir\" for hierarchy \"Arquitetura:b2v_inst9\|uart_interface:uart_interface_0\|uart_unit:uart_unit_inst\|fifo_cir:rx_fifo_inst\"" {  } { { "Arquitetura/synthesis/submodules/uart_unit.v" "rx_fifo_inst" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/uart_unit.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732763756 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fifo_cir.v(60) " "Verilog HDL assignment warning at fifo_cir.v(60): truncated value with size 32 to match size of target (4)" {  } { { "Arquitetura/synthesis/submodules/fifo_cir.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/fifo_cir.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737732763758 "|ArquiteturaCollenda|Arquitetura:b2v_inst9|uart_interface:uart_interface_0|uart_unit:uart_unit_inst|fifo_cir:rx_fifo_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fifo_cir.v(61) " "Verilog HDL assignment warning at fifo_cir.v(61): truncated value with size 32 to match size of target (4)" {  } { { "Arquitetura/synthesis/submodules/fifo_cir.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/fifo_cir.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737732763758 "|ArquiteturaCollenda|Arquitetura:b2v_inst9|uart_interface:uart_interface_0|uart_unit:uart_unit_inst|fifo_cir:rx_fifo_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 fifo_cir.v(74) " "Verilog HDL assignment warning at fifo_cir.v(74): truncated value with size 32 to match size of target (5)" {  } { { "Arquitetura/synthesis/submodules/fifo_cir.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/fifo_cir.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737732763758 "|ArquiteturaCollenda|Arquitetura:b2v_inst9|uart_interface:uart_interface_0|uart_unit:uart_unit_inst|fifo_cir:rx_fifo_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 fifo_cir.v(83) " "Verilog HDL assignment warning at fifo_cir.v(83): truncated value with size 32 to match size of target (5)" {  } { { "Arquitetura/synthesis/submodules/fifo_cir.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/fifo_cir.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737732763759 "|ArquiteturaCollenda|Arquitetura:b2v_inst9|uart_interface:uart_interface_0|uart_unit:uart_unit_inst|fifo_cir:rx_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx Arquitetura:b2v_inst9\|uart_interface:uart_interface_0\|uart_unit:uart_unit_inst\|uart_tx:uart_tx_inst " "Elaborating entity \"uart_tx\" for hierarchy \"Arquitetura:b2v_inst9\|uart_interface:uart_interface_0\|uart_unit:uart_unit_inst\|uart_tx:uart_tx_inst\"" {  } { { "Arquitetura/synthesis/submodules/uart_unit.v" "uart_tx_inst" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/uart_unit.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732763778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modem_control Arquitetura:b2v_inst9\|uart_interface:uart_interface_0\|uart_unit:uart_unit_inst\|modem_control:modem_control_inst " "Elaborating entity \"modem_control\" for hierarchy \"Arquitetura:b2v_inst9\|uart_interface:uart_interface_0\|uart_unit:uart_unit_inst\|modem_control:modem_control_inst\"" {  } { { "Arquitetura/synthesis/submodules/uart_unit.v" "modem_control_inst" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/uart_unit.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732763801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "select_read Arquitetura:b2v_inst9\|uart_interface:uart_interface_0\|uart_unit:uart_unit_inst\|select_read:select_read_inst " "Elaborating entity \"select_read\" for hierarchy \"Arquitetura:b2v_inst9\|uart_interface:uart_interface_0\|uart_unit:uart_unit_inst\|select_read:select_read_inst\"" {  } { { "Arquitetura/synthesis/submodules/uart_unit.v" "select_read_inst" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/uart_unit.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732763815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_control Arquitetura:b2v_inst9\|uart_interface:uart_interface_0\|uart_unit:uart_unit_inst\|reg_control:reg_control_inst " "Elaborating entity \"reg_control\" for hierarchy \"Arquitetura:b2v_inst9\|uart_interface:uart_interface_0\|uart_unit:uart_unit_inst\|reg_control:reg_control_inst\"" {  } { { "Arquitetura/synthesis/submodules/uart_unit.v" "reg_control_inst" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/uart_unit.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732763834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interrupt_control Arquitetura:b2v_inst9\|uart_interface:uart_interface_0\|uart_unit:uart_unit_inst\|interrupt_control:interrupt_control_inst " "Elaborating entity \"interrupt_control\" for hierarchy \"Arquitetura:b2v_inst9\|uart_interface:uart_interface_0\|uart_unit:uart_unit_inst\|interrupt_control:interrupt_control_inst\"" {  } { { "Arquitetura/synthesis/submodules/uart_unit.v" "interrupt_control_inst" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/uart_unit.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732763851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_mm_interconnect_0 Arquitetura:b2v_inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"Arquitetura_mm_interconnect_0\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\"" {  } { { "Arquitetura/synthesis/Arquitetura.v" "mm_interconnect_0" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/Arquitetura.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732763887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Arquitetura:b2v_inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732764481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Arquitetura:b2v_inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v" 1369 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732764506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Arquitetura:b2v_inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v" 1433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732764530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Arquitetura:b2v_inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_interface_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_interface_0_avalon_slave_0_translator\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v" "uart_interface_0_avalon_slave_0_translator" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v" 1497 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732764556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Arquitetura:b2v_inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v" 1561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732764580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Arquitetura:b2v_inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v" 1625 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732764606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Arquitetura:b2v_inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v" 1689 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732764628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Arquitetura:b2v_inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:data_a_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:data_a_s1_translator\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v" "data_a_s1_translator" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v" 1753 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732764651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Arquitetura:b2v_inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v" 2538 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732764724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Arquitetura:b2v_inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v" 2619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732764744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Arquitetura:b2v_inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v" 2703 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732764763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Arquitetura:b2v_inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Arquitetura/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732764790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Arquitetura:b2v_inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v" 2744 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732764811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_mm_interconnect_0_router Arquitetura:b2v_inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|Arquitetura_mm_interconnect_0_router:router " "Elaborating entity \"Arquitetura_mm_interconnect_0_router\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|Arquitetura_mm_interconnect_0_router:router\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v" "router" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v" 4760 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732765079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_mm_interconnect_0_router_default_decode Arquitetura:b2v_inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|Arquitetura_mm_interconnect_0_router:router\|Arquitetura_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"Arquitetura_mm_interconnect_0_router_default_decode\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|Arquitetura_mm_interconnect_0_router:router\|Arquitetura_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_router.sv" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732765137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_mm_interconnect_0_router_001 Arquitetura:b2v_inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|Arquitetura_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"Arquitetura_mm_interconnect_0_router_001\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|Arquitetura_mm_interconnect_0_router_001:router_001\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v" "router_001" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v" 4776 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732765151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_mm_interconnect_0_router_001_default_decode Arquitetura:b2v_inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|Arquitetura_mm_interconnect_0_router_001:router_001\|Arquitetura_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"Arquitetura_mm_interconnect_0_router_001_default_decode\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|Arquitetura_mm_interconnect_0_router_001:router_001\|Arquitetura_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_router_001.sv" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732765185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_mm_interconnect_0_router_002 Arquitetura:b2v_inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|Arquitetura_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"Arquitetura_mm_interconnect_0_router_002\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|Arquitetura_mm_interconnect_0_router_002:router_002\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v" "router_002" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v" 4792 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732765198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_mm_interconnect_0_router_002_default_decode Arquitetura:b2v_inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|Arquitetura_mm_interconnect_0_router_002:router_002\|Arquitetura_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"Arquitetura_mm_interconnect_0_router_002_default_decode\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|Arquitetura_mm_interconnect_0_router_002:router_002\|Arquitetura_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732765217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_mm_interconnect_0_router_003 Arquitetura:b2v_inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|Arquitetura_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"Arquitetura_mm_interconnect_0_router_003\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|Arquitetura_mm_interconnect_0_router_003:router_003\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v" "router_003" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v" 4808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732765234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_mm_interconnect_0_router_003_default_decode Arquitetura:b2v_inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|Arquitetura_mm_interconnect_0_router_003:router_003\|Arquitetura_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"Arquitetura_mm_interconnect_0_router_003_default_decode\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|Arquitetura_mm_interconnect_0_router_003:router_003\|Arquitetura_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_router_003.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732765252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_mm_interconnect_0_cmd_demux Arquitetura:b2v_inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|Arquitetura_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"Arquitetura_mm_interconnect_0_cmd_demux\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|Arquitetura_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v" 5161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732765374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_mm_interconnect_0_cmd_demux_001 Arquitetura:b2v_inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|Arquitetura_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"Arquitetura_mm_interconnect_0_cmd_demux_001\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|Arquitetura_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v" 5232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732765425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_mm_interconnect_0_cmd_mux Arquitetura:b2v_inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"Arquitetura_mm_interconnect_0_cmd_mux\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v" 5255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732765455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Arquitetura:b2v_inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732765481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Arquitetura:b2v_inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|Arquitetura_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Arquitetura/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732765495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_mm_interconnect_0_cmd_mux_001 Arquitetura:b2v_inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|Arquitetura_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"Arquitetura_mm_interconnect_0_cmd_mux_001\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|Arquitetura_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v" 5272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732765508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_mm_interconnect_0_rsp_demux Arquitetura:b2v_inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|Arquitetura_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"Arquitetura_mm_interconnect_0_rsp_demux\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|Arquitetura_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v" 5604 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732765638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_mm_interconnect_0_rsp_demux_001 Arquitetura:b2v_inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|Arquitetura_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"Arquitetura_mm_interconnect_0_rsp_demux_001\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|Arquitetura_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v" "rsp_demux_001" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v" 5621 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732765656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_mm_interconnect_0_rsp_mux Arquitetura:b2v_inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|Arquitetura_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"Arquitetura_mm_interconnect_0_rsp_mux\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|Arquitetura_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v" 6043 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732765720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Arquitetura:b2v_inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|Arquitetura_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|Arquitetura_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_rsp_mux.sv" 550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732765823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Arquitetura:b2v_inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|Arquitetura_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|Arquitetura_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Arquitetura/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732765838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_mm_interconnect_0_rsp_mux_001 Arquitetura:b2v_inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|Arquitetura_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"Arquitetura_mm_interconnect_0_rsp_mux_001\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|Arquitetura_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v" 6114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732765854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Arquitetura:b2v_inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|Arquitetura_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|Arquitetura_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_rsp_mux_001.sv" 438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732765917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Arquitetura:b2v_inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|Arquitetura_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|Arquitetura_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Arquitetura/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732765932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_mm_interconnect_0_avalon_st_adapter Arquitetura:b2v_inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|Arquitetura_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"Arquitetura_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|Arquitetura_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0.v" 6143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732765947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_mm_interconnect_0_avalon_st_adapter_error_adapter_0 Arquitetura:b2v_inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|Arquitetura_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|Arquitetura_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"Arquitetura_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_mm_interconnect_0:mm_interconnect_0\|Arquitetura_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|Arquitetura_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732765963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arquitetura_irq_mapper Arquitetura:b2v_inst9\|Arquitetura_irq_mapper:irq_mapper " "Elaborating entity \"Arquitetura_irq_mapper\" for hierarchy \"Arquitetura:b2v_inst9\|Arquitetura_irq_mapper:irq_mapper\"" {  } { { "Arquitetura/synthesis/Arquitetura.v" "irq_mapper" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/Arquitetura.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732766085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Arquitetura:b2v_inst9\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Arquitetura:b2v_inst9\|altera_reset_controller:rst_controller\"" {  } { { "Arquitetura/synthesis/Arquitetura.v" "rst_controller" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/Arquitetura.v" 492 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732766106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Arquitetura:b2v_inst9\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Arquitetura:b2v_inst9\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "Arquitetura/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732766124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Arquitetura:b2v_inst9\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Arquitetura:b2v_inst9\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "Arquitetura/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732766137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Arquitetura:b2v_inst9\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Arquitetura:b2v_inst9\|altera_reset_controller:rst_controller_001\"" {  } { { "Arquitetura/synthesis/Arquitetura.v" "rst_controller_001" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/Arquitetura.v" 555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732766150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wr_pulse wr_pulse:wp " "Elaborating entity \"wr_pulse\" for hierarchy \"wr_pulse:wp\"" {  } { { "Arquitetura/ArquiteturaCollenda.v" "wp" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/ArquiteturaCollenda.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732766167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io_avalon_interface io_avalon_interface:ioai " "Elaborating entity \"io_avalon_interface\" for hierarchy \"io_avalon_interface:ioai\"" {  } { { "Arquitetura/ArquiteturaCollenda.v" "ioai" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/ArquiteturaCollenda.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732766176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "opcode_controller io_avalon_interface:ioai\|opcode_controller:oc " "Elaborating entity \"opcode_controller\" for hierarchy \"io_avalon_interface:ioai\|opcode_controller:oc\"" {  } { { "modulos/module_io/io_avalon_interface.v" "oc" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/module_io/io_avalon_interface.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732766191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_input_controller io_avalon_interface:ioai\|top_input_controller:tbc " "Elaborating entity \"top_input_controller\" for hierarchy \"io_avalon_interface:ioai\|top_input_controller:tbc\"" {  } { { "modulos/module_io/io_avalon_interface.v" "tbc" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/module_io/io_avalon_interface.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732766205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controle io_avalon_interface:ioai\|top_input_controller:tbc\|controle:control_inst " "Elaborating entity \"controle\" for hierarchy \"io_avalon_interface:ioai\|top_input_controller:tbc\|controle:control_inst\"" {  } { { "modulos/module_io/top_input_controller.v" "control_inst" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/module_io/top_input_controller.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732766225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_capture_clear io_avalon_interface:ioai\|top_input_controller:tbc\|edge_capture_clear:ecc " "Elaborating entity \"edge_capture_clear\" for hierarchy \"io_avalon_interface:ioai\|top_input_controller:tbc\|edge_capture_clear:ecc\"" {  } { { "modulos/module_io/top_input_controller.v" "ecc" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/module_io/top_input_controller.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732766248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_o_data io_avalon_interface:ioai\|top_input_controller:tbc\|i_o_data:io_data_inst " "Elaborating entity \"i_o_data\" for hierarchy \"io_avalon_interface:ioai\|top_input_controller:tbc\|i_o_data:io_data_inst\"" {  } { { "modulos/module_io/top_input_controller.v" "io_data_inst" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/module_io/top_input_controller.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732766261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "select_data io_avalon_interface:ioai\|top_input_controller:tbc\|i_o_data:io_data_inst\|select_data:sb_inst\[0\].sb_inst " "Elaborating entity \"select_data\" for hierarchy \"io_avalon_interface:ioai\|top_input_controller:tbc\|i_o_data:io_data_inst\|select_data:sb_inst\[0\].sb_inst\"" {  } { { "modulos/module_io/i_o_data.v" "sb_inst\[0\].sb_inst" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/module_io/i_o_data.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732766287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_detector io_avalon_interface:ioai\|top_input_controller:tbc\|i_o_data:io_data_inst\|select_data:sb_inst\[0\].sb_inst\|edge_detector:ed " "Elaborating entity \"edge_detector\" for hierarchy \"io_avalon_interface:ioai\|top_input_controller:tbc\|i_o_data:io_data_inst\|select_data:sb_inst\[0\].sb_inst\|edge_detector:ed\"" {  } { { "modulos/module_io/select_data.v" "ed" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/module_io/select_data.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732766296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_capture io_avalon_interface:ioai\|top_input_controller:tbc\|i_o_data:io_data_inst\|select_data:sb_inst\[0\].sb_inst\|edge_capture:ec " "Elaborating entity \"edge_capture\" for hierarchy \"io_avalon_interface:ioai\|top_input_controller:tbc\|i_o_data:io_data_inst\|select_data:sb_inst\[0\].sb_inst\|edge_capture:ec\"" {  } { { "modulos/module_io/select_data.v" "ec" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/module_io/select_data.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732766308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "select_read_data io_avalon_interface:ioai\|top_input_controller:tbc\|select_read_data:srd " "Elaborating entity \"select_read_data\" for hierarchy \"io_avalon_interface:ioai\|top_input_controller:tbc\|select_read_data:srd\"" {  } { { "modulos/module_io/top_input_controller.v" "srd" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/module_io/top_input_controller.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732766336 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1737732769892 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2025.01.24.12:32:54 Progress: Loading slda7bfb580/alt_sld_fab_wrapper_hw.tcl " "2025.01.24.12:32:54 Progress: Loading slda7bfb580/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732774482 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732777500 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732777670 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732781161 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732781296 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732781442 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732781610 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732781643 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732781645 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1737732782403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda7bfb580/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda7bfb580/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slda7bfb580/alt_sld_fab.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/ip/slda7bfb580/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732782691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732782691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda7bfb580/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda7bfb580/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slda7bfb580/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/ip/slda7bfb580/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732782806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732782806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda7bfb580/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda7bfb580/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slda7bfb580/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/ip/slda7bfb580/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732782834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732782834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda7bfb580/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda7bfb580/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slda7bfb580/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/ip/slda7bfb580/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732783011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732783011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda7bfb580/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slda7bfb580/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slda7bfb580/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/ip/slda7bfb580/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732783118 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slda7bfb580/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/ip/slda7bfb580/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732783118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732783118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda7bfb580/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda7bfb580/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slda7bfb580/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/ip/slda7bfb580/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732783193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732783193 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Arquitetura:b2v_inst9\|uart_interface:uart_interface_0\|uart_unit:uart_unit_inst\|fifo_cir:tx_fifo_inst\|array_reg " "RAM logic \"Arquitetura:b2v_inst9\|uart_interface:uart_interface_0\|uart_unit:uart_unit_inst\|fifo_cir:tx_fifo_inst\|array_reg\" is uninferred due to asynchronous read logic" {  } { { "Arquitetura/synthesis/submodules/fifo_cir.v" "array_reg" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/fifo_cir.v" 18 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1737732791656 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Arquitetura:b2v_inst9\|uart_interface:uart_interface_0\|uart_unit:uart_unit_inst\|fifo_cir:rx_fifo_inst\|array_reg " "RAM logic \"Arquitetura:b2v_inst9\|uart_interface:uart_interface_0\|uart_unit:uart_unit_inst\|fifo_cir:rx_fifo_inst\|array_reg\" is uninferred due to asynchronous read logic" {  } { { "Arquitetura/synthesis/submodules/fifo_cir.v" "array_reg" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/fifo_cir.v" 18 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1737732791656 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1737732791656 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_5\|table_size:table_size_inst\|out_st1_color_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_5\|table_size:table_size_inst\|out_st1_color_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737732801068 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 5 " "Parameter TAP_DISTANCE set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737732801068 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 45 " "Parameter WIDTH set to 45" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737732801068 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1737732801068 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1737732801068 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "36 " "Inferred 36 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "video_processor:b2v_inst5\|DrawingModule:DrawingModule_inst\|calculo_address_memory:calculo_address_memory_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"video_processor:b2v_inst5\|DrawingModule:DrawingModule_inst\|calculo_address_memory:calculo_address_memory_inst\|Mult0\"" {  } { { "modulos/sprite_memory/calculo_address_memory.v" "Mult0" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/sprite_memory/calculo_address_memory.v" 62 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1737732801088 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_5\|determinants:determinants_inst\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_5\|determinants:determinants_inst\|Mult1\"" {  } { { "modulos/Co_Processor/determinants.v" "Mult1" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Co_Processor/determinants.v" 198 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1737732801088 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_5\|determinants:determinants_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_5\|determinants:determinants_inst\|Mult0\"" {  } { { "modulos/Co_Processor/determinants.v" "Mult0" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Co_Processor/determinants.v" 198 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1737732801088 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_5\|determinants:determinants_inst\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_5\|determinants:determinants_inst\|Mult2\"" {  } { { "modulos/Co_Processor/determinants.v" "Mult2" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Co_Processor/determinants.v" 200 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1737732801088 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_5\|determinants:determinants_inst\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_5\|determinants:determinants_inst\|Mult5\"" {  } { { "modulos/Co_Processor/determinants.v" "Mult5" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Co_Processor/determinants.v" 202 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1737732801088 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_5\|determinants:determinants_inst\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_5\|determinants:determinants_inst\|Mult4\"" {  } { { "modulos/Co_Processor/determinants.v" "Mult4" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Co_Processor/determinants.v" 202 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1737732801088 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_5\|determinants:determinants_inst\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_5\|determinants:determinants_inst\|Mult7\"" {  } { { "modulos/Co_Processor/determinants.v" "Mult7" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Co_Processor/determinants.v" 204 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1737732801088 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_5\|determinants:determinants_inst\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_5\|determinants:determinants_inst\|Mult6\"" {  } { { "modulos/Co_Processor/determinants.v" "Mult6" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Co_Processor/determinants.v" 204 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1737732801088 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_4\|determinants:determinants_inst\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_4\|determinants:determinants_inst\|Mult1\"" {  } { { "modulos/Co_Processor/determinants.v" "Mult1" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Co_Processor/determinants.v" 198 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1737732801088 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_4\|determinants:determinants_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_4\|determinants:determinants_inst\|Mult0\"" {  } { { "modulos/Co_Processor/determinants.v" "Mult0" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Co_Processor/determinants.v" 198 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1737732801088 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_4\|determinants:determinants_inst\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_4\|determinants:determinants_inst\|Mult2\"" {  } { { "modulos/Co_Processor/determinants.v" "Mult2" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Co_Processor/determinants.v" 200 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1737732801088 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_4\|determinants:determinants_inst\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_4\|determinants:determinants_inst\|Mult5\"" {  } { { "modulos/Co_Processor/determinants.v" "Mult5" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Co_Processor/determinants.v" 202 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1737732801088 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_4\|determinants:determinants_inst\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_4\|determinants:determinants_inst\|Mult4\"" {  } { { "modulos/Co_Processor/determinants.v" "Mult4" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Co_Processor/determinants.v" 202 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1737732801088 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_4\|determinants:determinants_inst\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_4\|determinants:determinants_inst\|Mult7\"" {  } { { "modulos/Co_Processor/determinants.v" "Mult7" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Co_Processor/determinants.v" 204 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1737732801088 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_4\|determinants:determinants_inst\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_4\|determinants:determinants_inst\|Mult6\"" {  } { { "modulos/Co_Processor/determinants.v" "Mult6" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Co_Processor/determinants.v" 204 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1737732801088 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_2\|determinants:determinants_inst\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_2\|determinants:determinants_inst\|Mult7\"" {  } { { "modulos/Co_Processor/determinants.v" "Mult7" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Co_Processor/determinants.v" 204 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1737732801088 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_2\|determinants:determinants_inst\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_2\|determinants:determinants_inst\|Mult6\"" {  } { { "modulos/Co_Processor/determinants.v" "Mult6" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Co_Processor/determinants.v" 204 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1737732801088 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_2\|determinants:determinants_inst\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_2\|determinants:determinants_inst\|Mult1\"" {  } { { "modulos/Co_Processor/determinants.v" "Mult1" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Co_Processor/determinants.v" 198 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1737732801088 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_2\|determinants:determinants_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_2\|determinants:determinants_inst\|Mult0\"" {  } { { "modulos/Co_Processor/determinants.v" "Mult0" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Co_Processor/determinants.v" 198 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1737732801088 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_2\|determinants:determinants_inst\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_2\|determinants:determinants_inst\|Mult2\"" {  } { { "modulos/Co_Processor/determinants.v" "Mult2" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Co_Processor/determinants.v" 200 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1737732801088 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_2\|determinants:determinants_inst\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_2\|determinants:determinants_inst\|Mult5\"" {  } { { "modulos/Co_Processor/determinants.v" "Mult5" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Co_Processor/determinants.v" 202 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1737732801088 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_2\|determinants:determinants_inst\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_2\|determinants:determinants_inst\|Mult4\"" {  } { { "modulos/Co_Processor/determinants.v" "Mult4" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Co_Processor/determinants.v" 202 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1737732801088 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_3\|determinants:determinants_inst\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_3\|determinants:determinants_inst\|Mult7\"" {  } { { "modulos/Co_Processor/determinants.v" "Mult7" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Co_Processor/determinants.v" 204 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1737732801088 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_3\|determinants:determinants_inst\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_3\|determinants:determinants_inst\|Mult6\"" {  } { { "modulos/Co_Processor/determinants.v" "Mult6" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Co_Processor/determinants.v" 204 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1737732801088 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_3\|determinants:determinants_inst\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_3\|determinants:determinants_inst\|Mult1\"" {  } { { "modulos/Co_Processor/determinants.v" "Mult1" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Co_Processor/determinants.v" 198 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1737732801088 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_3\|determinants:determinants_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_3\|determinants:determinants_inst\|Mult0\"" {  } { { "modulos/Co_Processor/determinants.v" "Mult0" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Co_Processor/determinants.v" 198 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1737732801088 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_3\|determinants:determinants_inst\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_3\|determinants:determinants_inst\|Mult2\"" {  } { { "modulos/Co_Processor/determinants.v" "Mult2" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Co_Processor/determinants.v" 200 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1737732801088 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_3\|determinants:determinants_inst\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_3\|determinants:determinants_inst\|Mult5\"" {  } { { "modulos/Co_Processor/determinants.v" "Mult5" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Co_Processor/determinants.v" 202 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1737732801088 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_3\|determinants:determinants_inst\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_3\|determinants:determinants_inst\|Mult4\"" {  } { { "modulos/Co_Processor/determinants.v" "Mult4" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Co_Processor/determinants.v" 202 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1737732801088 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_1\|determinants:determinants_inst\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_1\|determinants:determinants_inst\|Mult1\"" {  } { { "modulos/Co_Processor/determinants.v" "Mult1" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Co_Processor/determinants.v" 198 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1737732801088 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_1\|determinants:determinants_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_1\|determinants:determinants_inst\|Mult0\"" {  } { { "modulos/Co_Processor/determinants.v" "Mult0" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Co_Processor/determinants.v" 198 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1737732801088 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_1\|determinants:determinants_inst\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_1\|determinants:determinants_inst\|Mult2\"" {  } { { "modulos/Co_Processor/determinants.v" "Mult2" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Co_Processor/determinants.v" 200 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1737732801088 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_1\|determinants:determinants_inst\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_1\|determinants:determinants_inst\|Mult5\"" {  } { { "modulos/Co_Processor/determinants.v" "Mult5" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Co_Processor/determinants.v" 202 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1737732801088 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_1\|determinants:determinants_inst\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_1\|determinants:determinants_inst\|Mult4\"" {  } { { "modulos/Co_Processor/determinants.v" "Mult4" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Co_Processor/determinants.v" 202 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1737732801088 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_1\|determinants:determinants_inst\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_1\|determinants:determinants_inst\|Mult7\"" {  } { { "modulos/Co_Processor/determinants.v" "Mult7" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Co_Processor/determinants.v" 204 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1737732801088 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_1\|determinants:determinants_inst\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_1\|determinants:determinants_inst\|Mult6\"" {  } { { "modulos/Co_Processor/determinants.v" "Mult6" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Co_Processor/determinants.v" 204 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1737732801088 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1737732801088 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_5\|table_size:table_size_inst\|altshift_taps:out_st1_color_rtl_0 " "Elaborated megafunction instantiation \"video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_5\|table_size:table_size_inst\|altshift_taps:out_st1_color_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732801244 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_5\|table_size:table_size_inst\|altshift_taps:out_st1_color_rtl_0 " "Instantiated megafunction \"video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_5\|table_size:table_size_inst\|altshift_taps:out_st1_color_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732801244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 5 " "Parameter \"TAP_DISTANCE\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732801244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 45 " "Parameter \"WIDTH\" = \"45\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732801244 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1737732801244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_g6m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_g6m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_g6m " "Found entity 1: shift_taps_g6m" {  } { { "db/shift_taps_g6m.tdf" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/shift_taps_g6m.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732801324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732801324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6e81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6e81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6e81 " "Found entity 1: altsyncram_6e81" {  } { { "db/altsyncram_6e81.tdf" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/altsyncram_6e81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732801403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732801403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6pf " "Found entity 1: cntr_6pf" {  } { { "db/cntr_6pf.tdf" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/cntr_6pf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732801479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732801479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ogc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ogc " "Found entity 1: cmpr_ogc" {  } { { "db/cmpr_ogc.tdf" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/cmpr_ogc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732801554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732801554 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "video_processor:b2v_inst5\|DrawingModule:DrawingModule_inst\|calculo_address_memory:calculo_address_memory_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"video_processor:b2v_inst5\|DrawingModule:DrawingModule_inst\|calculo_address_memory:calculo_address_memory_inst\|lpm_mult:Mult0\"" {  } { { "modulos/sprite_memory/calculo_address_memory.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/sprite_memory/calculo_address_memory.v" 62 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732801667 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "video_processor:b2v_inst5\|DrawingModule:DrawingModule_inst\|calculo_address_memory:calculo_address_memory_inst\|lpm_mult:Mult0 " "Instantiated megafunction \"video_processor:b2v_inst5\|DrawingModule:DrawingModule_inst\|calculo_address_memory:calculo_address_memory_inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732801667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732801667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 18 " "Parameter \"LPM_WIDTHP\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732801667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 18 " "Parameter \"LPM_WIDTHR\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732801667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732801667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732801667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732801667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732801667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732801667 ""}  } { { "modulos/sprite_memory/calculo_address_memory.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/sprite_memory/calculo_address_memory.v" 62 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1737732801667 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "video_processor:b2v_inst5\|DrawingModule:DrawingModule_inst\|calculo_address_memory:calculo_address_memory_inst\|lpm_mult:Mult0\|multcore:mult_core video_processor:b2v_inst5\|DrawingModule:DrawingModule_inst\|calculo_address_memory:calculo_address_memory_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"video_processor:b2v_inst5\|DrawingModule:DrawingModule_inst\|calculo_address_memory:calculo_address_memory_inst\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"video_processor:b2v_inst5\|DrawingModule:DrawingModule_inst\|calculo_address_memory:calculo_address_memory_inst\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "modulos/sprite_memory/calculo_address_memory.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/sprite_memory/calculo_address_memory.v" 62 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732801829 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "video_processor:b2v_inst5\|DrawingModule:DrawingModule_inst\|calculo_address_memory:calculo_address_memory_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder video_processor:b2v_inst5\|DrawingModule:DrawingModule_inst\|calculo_address_memory:calculo_address_memory_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"video_processor:b2v_inst5\|DrawingModule:DrawingModule_inst\|calculo_address_memory:calculo_address_memory_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"video_processor:b2v_inst5\|DrawingModule:DrawingModule_inst\|calculo_address_memory:calculo_address_memory_inst\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "modulos/sprite_memory/calculo_address_memory.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/sprite_memory/calculo_address_memory.v" 62 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732801884 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "video_processor:b2v_inst5\|DrawingModule:DrawingModule_inst\|calculo_address_memory:calculo_address_memory_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] video_processor:b2v_inst5\|DrawingModule:DrawingModule_inst\|calculo_address_memory:calculo_address_memory_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"video_processor:b2v_inst5\|DrawingModule:DrawingModule_inst\|calculo_address_memory:calculo_address_memory_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"video_processor:b2v_inst5\|DrawingModule:DrawingModule_inst\|calculo_address_memory:calculo_address_memory_inst\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "modulos/sprite_memory/calculo_address_memory.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/sprite_memory/calculo_address_memory.v" 62 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732802001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mgh " "Found entity 1: add_sub_mgh" {  } { { "db/add_sub_mgh.tdf" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/add_sub_mgh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732802082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732802082 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "video_processor:b2v_inst5\|DrawingModule:DrawingModule_inst\|calculo_address_memory:calculo_address_memory_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add video_processor:b2v_inst5\|DrawingModule:DrawingModule_inst\|calculo_address_memory:calculo_address_memory_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"video_processor:b2v_inst5\|DrawingModule:DrawingModule_inst\|calculo_address_memory:calculo_address_memory_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"video_processor:b2v_inst5\|DrawingModule:DrawingModule_inst\|calculo_address_memory:calculo_address_memory_inst\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "modulos/sprite_memory/calculo_address_memory.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/sprite_memory/calculo_address_memory.v" 62 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732802110 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "video_processor:b2v_inst5\|DrawingModule:DrawingModule_inst\|calculo_address_memory:calculo_address_memory_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] video_processor:b2v_inst5\|DrawingModule:DrawingModule_inst\|calculo_address_memory:calculo_address_memory_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"video_processor:b2v_inst5\|DrawingModule:DrawingModule_inst\|calculo_address_memory:calculo_address_memory_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"video_processor:b2v_inst5\|DrawingModule:DrawingModule_inst\|calculo_address_memory:calculo_address_memory_inst\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "modulos/sprite_memory/calculo_address_memory.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/sprite_memory/calculo_address_memory.v" 62 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732802145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qgh " "Found entity 1: add_sub_qgh" {  } { { "db/add_sub_qgh.tdf" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/add_sub_qgh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732802203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732802203 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "video_processor:b2v_inst5\|DrawingModule:DrawingModule_inst\|calculo_address_memory:calculo_address_memory_inst\|lpm_mult:Mult0\|altshift:external_latency_ffs video_processor:b2v_inst5\|DrawingModule:DrawingModule_inst\|calculo_address_memory:calculo_address_memory_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"video_processor:b2v_inst5\|DrawingModule:DrawingModule_inst\|calculo_address_memory:calculo_address_memory_inst\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"video_processor:b2v_inst5\|DrawingModule:DrawingModule_inst\|calculo_address_memory:calculo_address_memory_inst\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "modulos/sprite_memory/calculo_address_memory.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/sprite_memory/calculo_address_memory.v" 62 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732802261 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_5\|determinants:determinants_inst\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_5\|determinants:determinants_inst\|lpm_mult:Mult1\"" {  } { { "modulos/Co_Processor/determinants.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Co_Processor/determinants.v" 198 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732802294 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_5\|determinants:determinants_inst\|lpm_mult:Mult1 " "Instantiated megafunction \"video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|pipeline_geometricForms:core_pipeline_5\|determinants:determinants_inst\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 11 " "Parameter \"LPM_WIDTHA\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732802294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732802294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732802294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732802294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732802294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732802294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732802294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732802294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732802294 ""}  } { { "modulos/Co_Processor/determinants.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Co_Processor/determinants.v" 198 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1737732802294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_p5t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_p5t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_p5t " "Found entity 1: mult_p5t" {  } { { "db/mult_p5t.tdf" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/mult_p5t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732802362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732802362 ""}
{ "Info" "IBAL_BAL_CONVERTED_RAM_SLICES_TOP_MSG" "1 " "Converted the following 1 logical RAM block slices to smaller depth" { { "Info" "IBAL_BAL_CONVERTED_LOGICAL_RAM_GROUP" "video_processor:b2v_inst5\|back_memory:back_memory_inst\|background_memory:background_memory_inst\|altsyncram:altsyncram_component\|altsyncram_nak1:auto_generated\|ALTSYNCRAM 1024 " "Converted the following logical RAM block \"video_processor:b2v_inst5\|back_memory:back_memory_inst\|background_memory:background_memory_inst\|altsyncram:altsyncram_component\|altsyncram_nak1:auto_generated\|ALTSYNCRAM\" slices to smaller maximum block depth of 1024" { { "Info" "IBAL_BAL_RAM_SLICE" "video_processor:b2v_inst5\|back_memory:back_memory_inst\|background_memory:background_memory_inst\|altsyncram:altsyncram_component\|altsyncram_nak1:auto_generated\|ram_block1a1 " "RAM block slice \"video_processor:b2v_inst5\|back_memory:back_memory_inst\|background_memory:background_memory_inst\|altsyncram:altsyncram_component\|altsyncram_nak1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_nak1.tdf" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/altsyncram_nak1.tdf" 62 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "modulos/background_memory/background_memory.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/background_memory/background_memory.v" 86 0 0 } } { "modulos/background_memory/back_memory.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/background_memory/back_memory.v" 44 0 0 } } { "modulos/Top_level/video_processor.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Top_level/video_processor.v" 323 0 0 } } { "Arquitetura/ArquiteturaCollenda.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/ArquiteturaCollenda.v" 108 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1737732804185 ""} { "Info" "IBAL_BAL_RAM_SLICE" "video_processor:b2v_inst5\|back_memory:back_memory_inst\|background_memory:background_memory_inst\|altsyncram:altsyncram_component\|altsyncram_nak1:auto_generated\|ram_block1a0 " "RAM block slice \"video_processor:b2v_inst5\|back_memory:back_memory_inst\|background_memory:background_memory_inst\|altsyncram:altsyncram_component\|altsyncram_nak1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_nak1.tdf" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/altsyncram_nak1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "modulos/background_memory/background_memory.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/background_memory/background_memory.v" 86 0 0 } } { "modulos/background_memory/back_memory.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/background_memory/back_memory.v" 44 0 0 } } { "modulos/Top_level/video_processor.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Top_level/video_processor.v" 323 0 0 } } { "Arquitetura/ArquiteturaCollenda.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/ArquiteturaCollenda.v" 108 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1737732804185 ""} { "Info" "IBAL_BAL_RAM_SLICE" "video_processor:b2v_inst5\|back_memory:back_memory_inst\|background_memory:background_memory_inst\|altsyncram:altsyncram_component\|altsyncram_nak1:auto_generated\|ram_block1a2 " "RAM block slice \"video_processor:b2v_inst5\|back_memory:back_memory_inst\|background_memory:background_memory_inst\|altsyncram:altsyncram_component\|altsyncram_nak1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_nak1.tdf" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/altsyncram_nak1.tdf" 87 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "modulos/background_memory/background_memory.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/background_memory/background_memory.v" 86 0 0 } } { "modulos/background_memory/back_memory.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/background_memory/back_memory.v" 44 0 0 } } { "modulos/Top_level/video_processor.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Top_level/video_processor.v" 323 0 0 } } { "Arquitetura/ArquiteturaCollenda.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/ArquiteturaCollenda.v" 108 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1737732804185 ""} { "Info" "IBAL_BAL_RAM_SLICE" "video_processor:b2v_inst5\|back_memory:back_memory_inst\|background_memory:background_memory_inst\|altsyncram:altsyncram_component\|altsyncram_nak1:auto_generated\|ram_block1a3 " "RAM block slice \"video_processor:b2v_inst5\|back_memory:back_memory_inst\|background_memory:background_memory_inst\|altsyncram:altsyncram_component\|altsyncram_nak1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_nak1.tdf" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/altsyncram_nak1.tdf" 112 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "modulos/background_memory/background_memory.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/background_memory/background_memory.v" 86 0 0 } } { "modulos/background_memory/back_memory.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/background_memory/back_memory.v" 44 0 0 } } { "modulos/Top_level/video_processor.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Top_level/video_processor.v" 323 0 0 } } { "Arquitetura/ArquiteturaCollenda.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/ArquiteturaCollenda.v" 108 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1737732804185 ""} { "Info" "IBAL_BAL_RAM_SLICE" "video_processor:b2v_inst5\|back_memory:back_memory_inst\|background_memory:background_memory_inst\|altsyncram:altsyncram_component\|altsyncram_nak1:auto_generated\|ram_block1a4 " "RAM block slice \"video_processor:b2v_inst5\|back_memory:back_memory_inst\|background_memory:background_memory_inst\|altsyncram:altsyncram_component\|altsyncram_nak1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_nak1.tdf" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/altsyncram_nak1.tdf" 137 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "modulos/background_memory/background_memory.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/background_memory/background_memory.v" 86 0 0 } } { "modulos/background_memory/back_memory.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/background_memory/back_memory.v" 44 0 0 } } { "modulos/Top_level/video_processor.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Top_level/video_processor.v" 323 0 0 } } { "Arquitetura/ArquiteturaCollenda.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/ArquiteturaCollenda.v" 108 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1737732804185 ""} { "Info" "IBAL_BAL_RAM_SLICE" "video_processor:b2v_inst5\|back_memory:back_memory_inst\|background_memory:background_memory_inst\|altsyncram:altsyncram_component\|altsyncram_nak1:auto_generated\|ram_block1a5 " "RAM block slice \"video_processor:b2v_inst5\|back_memory:back_memory_inst\|background_memory:background_memory_inst\|altsyncram:altsyncram_component\|altsyncram_nak1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_nak1.tdf" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/altsyncram_nak1.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "modulos/background_memory/background_memory.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/background_memory/background_memory.v" 86 0 0 } } { "modulos/background_memory/back_memory.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/background_memory/back_memory.v" 44 0 0 } } { "modulos/Top_level/video_processor.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Top_level/video_processor.v" 323 0 0 } } { "Arquitetura/ArquiteturaCollenda.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/ArquiteturaCollenda.v" 108 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1737732804185 ""} { "Info" "IBAL_BAL_RAM_SLICE" "video_processor:b2v_inst5\|back_memory:back_memory_inst\|background_memory:background_memory_inst\|altsyncram:altsyncram_component\|altsyncram_nak1:auto_generated\|ram_block1a6 " "RAM block slice \"video_processor:b2v_inst5\|back_memory:back_memory_inst\|background_memory:background_memory_inst\|altsyncram:altsyncram_component\|altsyncram_nak1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_nak1.tdf" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/altsyncram_nak1.tdf" 187 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "modulos/background_memory/background_memory.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/background_memory/background_memory.v" 86 0 0 } } { "modulos/background_memory/back_memory.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/background_memory/back_memory.v" 44 0 0 } } { "modulos/Top_level/video_processor.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Top_level/video_processor.v" 323 0 0 } } { "Arquitetura/ArquiteturaCollenda.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/ArquiteturaCollenda.v" 108 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1737732804185 ""} { "Info" "IBAL_BAL_RAM_SLICE" "video_processor:b2v_inst5\|back_memory:back_memory_inst\|background_memory:background_memory_inst\|altsyncram:altsyncram_component\|altsyncram_nak1:auto_generated\|ram_block1a7 " "RAM block slice \"video_processor:b2v_inst5\|back_memory:back_memory_inst\|background_memory:background_memory_inst\|altsyncram:altsyncram_component\|altsyncram_nak1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_nak1.tdf" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/altsyncram_nak1.tdf" 212 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "modulos/background_memory/background_memory.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/background_memory/background_memory.v" 86 0 0 } } { "modulos/background_memory/back_memory.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/background_memory/back_memory.v" 44 0 0 } } { "modulos/Top_level/video_processor.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Top_level/video_processor.v" 323 0 0 } } { "Arquitetura/ArquiteturaCollenda.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/ArquiteturaCollenda.v" 108 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1737732804185 ""} { "Info" "IBAL_BAL_RAM_SLICE" "video_processor:b2v_inst5\|back_memory:back_memory_inst\|background_memory:background_memory_inst\|altsyncram:altsyncram_component\|altsyncram_nak1:auto_generated\|ram_block1a8 " "RAM block slice \"video_processor:b2v_inst5\|back_memory:back_memory_inst\|background_memory:background_memory_inst\|altsyncram:altsyncram_component\|altsyncram_nak1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_nak1.tdf" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/altsyncram_nak1.tdf" 237 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "modulos/background_memory/background_memory.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/background_memory/background_memory.v" 86 0 0 } } { "modulos/background_memory/back_memory.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/background_memory/back_memory.v" 44 0 0 } } { "modulos/Top_level/video_processor.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Top_level/video_processor.v" 323 0 0 } } { "Arquitetura/ArquiteturaCollenda.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/ArquiteturaCollenda.v" 108 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1737732804185 ""}  } {  } 0 270020 "Converted the following logical RAM block \"%1!s!\" slices to smaller maximum block depth of %2!d!" 0 0 "Design Software" 0 -1 1737732804185 ""}  } {  } 0 270021 "Converted the following %1!d! logical RAM block slices to smaller depth" 0 0 "Analysis & Synthesis" 0 -1 1737732804185 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "video_processor:b2v_inst5\|back_memory:back_memory_inst\|background_memory:background_memory_inst\|altsyncram:altsyncram_component\|altsyncram_nak1:auto_generated\|altsyncram:ram_block1a0 " "Elaborated megafunction instantiation \"video_processor:b2v_inst5\|back_memory:back_memory_inst\|background_memory:background_memory_inst\|altsyncram:altsyncram_component\|altsyncram_nak1:auto_generated\|altsyncram:ram_block1a0\"" {  } { { "db/altsyncram_nak1.tdf" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/altsyncram_nak1.tdf" 37 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732804241 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "video_processor:b2v_inst5\|back_memory:back_memory_inst\|background_memory:background_memory_inst\|altsyncram:altsyncram_component\|altsyncram_nak1:auto_generated\|altsyncram:ram_block1a0 " "Instantiated megafunction \"video_processor:b2v_inst5\|back_memory:back_memory_inst\|background_memory:background_memory_inst\|altsyncram:altsyncram_component\|altsyncram_nak1:auto_generated\|altsyncram:ram_block1a0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE altsyncram " "Parameter \"LPM_TYPE\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732804242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732804242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 9 " "Parameter \"WIDTH_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732804242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732804242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4800 " "Parameter \"NUMWORDS_A\" = \"4800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732804242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A CLOCK0 " "Parameter \"OUTDATA_REG_A\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732804242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732804242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732804242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732804242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732804242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_ACLR_A NONE " "Parameter \"BYTEENA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732804242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732804242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732804242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 1 " "Parameter \"WIDTH_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732804242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 1 " "Parameter \"WIDTHAD_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732804242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1 " "Parameter \"NUMWORDS_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732804242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B UNUSED " "Parameter \"INDATA_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732804242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B UNUSED " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732804242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B UNUSED " "Parameter \"RDCONTROL_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732804242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B UNUSED " "Parameter \"ADDRESS_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732804242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_REG_B UNUSED " "Parameter \"BYTEENA_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732804242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732804242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_B NONE " "Parameter \"INDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732804242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_B NONE " "Parameter \"WRCONTROL_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732804242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732804242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732804242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_ACLR_B NONE " "Parameter \"RDCONTROL_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732804242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_ACLR_B NONE " "Parameter \"BYTEENA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732804242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732804242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732804242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_A 1 " "Parameter \"WIDTH_BYTEENA_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732804242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_B 1 " "Parameter \"WIDTH_BYTEENA_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732804242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732804242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTE_SIZE 8 " "Parameter \"BYTE_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732804242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS DONT_CARE " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732804242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE ./modulos/background_memory/background_bit_rom.mif " "Parameter \"INIT_FILE\" = \"./modulos/background_memory/background_bit_rom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732804242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE_LAYOUT PORT_A " "Parameter \"INIT_FILE_LAYOUT\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732804242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMUM_DEPTH 1024 " "Parameter \"MAXIMUM_DEPTH\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732804242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ENABLE_RUNTIME_MOD NO " "Parameter \"ENABLE_RUNTIME_MOD\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732804242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_NAME UNUSED " "Parameter \"INSTANCE_NAME\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732804242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ENABLE_ECC FALSE " "Parameter \"ENABLE_ECC\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732804242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ECCSTATUS_REG UNREGISTERED " "Parameter \"ECCSTATUS_REG\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732804242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_CORE_A BYPASS " "Parameter \"CLOCK_ENABLE_CORE_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732804242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_CORE_B BYPASS " "Parameter \"CLOCK_ENABLE_CORE_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732804242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732804242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_B NEW_DATA_WITH_NBE_READ " "Parameter \"READ_DURING_WRITE_MODE_PORT_B\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732804242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_ECC_STATUS NORMAL " "Parameter \"CLOCK_ENABLE_ECC_STATUS\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737732804242 ""}  } { { "db/altsyncram_nak1.tdf" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/altsyncram_nak1.tdf" 37 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1737732804242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0de3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0de3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0de3 " "Found entity 1: altsyncram_0de3" {  } { { "db/altsyncram_0de3.tdf" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/altsyncram_0de3.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732804317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732804317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_osa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_osa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_osa " "Found entity 1: decode_osa" {  } { { "db/decode_osa.tdf" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/decode_osa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732804445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732804445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_h8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_h8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_h8a " "Found entity 1: decode_h8a" {  } { { "db/decode_h8a.tdf" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/decode_h8a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732804514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732804514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_9nb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_9nb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_9nb " "Found entity 1: mux_9nb" {  } { { "db/mux_9nb.tdf" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/mux_9nb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737732804583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732804583 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1737732806195 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Arquitetura/synthesis/submodules/uart_tx.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/uart_tx.v" 41 -1 0 } } { "modulos/module_io/edge_detector.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/module_io/edge_detector.v" 17 -1 0 } } { "Arquitetura/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "Arquitetura/synthesis/submodules/fifo_cir.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/fifo_cir.v" 51 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "modulos/mod_comparator/comparator_module.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/mod_comparator/comparator_module.v" 129 -1 0 } } { "Arquitetura/synthesis/submodules/uart_rx.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/uart_rx.v" 23 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "Arquitetura/synthesis/submodules/Arquitetura_jtag_uart_0.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_jtag_uart_0.v" 352 -1 0 } } { "Arquitetura/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 2899 -1 0 } } { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 3899 -1 0 } } { "modulos/decoderInstruction/decoderInstruction.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/decoderInstruction/decoderInstruction.v" 51 -1 0 } } { "Arquitetura/synthesis/submodules/uart_rx.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/uart_rx.v" 22 -1 0 } } { "Arquitetura/synthesis/submodules/Arquitetura_jtag_uart_0.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_jtag_uart_0.v" 398 -1 0 } } { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 3521 -1 0 } } { "Arquitetura/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 2120 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1737732806751 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1737732806752 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732814128 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "163 " "163 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1737732827378 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1737732827954 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1737732827955 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732828117 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/output_files/ConsoleFPGA.map.smsg " "Generated suppressed messages file C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/output_files/ConsoleFPGA.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732829783 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1737732833858 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737732833858 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "clock_pll:b2v_inst2\|altpll:altpll_component\|clock_pll_altpll1:auto_generated\|pll1 CLK\[2\] clk2_multiply_by clk2_divide_by " "PLL \"clock_pll:b2v_inst2\|altpll:altpll_component\|clock_pll_altpll1:auto_generated\|pll1\" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK\[2\] is not connected" {  } { { "db/clock_pll_altpll1.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/clock_pll_altpll1.v" 44 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "modulos/PLL/clock_pll.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/PLL/clock_pll.v" 99 0 0 } } { "Arquitetura/ArquiteturaCollenda.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/ArquiteturaCollenda.v" 83 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1737732834644 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "14499 " "Implemented 14499 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1737732835729 ""} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Implemented 26 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1737732835729 ""} { "Info" "ICUT_CUT_TM_LCELLS" "14089 " "Implemented 14089 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1737732835729 ""} { "Info" "ICUT_CUT_TM_RAMS" "293 " "Implemented 293 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1737732835729 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1737732835729 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "70 " "Implemented 70 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1737732835729 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1737732835729 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5153 " "Peak virtual memory: 5153 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1737732835877 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 24 12:33:55 2025 " "Processing ended: Fri Jan 24 12:33:55 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1737732835877 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:40 " "Elapsed time: 00:01:40" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1737732835877 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:14 " "Total CPU time (on all processors): 00:01:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1737732835877 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1737732835877 ""}
