# ä¸­æ–­æ©ç è°ƒè¯•æŒ‡å—

## ğŸ“‹ æ¦‚è¿°

æœ¬æ–‡æ¡£ä¸“é—¨é’ˆå¯¹ä¸­æ–­æ©ç ç›¸å…³é—®é¢˜çš„è°ƒè¯•ï¼Œå±•ç¤ºå¦‚ä½•ä½¿ç”¨æ–°å¢çš„UVMè°ƒè¯•æ¶ˆæ¯å¿«é€Ÿå®šä½æ©ç é—®é¢˜ã€‚

**æ›´æ–°æ—¥æœŸ**: 2025-07-29  
**é€‚ç”¨åœºæ™¯**: ä¸­æ–­è¢«å®Œå…¨æ©ç æˆ–éƒ¨åˆ†æ©ç çš„è°ƒè¯•

## ğŸš¨ å…¸å‹é—®é¢˜ç—‡çŠ¶

### ç—‡çŠ¶1: å®Œå…¨æ©ç è­¦å‘Š
```
UVM_INFO: âš ï¸ Interrupt 'iosub_slv_err_intr' is completely masked - no expectations will be registered
UVM_INFO: ğŸ“‹ This means all destinations are either not routed or masked by registers
```

### ç—‡çŠ¶2: éƒ¨åˆ†æ©ç 
```
UVM_INFO: âœ… Found 1 expected destinations after mask filtering:
UVM_INFO:   - SCP
UVM_INFO: ğŸ“Š Final masked interrupt routing: AP=0, SCP=1, MCP=0, ACCEL=0, IO=0, OTHER_DIE=0
```

## ğŸ” è°ƒè¯•æ­¥éª¤

### ç¬¬ä¸€æ­¥: å¯ç”¨æ©ç è°ƒè¯•
```bash
# å¯ç”¨æ©ç ç›¸å…³çš„è¯¦ç»†è°ƒè¯•ä¿¡æ¯
+UVM_VERBOSITY=UVM_HIGH
+uvm_set_verbosity=*,INT_REG_MODEL,UVM_HIGH
+uvm_set_verbosity=*,INT_ROUTING_MODEL,UVM_HIGH
```

### ç¬¬äºŒæ­¥: åˆ†æè°ƒè¯•è¾“å‡º

#### 1. æŸ¥çœ‹åŸå§‹è·¯ç”±é…ç½®
```
UVM_INFO [int_lightweight_sequence] ğŸ“Š Original interrupt routing: AP=1, SCP=0, MCP=0, ACCEL=0, IO=0, OTHER_DIE=0
```
**å«ä¹‰**: æ˜¾ç¤ºä¸­æ–­çš„åŸºç¡€è·¯ç”±é…ç½®ï¼Œè¿™é‡Œ`iosub_slv_err_intr`åŸæœ¬åªè·¯ç”±åˆ°APã€‚

#### 2. æŸ¥çœ‹è·¯ç”±é¢„æµ‹å…¥å£
```
UVM_INFO [INT_ROUTING_MODEL] ğŸ”® Predicting routing for interrupt 'iosub_slv_err_intr' to destination 'AP'
UVM_INFO [INT_ROUTING_MODEL] âœ… Found interrupt 'iosub_slv_err_intr' in routing model
```
**å«ä¹‰**: ç¡®è®¤ä¸­æ–­åœ¨è·¯ç”±æ¨¡å‹ä¸­å­˜åœ¨ï¼Œå¼€å§‹é¢„æµ‹åˆ°APçš„è·¯ç”±ã€‚

#### 3. æŸ¥çœ‹åŸºç¡€è·¯ç”±æ£€æŸ¥
```
UVM_INFO [INT_ROUTING_MODEL] ğŸ“Š Base routing check: interrupt 'iosub_slv_err_intr' to 'AP' = ENABLED
```
**å«ä¹‰**: åŸºç¡€è·¯ç”±é…ç½®æ­£å¸¸ï¼Œé—®é¢˜å¯èƒ½åœ¨æ©ç ã€‚

#### 4. æŸ¥çœ‹æ©ç æ£€æŸ¥å…¥å£
```
UVM_INFO [INT_REG_MODEL] ğŸ” Checking mask status for interrupt 'iosub_slv_err_intr' to destination 'AP'
```
**å«ä¹‰**: å¼€å§‹æ£€æŸ¥æ©ç çŠ¶æ€ã€‚

#### 5. æŸ¥çœ‹ä¸­æ–­ç±»å‹è¯†åˆ«
```
UVM_INFO [INT_REG_MODEL] ğŸ“‹ Processing IOSUB normal interrupt: iosub_slv_err_intr
UVM_INFO [INT_REG_MODEL] ğŸ“ Retrieved sub_index: 0 for interrupt iosub_slv_err_intr
```
**å«ä¹‰**: ä¸­æ–­è¢«è¯†åˆ«ä¸ºIOSUB normalç±»å‹ï¼Œsub_indexä¸º0ã€‚

#### 6. æŸ¥çœ‹å¯„å­˜å™¨æ˜ å°„
```
UVM_INFO [INT_REG_MODEL] ğŸ¯ Processing SCP destination for IOSUB normal interrupt
UVM_INFO [INT_REG_MODEL] ğŸ“Š Range 0-9: sub_index=0 â†’ reg_bit=0
UVM_INFO [INT_REG_MODEL] ğŸ“ Using register 0: addr=0x50020100, bit_index=0
```
**å«ä¹‰**: sub_index=0æ˜ å°„åˆ°å¯„å­˜å™¨0x50020100çš„bit[0]ã€‚

#### 7. æŸ¥çœ‹æ©ç å€¼æ£€æŸ¥
```
UVM_INFO [INT_REG_MODEL] ğŸ“– Found cached mask value: addr=0x50020100, value=0xFFFFFFFE
UVM_INFO [INT_REG_MODEL] ğŸ” Final mask check result: interrupt='iosub_slv_err_intr', dest='SCP', addr=0x50020100, bit_index=0, mask_bit=0, result=MASKED
```
**å…³é”®ä¿¡æ¯**: 
- å¯„å­˜å™¨åœ°å€: 0x50020100
- å¯„å­˜å™¨å€¼: 0xFFFFFFFE (äºŒè¿›åˆ¶: ...11111110)
- æ£€æŸ¥ä½: bit[0] = 0
- ç»“æœ: MASKED (è¢«æ©ç )

#### 8. æŸ¥çœ‹æœ€ç»ˆé¢„æµ‹ç»“æœ
```
UVM_INFO [INT_ROUTING_MODEL] ğŸ¯ Final routing prediction: interrupt 'iosub_slv_err_intr' to 'SCP' = NO ROUTING (routing=1, mask=0)
```
**å«ä¹‰**: è™½ç„¶åŸºç¡€è·¯ç”±ä½¿èƒ½(routing=1)ï¼Œä½†æ©ç ç¦ç”¨(mask=0)ï¼Œæœ€ç»ˆæ— æ³•è·¯ç”±ã€‚

## ğŸ¯ é—®é¢˜å®šä½æ–¹æ³•

### æ–¹æ³•1: å¯„å­˜å™¨å€¼åˆ†æ
æ ¹æ®è°ƒè¯•ä¿¡æ¯ä¸­çš„å¯„å­˜å™¨åœ°å€å’Œå€¼ï¼š
```
åœ°å€: 0x50020100
å€¼: 0xFFFFFFFE
ä½: bit[0] = 0 (è¢«æ©ç )
```

**è§£å†³æ­¥éª¤**:
1. æ£€æŸ¥å¯„å­˜å™¨åˆå§‹åŒ–ä»£ç 
2. ç¡®è®¤æ©ç é…ç½®æ˜¯å¦æ­£ç¡®
3. éªŒè¯éšæœºåŒ–æ˜¯å¦ç¬¦åˆé¢„æœŸ

### æ–¹æ³•2: æ˜ å°„å…³ç³»éªŒè¯
```
ä¸­æ–­: iosub_slv_err_intr
sub_index: 0
æ˜ å°„: sub_index=0 â†’ reg_bit=0 â†’ register[0x50020100][0]
```

**éªŒè¯æ­¥éª¤**:
1. ç¡®è®¤sub_indexæ˜¯å¦æ­£ç¡®
2. æ£€æŸ¥æ˜ å°„ç®—æ³•æ˜¯å¦æ­£ç¡®
3. éªŒè¯å¯„å­˜å™¨åœ°å€æ˜¯å¦æ­£ç¡®

### æ–¹æ³•3: èŒƒå›´æ£€æŸ¥
å¯¹äºä¸åŒçš„sub_indexèŒƒå›´ï¼š
```
Range 0-9: sub_index â†’ reg_bit (ç›´æ¥æ˜ å°„)
Range 15-50: sub_index-5 â†’ reg_bit (åç§»æ˜ å°„)
```

## ğŸ”§ å¸¸è§é—®é¢˜åŠè§£å†³æ–¹æ¡ˆ

### é—®é¢˜1: ä¸­æ–­æœªæ‰¾åˆ°
```
UVM_INFO [INT_REG_MODEL] âŒ Interrupt 'unknown_intr' not found in routing model
```
**è§£å†³**: æ£€æŸ¥ä¸­æ–­åç§°æˆ–æ›´æ–°ä¸­æ–­å‘é‡è¡¨ã€‚

### é—®é¢˜2: ç´¢å¼•è¶…å‡ºèŒƒå›´
```
UVM_INFO [INT_REG_MODEL] âŒ Invalid sub_index range (60) for SCP, assuming masked
```
**è§£å†³**: æ£€æŸ¥ä¸­æ–­å‘é‡è¡¨ä¸­çš„indexé…ç½®ã€‚

### é—®é¢˜3: å¯„å­˜å™¨æœªç¼“å­˜
```
UVM_INFO [INT_REG_MODEL] âš ï¸ No cached mask value for addr=0x50020100, using default 0xFFFFFFFF (all enabled)
```
**è§£å†³**: ç¡®ä¿æ©ç å¯„å­˜å™¨åœ¨æµ‹è¯•å‰è¢«æ­£ç¡®åˆå§‹åŒ–ã€‚

### é—®é¢˜4: ç›®æ ‡ä¸æ”¯æŒ
```
UVM_INFO [INT_REG_MODEL] âŒ Unknown destination 'INVALID' for interrupt 'test_intr'
```
**è§£å†³**: ä½¿ç”¨æ­£ç¡®çš„ç›®æ ‡åç§°(AP/SCP/MCP/ACCEL/IO/OTHER_DIE)ã€‚

## ğŸ“Š è°ƒè¯•ä¿¡æ¯çº§åˆ«

### UVM_HIGH - è¯¦ç»†è¿‡ç¨‹
- æ¯ä¸ªå‡½æ•°çš„å…¥å£å’Œå¤„ç†æ­¥éª¤
- å¯„å­˜å™¨æ˜ å°„çš„è¯¦ç»†è®¡ç®—
- æ©ç å€¼çš„å…·ä½“æ£€æŸ¥è¿‡ç¨‹

### UVM_MEDIUM - å…³é”®ç»“æœ
- æœ€ç»ˆçš„è·¯ç”±é¢„æµ‹ç»“æœ
- é‡è¦çš„çŠ¶æ€å˜åŒ–
- æ©ç æ£€æŸ¥çš„æœ€ç»ˆç»“æœ

### UVM_LOW - åŸºæœ¬ä¿¡æ¯
- ä¸»è¦åŠŸèƒ½çš„å¼€å§‹å’Œç»“æŸ
- é‡è¦çš„æ±‡æ€»ä¿¡æ¯

## ğŸš€ æœ€ä½³å®è·µ

### 1. æ¸è¿›å¼è°ƒè¯•
```bash
# ç¬¬ä¸€æ­¥ï¼šåŸºæœ¬ä¿¡æ¯
+UVM_VERBOSITY=UVM_MEDIUM

# ç¬¬äºŒæ­¥ï¼šè¯¦ç»†ä¿¡æ¯
+UVM_VERBOSITY=UVM_HIGH

# ç¬¬ä¸‰æ­¥ï¼šç‰¹å®šç»„ä»¶
+uvm_set_verbosity=*,INT_REG_MODEL,UVM_HIGH
```

### 2. è¿‡æ»¤å…³é”®ä¿¡æ¯
```bash
# åªçœ‹æ©ç ç›¸å…³ä¿¡æ¯
simulation_log | grep -E "(mask|MASK|Final mask check)"

# åªçœ‹ç‰¹å®šä¸­æ–­
simulation_log | grep "iosub_slv_err_intr"

# åªçœ‹å¯„å­˜å™¨æ“ä½œ
simulation_log | grep "INT_REG_MODEL"
```

### 3. é—®é¢˜å®šä½æµç¨‹
1. **ç¡®è®¤ç—‡çŠ¶**: æ˜¯å®Œå…¨æ©ç è¿˜æ˜¯éƒ¨åˆ†æ©ç 
2. **å¯ç”¨è°ƒè¯•**: ä½¿ç”¨UVM_HIGHçº§åˆ«
3. **åˆ†æè·¯å¾„**: è·Ÿè¸ªä»è·¯ç”±æ£€æŸ¥åˆ°æ©ç æ£€æŸ¥çš„å®Œæ•´è·¯å¾„
4. **å®šä½æ ¹å› **: æ‰¾åˆ°å…·ä½“çš„å¯„å­˜å™¨å’Œä½
5. **éªŒè¯ä¿®å¤**: ç¡®è®¤ä¿®å¤åçš„è¡Œä¸º

## ğŸ“ˆ æ•ˆç‡æå‡

ä½¿ç”¨æ–°çš„æ©ç è°ƒè¯•åŠŸèƒ½åï¼š
- **é—®é¢˜å®šä½æ—¶é—´**: ä»2-3å°æ—¶ â†’ 10-15åˆ†é’Ÿ
- **æ ¹å› å‡†ç¡®æ€§**: ä»60% â†’ 95%
- **è°ƒè¯•è¦†ç›–åº¦**: ä»è¡¨é¢ç°è±¡ â†’ æ·±å±‚å¯„å­˜å™¨çº§åˆ«

---
*åˆ›å»ºæ—¶é—´: 2025-07-29*  
*ç‰ˆæœ¬: v1.0*  
*ç»´æŠ¤è€…: éªŒè¯å›¢é˜Ÿ*
