# FPGAForFun
This repository contains the projects from my YouTube series "FPGA For Fun".

[FPGA For Fun on YouTube](https://www.youtube.com/watch?v=zz5LcePfOQQ&list=PLvjPFbXWvgn14EgnAEdoSsUGyvJHAAlav)

###Max7219 Counter
[0xDEADBEEF](https://github.com/cerkit/FPGAForFun/blob/master/Max7219Counter/diagrams/deadbeef.JPG?raw=true)

This project wires a Max7219 8-digit 7-segment display module to the Mojo FPGA. The HDL being used is Lucid (the language for the Mojo from Embedded Micro). However, the transpiled Verilog sources are available in the /word/verilog subfolder.

