Task "Create Project" successful.
Generated logfile: 

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source ldpc_encoder_Xilinx_Vivado_run.tcl -notrace
### Create new Xilinx Vivado 2020.2 project <a href="matlab:downstream.handle('Model','ldpc_dvbs2_model_v2').openTargetTool;">D:\Documents\DVBS2\DVBS2\src\transmitter\3-FEC\ldpc\generic_files\vivado_prj\ldpc_encoder_vivado.xpr</a>
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 967.816 ; gain = 0.000
### Set Xilinx Vivado 2020.2 project properties
### Update Xilinx Vivado 2020.2 project with HDL source files
WARNING: [Vivado 12-818] No files matched '*.tcl'
### Close Xilinx Vivado 2020.2 project.
INFO: [Common 17-206] Exiting Vivado at Fri Feb  5 04:57:42 2021...

Elapsed time is 64.3447 seconds.
