Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Tue Dec 20 20:16:38 2016
| Host         : Georges-T460p running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 12 register/latch pins with no clock driven by root clock pin: sw[0] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: sw[1] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: sw[2] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: sw[3] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: sw[4] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: sw[5] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: sw[6] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: sw[7] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[1]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[2]/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[4]/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[5]/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[6]/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[8]/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[9]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 34 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 1566 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.841     -105.751                     73                 8463        0.043        0.000                      0                 8463        3.000        0.000                       0                  2263  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk_fpga_0              {0.000 5.000}        10.000          100.000         
clock                   {0.000 5.000}        10.000          100.000         
  clk_100M_clk_wiz_0_1  {0.000 5.000}        10.000          100.000         
  clk_25M_clk_wiz_0_1   {0.000 20.000}       40.000          25.000          
  clk_out3_clk_wiz_0_1  {0.000 20.833}       41.667          24.000          
  clk_out4_clk_wiz_0_1  {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0_1  {0.000 5.000}        10.000          100.000         
fpga_clk                {0.000 5.000}        10.000          100.000         
  clk_100M_clk_wiz_0    {0.000 5.000}        10.000          100.000         
  clk_25M_clk_wiz_0     {0.000 20.000}       40.000          25.000          
  clk_out3_clk_wiz_0    {0.000 20.833}       41.667          24.000          
  clk_out4_clk_wiz_0    {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0    {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                    4.154        0.000                      0                 1423        0.045        0.000                      0                 1423        4.020        0.000                       0                   690  
clock                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_100M_clk_wiz_0_1       -6.840     -105.674                     73                 5050        0.126        0.000                      0                 5050        3.750        0.000                       0                  1355  
  clk_25M_clk_wiz_0_1        20.907        0.000                      0                 1147        0.197        0.000                      0                 1147       19.500        0.000                       0                   116  
  clk_out3_clk_wiz_0_1       39.566        0.000                      0                   10        0.262        0.000                      0                   10       20.333        0.000                       0                     7  
  clk_out4_clk_wiz_0_1      182.734        0.000                      0                  798        0.200        0.000                      0                  798       13.360        0.000                       0                    91  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  
fpga_clk                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_100M_clk_wiz_0         -6.841     -105.751                     73                 5050        0.126        0.000                      0                 5050        3.750        0.000                       0                  1355  
  clk_25M_clk_wiz_0          20.905        0.000                      0                 1147        0.197        0.000                      0                 1147       19.500        0.000                       0                   116  
  clk_out3_clk_wiz_0         39.564        0.000                      0                   10        0.262        0.000                      0                   10       20.333        0.000                       0                     7  
  clk_out4_clk_wiz_0        182.729        0.000                      0                  798        0.200        0.000                      0                  798       13.360        0.000                       0                    91  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_100M_clk_wiz_0_1  clk_fpga_0                  6.915        0.000                      0                    1        0.153        0.000                      0                    1  
clk_100M_clk_wiz_0    clk_fpga_0                  6.914        0.000                      0                    1        0.153        0.000                      0                    1  
clk_fpga_0            clk_100M_clk_wiz_0_1        0.502        0.000                      0                   63        1.645        0.000                      0                   63  
clk_25M_clk_wiz_0_1   clk_100M_clk_wiz_0_1        3.370        0.000                      0                    7        0.162        0.000                      0                    7  
clk_out4_clk_wiz_0_1  clk_100M_clk_wiz_0_1        3.266        0.000                      0                   33        0.420        0.000                      0                   33  
clk_100M_clk_wiz_0    clk_100M_clk_wiz_0_1       -6.841     -105.751                     73                 5050        0.043        0.000                      0                 5050  
clk_25M_clk_wiz_0     clk_100M_clk_wiz_0_1        3.367        0.000                      0                    7        0.159        0.000                      0                    7  
clk_out4_clk_wiz_0    clk_100M_clk_wiz_0_1        3.261        0.000                      0                   33        0.416        0.000                      0                   33  
clk_25M_clk_wiz_0     clk_25M_clk_wiz_0_1        20.905        0.000                      0                 1147        0.091        0.000                      0                 1147  
clk_out3_clk_wiz_0    clk_out3_clk_wiz_0_1       39.564        0.000                      0                   10        0.155        0.000                      0                   10  
clk_100M_clk_wiz_0_1  clk_out4_clk_wiz_0_1        5.797        0.000                      0                    3        0.666        0.000                      0                    3  
clk_100M_clk_wiz_0    clk_out4_clk_wiz_0_1        5.797        0.000                      0                    3        0.666        0.000                      0                    3  
clk_out4_clk_wiz_0    clk_out4_clk_wiz_0_1      182.729        0.000                      0                  798        0.058        0.000                      0                  798  
clk_fpga_0            clk_100M_clk_wiz_0          0.501        0.000                      0                   63        1.645        0.000                      0                   63  
clk_100M_clk_wiz_0_1  clk_100M_clk_wiz_0         -6.841     -105.751                     73                 5050        0.043        0.000                      0                 5050  
clk_25M_clk_wiz_0_1   clk_100M_clk_wiz_0          3.370        0.000                      0                    7        0.162        0.000                      0                    7  
clk_out4_clk_wiz_0_1  clk_100M_clk_wiz_0          3.266        0.000                      0                   33        0.420        0.000                      0                   33  
clk_25M_clk_wiz_0     clk_100M_clk_wiz_0          3.367        0.000                      0                    7        0.159        0.000                      0                    7  
clk_out4_clk_wiz_0    clk_100M_clk_wiz_0          3.261        0.000                      0                   33        0.416        0.000                      0                   33  
clk_25M_clk_wiz_0_1   clk_25M_clk_wiz_0          20.905        0.000                      0                 1147        0.091        0.000                      0                 1147  
clk_out3_clk_wiz_0_1  clk_out3_clk_wiz_0         39.564        0.000                      0                   10        0.155        0.000                      0                   10  
clk_100M_clk_wiz_0_1  clk_out4_clk_wiz_0          5.793        0.000                      0                    3        0.661        0.000                      0                    3  
clk_out4_clk_wiz_0_1  clk_out4_clk_wiz_0        182.729        0.000                      0                  798        0.058        0.000                      0                  798  
clk_100M_clk_wiz_0    clk_out4_clk_wiz_0          5.793        0.000                      0                    3        0.661        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.154ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.154ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[50]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.213ns  (logic 0.668ns (12.815%)  route 4.545ns (87.185%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 12.760 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.651     2.945    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/aclk
    SLICE_X34Y92         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y92         FDRE (Prop_fdre_C_Q)         0.518     3.463 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[1]_rep/Q
                         net (fo=12, routed)          1.014     4.477    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]
    SLICE_X36Y92         LUT3 (Prop_lut3_I0_O)        0.150     4.627 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i[31]_i_1__0/O
                         net (fo=27, routed)          3.531     8.158    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/state_reg[1]_rep_1[0]
    SLICE_X15Y49         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[50]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.581    12.760    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aclk
    SLICE_X15Y49         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[50]/C
                         clock pessimism              0.115    12.875    
                         clock uncertainty           -0.154    12.721    
    SLICE_X15Y49         FDRE (Setup_fdre_C_CE)      -0.409    12.312    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[50]
  -------------------------------------------------------------------
                         required time                         12.312    
                         arrival time                          -8.158    
  -------------------------------------------------------------------
                         slack                                  4.154    

Slack (MET) :             4.154ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[54]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.213ns  (logic 0.668ns (12.815%)  route 4.545ns (87.185%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 12.760 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.651     2.945    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/aclk
    SLICE_X34Y92         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y92         FDRE (Prop_fdre_C_Q)         0.518     3.463 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[1]_rep/Q
                         net (fo=12, routed)          1.014     4.477    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]
    SLICE_X36Y92         LUT3 (Prop_lut3_I0_O)        0.150     4.627 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i[31]_i_1__0/O
                         net (fo=27, routed)          3.531     8.158    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/state_reg[1]_rep_1[0]
    SLICE_X15Y49         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[54]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.581    12.760    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aclk
    SLICE_X15Y49         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[54]/C
                         clock pessimism              0.115    12.875    
                         clock uncertainty           -0.154    12.721    
    SLICE_X15Y49         FDRE (Setup_fdre_C_CE)      -0.409    12.312    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[54]
  -------------------------------------------------------------------
                         required time                         12.312    
                         arrival time                          -8.158    
  -------------------------------------------------------------------
                         slack                                  4.154    

Slack (MET) :             4.154ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[56]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.213ns  (logic 0.668ns (12.815%)  route 4.545ns (87.185%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 12.760 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.651     2.945    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/aclk
    SLICE_X34Y92         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y92         FDRE (Prop_fdre_C_Q)         0.518     3.463 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[1]_rep/Q
                         net (fo=12, routed)          1.014     4.477    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]
    SLICE_X36Y92         LUT3 (Prop_lut3_I0_O)        0.150     4.627 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i[31]_i_1__0/O
                         net (fo=27, routed)          3.531     8.158    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/state_reg[1]_rep_1[0]
    SLICE_X15Y49         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[56]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.581    12.760    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aclk
    SLICE_X15Y49         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[56]/C
                         clock pessimism              0.115    12.875    
                         clock uncertainty           -0.154    12.721    
    SLICE_X15Y49         FDRE (Setup_fdre_C_CE)      -0.409    12.312    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[56]
  -------------------------------------------------------------------
                         required time                         12.312    
                         arrival time                          -8.158    
  -------------------------------------------------------------------
                         slack                                  4.154    

Slack (MET) :             4.154ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[60]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.213ns  (logic 0.668ns (12.815%)  route 4.545ns (87.185%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 12.760 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.651     2.945    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/aclk
    SLICE_X34Y92         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y92         FDRE (Prop_fdre_C_Q)         0.518     3.463 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[1]_rep/Q
                         net (fo=12, routed)          1.014     4.477    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]
    SLICE_X36Y92         LUT3 (Prop_lut3_I0_O)        0.150     4.627 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i[31]_i_1__0/O
                         net (fo=27, routed)          3.531     8.158    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/state_reg[1]_rep_1[0]
    SLICE_X15Y49         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[60]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.581    12.760    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aclk
    SLICE_X15Y49         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[60]/C
                         clock pessimism              0.115    12.875    
                         clock uncertainty           -0.154    12.721    
    SLICE_X15Y49         FDRE (Setup_fdre_C_CE)      -0.409    12.312    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[60]
  -------------------------------------------------------------------
                         required time                         12.312    
                         arrival time                          -8.158    
  -------------------------------------------------------------------
                         slack                                  4.154    

Slack (MET) :             4.188ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.337ns  (logic 1.090ns (20.423%)  route 4.247ns (79.577%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.892     3.186    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X29Y100        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100        FDRE (Prop_fdre_C_Q)         0.419     3.605 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[36]/Q
                         net (fo=29, routed)          1.491     5.096    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/Q[36]
    SLICE_X34Y98         LUT6 (Prop_lut6_I4_O)        0.299     5.395 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_offset_r[0]_i_2/O
                         net (fo=1, routed)           0.733     6.128    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[3]
    SLICE_X36Y99         LUT6 (Prop_lut6_I5_O)        0.124     6.252 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_offset_r[0]_i_1/O
                         net (fo=9, routed)           1.171     7.423    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_offset[0]
    SLICE_X34Y97         LUT6 (Prop_lut6_I0_O)        0.124     7.547 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_second_len_r[3]_i_1/O
                         net (fo=2, routed)           0.852     8.399    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_second_len_r_reg[3][3]
    SLICE_X36Y97         LUT4 (Prop_lut4_I0_O)        0.124     8.523 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_cnt_r[3]_i_1/O
                         net (fo=1, routed)           0.000     8.523    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[3]_2[3]
    SLICE_X36Y97         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.480    12.659    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X36Y97         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]/C
                         clock pessimism              0.129    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X36Y97         FDRE (Setup_fdre_C_D)        0.077    12.711    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]
  -------------------------------------------------------------------
                         required time                         12.711    
                         arrival time                          -8.523    
  -------------------------------------------------------------------
                         slack                                  4.188    

Slack (MET) :             4.313ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.458ns  (logic 1.180ns (21.620%)  route 4.278ns (78.380%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.700     2.994    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X28Y97         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y97         FDRE (Prop_fdre_C_Q)         0.456     3.450 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_valid_i_reg/Q
                         net (fo=17, routed)          1.527     4.977    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/si_rs_awvalid
    SLICE_X35Y100        LUT3 (Prop_lut3_I1_O)        0.150     5.127 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1__0/O
                         net (fo=23, routed)          1.037     6.165    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/state_reg[1]_rep
    SLICE_X34Y97         LUT6 (Prop_lut6_I1_O)        0.326     6.491 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_offset_r[1]_i_2/O
                         net (fo=7, routed)           0.745     7.235    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_offset_r_reg[1]
    SLICE_X35Y97         LUT6 (Prop_lut6_I4_O)        0.124     7.359 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_second_len_r[2]_i_1/O
                         net (fo=3, routed)           0.969     8.328    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_second_len_r_reg[3][2]
    SLICE_X37Y97         LUT6 (Prop_lut6_I0_O)        0.124     8.452 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_cnt_r[2]_i_1/O
                         net (fo=1, routed)           0.000     8.452    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[3]_2[2]
    SLICE_X37Y97         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.480    12.659    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X37Y97         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[2]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X37Y97         FDRE (Setup_fdre_C_D)        0.031    12.765    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[2]
  -------------------------------------------------------------------
                         required time                         12.765    
                         arrival time                          -8.452    
  -------------------------------------------------------------------
                         slack                                  4.313    

Slack (MET) :             4.342ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.214ns  (logic 2.164ns (41.500%)  route 3.050ns (58.500%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.892     3.186    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X29Y100        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100        FDRE (Prop_fdre_C_Q)         0.419     3.605 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=5, routed)           0.891     4.496    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/m_payload_i_reg[47]_0[14]
    SLICE_X35Y100        LUT3 (Prop_lut3_I1_O)        0.296     4.792 f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=4, routed)           0.385     5.177    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/s_axburst_eq1_reg_0
    SLICE_X34Y100        LUT6 (Prop_lut6_I5_O)        0.124     5.301 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=35, routed)          1.013     6.314    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/state_reg[0]_rep
    SLICE_X33Y98         LUT6 (Prop_lut6_I3_O)        0.124     6.438 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_17/O
                         net (fo=1, routed)           0.000     6.438    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/S[1]
    SLICE_X33Y98         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.078 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]_i_11/O[3]
                         net (fo=1, routed)           0.761     7.839    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/C[3]
    SLICE_X32Y99         LUT5 (Prop_lut5_I4_O)        0.306     8.145 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr[0]_i_7/O
                         net (fo=1, routed)           0.000     8.145    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr[0]_i_7_n_0
    SLICE_X32Y99         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     8.400 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     8.400    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/O[3]
    SLICE_X32Y99         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.480    12.659    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X32Y99         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/C
                         clock pessimism              0.129    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X32Y99         FDRE (Setup_fdre_C_D)        0.109    12.743    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]
  -------------------------------------------------------------------
                         required time                         12.743    
                         arrival time                          -8.401    
  -------------------------------------------------------------------
                         slack                                  4.342    

Slack (MET) :             4.471ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[52]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.933ns  (logic 0.668ns (13.543%)  route 4.265ns (86.457%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 12.760 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.651     2.945    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/aclk
    SLICE_X34Y92         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y92         FDRE (Prop_fdre_C_Q)         0.518     3.463 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[1]_rep/Q
                         net (fo=12, routed)          1.014     4.477    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]
    SLICE_X36Y92         LUT3 (Prop_lut3_I0_O)        0.150     4.627 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i[31]_i_1__0/O
                         net (fo=27, routed)          3.250     7.878    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/state_reg[1]_rep_1[0]
    SLICE_X18Y49         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[52]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.581    12.760    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aclk
    SLICE_X18Y49         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[52]/C
                         clock pessimism              0.115    12.875    
                         clock uncertainty           -0.154    12.721    
    SLICE_X18Y49         FDRE (Setup_fdre_C_CE)      -0.373    12.348    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[52]
  -------------------------------------------------------------------
                         required time                         12.348    
                         arrival time                          -7.878    
  -------------------------------------------------------------------
                         slack                                  4.471    

Slack (MET) :             4.471ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[58]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.933ns  (logic 0.668ns (13.543%)  route 4.265ns (86.457%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 12.760 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.651     2.945    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/aclk
    SLICE_X34Y92         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y92         FDRE (Prop_fdre_C_Q)         0.518     3.463 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[1]_rep/Q
                         net (fo=12, routed)          1.014     4.477    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]
    SLICE_X36Y92         LUT3 (Prop_lut3_I0_O)        0.150     4.627 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i[31]_i_1__0/O
                         net (fo=27, routed)          3.250     7.878    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/state_reg[1]_rep_1[0]
    SLICE_X18Y49         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[58]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.581    12.760    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aclk
    SLICE_X18Y49         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[58]/C
                         clock pessimism              0.115    12.875    
                         clock uncertainty           -0.154    12.721    
    SLICE_X18Y49         FDRE (Setup_fdre_C_CE)      -0.373    12.348    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[58]
  -------------------------------------------------------------------
                         required time                         12.348    
                         arrival time                          -7.878    
  -------------------------------------------------------------------
                         slack                                  4.471    

Slack (MET) :             4.471ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[59]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.933ns  (logic 0.668ns (13.543%)  route 4.265ns (86.457%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 12.760 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.651     2.945    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/aclk
    SLICE_X34Y92         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y92         FDRE (Prop_fdre_C_Q)         0.518     3.463 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[1]_rep/Q
                         net (fo=12, routed)          1.014     4.477    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]
    SLICE_X36Y92         LUT3 (Prop_lut3_I0_O)        0.150     4.627 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i[31]_i_1__0/O
                         net (fo=27, routed)          3.250     7.878    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/state_reg[1]_rep_1[0]
    SLICE_X18Y49         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[59]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.581    12.760    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aclk
    SLICE_X18Y49         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[59]/C
                         clock pessimism              0.115    12.875    
                         clock uncertainty           -0.154    12.721    
    SLICE_X18Y49         FDRE (Setup_fdre_C_CE)      -0.373    12.348    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[59]
  -------------------------------------------------------------------
                         required time                         12.348    
                         arrival time                          -7.878    
  -------------------------------------------------------------------
                         slack                                  4.471    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.770%)  route 0.103ns (42.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.575     0.911    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y92         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y92         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[5]/Q
                         net (fo=1, routed)           0.103     1.155    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[5]
    SLICE_X30Y91         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.843     1.209    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y91         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism             -0.282     0.927    
    SLICE_X30Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.110    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.155    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.148ns (35.735%)  route 0.266ns (64.265%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.577     0.913    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X30Y97         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y97         FDRE (Prop_fdre_C_Q)         0.148     1.061 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[45]/Q
                         net (fo=8, routed)           0.266     1.327    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/Q[16]
    SLICE_X31Y101        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.931     1.297    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X31Y101        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X31Y101        FDRE (Hold_fdre_C_D)         0.013     1.275    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.275    
                         arrival time                           1.327    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.558     0.894    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y93         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[9]/Q
                         net (fo=1, routed)           0.113     1.148    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X32Y92         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.824     1.190    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y92         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.281     0.909    
    SLICE_X32Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.092    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.092    
                         arrival time                           1.148    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.209ns (58.077%)  route 0.151ns (41.923%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.641     0.977    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X34Y100        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y100        FDRE (Prop_fdre_C_Q)         0.164     1.141 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]/Q
                         net (fo=1, routed)           0.151     1.292    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r[2]
    SLICE_X34Y99         LUT5 (Prop_lut5_I4_O)        0.045     1.337 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[2]_i_1/O
                         net (fo=1, routed)           0.000     1.337    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[2]_i_1_n_0
    SLICE_X34Y99         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.826     1.192    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X34Y99         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]/C
                         clock pessimism             -0.035     1.157    
    SLICE_X34Y99         FDRE (Hold_fdre_C_D)         0.121     1.278    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.278    
                         arrival time                           1.337    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.576     0.912    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y93         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y93         FDRE (Prop_fdre_C_Q)         0.164     1.076 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[6]/Q
                         net (fo=1, routed)           0.116     1.192    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[6]
    SLICE_X30Y92         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.843     1.209    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y92         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.282     0.927    
    SLICE_X30Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.110    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.192    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.563     0.899    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X26Y77         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y77         FDRE (Prop_fdre_C_Q)         0.164     1.063 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/Q
                         net (fo=1, routed)           0.116     1.179    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[5]
    SLICE_X26Y79         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.832     1.198    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y79         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism             -0.284     0.914    
    SLICE_X26Y79         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.097    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -1.097    
                         arrival time                           1.179    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.128ns (49.151%)  route 0.132ns (50.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.656     0.992    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.128     1.120 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.132     1.252    design_1_i/processing_system7_0/inst/M_AXI_GP0_BRESP[1]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.885     1.251    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BRESP[1])
                                                     -0.054     1.162    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.162    
                         arrival time                           1.252    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.156%)  route 0.178ns (55.844%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.656     0.992    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.178     1.311    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[9]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.885     1.251    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[9])
                                                      0.000     1.216    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/slv_reg2_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.558     0.894    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y95         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/slv_reg2_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y95         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/slv_reg2_reg[18]/Q
                         net (fo=1, routed)           0.054     1.089    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/slv_reg2[18]
    SLICE_X34Y95         LUT4 (Prop_lut4_I3_O)        0.045     1.134 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata[18]_i_1/O
                         net (fo=1, routed)           0.000     1.134    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/reg_data_out[18]
    SLICE_X34Y95         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.825     1.191    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y95         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[18]/C
                         clock pessimism             -0.284     0.907    
    SLICE_X34Y95         FDRE (Hold_fdre_C_D)         0.121     1.028    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.028    
                         arrival time                           1.134    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.714%)  route 0.189ns (57.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.656     0.992    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.189     1.322    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[8]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.885     1.251    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[8])
                                                      0.000     1.216    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X35Y93    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X35Y93    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X35Y93    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X31Y98    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X33Y100   design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X33Y100   design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_awready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X30Y100   design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_bvalid_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X30Y93    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X33Y93    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[10]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y79    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y79    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y79    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y79    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y104   design_1_i/rst_processing_system7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y92    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y92    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y93    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y93    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y92    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y93    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y93    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y94    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y93    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y94    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y94    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y94    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y96    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y94    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y94    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { fpga_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100M_clk_wiz_0_1
  To Clock:  clk_100M_clk_wiz_0_1

Setup :           73  Failing Endpoints,  Worst Slack       -6.840ns,  Total Violation     -105.674ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.126ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.840ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.792ns  (logic 7.926ns (47.202%)  route 8.866ns (52.798%))
  Logic Levels:           23  (CARRY4=15 LUT2=2 LUT3=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 8.448 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.700    -0.912    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X55Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.456 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/Q
                         net (fo=34, routed)          0.911     0.455    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[0]
    SLICE_X54Y70         LUT6 (Prop_lut6_I0_O)        0.124     0.579 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38/O
                         net (fo=1, routed)           0.641     1.221    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38_n_0
    SLICE_X54Y71         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.621     1.842 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.842    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14_n_0
    SLICE_X54Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     2.071 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_10/CO[2]
                         net (fo=11, routed)          0.666     2.736    design_1_i/custom_logic/inst/mqp_top/disp/B[7]
    SLICE_X56Y72         LUT3 (Prop_lut3_I1_O)        0.310     3.046 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_25/O
                         net (fo=1, routed)           0.000     3.046    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_25_n_0
    SLICE_X56Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.578 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_11/CO[3]
                         net (fo=11, routed)          1.042     4.620    design_1_i/custom_logic/inst/mqp_top/disp/B[6]
    SLICE_X57Y72         LUT3 (Prop_lut3_I0_O)        0.124     4.744 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_29/O
                         net (fo=1, routed)           0.000     4.744    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_29_n_0
    SLICE_X57Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.294 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_12/CO[3]
                         net (fo=11, routed)          1.063     6.358    design_1_i/custom_logic/inst/mqp_top/disp/B[5]
    SLICE_X57Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.938 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000     6.938    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31_n_0
    SLICE_X57Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.052 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_13/CO[3]
                         net (fo=11, routed)          0.797     7.849    design_1_i/custom_logic/inst/mqp_top/disp/B[4]
    SLICE_X59Y69         LUT2 (Prop_lut2_I1_O)        0.124     7.973 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35/O
                         net (fo=1, routed)           0.000     7.973    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35_n_0
    SLICE_X59Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.523 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.523    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14_n_0
    SLICE_X59Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.637 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_10/CO[3]
                         net (fo=12, routed)          0.942     9.579    design_1_i/custom_logic/inst/mqp_top/disp/B[3]
    SLICE_X60Y71         LUT3 (Prop_lut3_I0_O)        0.124     9.703 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_22/O
                         net (fo=1, routed)           0.000     9.703    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_22_n_0
    SLICE_X60Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.253 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_11/CO[3]
                         net (fo=11, routed)          0.983    11.236    design_1_i/custom_logic/inst/mqp_top/disp/B[2]
    SLICE_X59Y72         LUT3 (Prop_lut3_I0_O)        0.124    11.360 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_27/O
                         net (fo=1, routed)           0.000    11.360    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_27_n_0
    SLICE_X59Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.910 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_12/CO[3]
                         net (fo=12, routed)          1.010    12.920    design_1_i/custom_logic/inst/mqp_top/disp/B[1]
    SLICE_X58Y71         LUT2 (Prop_lut2_I1_O)        0.124    13.044 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_47/O
                         net (fo=1, routed)           0.000    13.044    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_47_n_0
    SLICE_X58Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.557 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.557    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29_n_0
    SLICE_X58Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.786 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_13/CO[2]
                         net (fo=2, routed)           0.456    14.242    design_1_i/custom_logic/inst/mqp_top/disp/B[0]
    SLICE_X57Y73         LUT5 (Prop_lut5_I0_O)        0.310    14.552 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5/O
                         net (fo=1, routed)           0.354    14.906    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.432 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.432    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1_n_0
    SLICE_X55Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.546 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.546    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_1_n_0
    SLICE_X55Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.880 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[10]_i_2/O[1]
                         net (fo=1, routed)           0.000    15.880    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[10]_i_2_n_6
    SLICE_X55Y74         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.522     8.448    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X55Y74         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[9]/C
                         clock pessimism              0.612     9.060    
                         clock uncertainty           -0.082     8.978    
    SLICE_X55Y74         FDRE (Setup_fdre_C_D)        0.062     9.040    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[9]
  -------------------------------------------------------------------
                         required time                          9.040    
                         arrival time                         -15.880    
  -------------------------------------------------------------------
                         slack                                 -6.840    

Slack (VIOLATED) :        -6.745ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.697ns  (logic 7.831ns (46.902%)  route 8.866ns (53.098%))
  Logic Levels:           23  (CARRY4=15 LUT2=2 LUT3=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 8.448 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.700    -0.912    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X55Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.456 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/Q
                         net (fo=34, routed)          0.911     0.455    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[0]
    SLICE_X54Y70         LUT6 (Prop_lut6_I0_O)        0.124     0.579 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38/O
                         net (fo=1, routed)           0.641     1.221    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38_n_0
    SLICE_X54Y71         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.621     1.842 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.842    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14_n_0
    SLICE_X54Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     2.071 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_10/CO[2]
                         net (fo=11, routed)          0.666     2.736    design_1_i/custom_logic/inst/mqp_top/disp/B[7]
    SLICE_X56Y72         LUT3 (Prop_lut3_I1_O)        0.310     3.046 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_25/O
                         net (fo=1, routed)           0.000     3.046    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_25_n_0
    SLICE_X56Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.578 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_11/CO[3]
                         net (fo=11, routed)          1.042     4.620    design_1_i/custom_logic/inst/mqp_top/disp/B[6]
    SLICE_X57Y72         LUT3 (Prop_lut3_I0_O)        0.124     4.744 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_29/O
                         net (fo=1, routed)           0.000     4.744    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_29_n_0
    SLICE_X57Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.294 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_12/CO[3]
                         net (fo=11, routed)          1.063     6.358    design_1_i/custom_logic/inst/mqp_top/disp/B[5]
    SLICE_X57Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.938 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000     6.938    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31_n_0
    SLICE_X57Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.052 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_13/CO[3]
                         net (fo=11, routed)          0.797     7.849    design_1_i/custom_logic/inst/mqp_top/disp/B[4]
    SLICE_X59Y69         LUT2 (Prop_lut2_I1_O)        0.124     7.973 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35/O
                         net (fo=1, routed)           0.000     7.973    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35_n_0
    SLICE_X59Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.523 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.523    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14_n_0
    SLICE_X59Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.637 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_10/CO[3]
                         net (fo=12, routed)          0.942     9.579    design_1_i/custom_logic/inst/mqp_top/disp/B[3]
    SLICE_X60Y71         LUT3 (Prop_lut3_I0_O)        0.124     9.703 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_22/O
                         net (fo=1, routed)           0.000     9.703    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_22_n_0
    SLICE_X60Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.253 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_11/CO[3]
                         net (fo=11, routed)          0.983    11.236    design_1_i/custom_logic/inst/mqp_top/disp/B[2]
    SLICE_X59Y72         LUT3 (Prop_lut3_I0_O)        0.124    11.360 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_27/O
                         net (fo=1, routed)           0.000    11.360    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_27_n_0
    SLICE_X59Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.910 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_12/CO[3]
                         net (fo=12, routed)          1.010    12.920    design_1_i/custom_logic/inst/mqp_top/disp/B[1]
    SLICE_X58Y71         LUT2 (Prop_lut2_I1_O)        0.124    13.044 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_47/O
                         net (fo=1, routed)           0.000    13.044    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_47_n_0
    SLICE_X58Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.557 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.557    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29_n_0
    SLICE_X58Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.786 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_13/CO[2]
                         net (fo=2, routed)           0.456    14.242    design_1_i/custom_logic/inst/mqp_top/disp/B[0]
    SLICE_X57Y73         LUT5 (Prop_lut5_I0_O)        0.310    14.552 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5/O
                         net (fo=1, routed)           0.354    14.906    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.432 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.432    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1_n_0
    SLICE_X55Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.546 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.546    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_1_n_0
    SLICE_X55Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.785 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[10]_i_2/O[2]
                         net (fo=1, routed)           0.000    15.785    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[10]_i_2_n_5
    SLICE_X55Y74         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.522     8.448    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X55Y74         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[10]/C
                         clock pessimism              0.612     9.060    
                         clock uncertainty           -0.082     8.978    
    SLICE_X55Y74         FDRE (Setup_fdre_C_D)        0.062     9.040    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[10]
  -------------------------------------------------------------------
                         required time                          9.040    
                         arrival time                         -15.785    
  -------------------------------------------------------------------
                         slack                                 -6.745    

Slack (VIOLATED) :        -6.729ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.681ns  (logic 7.815ns (46.851%)  route 8.866ns (53.149%))
  Logic Levels:           23  (CARRY4=15 LUT2=2 LUT3=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 8.448 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.700    -0.912    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X55Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.456 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/Q
                         net (fo=34, routed)          0.911     0.455    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[0]
    SLICE_X54Y70         LUT6 (Prop_lut6_I0_O)        0.124     0.579 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38/O
                         net (fo=1, routed)           0.641     1.221    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38_n_0
    SLICE_X54Y71         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.621     1.842 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.842    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14_n_0
    SLICE_X54Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     2.071 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_10/CO[2]
                         net (fo=11, routed)          0.666     2.736    design_1_i/custom_logic/inst/mqp_top/disp/B[7]
    SLICE_X56Y72         LUT3 (Prop_lut3_I1_O)        0.310     3.046 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_25/O
                         net (fo=1, routed)           0.000     3.046    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_25_n_0
    SLICE_X56Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.578 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_11/CO[3]
                         net (fo=11, routed)          1.042     4.620    design_1_i/custom_logic/inst/mqp_top/disp/B[6]
    SLICE_X57Y72         LUT3 (Prop_lut3_I0_O)        0.124     4.744 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_29/O
                         net (fo=1, routed)           0.000     4.744    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_29_n_0
    SLICE_X57Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.294 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_12/CO[3]
                         net (fo=11, routed)          1.063     6.358    design_1_i/custom_logic/inst/mqp_top/disp/B[5]
    SLICE_X57Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.938 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000     6.938    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31_n_0
    SLICE_X57Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.052 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_13/CO[3]
                         net (fo=11, routed)          0.797     7.849    design_1_i/custom_logic/inst/mqp_top/disp/B[4]
    SLICE_X59Y69         LUT2 (Prop_lut2_I1_O)        0.124     7.973 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35/O
                         net (fo=1, routed)           0.000     7.973    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35_n_0
    SLICE_X59Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.523 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.523    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14_n_0
    SLICE_X59Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.637 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_10/CO[3]
                         net (fo=12, routed)          0.942     9.579    design_1_i/custom_logic/inst/mqp_top/disp/B[3]
    SLICE_X60Y71         LUT3 (Prop_lut3_I0_O)        0.124     9.703 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_22/O
                         net (fo=1, routed)           0.000     9.703    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_22_n_0
    SLICE_X60Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.253 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_11/CO[3]
                         net (fo=11, routed)          0.983    11.236    design_1_i/custom_logic/inst/mqp_top/disp/B[2]
    SLICE_X59Y72         LUT3 (Prop_lut3_I0_O)        0.124    11.360 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_27/O
                         net (fo=1, routed)           0.000    11.360    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_27_n_0
    SLICE_X59Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.910 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_12/CO[3]
                         net (fo=12, routed)          1.010    12.920    design_1_i/custom_logic/inst/mqp_top/disp/B[1]
    SLICE_X58Y71         LUT2 (Prop_lut2_I1_O)        0.124    13.044 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_47/O
                         net (fo=1, routed)           0.000    13.044    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_47_n_0
    SLICE_X58Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.557 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.557    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29_n_0
    SLICE_X58Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.786 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_13/CO[2]
                         net (fo=2, routed)           0.456    14.242    design_1_i/custom_logic/inst/mqp_top/disp/B[0]
    SLICE_X57Y73         LUT5 (Prop_lut5_I0_O)        0.310    14.552 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5/O
                         net (fo=1, routed)           0.354    14.906    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.432 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.432    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1_n_0
    SLICE_X55Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.546 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.546    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_1_n_0
    SLICE_X55Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    15.769 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[10]_i_2/O[0]
                         net (fo=1, routed)           0.000    15.769    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[10]_i_2_n_7
    SLICE_X55Y74         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.522     8.448    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X55Y74         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[8]/C
                         clock pessimism              0.612     9.060    
                         clock uncertainty           -0.082     8.978    
    SLICE_X55Y74         FDRE (Setup_fdre_C_D)        0.062     9.040    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[8]
  -------------------------------------------------------------------
                         required time                          9.040    
                         arrival time                         -15.769    
  -------------------------------------------------------------------
                         slack                                 -6.729    

Slack (VIOLATED) :        -6.724ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.678ns  (logic 7.812ns (46.841%)  route 8.866ns (53.159%))
  Logic Levels:           22  (CARRY4=14 LUT2=2 LUT3=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 8.450 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.700    -0.912    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X55Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.456 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/Q
                         net (fo=34, routed)          0.911     0.455    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[0]
    SLICE_X54Y70         LUT6 (Prop_lut6_I0_O)        0.124     0.579 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38/O
                         net (fo=1, routed)           0.641     1.221    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38_n_0
    SLICE_X54Y71         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.621     1.842 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.842    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14_n_0
    SLICE_X54Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     2.071 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_10/CO[2]
                         net (fo=11, routed)          0.666     2.736    design_1_i/custom_logic/inst/mqp_top/disp/B[7]
    SLICE_X56Y72         LUT3 (Prop_lut3_I1_O)        0.310     3.046 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_25/O
                         net (fo=1, routed)           0.000     3.046    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_25_n_0
    SLICE_X56Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.578 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_11/CO[3]
                         net (fo=11, routed)          1.042     4.620    design_1_i/custom_logic/inst/mqp_top/disp/B[6]
    SLICE_X57Y72         LUT3 (Prop_lut3_I0_O)        0.124     4.744 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_29/O
                         net (fo=1, routed)           0.000     4.744    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_29_n_0
    SLICE_X57Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.294 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_12/CO[3]
                         net (fo=11, routed)          1.063     6.358    design_1_i/custom_logic/inst/mqp_top/disp/B[5]
    SLICE_X57Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.938 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000     6.938    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31_n_0
    SLICE_X57Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.052 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_13/CO[3]
                         net (fo=11, routed)          0.797     7.849    design_1_i/custom_logic/inst/mqp_top/disp/B[4]
    SLICE_X59Y69         LUT2 (Prop_lut2_I1_O)        0.124     7.973 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35/O
                         net (fo=1, routed)           0.000     7.973    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35_n_0
    SLICE_X59Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.523 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.523    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14_n_0
    SLICE_X59Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.637 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_10/CO[3]
                         net (fo=12, routed)          0.942     9.579    design_1_i/custom_logic/inst/mqp_top/disp/B[3]
    SLICE_X60Y71         LUT3 (Prop_lut3_I0_O)        0.124     9.703 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_22/O
                         net (fo=1, routed)           0.000     9.703    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_22_n_0
    SLICE_X60Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.253 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_11/CO[3]
                         net (fo=11, routed)          0.983    11.236    design_1_i/custom_logic/inst/mqp_top/disp/B[2]
    SLICE_X59Y72         LUT3 (Prop_lut3_I0_O)        0.124    11.360 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_27/O
                         net (fo=1, routed)           0.000    11.360    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_27_n_0
    SLICE_X59Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.910 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_12/CO[3]
                         net (fo=12, routed)          1.010    12.920    design_1_i/custom_logic/inst/mqp_top/disp/B[1]
    SLICE_X58Y71         LUT2 (Prop_lut2_I1_O)        0.124    13.044 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_47/O
                         net (fo=1, routed)           0.000    13.044    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_47_n_0
    SLICE_X58Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.557 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.557    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29_n_0
    SLICE_X58Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.786 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_13/CO[2]
                         net (fo=2, routed)           0.456    14.242    design_1_i/custom_logic/inst/mqp_top/disp/B[0]
    SLICE_X57Y73         LUT5 (Prop_lut5_I0_O)        0.310    14.552 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5/O
                         net (fo=1, routed)           0.354    14.906    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.432 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.432    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1_n_0
    SLICE_X55Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.766 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000    15.766    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_1_n_6
    SLICE_X55Y73         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.524     8.450    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X55Y73         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[5]/C
                         clock pessimism              0.612     9.062    
                         clock uncertainty           -0.082     8.980    
    SLICE_X55Y73         FDRE (Setup_fdre_C_D)        0.062     9.042    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[5]
  -------------------------------------------------------------------
                         required time                          9.042    
                         arrival time                         -15.766    
  -------------------------------------------------------------------
                         slack                                 -6.724    

Slack (VIOLATED) :        -6.703ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.657ns  (logic 7.791ns (46.774%)  route 8.866ns (53.226%))
  Logic Levels:           22  (CARRY4=14 LUT2=2 LUT3=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 8.450 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.700    -0.912    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X55Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.456 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/Q
                         net (fo=34, routed)          0.911     0.455    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[0]
    SLICE_X54Y70         LUT6 (Prop_lut6_I0_O)        0.124     0.579 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38/O
                         net (fo=1, routed)           0.641     1.221    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38_n_0
    SLICE_X54Y71         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.621     1.842 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.842    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14_n_0
    SLICE_X54Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     2.071 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_10/CO[2]
                         net (fo=11, routed)          0.666     2.736    design_1_i/custom_logic/inst/mqp_top/disp/B[7]
    SLICE_X56Y72         LUT3 (Prop_lut3_I1_O)        0.310     3.046 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_25/O
                         net (fo=1, routed)           0.000     3.046    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_25_n_0
    SLICE_X56Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.578 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_11/CO[3]
                         net (fo=11, routed)          1.042     4.620    design_1_i/custom_logic/inst/mqp_top/disp/B[6]
    SLICE_X57Y72         LUT3 (Prop_lut3_I0_O)        0.124     4.744 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_29/O
                         net (fo=1, routed)           0.000     4.744    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_29_n_0
    SLICE_X57Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.294 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_12/CO[3]
                         net (fo=11, routed)          1.063     6.358    design_1_i/custom_logic/inst/mqp_top/disp/B[5]
    SLICE_X57Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.938 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000     6.938    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31_n_0
    SLICE_X57Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.052 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_13/CO[3]
                         net (fo=11, routed)          0.797     7.849    design_1_i/custom_logic/inst/mqp_top/disp/B[4]
    SLICE_X59Y69         LUT2 (Prop_lut2_I1_O)        0.124     7.973 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35/O
                         net (fo=1, routed)           0.000     7.973    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35_n_0
    SLICE_X59Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.523 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.523    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14_n_0
    SLICE_X59Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.637 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_10/CO[3]
                         net (fo=12, routed)          0.942     9.579    design_1_i/custom_logic/inst/mqp_top/disp/B[3]
    SLICE_X60Y71         LUT3 (Prop_lut3_I0_O)        0.124     9.703 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_22/O
                         net (fo=1, routed)           0.000     9.703    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_22_n_0
    SLICE_X60Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.253 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_11/CO[3]
                         net (fo=11, routed)          0.983    11.236    design_1_i/custom_logic/inst/mqp_top/disp/B[2]
    SLICE_X59Y72         LUT3 (Prop_lut3_I0_O)        0.124    11.360 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_27/O
                         net (fo=1, routed)           0.000    11.360    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_27_n_0
    SLICE_X59Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.910 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_12/CO[3]
                         net (fo=12, routed)          1.010    12.920    design_1_i/custom_logic/inst/mqp_top/disp/B[1]
    SLICE_X58Y71         LUT2 (Prop_lut2_I1_O)        0.124    13.044 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_47/O
                         net (fo=1, routed)           0.000    13.044    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_47_n_0
    SLICE_X58Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.557 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.557    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29_n_0
    SLICE_X58Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.786 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_13/CO[2]
                         net (fo=2, routed)           0.456    14.242    design_1_i/custom_logic/inst/mqp_top/disp/B[0]
    SLICE_X57Y73         LUT5 (Prop_lut5_I0_O)        0.310    14.552 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5/O
                         net (fo=1, routed)           0.354    14.906    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.432 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.432    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1_n_0
    SLICE_X55Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.745 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    15.745    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_1_n_4
    SLICE_X55Y73         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.524     8.450    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X55Y73         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]/C
                         clock pessimism              0.612     9.062    
                         clock uncertainty           -0.082     8.980    
    SLICE_X55Y73         FDRE (Setup_fdre_C_D)        0.062     9.042    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]
  -------------------------------------------------------------------
                         required time                          9.042    
                         arrival time                         -15.745    
  -------------------------------------------------------------------
                         slack                                 -6.703    

Slack (VIOLATED) :        -6.629ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.583ns  (logic 7.717ns (46.537%)  route 8.866ns (53.463%))
  Logic Levels:           22  (CARRY4=14 LUT2=2 LUT3=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 8.450 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.700    -0.912    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X55Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.456 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/Q
                         net (fo=34, routed)          0.911     0.455    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[0]
    SLICE_X54Y70         LUT6 (Prop_lut6_I0_O)        0.124     0.579 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38/O
                         net (fo=1, routed)           0.641     1.221    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38_n_0
    SLICE_X54Y71         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.621     1.842 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.842    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14_n_0
    SLICE_X54Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     2.071 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_10/CO[2]
                         net (fo=11, routed)          0.666     2.736    design_1_i/custom_logic/inst/mqp_top/disp/B[7]
    SLICE_X56Y72         LUT3 (Prop_lut3_I1_O)        0.310     3.046 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_25/O
                         net (fo=1, routed)           0.000     3.046    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_25_n_0
    SLICE_X56Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.578 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_11/CO[3]
                         net (fo=11, routed)          1.042     4.620    design_1_i/custom_logic/inst/mqp_top/disp/B[6]
    SLICE_X57Y72         LUT3 (Prop_lut3_I0_O)        0.124     4.744 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_29/O
                         net (fo=1, routed)           0.000     4.744    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_29_n_0
    SLICE_X57Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.294 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_12/CO[3]
                         net (fo=11, routed)          1.063     6.358    design_1_i/custom_logic/inst/mqp_top/disp/B[5]
    SLICE_X57Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.938 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000     6.938    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31_n_0
    SLICE_X57Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.052 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_13/CO[3]
                         net (fo=11, routed)          0.797     7.849    design_1_i/custom_logic/inst/mqp_top/disp/B[4]
    SLICE_X59Y69         LUT2 (Prop_lut2_I1_O)        0.124     7.973 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35/O
                         net (fo=1, routed)           0.000     7.973    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35_n_0
    SLICE_X59Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.523 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.523    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14_n_0
    SLICE_X59Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.637 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_10/CO[3]
                         net (fo=12, routed)          0.942     9.579    design_1_i/custom_logic/inst/mqp_top/disp/B[3]
    SLICE_X60Y71         LUT3 (Prop_lut3_I0_O)        0.124     9.703 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_22/O
                         net (fo=1, routed)           0.000     9.703    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_22_n_0
    SLICE_X60Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.253 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_11/CO[3]
                         net (fo=11, routed)          0.983    11.236    design_1_i/custom_logic/inst/mqp_top/disp/B[2]
    SLICE_X59Y72         LUT3 (Prop_lut3_I0_O)        0.124    11.360 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_27/O
                         net (fo=1, routed)           0.000    11.360    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_27_n_0
    SLICE_X59Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.910 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_12/CO[3]
                         net (fo=12, routed)          1.010    12.920    design_1_i/custom_logic/inst/mqp_top/disp/B[1]
    SLICE_X58Y71         LUT2 (Prop_lut2_I1_O)        0.124    13.044 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_47/O
                         net (fo=1, routed)           0.000    13.044    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_47_n_0
    SLICE_X58Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.557 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.557    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29_n_0
    SLICE_X58Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.786 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_13/CO[2]
                         net (fo=2, routed)           0.456    14.242    design_1_i/custom_logic/inst/mqp_top/disp/B[0]
    SLICE_X57Y73         LUT5 (Prop_lut5_I0_O)        0.310    14.552 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5/O
                         net (fo=1, routed)           0.354    14.906    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.432 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.432    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1_n_0
    SLICE_X55Y73         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.671 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000    15.671    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_1_n_5
    SLICE_X55Y73         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.524     8.450    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X55Y73         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[6]/C
                         clock pessimism              0.612     9.062    
                         clock uncertainty           -0.082     8.980    
    SLICE_X55Y73         FDRE (Setup_fdre_C_D)        0.062     9.042    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[6]
  -------------------------------------------------------------------
                         required time                          9.042    
                         arrival time                         -15.671    
  -------------------------------------------------------------------
                         slack                                 -6.629    

Slack (VIOLATED) :        -6.613ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.567ns  (logic 7.701ns (46.485%)  route 8.866ns (53.515%))
  Logic Levels:           22  (CARRY4=14 LUT2=2 LUT3=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 8.450 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.700    -0.912    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X55Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.456 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/Q
                         net (fo=34, routed)          0.911     0.455    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[0]
    SLICE_X54Y70         LUT6 (Prop_lut6_I0_O)        0.124     0.579 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38/O
                         net (fo=1, routed)           0.641     1.221    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38_n_0
    SLICE_X54Y71         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.621     1.842 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.842    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14_n_0
    SLICE_X54Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     2.071 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_10/CO[2]
                         net (fo=11, routed)          0.666     2.736    design_1_i/custom_logic/inst/mqp_top/disp/B[7]
    SLICE_X56Y72         LUT3 (Prop_lut3_I1_O)        0.310     3.046 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_25/O
                         net (fo=1, routed)           0.000     3.046    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_25_n_0
    SLICE_X56Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.578 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_11/CO[3]
                         net (fo=11, routed)          1.042     4.620    design_1_i/custom_logic/inst/mqp_top/disp/B[6]
    SLICE_X57Y72         LUT3 (Prop_lut3_I0_O)        0.124     4.744 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_29/O
                         net (fo=1, routed)           0.000     4.744    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_29_n_0
    SLICE_X57Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.294 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_12/CO[3]
                         net (fo=11, routed)          1.063     6.358    design_1_i/custom_logic/inst/mqp_top/disp/B[5]
    SLICE_X57Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.938 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000     6.938    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31_n_0
    SLICE_X57Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.052 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_13/CO[3]
                         net (fo=11, routed)          0.797     7.849    design_1_i/custom_logic/inst/mqp_top/disp/B[4]
    SLICE_X59Y69         LUT2 (Prop_lut2_I1_O)        0.124     7.973 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35/O
                         net (fo=1, routed)           0.000     7.973    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35_n_0
    SLICE_X59Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.523 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.523    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14_n_0
    SLICE_X59Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.637 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_10/CO[3]
                         net (fo=12, routed)          0.942     9.579    design_1_i/custom_logic/inst/mqp_top/disp/B[3]
    SLICE_X60Y71         LUT3 (Prop_lut3_I0_O)        0.124     9.703 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_22/O
                         net (fo=1, routed)           0.000     9.703    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_22_n_0
    SLICE_X60Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.253 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_11/CO[3]
                         net (fo=11, routed)          0.983    11.236    design_1_i/custom_logic/inst/mqp_top/disp/B[2]
    SLICE_X59Y72         LUT3 (Prop_lut3_I0_O)        0.124    11.360 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_27/O
                         net (fo=1, routed)           0.000    11.360    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_27_n_0
    SLICE_X59Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.910 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_12/CO[3]
                         net (fo=12, routed)          1.010    12.920    design_1_i/custom_logic/inst/mqp_top/disp/B[1]
    SLICE_X58Y71         LUT2 (Prop_lut2_I1_O)        0.124    13.044 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_47/O
                         net (fo=1, routed)           0.000    13.044    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_47_n_0
    SLICE_X58Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.557 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.557    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29_n_0
    SLICE_X58Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.786 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_13/CO[2]
                         net (fo=2, routed)           0.456    14.242    design_1_i/custom_logic/inst/mqp_top/disp/B[0]
    SLICE_X57Y73         LUT5 (Prop_lut5_I0_O)        0.310    14.552 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5/O
                         net (fo=1, routed)           0.354    14.906    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.432 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.432    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1_n_0
    SLICE_X55Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    15.655 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000    15.655    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_1_n_7
    SLICE_X55Y73         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.524     8.450    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X55Y73         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[4]/C
                         clock pessimism              0.612     9.062    
                         clock uncertainty           -0.082     8.980    
    SLICE_X55Y73         FDRE (Setup_fdre_C_D)        0.062     9.042    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[4]
  -------------------------------------------------------------------
                         required time                          9.042    
                         arrival time                         -15.655    
  -------------------------------------------------------------------
                         slack                                 -6.613    

Slack (VIOLATED) :        -6.478ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.433ns  (logic 7.567ns (46.049%)  route 8.866ns (53.951%))
  Logic Levels:           21  (CARRY4=13 LUT2=2 LUT3=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 8.451 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.700    -0.912    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X55Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.456 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/Q
                         net (fo=34, routed)          0.911     0.455    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[0]
    SLICE_X54Y70         LUT6 (Prop_lut6_I0_O)        0.124     0.579 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38/O
                         net (fo=1, routed)           0.641     1.221    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38_n_0
    SLICE_X54Y71         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.621     1.842 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.842    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14_n_0
    SLICE_X54Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     2.071 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_10/CO[2]
                         net (fo=11, routed)          0.666     2.736    design_1_i/custom_logic/inst/mqp_top/disp/B[7]
    SLICE_X56Y72         LUT3 (Prop_lut3_I1_O)        0.310     3.046 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_25/O
                         net (fo=1, routed)           0.000     3.046    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_25_n_0
    SLICE_X56Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.578 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_11/CO[3]
                         net (fo=11, routed)          1.042     4.620    design_1_i/custom_logic/inst/mqp_top/disp/B[6]
    SLICE_X57Y72         LUT3 (Prop_lut3_I0_O)        0.124     4.744 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_29/O
                         net (fo=1, routed)           0.000     4.744    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_29_n_0
    SLICE_X57Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.294 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_12/CO[3]
                         net (fo=11, routed)          1.063     6.358    design_1_i/custom_logic/inst/mqp_top/disp/B[5]
    SLICE_X57Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.938 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000     6.938    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31_n_0
    SLICE_X57Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.052 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_13/CO[3]
                         net (fo=11, routed)          0.797     7.849    design_1_i/custom_logic/inst/mqp_top/disp/B[4]
    SLICE_X59Y69         LUT2 (Prop_lut2_I1_O)        0.124     7.973 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35/O
                         net (fo=1, routed)           0.000     7.973    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35_n_0
    SLICE_X59Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.523 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.523    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14_n_0
    SLICE_X59Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.637 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_10/CO[3]
                         net (fo=12, routed)          0.942     9.579    design_1_i/custom_logic/inst/mqp_top/disp/B[3]
    SLICE_X60Y71         LUT3 (Prop_lut3_I0_O)        0.124     9.703 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_22/O
                         net (fo=1, routed)           0.000     9.703    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_22_n_0
    SLICE_X60Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.253 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_11/CO[3]
                         net (fo=11, routed)          0.983    11.236    design_1_i/custom_logic/inst/mqp_top/disp/B[2]
    SLICE_X59Y72         LUT3 (Prop_lut3_I0_O)        0.124    11.360 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_27/O
                         net (fo=1, routed)           0.000    11.360    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_27_n_0
    SLICE_X59Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.910 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_12/CO[3]
                         net (fo=12, routed)          1.010    12.920    design_1_i/custom_logic/inst/mqp_top/disp/B[1]
    SLICE_X58Y71         LUT2 (Prop_lut2_I1_O)        0.124    13.044 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_47/O
                         net (fo=1, routed)           0.000    13.044    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_47_n_0
    SLICE_X58Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.557 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.557    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29_n_0
    SLICE_X58Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.786 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_13/CO[2]
                         net (fo=2, routed)           0.456    14.242    design_1_i/custom_logic/inst/mqp_top/disp/B[0]
    SLICE_X57Y73         LUT5 (Prop_lut5_I0_O)        0.310    14.552 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5/O
                         net (fo=1, routed)           0.354    14.906    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    15.521 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000    15.521    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1_n_4
    SLICE_X55Y72         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.525     8.451    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X55Y72         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]/C
                         clock pessimism              0.612     9.063    
                         clock uncertainty           -0.082     8.981    
    SLICE_X55Y72         FDRE (Setup_fdre_C_D)        0.062     9.043    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]
  -------------------------------------------------------------------
                         required time                          9.043    
                         arrival time                         -15.521    
  -------------------------------------------------------------------
                         slack                                 -6.478    

Slack (VIOLATED) :        -6.419ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.374ns  (logic 7.508ns (45.854%)  route 8.866ns (54.146%))
  Logic Levels:           21  (CARRY4=13 LUT2=2 LUT3=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 8.451 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.700    -0.912    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X55Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.456 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/Q
                         net (fo=34, routed)          0.911     0.455    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[0]
    SLICE_X54Y70         LUT6 (Prop_lut6_I0_O)        0.124     0.579 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38/O
                         net (fo=1, routed)           0.641     1.221    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38_n_0
    SLICE_X54Y71         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.621     1.842 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.842    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14_n_0
    SLICE_X54Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     2.071 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_10/CO[2]
                         net (fo=11, routed)          0.666     2.736    design_1_i/custom_logic/inst/mqp_top/disp/B[7]
    SLICE_X56Y72         LUT3 (Prop_lut3_I1_O)        0.310     3.046 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_25/O
                         net (fo=1, routed)           0.000     3.046    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_25_n_0
    SLICE_X56Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.578 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_11/CO[3]
                         net (fo=11, routed)          1.042     4.620    design_1_i/custom_logic/inst/mqp_top/disp/B[6]
    SLICE_X57Y72         LUT3 (Prop_lut3_I0_O)        0.124     4.744 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_29/O
                         net (fo=1, routed)           0.000     4.744    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_29_n_0
    SLICE_X57Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.294 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_12/CO[3]
                         net (fo=11, routed)          1.063     6.358    design_1_i/custom_logic/inst/mqp_top/disp/B[5]
    SLICE_X57Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.938 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000     6.938    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31_n_0
    SLICE_X57Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.052 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_13/CO[3]
                         net (fo=11, routed)          0.797     7.849    design_1_i/custom_logic/inst/mqp_top/disp/B[4]
    SLICE_X59Y69         LUT2 (Prop_lut2_I1_O)        0.124     7.973 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35/O
                         net (fo=1, routed)           0.000     7.973    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35_n_0
    SLICE_X59Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.523 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.523    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14_n_0
    SLICE_X59Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.637 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_10/CO[3]
                         net (fo=12, routed)          0.942     9.579    design_1_i/custom_logic/inst/mqp_top/disp/B[3]
    SLICE_X60Y71         LUT3 (Prop_lut3_I0_O)        0.124     9.703 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_22/O
                         net (fo=1, routed)           0.000     9.703    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_22_n_0
    SLICE_X60Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.253 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_11/CO[3]
                         net (fo=11, routed)          0.983    11.236    design_1_i/custom_logic/inst/mqp_top/disp/B[2]
    SLICE_X59Y72         LUT3 (Prop_lut3_I0_O)        0.124    11.360 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_27/O
                         net (fo=1, routed)           0.000    11.360    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_27_n_0
    SLICE_X59Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.910 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_12/CO[3]
                         net (fo=12, routed)          1.010    12.920    design_1_i/custom_logic/inst/mqp_top/disp/B[1]
    SLICE_X58Y71         LUT2 (Prop_lut2_I1_O)        0.124    13.044 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_47/O
                         net (fo=1, routed)           0.000    13.044    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_47_n_0
    SLICE_X58Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.557 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.557    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29_n_0
    SLICE_X58Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.786 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_13/CO[2]
                         net (fo=2, routed)           0.456    14.242    design_1_i/custom_logic/inst/mqp_top/disp/B[0]
    SLICE_X57Y73         LUT5 (Prop_lut5_I0_O)        0.310    14.552 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5/O
                         net (fo=1, routed)           0.354    14.906    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    15.462 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000    15.462    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1_n_5
    SLICE_X55Y72         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.525     8.451    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X55Y72         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[2]/C
                         clock pessimism              0.612     9.063    
                         clock uncertainty           -0.082     8.981    
    SLICE_X55Y72         FDRE (Setup_fdre_C_D)        0.062     9.043    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[2]
  -------------------------------------------------------------------
                         required time                          9.043    
                         arrival time                         -15.462    
  -------------------------------------------------------------------
                         slack                                 -6.419    

Slack (VIOLATED) :        -6.270ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.225ns  (logic 7.359ns (45.357%)  route 8.866ns (54.643%))
  Logic Levels:           21  (CARRY4=13 LUT2=2 LUT3=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 8.451 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.700    -0.912    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X55Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.456 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/Q
                         net (fo=34, routed)          0.911     0.455    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[0]
    SLICE_X54Y70         LUT6 (Prop_lut6_I0_O)        0.124     0.579 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38/O
                         net (fo=1, routed)           0.641     1.221    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38_n_0
    SLICE_X54Y71         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.621     1.842 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.842    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14_n_0
    SLICE_X54Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     2.071 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_10/CO[2]
                         net (fo=11, routed)          0.666     2.736    design_1_i/custom_logic/inst/mqp_top/disp/B[7]
    SLICE_X56Y72         LUT3 (Prop_lut3_I1_O)        0.310     3.046 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_25/O
                         net (fo=1, routed)           0.000     3.046    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_25_n_0
    SLICE_X56Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.578 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_11/CO[3]
                         net (fo=11, routed)          1.042     4.620    design_1_i/custom_logic/inst/mqp_top/disp/B[6]
    SLICE_X57Y72         LUT3 (Prop_lut3_I0_O)        0.124     4.744 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_29/O
                         net (fo=1, routed)           0.000     4.744    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_29_n_0
    SLICE_X57Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.294 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_12/CO[3]
                         net (fo=11, routed)          1.063     6.358    design_1_i/custom_logic/inst/mqp_top/disp/B[5]
    SLICE_X57Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.938 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000     6.938    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31_n_0
    SLICE_X57Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.052 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_13/CO[3]
                         net (fo=11, routed)          0.797     7.849    design_1_i/custom_logic/inst/mqp_top/disp/B[4]
    SLICE_X59Y69         LUT2 (Prop_lut2_I1_O)        0.124     7.973 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35/O
                         net (fo=1, routed)           0.000     7.973    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35_n_0
    SLICE_X59Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.523 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.523    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14_n_0
    SLICE_X59Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.637 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_10/CO[3]
                         net (fo=12, routed)          0.942     9.579    design_1_i/custom_logic/inst/mqp_top/disp/B[3]
    SLICE_X60Y71         LUT3 (Prop_lut3_I0_O)        0.124     9.703 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_22/O
                         net (fo=1, routed)           0.000     9.703    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_22_n_0
    SLICE_X60Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.253 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_11/CO[3]
                         net (fo=11, routed)          0.983    11.236    design_1_i/custom_logic/inst/mqp_top/disp/B[2]
    SLICE_X59Y72         LUT3 (Prop_lut3_I0_O)        0.124    11.360 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_27/O
                         net (fo=1, routed)           0.000    11.360    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_27_n_0
    SLICE_X59Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.910 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_12/CO[3]
                         net (fo=12, routed)          1.010    12.920    design_1_i/custom_logic/inst/mqp_top/disp/B[1]
    SLICE_X58Y71         LUT2 (Prop_lut2_I1_O)        0.124    13.044 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_47/O
                         net (fo=1, routed)           0.000    13.044    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_47_n_0
    SLICE_X58Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.557 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.557    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29_n_0
    SLICE_X58Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.786 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_13/CO[2]
                         net (fo=2, routed)           0.456    14.242    design_1_i/custom_logic/inst/mqp_top/disp/B[0]
    SLICE_X57Y73         LUT5 (Prop_lut5_I0_O)        0.310    14.552 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5/O
                         net (fo=1, routed)           0.354    14.906    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    15.313 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000    15.313    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1_n_6
    SLICE_X55Y72         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.525     8.451    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X55Y72         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[1]/C
                         clock pessimism              0.612     9.063    
                         clock uncertainty           -0.082     8.981    
    SLICE_X55Y72         FDRE (Setup_fdre_C_D)        0.062     9.043    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[1]
  -------------------------------------------------------------------
                         required time                          9.043    
                         arrival time                         -15.313    
  -------------------------------------------------------------------
                         slack                                 -6.270    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][23]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.190ns (70.343%)  route 0.080ns (29.657%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.553    -0.626    design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_2/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X37Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][23]/Q
                         net (fo=2, routed)           0.080    -0.404    design_1_i/custom_logic/inst/mqp_top/rangefinder/product2[23]
    SLICE_X36Y83         LUT3 (Prop_lut3_I2_O)        0.049    -0.355 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult[23]_i_1/O
                         net (fo=1, routed)           0.000    -0.355    design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult[23]_i_1_n_0
    SLICE_X36Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.819    -0.866    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X36Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg[23]/C
                         clock pessimism              0.253    -0.613    
    SLICE_X36Y83         FDRE (Hold_fdre_C_D)         0.131    -0.482    design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg[23]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][23]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.897%)  route 0.080ns (30.103%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.553    -0.626    design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_2/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X37Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][23]/Q
                         net (fo=2, routed)           0.080    -0.404    design_1_i/custom_logic/inst/mqp_top/rangefinder/product2[23]
    SLICE_X36Y83         LUT3 (Prop_lut3_I0_O)        0.045    -0.359 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult[23]_i_1/O
                         net (fo=1, routed)           0.000    -0.359    design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult[23]_i_1_n_0
    SLICE_X36Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.819    -0.866    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X36Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg[23]/C
                         clock pessimism              0.253    -0.613    
    SLICE_X36Y83         FDRE (Hold_fdre_C_D)         0.121    -0.492    design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg[23]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.232ns (42.607%)  route 0.313ns (57.393%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.555    -0.624    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X49Y61         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[5]/Q
                         net (fo=8, routed)           0.150    -0.333    design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg_n_0_[5]
    SLICE_X50Y61         LUT6 (Prop_lut6_I5_O)        0.045    -0.288 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_5/O
                         net (fo=5, routed)           0.163    -0.125    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_5_n_0
    SLICE_X50Y61         LUT2 (Prop_lut2_I0_O)        0.046    -0.079 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.079    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[6]_i_1_n_0
    SLICE_X50Y61         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.820    -0.865    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X50Y61         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[6]/C
                         clock pessimism              0.502    -0.363    
    SLICE_X50Y61         FDRE (Hold_fdre_C_D)         0.133    -0.230    design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/row_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/row_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.548    -0.631    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X37Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/row_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.490 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/row_count_reg[9]/Q
                         net (fo=3, routed)           0.099    -0.390    design_1_i/custom_logic/inst/mqp_top/rangefinder/row_count_reg__0[9]
    SLICE_X36Y71         LUT6 (Prop_lut6_I5_O)        0.045    -0.345 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr1_i_3/O
                         net (fo=2, routed)           0.000    -0.345    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr1_i_3_n_0
    SLICE_X36Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/row_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.814    -0.871    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X36Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/row_count_reg[10]/C
                         clock pessimism              0.253    -0.618    
    SLICE_X36Y71         FDRE (Hold_fdre_C_D)         0.120    -0.498    design_1_i/custom_logic/inst/mqp_top/rangefinder/row_count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/raddr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.164ns (39.090%)  route 0.256ns (60.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.559    -0.620    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X38Y52         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/raddr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  design_1_i/custom_logic/inst/mqp_top/disp/raddr_reg[11]/Q
                         net (fo=27, routed)          0.256    -0.200    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addrb[11]
    RAMB36_X2Y10         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.870    -0.814    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y10         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.272    -0.542    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183    -0.359    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/line_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.810%)  route 0.232ns (62.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.566    -0.613    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X55Y73         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.472 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[5]/Q
                         net (fo=2, routed)           0.232    -0.240    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[2]
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.877    -0.807    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.253    -0.554    
    RAMB18_X3Y28         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[8])
                                                      0.155    -0.399    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/line_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.607%)  route 0.234ns (62.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.566    -0.613    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X55Y73         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.472 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[4]/Q
                         net (fo=2, routed)           0.234    -0.238    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[1]
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.877    -0.807    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.253    -0.554    
    RAMB18_X3Y28         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[1])
                                                      0.155    -0.399    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[0].b_is_even.pp_out_reg_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.256ns (79.256%)  route 0.067ns (20.744%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.555    -0.624    design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X35Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[0].b_is_even.pp_out_reg_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[0].b_is_even.pp_out_reg_reg[0][6]/Q
                         net (fo=2, routed)           0.067    -0.416    design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/L4_in[6]
    SLICE_X34Y83         LUT2 (Prop_lut2_I0_O)        0.045    -0.371 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out[0][9]_i_5/O
                         net (fo=1, routed)           0.000    -0.371    design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out[0][9]_i_5_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.301 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][9]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.301    design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/sum[0][6]
    SLICE_X34Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.820    -0.865    design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X34Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][6]/C
                         clock pessimism              0.254    -0.611    
    SLICE_X34Y83         FDRE (Hold_fdre_C_D)         0.134    -0.477    design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][6]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[0].b_is_even.pp_out_reg_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.256ns (79.256%)  route 0.067ns (20.744%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.556    -0.623    design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X35Y84         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[0].b_is_even.pp_out_reg_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[0].b_is_even.pp_out_reg_reg[0][10]/Q
                         net (fo=2, routed)           0.067    -0.415    design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/L4_in[10]
    SLICE_X34Y84         LUT2 (Prop_lut2_I0_O)        0.045    -0.370 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out[0][13]_i_5/O
                         net (fo=1, routed)           0.000    -0.370    design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out[0][13]_i_5_n_0
    SLICE_X34Y84         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.300 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][13]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.300    design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/sum[0][10]
    SLICE_X34Y84         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.821    -0.864    design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X34Y84         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][10]/C
                         clock pessimism              0.254    -0.610    
    SLICE_X34Y84         FDRE (Hold_fdre_C_D)         0.134    -0.476    design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][10]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[0].b_is_even.pp_out_reg_reg[0][14]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.256ns (79.256%)  route 0.067ns (20.744%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.556    -0.623    design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X35Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[0].b_is_even.pp_out_reg_reg[0][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[0].b_is_even.pp_out_reg_reg[0][14]/Q
                         net (fo=2, routed)           0.067    -0.415    design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/L4_in[14]
    SLICE_X34Y85         LUT2 (Prop_lut2_I0_O)        0.045    -0.370 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out[0][16]_i_4/O
                         net (fo=1, routed)           0.000    -0.370    design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out[0][16]_i_4_n_0
    SLICE_X34Y85         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.300 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][16]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.300    design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/sum[0][14]
    SLICE_X34Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.822    -0.863    design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X34Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][14]/C
                         clock pessimism              0.253    -0.610    
    SLICE_X34Y85         FDRE (Hold_fdre_C_D)         0.134    -0.476    design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][14]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.176    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100M_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y28     design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y28     design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y35     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y35     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X5Y21     design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X5Y15     design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y26     design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X5Y1      design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y10     design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y34     design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y68     design_1_i/custom_logic/inst/mqp_top/disp/SAD_diffs0_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y68     design_1_i/custom_logic/inst/mqp_top/disp/SAD_diffs0_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y68     design_1_i/custom_logic/inst/mqp_top/disp/SAD_diffs0_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y68     design_1_i/custom_logic/inst/mqp_top/disp/SAD_diffs0_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y68     design_1_i/custom_logic/inst/mqp_top/disp/SAD_diffs0_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y68     design_1_i/custom_logic/inst/mqp_top/disp/SAD_diffs0_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y68     design_1_i/custom_logic/inst/mqp_top/disp/SAD_diffs0_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y68     design_1_i/custom_logic/inst/mqp_top/disp/SAD_diffs0_reg_0_7_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y70     design_1_i/custom_logic/inst/mqp_top/disp/SAD_diffs0_reg_0_7_6_7/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y70     design_1_i/custom_logic/inst/mqp_top/disp/SAD_diffs0_reg_0_7_6_7/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y65     design_1_i/custom_logic/inst/mqp_top/disp/SAD_diffs1_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y65     design_1_i/custom_logic/inst/mqp_top/disp/SAD_diffs1_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y65     design_1_i/custom_logic/inst/mqp_top/disp/SAD_diffs1_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y65     design_1_i/custom_logic/inst/mqp_top/disp/SAD_diffs1_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y65     design_1_i/custom_logic/inst/mqp_top/disp/SAD_diffs1_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y65     design_1_i/custom_logic/inst/mqp_top/disp/SAD_diffs1_reg_0_7_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y65     design_1_i/custom_logic/inst/mqp_top/disp/SAD_diffs1_reg_0_7_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y65     design_1_i/custom_logic/inst/mqp_top/disp/SAD_diffs1_reg_0_7_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y66     design_1_i/custom_logic/inst/mqp_top/disp/SAD_diffs2_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y66     design_1_i/custom_logic/inst/mqp_top/disp/SAD_diffs2_reg_0_7_0_5/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_25M_clk_wiz_0_1
  To Clock:  clk_25M_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       20.907ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.197ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.907ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.490ns  (logic 7.281ns (39.378%)  route 11.209ns (60.622%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.268ns = ( 38.732 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.876    -0.736    design_1_i/custom_logic/clk_25M
    DSP48_X3Y22          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.779 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.781    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X3Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     6.299 r  design_1_i/custom_logic/p_1_out/P[13]
                         net (fo=61, routed)          4.237    10.536    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_init.ram/addrb[13]
    SLICE_X62Y91         LUT2 (Prop_lut2_I0_O)        0.124    10.660 f  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=12, routed)          6.031    16.691    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/p_1_out
    SLICE_X104Y118       LUT6 (Prop_lut6_I5_O)        0.124    16.815 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__9/O
                         net (fo=1, routed)           0.939    17.754    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/enb_array[11]
    RAMB36_X5Y25         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.805    38.732    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clkb
    RAMB36_X5Y25         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.208    
                         clock uncertainty           -0.104    39.104    
    RAMB36_X5Y25         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.661    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.661    
                         arrival time                         -17.754    
  -------------------------------------------------------------------
                         slack                                 20.907    

Slack (MET) :             21.361ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.912ns  (logic 7.281ns (40.649%)  route 10.631ns (59.351%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 38.608 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.876    -0.736    design_1_i/custom_logic/clk_25M
    DSP48_X3Y22          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.779 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.781    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X3Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     6.299 f  design_1_i/custom_logic/p_1_out/P[16]
                         net (fo=56, routed)          4.352    10.651    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/addrb[16]
    SLICE_X66Y97         LUT2 (Prop_lut2_I1_O)        0.124    10.775 f  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__1/O
                         net (fo=21, routed)          5.738    16.513    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_init.ram/p_1_out
    SLICE_X38Y132        LUT6 (Prop_lut6_I0_O)        0.124    16.637 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__49/O
                         net (fo=1, routed)           0.539    17.176    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_init.ram/enb_array[69]
    RAMB36_X2Y26         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.681    38.608    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_init.ram/clkb
    RAMB36_X2Y26         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.084    
                         clock uncertainty           -0.104    38.980    
    RAMB36_X2Y26         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.537    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.537    
                         arrival time                         -17.176    
  -------------------------------------------------------------------
                         slack                                 21.361    

Slack (MET) :             21.382ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.853ns  (logic 7.281ns (40.783%)  route 10.572ns (59.217%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 38.584 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.876    -0.736    design_1_i/custom_logic/clk_25M
    DSP48_X3Y22          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.779 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.781    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X3Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     6.299 f  design_1_i/custom_logic/p_1_out/P[14]
                         net (fo=60, routed)          5.572    11.871    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/addrb[14]
    SLICE_X66Y92         LUT2 (Prop_lut2_I1_O)        0.124    11.995 f  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__18/O
                         net (fo=14, routed)          4.373    16.369    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/p_1_out
    SLICE_X104Y45        LUT6 (Prop_lut6_I2_O)        0.124    16.493 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__53/O
                         net (fo=1, routed)           0.625    17.117    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/enb_array[25]
    RAMB36_X5Y8          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.658    38.584    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/clkb
    RAMB36_X5Y8          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    39.046    
                         clock uncertainty           -0.104    38.942    
    RAMB36_X5Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.499    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.499    
                         arrival time                         -17.117    
  -------------------------------------------------------------------
                         slack                                 21.382    

Slack (MET) :             21.676ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.737ns  (logic 7.281ns (41.051%)  route 10.456ns (58.949%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 38.747 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.876    -0.736    design_1_i/custom_logic/clk_25M
    DSP48_X3Y22          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.779 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.781    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X3Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     6.299 f  design_1_i/custom_logic/p_1_out/P[16]
                         net (fo=56, routed)          4.352    10.651    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/addrb[16]
    SLICE_X66Y97         LUT2 (Prop_lut2_I1_O)        0.124    10.775 f  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__1/O
                         net (fo=21, routed)          5.516    16.292    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/p_1_out
    SLICE_X106Y112       LUT6 (Prop_lut6_I0_O)        0.124    16.416 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__1/O
                         net (fo=1, routed)           0.585    17.000    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/enb_array[6]
    RAMB36_X5Y22         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.820    38.747    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clkb
    RAMB36_X5Y22         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.223    
                         clock uncertainty           -0.104    39.119    
    RAMB36_X5Y22         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.676    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.676    
                         arrival time                         -17.000    
  -------------------------------------------------------------------
                         slack                                 21.676    

Slack (MET) :             21.757ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.657ns  (logic 7.281ns (41.236%)  route 10.376ns (58.764%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 38.749 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.876    -0.736    design_1_i/custom_logic/clk_25M
    DSP48_X3Y22          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.779 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.781    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X3Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     6.299 f  design_1_i/custom_logic/p_1_out/P[16]
                         net (fo=56, routed)          4.352    10.651    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/addrb[16]
    SLICE_X66Y97         LUT2 (Prop_lut2_I1_O)        0.124    10.775 f  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__1/O
                         net (fo=21, routed)          5.437    16.212    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/p_1_out
    SLICE_X106Y107       LUT6 (Prop_lut6_I0_O)        0.124    16.336 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__0/O
                         net (fo=1, routed)           0.585    16.921    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/enb_array[2]
    RAMB36_X5Y21         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.822    38.749    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB36_X5Y21         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.225    
                         clock uncertainty           -0.104    39.121    
    RAMB36_X5Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.678    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.678    
                         arrival time                         -16.921    
  -------------------------------------------------------------------
                         slack                                 21.757    

Slack (MET) :             21.766ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.627ns  (logic 7.281ns (41.306%)  route 10.346ns (58.694%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.272ns = ( 38.728 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.876    -0.736    design_1_i/custom_logic/clk_25M
    DSP48_X3Y22          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.779 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.781    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X3Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     6.299 r  design_1_i/custom_logic/p_1_out/P[13]
                         net (fo=61, routed)          4.237    10.536    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_init.ram/addrb[13]
    SLICE_X62Y91         LUT2 (Prop_lut2_I0_O)        0.124    10.660 f  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=12, routed)          5.001    15.661    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/p_1_out
    SLICE_X90Y118        LUT6 (Prop_lut6_I3_O)        0.124    15.785 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__23/O
                         net (fo=1, routed)           1.106    16.891    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/enb_array[15]
    RAMB36_X4Y25         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.801    38.728    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clkb
    RAMB36_X4Y25         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.204    
                         clock uncertainty           -0.104    39.100    
    RAMB36_X4Y25         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.657    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.657    
                         arrival time                         -16.891    
  -------------------------------------------------------------------
                         slack                                 21.766    

Slack (MET) :             21.823ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.406ns  (logic 7.281ns (41.831%)  route 10.125ns (58.169%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 38.577 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.876    -0.736    design_1_i/custom_logic/clk_25M
    DSP48_X3Y22          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.779 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.781    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X3Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     6.299 f  design_1_i/custom_logic/p_1_out/P[14]
                         net (fo=60, routed)          5.572    11.871    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/addrb[14]
    SLICE_X66Y92         LUT2 (Prop_lut2_I1_O)        0.124    11.995 f  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__18/O
                         net (fo=14, routed)          3.853    15.848    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/p_1_out
    SLICE_X90Y45         LUT6 (Prop_lut6_I2_O)        0.124    15.972 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__28/O
                         net (fo=1, routed)           0.698    16.670    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/enb_array[24]
    RAMB36_X4Y7          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.651    38.577    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/clkb
    RAMB36_X4Y7          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    39.039    
                         clock uncertainty           -0.104    38.935    
    RAMB36_X4Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.492    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.492    
                         arrival time                         -16.670    
  -------------------------------------------------------------------
                         slack                                 21.823    

Slack (MET) :             21.934ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.469ns  (logic 7.281ns (41.680%)  route 10.188ns (58.320%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 38.738 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.876    -0.736    design_1_i/custom_logic/clk_25M
    DSP48_X3Y22          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.779 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.781    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X3Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     6.299 f  design_1_i/custom_logic/p_1_out/P[16]
                         net (fo=56, routed)          4.352    10.651    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/addrb[16]
    SLICE_X66Y97         LUT2 (Prop_lut2_I1_O)        0.124    10.775 f  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__1/O
                         net (fo=21, routed)          5.249    16.024    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/p_1_out
    SLICE_X106Y122       LUT6 (Prop_lut6_I0_O)        0.124    16.148 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2/O
                         net (fo=1, routed)           0.585    16.733    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/enb_array[14]
    RAMB36_X5Y24         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.811    38.738    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clkb
    RAMB36_X5Y24         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.214    
                         clock uncertainty           -0.104    39.110    
    RAMB36_X5Y24         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.667    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.667    
                         arrival time                         -16.733    
  -------------------------------------------------------------------
                         slack                                 21.934    

Slack (MET) :             21.964ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.373ns  (logic 7.281ns (41.909%)  route 10.092ns (58.091%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 38.571 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.876    -0.736    design_1_i/custom_logic/clk_25M
    DSP48_X3Y22          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.779 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.781    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X3Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     6.299 f  design_1_i/custom_logic/p_1_out/P[18]
                         net (fo=46, routed)          4.437    10.736    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/addrb[18]
    SLICE_X62Y88         LUT2 (Prop_lut2_I0_O)        0.124    10.860 f  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__0/O
                         net (fo=15, routed)          5.160    16.020    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/p_1_out
    SLICE_X90Y54         LUT6 (Prop_lut6_I1_O)        0.124    16.144 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__32/O
                         net (fo=1, routed)           0.493    16.637    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/enb_array[23]
    RAMB36_X4Y10         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.645    38.571    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/clkb
    RAMB36_X4Y10         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.576    39.148    
                         clock uncertainty           -0.104    39.044    
    RAMB36_X4Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.601    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.601    
                         arrival time                         -16.637    
  -------------------------------------------------------------------
                         slack                                 21.964    

Slack (MET) :             22.001ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.278ns  (logic 7.281ns (42.140%)  route 9.997ns (57.860%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 38.614 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.876    -0.736    design_1_i/custom_logic/clk_25M
    DSP48_X3Y22          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.779 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.781    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X3Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     6.299 f  design_1_i/custom_logic/p_1_out/P[16]
                         net (fo=56, routed)          4.352    10.651    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/addrb[16]
    SLICE_X66Y97         LUT2 (Prop_lut2_I1_O)        0.124    10.775 f  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__1/O
                         net (fo=21, routed)          5.104    15.879    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_init.ram/p_1_out
    SLICE_X38Y137        LUT6 (Prop_lut6_I0_O)        0.124    16.003 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__43/O
                         net (fo=1, routed)           0.539    16.542    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_init.ram/enb_array[68]
    RAMB36_X2Y27         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.687    38.614    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_init.ram/clkb
    RAMB36_X2Y27         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.090    
                         clock uncertainty           -0.104    38.986    
    RAMB36_X2Y27         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.543    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.543    
                         arrival time                         -16.542    
  -------------------------------------------------------------------
                         slack                                 22.001    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.577    -0.602    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X58Y88         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y88         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.116    -0.321    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X59Y88         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.847    -0.838    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X59Y88         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.249    -0.589    
    SLICE_X59Y88         FDRE (Hold_fdre_C_D)         0.070    -0.519    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.577    -0.602    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X58Y88         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y88         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.116    -0.321    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X59Y88         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.847    -0.838    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X59Y88         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.249    -0.589    
    SLICE_X59Y88         FDRE (Hold_fdre_C_D)         0.066    -0.523    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.577    -0.602    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X58Y88         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y88         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=1, routed)           0.112    -0.326    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X58Y88         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.847    -0.838    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X58Y88         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.236    -0.602    
    SLICE_X58Y88         FDRE (Hold_fdre_C_D)         0.059    -0.543    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.543    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.106%)  route 0.128ns (43.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.577    -0.602    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X66Y85         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/Q
                         net (fo=11, routed)          0.128    -0.309    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[5]
    SLICE_X66Y85         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.845    -0.840    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X66Y85         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
                         clock pessimism              0.238    -0.602    
    SLICE_X66Y85         FDRE (Hold_fdre_C_D)         0.052    -0.550    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/VS_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.308%)  route 0.191ns (50.692%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.580    -0.599    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X65Y58         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[10]/Q
                         net (fo=7, routed)           0.191    -0.266    design_1_i/custom_logic/inst/mqp_top/vga_controller/vcount[10]
    SLICE_X67Y58         LUT6 (Prop_lut6_I4_O)        0.045    -0.221 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/VS_i_1/O
                         net (fo=1, routed)           0.000    -0.221    design_1_i/custom_logic/inst/mqp_top/vga_controller/VS_i_1_n_0
    SLICE_X67Y58         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/VS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.849    -0.836    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X67Y58         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/VS_reg/C
                         clock pessimism              0.253    -0.583    
    SLICE_X67Y58         FDRE (Hold_fdre_C_D)         0.091    -0.492    design_1_i/custom_logic/inst/mqp_top/vga_controller/VS_reg
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.580    -0.599    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X67Y57         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.458 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[0]/Q
                         net (fo=10, routed)          0.180    -0.277    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[0]
    SLICE_X67Y57         LUT1 (Prop_lut1_I0_O)        0.045    -0.232 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/p_1_out_i_12/O
                         net (fo=2, routed)           0.000    -0.232    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]_0[0]
    SLICE_X67Y57         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.849    -0.836    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X67Y57         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[0]/C
                         clock pessimism              0.237    -0.599    
    SLICE_X67Y57         FDRE (Hold_fdre_C_D)         0.091    -0.508    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/blank_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.209ns (51.245%)  route 0.199ns (48.755%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.580    -0.599    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X62Y57         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y57         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/Q
                         net (fo=8, routed)           0.199    -0.236    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[10]
    SLICE_X64Y58         LUT6 (Prop_lut6_I1_O)        0.045    -0.191 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/blank_i_1/O
                         net (fo=1, routed)           0.000    -0.191    design_1_i/custom_logic/inst/mqp_top/vga_controller/blank_i_1_n_0
    SLICE_X64Y58         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/blank_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.849    -0.836    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X64Y58         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/blank_reg/C
                         clock pessimism              0.272    -0.564    
    SLICE_X64Y58         FDRE (Hold_fdre_C_D)         0.091    -0.473    design_1_i/custom_logic/inst/mqp_top/vga_controller/blank_reg
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.186ns (46.674%)  route 0.213ns (53.326%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.580    -0.599    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X67Y57         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[0]/Q
                         net (fo=10, routed)          0.213    -0.245    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[0]
    SLICE_X65Y57         LUT3 (Prop_lut3_I2_O)        0.045    -0.200 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/p_1_out_i_10/O
                         net (fo=2, routed)           0.000    -0.200    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]_0[2]
    SLICE_X65Y57         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.849    -0.836    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X65Y57         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[2]/C
                         clock pessimism              0.253    -0.583    
    SLICE_X65Y57         FDRE (Hold_fdre_C_D)         0.091    -0.492    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.186ns (44.865%)  route 0.229ns (55.135%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.580    -0.599    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X63Y57         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[4]/Q
                         net (fo=12, routed)          0.101    -0.357    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[4]
    SLICE_X62Y57         LUT4 (Prop_lut4_I1_O)        0.045    -0.312 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/p_1_out_i_6/O
                         net (fo=2, routed)           0.128    -0.184    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]_0[6]
    SLICE_X62Y57         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.849    -0.836    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X62Y57         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[6]/C
                         clock pessimism              0.250    -0.586    
    SLICE_X62Y57         FDRE (Hold_fdre_C_D)         0.052    -0.534    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.534    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.164ns (39.963%)  route 0.246ns (60.037%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.579    -0.600    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X66Y88         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y88         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=11, routed)          0.246    -0.189    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[3]
    SLICE_X66Y88         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.848    -0.837    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X66Y88         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism              0.237    -0.600    
    SLICE_X66Y88         FDRE (Hold_fdre_C_D)         0.059    -0.541    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.541    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.351    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25M_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X5Y21     design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X5Y15     design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X3Y26     design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X5Y9      design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X4Y18     design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y16     design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X4Y11     design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X5Y16     design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X3Y16     design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X3Y17     design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X67Y58     design_1_i/custom_logic/inst/mqp_top/vga_controller/VS_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y58     design_1_i/custom_logic/inst/mqp_top/vga_controller/blank_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X67Y57     design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y57     design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y58     design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y57     design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y57     design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y57     design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y57     design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y57     design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y55     design_1_i/custom_logic/inst/mqp_top/vga_controller/HS_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y55     design_1_i/custom_logic/inst/mqp_top/vga_controller/HS_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X67Y58     design_1_i/custom_logic/inst/mqp_top/vga_controller/VS_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y58     design_1_i/custom_logic/inst/mqp_top/vga_controller/blank_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X67Y57     design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y57     design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y58     design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y57     design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y57     design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y57     design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0_1
  To Clock:  clk_out3_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       39.566ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       20.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             39.566ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0_1 rise@41.667ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.802ns  (logic 0.642ns (35.630%)  route 1.160ns (64.370%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 40.280 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.866    -0.746    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y59        FDRE (Prop_fdre_C_Q)         0.518    -0.228 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/Q
                         net (fo=5, routed)           0.818     0.591    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[1]
    SLICE_X112Y59        LUT5 (Prop_lut5_I4_O)        0.124     0.715 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.341     1.056    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X112Y60        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.687    40.280    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y60        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                         clock pessimism              0.616    40.896    
                         clock uncertainty           -0.104    40.792    
    SLICE_X112Y60        FDRE (Setup_fdre_C_CE)      -0.169    40.623    design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]
  -------------------------------------------------------------------
                         required time                         40.623    
                         arrival time                          -1.056    
  -------------------------------------------------------------------
                         slack                                 39.566    

Slack (MET) :             39.690ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0_1 rise@41.667ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.678ns  (logic 0.642ns (38.260%)  route 1.036ns (61.740%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 40.280 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.866    -0.746    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y60        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y60        FDRE (Prop_fdre_C_Q)         0.518    -0.228 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/Q
                         net (fo=6, routed)           0.834     0.607    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[0]
    SLICE_X112Y59        LUT5 (Prop_lut5_I2_O)        0.124     0.731 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.202     0.932    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.687    40.280    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                         clock pessimism              0.616    40.896    
                         clock uncertainty           -0.104    40.792    
    SLICE_X112Y59        FDRE (Setup_fdre_C_CE)      -0.169    40.623    design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]
  -------------------------------------------------------------------
                         required time                         40.623    
                         arrival time                          -0.932    
  -------------------------------------------------------------------
                         slack                                 39.690    

Slack (MET) :             39.690ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0_1 rise@41.667ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.678ns  (logic 0.642ns (38.260%)  route 1.036ns (61.740%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 40.280 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.866    -0.746    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y60        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y60        FDRE (Prop_fdre_C_Q)         0.518    -0.228 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/Q
                         net (fo=6, routed)           0.834     0.607    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[0]
    SLICE_X112Y59        LUT5 (Prop_lut5_I2_O)        0.124     0.731 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.202     0.932    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.687    40.280    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
                         clock pessimism              0.616    40.896    
                         clock uncertainty           -0.104    40.792    
    SLICE_X112Y59        FDRE (Setup_fdre_C_CE)      -0.169    40.623    design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]
  -------------------------------------------------------------------
                         required time                         40.623    
                         arrival time                          -0.932    
  -------------------------------------------------------------------
                         slack                                 39.690    

Slack (MET) :             39.690ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0_1 rise@41.667ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.678ns  (logic 0.642ns (38.260%)  route 1.036ns (61.740%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 40.280 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.866    -0.746    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y60        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y60        FDRE (Prop_fdre_C_Q)         0.518    -0.228 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/Q
                         net (fo=6, routed)           0.834     0.607    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[0]
    SLICE_X112Y59        LUT5 (Prop_lut5_I2_O)        0.124     0.731 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.202     0.932    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.687    40.280    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
                         clock pessimism              0.616    40.896    
                         clock uncertainty           -0.104    40.792    
    SLICE_X112Y59        FDRE (Setup_fdre_C_CE)      -0.169    40.623    design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]
  -------------------------------------------------------------------
                         required time                         40.623    
                         arrival time                          -0.932    
  -------------------------------------------------------------------
                         slack                                 39.690    

Slack (MET) :             39.690ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0_1 rise@41.667ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.678ns  (logic 0.642ns (38.260%)  route 1.036ns (61.740%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 40.280 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.866    -0.746    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y60        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y60        FDRE (Prop_fdre_C_Q)         0.518    -0.228 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/Q
                         net (fo=6, routed)           0.834     0.607    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[0]
    SLICE_X112Y59        LUT5 (Prop_lut5_I2_O)        0.124     0.731 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.202     0.932    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.687    40.280    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                         clock pessimism              0.616    40.896    
                         clock uncertainty           -0.104    40.792    
    SLICE_X112Y59        FDRE (Setup_fdre_C_CE)      -0.169    40.623    design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]
  -------------------------------------------------------------------
                         required time                         40.623    
                         arrival time                          -0.932    
  -------------------------------------------------------------------
                         slack                                 39.690    

Slack (MET) :             40.170ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0_1 rise@41.667ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.510ns  (logic 0.807ns (53.433%)  route 0.703ns (46.567%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 40.280 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.866    -0.746    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y59        FDRE (Prop_fdre_C_Q)         0.478    -0.268 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/Q
                         net (fo=3, routed)           0.703     0.436    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[4]
    SLICE_X112Y59        LUT5 (Prop_lut5_I4_O)        0.329     0.765 r  design_1_i/custom_logic/inst/mqp_top/init_count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.765    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[4]
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.687    40.280    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                         clock pessimism              0.641    40.921    
                         clock uncertainty           -0.104    40.817    
    SLICE_X112Y59        FDRE (Setup_fdre_C_D)        0.118    40.935    design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]
  -------------------------------------------------------------------
                         required time                         40.935    
                         arrival time                          -0.765    
  -------------------------------------------------------------------
                         slack                                 40.170    

Slack (MET) :             40.337ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0_1 rise@41.667ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.306ns  (logic 0.642ns (49.158%)  route 0.664ns (50.842%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 40.280 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.866    -0.746    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y59        FDRE (Prop_fdre_C_Q)         0.518    -0.228 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/Q
                         net (fo=4, routed)           0.664     0.436    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[3]
    SLICE_X112Y59        LUT4 (Prop_lut4_I3_O)        0.124     0.560 r  design_1_i/custom_logic/inst/mqp_top/init_count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.560    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[3]
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.687    40.280    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
                         clock pessimism              0.641    40.921    
                         clock uncertainty           -0.104    40.817    
    SLICE_X112Y59        FDRE (Setup_fdre_C_D)        0.081    40.898    design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]
  -------------------------------------------------------------------
                         required time                         40.898    
                         arrival time                          -0.560    
  -------------------------------------------------------------------
                         slack                                 40.337    

Slack (MET) :             40.346ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0_1 rise@41.667ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.268ns  (logic 0.642ns (50.613%)  route 0.626ns (49.387%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 40.280 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.866    -0.746    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y60        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y60        FDRE (Prop_fdre_C_Q)         0.518    -0.228 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/Q
                         net (fo=6, routed)           0.626     0.399    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[0]
    SLICE_X112Y59        LUT2 (Prop_lut2_I0_O)        0.124     0.523 r  design_1_i/custom_logic/inst/mqp_top/init_count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.523    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[1]
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.687    40.280    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                         clock pessimism              0.616    40.896    
                         clock uncertainty           -0.104    40.792    
    SLICE_X112Y59        FDRE (Setup_fdre_C_D)        0.077    40.869    design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]
  -------------------------------------------------------------------
                         required time                         40.869    
                         arrival time                          -0.523    
  -------------------------------------------------------------------
                         slack                                 40.346    

Slack (MET) :             40.361ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0_1 rise@41.667ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.294ns  (logic 0.668ns (51.605%)  route 0.626ns (48.395%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 40.280 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.866    -0.746    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y60        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y60        FDRE (Prop_fdre_C_Q)         0.518    -0.228 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/Q
                         net (fo=6, routed)           0.626     0.399    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[0]
    SLICE_X112Y59        LUT3 (Prop_lut3_I0_O)        0.150     0.549 r  design_1_i/custom_logic/inst/mqp_top/init_count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.549    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[2]
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.687    40.280    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
                         clock pessimism              0.616    40.896    
                         clock uncertainty           -0.104    40.792    
    SLICE_X112Y59        FDRE (Setup_fdre_C_D)        0.118    40.910    design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]
  -------------------------------------------------------------------
                         required time                         40.910    
                         arrival time                          -0.549    
  -------------------------------------------------------------------
                         slack                                 40.361    

Slack (MET) :             40.452ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0_1 rise@41.667ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.187ns  (logic 0.642ns (54.069%)  route 0.545ns (45.931%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 40.280 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.866    -0.746    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y60        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y60        FDRE (Prop_fdre_C_Q)         0.518    -0.228 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/Q
                         net (fo=6, routed)           0.545     0.318    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[0]
    SLICE_X112Y60        LUT1 (Prop_lut1_I0_O)        0.124     0.442 r  design_1_i/custom_logic/inst/mqp_top/init_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.442    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[0]
    SLICE_X112Y60        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.687    40.280    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y60        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                         clock pessimism              0.641    40.921    
                         clock uncertainty           -0.104    40.817    
    SLICE_X112Y60        FDRE (Setup_fdre_C_D)        0.077    40.894    design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]
  -------------------------------------------------------------------
                         required time                         40.894    
                         arrival time                          -0.442    
  -------------------------------------------------------------------
                         slack                                 40.452    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.637    -0.542    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y59        FDRE (Prop_fdre_C_Q)         0.164    -0.378 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/Q
                         net (fo=5, routed)           0.186    -0.191    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[1]
    SLICE_X112Y59        LUT3 (Prop_lut3_I1_O)        0.043    -0.148 r  design_1_i/custom_logic/inst/mqp_top/init_count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.148    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[2]
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.909    -0.776    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
                         clock pessimism              0.234    -0.542    
    SLICE_X112Y59        FDRE (Hold_fdre_C_D)         0.131    -0.411    design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.637    -0.542    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y59        FDRE (Prop_fdre_C_Q)         0.164    -0.378 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/Q
                         net (fo=5, routed)           0.186    -0.191    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[1]
    SLICE_X112Y59        LUT5 (Prop_lut5_I2_O)        0.043    -0.148 r  design_1_i/custom_logic/inst/mqp_top/init_count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.148    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[4]
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.909    -0.776    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                         clock pessimism              0.234    -0.542    
    SLICE_X112Y59        FDRE (Hold_fdre_C_D)         0.131    -0.411    design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.637    -0.542    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y59        FDRE (Prop_fdre_C_Q)         0.164    -0.378 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/Q
                         net (fo=5, routed)           0.186    -0.191    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[1]
    SLICE_X112Y59        LUT4 (Prop_lut4_I0_O)        0.045    -0.146 r  design_1_i/custom_logic/inst/mqp_top/init_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.146    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[3]
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.909    -0.776    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
                         clock pessimism              0.234    -0.542    
    SLICE_X112Y59        FDRE (Hold_fdre_C_D)         0.121    -0.421    design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.637    -0.542    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y59        FDRE (Prop_fdre_C_Q)         0.164    -0.378 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/Q
                         net (fo=5, routed)           0.186    -0.191    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[1]
    SLICE_X112Y59        LUT2 (Prop_lut2_I1_O)        0.045    -0.146 r  design_1_i/custom_logic/inst/mqp_top/init_count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.146    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[1]
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.909    -0.776    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                         clock pessimism              0.234    -0.542    
    SLICE_X112Y59        FDRE (Hold_fdre_C_D)         0.120    -0.422    design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.728%)  route 0.187ns (47.272%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y60        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y60        FDRE (Prop_fdre_C_Q)         0.164    -0.379 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/Q
                         net (fo=6, routed)           0.187    -0.191    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[0]
    SLICE_X112Y60        LUT1 (Prop_lut1_I0_O)        0.045    -0.146 r  design_1_i/custom_logic/inst/mqp_top/init_count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.146    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[0]
    SLICE_X112Y60        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y60        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                         clock pessimism              0.234    -0.543    
    SLICE_X112Y60        FDRE (Hold_fdre_C_D)         0.120    -0.423    design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.247ns (56.535%)  route 0.190ns (43.465%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.637    -0.542    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y59        FDRE (Prop_fdre_C_Q)         0.148    -0.394 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/Q
                         net (fo=3, routed)           0.122    -0.271    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[4]
    SLICE_X112Y59        LUT5 (Prop_lut5_I1_O)        0.099    -0.172 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.068    -0.105    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.909    -0.776    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                         clock pessimism              0.234    -0.542    
    SLICE_X112Y59        FDRE (Hold_fdre_C_CE)       -0.016    -0.558    design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.558    
                         arrival time                          -0.105    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.247ns (56.535%)  route 0.190ns (43.465%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.637    -0.542    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y59        FDRE (Prop_fdre_C_Q)         0.148    -0.394 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/Q
                         net (fo=3, routed)           0.122    -0.271    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[4]
    SLICE_X112Y59        LUT5 (Prop_lut5_I1_O)        0.099    -0.172 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.068    -0.105    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.909    -0.776    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
                         clock pessimism              0.234    -0.542    
    SLICE_X112Y59        FDRE (Hold_fdre_C_CE)       -0.016    -0.558    design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.558    
                         arrival time                          -0.105    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.247ns (56.535%)  route 0.190ns (43.465%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.637    -0.542    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y59        FDRE (Prop_fdre_C_Q)         0.148    -0.394 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/Q
                         net (fo=3, routed)           0.122    -0.271    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[4]
    SLICE_X112Y59        LUT5 (Prop_lut5_I1_O)        0.099    -0.172 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.068    -0.105    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.909    -0.776    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
                         clock pessimism              0.234    -0.542    
    SLICE_X112Y59        FDRE (Hold_fdre_C_CE)       -0.016    -0.558    design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.558    
                         arrival time                          -0.105    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.247ns (56.535%)  route 0.190ns (43.465%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.637    -0.542    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y59        FDRE (Prop_fdre_C_Q)         0.148    -0.394 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/Q
                         net (fo=3, routed)           0.122    -0.271    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[4]
    SLICE_X112Y59        LUT5 (Prop_lut5_I1_O)        0.099    -0.172 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.068    -0.105    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.909    -0.776    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                         clock pessimism              0.234    -0.542    
    SLICE_X112Y59        FDRE (Hold_fdre_C_CE)       -0.016    -0.558    design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.558    
                         arrival time                          -0.105    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.247ns (50.227%)  route 0.245ns (49.773%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.637    -0.542    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y59        FDRE (Prop_fdre_C_Q)         0.148    -0.394 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/Q
                         net (fo=3, routed)           0.122    -0.271    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[4]
    SLICE_X112Y59        LUT5 (Prop_lut5_I1_O)        0.099    -0.172 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.122    -0.050    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X112Y60        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y60        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                         clock pessimism              0.250    -0.527    
    SLICE_X112Y60        FDRE (Hold_fdre_C_CE)       -0.016    -0.543    design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.543    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  0.493    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_wiz_0_1
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         41.667      39.511     BUFGCTRL_X0Y1    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         41.667      40.418     MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X112Y60    design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X112Y59    design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X112Y59    design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X112Y59    design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X112Y59    design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       41.667      171.693    MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y59    design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y59    design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y59    design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y59    design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y60    design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y60    design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y59    design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y59    design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y59    design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y59    design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y60    design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y59    design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y59    design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y59    design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y59    design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y60    design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y59    design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y59    design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y59    design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y59    design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_clk_wiz_0_1
  To Clock:  clk_out4_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      182.734ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.200ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             182.734ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0_1 rise@200.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.701ns  (logic 7.489ns (44.841%)  route 9.212ns (55.159%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.658    -0.954    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X36Y16         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDRE (Prop_fdre_C_Q)         0.518    -0.436 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.828     0.392    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[8]
    SLICE_X37Y17         LUT1 (Prop_lut1_I0_O)        0.124     0.516 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.516    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.048 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.048    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.382 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.572     1.954    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X2Y6           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.169 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.171    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518     7.689 f  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[15]
                         net (fo=1, routed)           0.983     8.673    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_90
    SLICE_X35Y18         LUT2 (Prop_lut2_I0_O)        0.124     8.797 f  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_2/O
                         net (fo=54, routed)          6.386    15.182    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[3]
    SLICE_X106Y2         LUT6 (Prop_lut6_I1_O)        0.124    15.306 r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__20/O
                         net (fo=1, routed)           0.441    15.748    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y0          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.660   198.586    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y0          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.062    
                         clock uncertainty           -0.138   198.924    
    RAMB36_X5Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.481    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.481    
                         arrival time                         -15.748    
  -------------------------------------------------------------------
                         slack                                182.734    

Slack (MET) :             182.787ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0_1 rise@200.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.643ns  (logic 7.692ns (46.217%)  route 8.951ns (53.783%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 198.581 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.658    -0.954    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X36Y16         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDRE (Prop_fdre_C_Q)         0.518    -0.436 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.828     0.392    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[8]
    SLICE_X37Y17         LUT1 (Prop_lut1_I0_O)        0.124     0.516 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.516    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.048 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.048    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.382 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.572     1.954    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X2Y6           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.169 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.171    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.689 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[13]
                         net (fo=1, routed)           0.592     8.282    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_92
    SLICE_X35Y18         LUT2 (Prop_lut2_I0_O)        0.119     8.401 r  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_4/O
                         net (fo=54, routed)          6.516    14.916    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X106Y12        LUT6 (Prop_lut6_I2_O)        0.332    15.248 r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__18/O
                         net (fo=1, routed)           0.441    15.690    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y2          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.655   198.581    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y2          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.057    
                         clock uncertainty           -0.138   198.919    
    RAMB36_X5Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.476    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.476    
                         arrival time                         -15.690    
  -------------------------------------------------------------------
                         slack                                182.787    

Slack (MET) :             182.864ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0_1 rise@200.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.569ns  (logic 7.489ns (45.199%)  route 9.080ns (54.801%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.658    -0.954    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X36Y16         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDRE (Prop_fdre_C_Q)         0.518    -0.436 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.828     0.392    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[8]
    SLICE_X37Y17         LUT1 (Prop_lut1_I0_O)        0.124     0.516 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.516    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.048 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.048    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.382 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.572     1.954    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X2Y6           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.169 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.171    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518     7.689 f  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[15]
                         net (fo=1, routed)           0.983     8.673    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_90
    SLICE_X35Y18         LUT2 (Prop_lut2_I0_O)        0.124     8.797 f  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_2/O
                         net (fo=54, routed)          6.253    15.050    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/addra[15]
    SLICE_X106Y7         LUT6 (Prop_lut6_I1_O)        0.124    15.174 r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=1, routed)           0.441    15.616    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/ena_array[23]
    RAMB36_X5Y1          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.658   198.584    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y1          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.060    
                         clock uncertainty           -0.138   198.922    
    RAMB36_X5Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.479    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.479    
                         arrival time                         -15.616    
  -------------------------------------------------------------------
                         slack                                182.864    

Slack (MET) :             182.986ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0_1 rise@200.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.443ns  (logic 7.719ns (46.945%)  route 8.724ns (53.055%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 198.580 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.658    -0.954    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X36Y16         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDRE (Prop_fdre_C_Q)         0.518    -0.436 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.828     0.392    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[8]
    SLICE_X37Y17         LUT1 (Prop_lut1_I0_O)        0.124     0.516 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.516    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.048 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.048    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.382 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.572     1.954    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X2Y6           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.169 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.171    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518     7.689 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[12]
                         net (fo=1, routed)           0.993     8.683    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_93
    SLICE_X35Y18         LUT2 (Prop_lut2_I0_O)        0.152     8.835 r  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_5/O
                         net (fo=54, routed)          5.777    14.611    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X104Y32        LUT6 (Prop_lut6_I3_O)        0.326    14.937 r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__24/O
                         net (fo=1, routed)           0.552    15.489    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y6          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.654   198.580    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y6          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.056    
                         clock uncertainty           -0.138   198.918    
    RAMB36_X5Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.475    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.475    
                         arrival time                         -15.489    
  -------------------------------------------------------------------
                         slack                                182.986    

Slack (MET) :             183.116ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0_1 rise@200.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.308ns  (logic 7.692ns (47.166%)  route 8.616ns (52.834%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 198.575 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.658    -0.954    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X36Y16         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDRE (Prop_fdre_C_Q)         0.518    -0.436 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.828     0.392    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[8]
    SLICE_X37Y17         LUT1 (Prop_lut1_I0_O)        0.124     0.516 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.516    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.048 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.048    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.382 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.572     1.954    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X2Y6           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.169 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.171    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.689 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[13]
                         net (fo=1, routed)           0.592     8.282    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_92
    SLICE_X35Y18         LUT2 (Prop_lut2_I0_O)        0.119     8.401 r  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_4/O
                         net (fo=54, routed)          6.181    14.581    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X106Y17        LUT6 (Prop_lut6_I2_O)        0.332    14.913 r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__21/O
                         net (fo=1, routed)           0.441    15.355    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y3          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.649   198.575    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y3          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.051    
                         clock uncertainty           -0.138   198.913    
    RAMB36_X5Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.470    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.470    
                         arrival time                         -15.355    
  -------------------------------------------------------------------
                         slack                                183.116    

Slack (MET) :             183.681ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0_1 rise@200.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.749ns  (logic 7.692ns (48.840%)  route 8.057ns (51.160%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 198.582 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.658    -0.954    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X36Y16         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDRE (Prop_fdre_C_Q)         0.518    -0.436 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.828     0.392    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[8]
    SLICE_X37Y17         LUT1 (Prop_lut1_I0_O)        0.124     0.516 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.516    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.048 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.048    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.382 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.572     1.954    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X2Y6           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.169 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.171    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.689 f  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[13]
                         net (fo=1, routed)           0.592     8.282    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_92
    SLICE_X35Y18         LUT2 (Prop_lut2_I0_O)        0.119     8.401 f  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_4/O
                         net (fo=54, routed)          5.721    14.121    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X90Y2          LUT6 (Prop_lut6_I0_O)        0.332    14.453 r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__16/O
                         net (fo=1, routed)           0.343    14.796    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X4Y0          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.656   198.582    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y0          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.058    
                         clock uncertainty           -0.138   198.920    
    RAMB36_X4Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.477    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.477    
                         arrival time                         -14.796    
  -------------------------------------------------------------------
                         slack                                183.681    

Slack (MET) :             183.754ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0_1 rise@200.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.675ns  (logic 7.489ns (47.777%)  route 8.186ns (52.223%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 198.580 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.658    -0.954    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X36Y16         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDRE (Prop_fdre_C_Q)         0.518    -0.436 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.828     0.392    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[8]
    SLICE_X37Y17         LUT1 (Prop_lut1_I0_O)        0.124     0.516 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.516    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.048 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.048    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.382 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.572     1.954    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X2Y6           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.169 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.171    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518     7.689 f  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[15]
                         net (fo=1, routed)           0.983     8.673    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_90
    SLICE_X35Y18         LUT2 (Prop_lut2_I0_O)        0.124     8.797 f  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_2/O
                         net (fo=54, routed)          5.458    14.255    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[3]
    SLICE_X90Y7          LUT6 (Prop_lut6_I4_O)        0.124    14.379 r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__19/O
                         net (fo=1, routed)           0.343    14.721    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X4Y1          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.654   198.580    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y1          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.056    
                         clock uncertainty           -0.138   198.918    
    RAMB36_X4Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.475    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.475    
                         arrival time                         -14.721    
  -------------------------------------------------------------------
                         slack                                183.754    

Slack (MET) :             183.794ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0_1 rise@200.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.631ns  (logic 7.692ns (49.208%)  route 7.939ns (50.792%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 198.577 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.658    -0.954    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X36Y16         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDRE (Prop_fdre_C_Q)         0.518    -0.436 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.828     0.392    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[8]
    SLICE_X37Y17         LUT1 (Prop_lut1_I0_O)        0.124     0.516 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.516    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.048 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.048    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.382 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.572     1.954    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X2Y6           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.169 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.171    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.689 f  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[13]
                         net (fo=1, routed)           0.592     8.282    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_92
    SLICE_X35Y18         LUT2 (Prop_lut2_I0_O)        0.119     8.401 f  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_4/O
                         net (fo=54, routed)          5.603    14.003    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X90Y12         LUT6 (Prop_lut6_I1_O)        0.332    14.335 r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__15/O
                         net (fo=1, routed)           0.343    14.678    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X4Y2          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.651   198.577    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y2          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.053    
                         clock uncertainty           -0.138   198.915    
    RAMB36_X4Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.472    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.472    
                         arrival time                         -14.678    
  -------------------------------------------------------------------
                         slack                                183.794    

Slack (MET) :             183.977ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0_1 rise@200.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.443ns  (logic 7.692ns (49.811%)  route 7.751ns (50.189%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 198.571 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.658    -0.954    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X36Y16         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDRE (Prop_fdre_C_Q)         0.518    -0.436 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.828     0.392    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[8]
    SLICE_X37Y17         LUT1 (Prop_lut1_I0_O)        0.124     0.516 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.516    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.048 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.048    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.382 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.572     1.954    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X2Y6           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.169 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.171    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.689 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[13]
                         net (fo=1, routed)           0.592     8.282    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_92
    SLICE_X35Y18         LUT2 (Prop_lut2_I0_O)        0.119     8.401 r  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_4/O
                         net (fo=54, routed)          5.414    13.814    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X90Y17         LUT6 (Prop_lut6_I2_O)        0.332    14.146 r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__17/O
                         net (fo=1, routed)           0.343    14.489    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X4Y3          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.645   198.571    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y3          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.047    
                         clock uncertainty           -0.138   198.909    
    RAMB36_X4Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.466    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.466    
                         arrival time                         -14.489    
  -------------------------------------------------------------------
                         slack                                183.977    

Slack (MET) :             184.500ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0_1 rise@200.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.914ns  (logic 7.692ns (51.577%)  route 7.222ns (48.423%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 198.565 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.658    -0.954    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X36Y16         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDRE (Prop_fdre_C_Q)         0.518    -0.436 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.828     0.392    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[8]
    SLICE_X37Y17         LUT1 (Prop_lut1_I0_O)        0.124     0.516 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.516    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.048 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.048    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.382 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.572     1.954    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X2Y6           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.169 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.171    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.689 f  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[13]
                         net (fo=1, routed)           0.592     8.282    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_92
    SLICE_X35Y18         LUT2 (Prop_lut2_I0_O)        0.119     8.401 f  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_4/O
                         net (fo=54, routed)          4.885    13.286    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X90Y22         LUT6 (Prop_lut6_I4_O)        0.332    13.618 r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__23/O
                         net (fo=1, routed)           0.343    13.960    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X4Y4          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.639   198.565    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y4          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.041    
                         clock uncertainty           -0.138   198.903    
    RAMB36_X4Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.460    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.460    
                         arrival time                         -13.960    
  -------------------------------------------------------------------
                         slack                                184.500    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.609%)  route 0.148ns (44.391%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.555    -0.624    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X47Y16         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[1]/Q
                         net (fo=12, routed)          0.148    -0.334    design_1_i/custom_logic/inst/mqp_top/camctl/pixel[1]
    SLICE_X46Y16         LUT6 (Prop_lut6_I1_O)        0.045    -0.289 r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.289    design_1_i/custom_logic/inst/mqp_top/camctl/pixel[5]_i_1_n_0
    SLICE_X46Y16         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.820    -0.865    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X46Y16         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[5]/C
                         clock pessimism              0.254    -0.611    
    SLICE_X46Y16         FDRE (Hold_fdre_C_D)         0.121    -0.490    design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[5]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.209ns (57.853%)  route 0.152ns (42.147%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.555    -0.624    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X42Y33         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDRE (Prop_fdre_C_Q)         0.164    -0.460 f  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/Q
                         net (fo=16, routed)          0.152    -0.307    design_1_i/custom_logic/inst/mqp_top/disp/state_reg[1][1]
    SLICE_X40Y33         LUT6 (Prop_lut6_I4_O)        0.045    -0.262 r  design_1_i/custom_logic/inst/mqp_top/disp/trigger_i_1/O
                         net (fo=1, routed)           0.000    -0.262    design_1_i/custom_logic/inst/mqp_top/camctl/current_state_reg[2]
    SLICE_X40Y33         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.820    -0.865    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X40Y33         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/C
                         clock pessimism              0.255    -0.610    
    SLICE_X40Y33         FDRE (Hold_fdre_C_D)         0.091    -0.519    design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/image_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/image_sel_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.554    -0.625    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X41Y17         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/image_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  design_1_i/custom_logic/inst/mqp_top/camctl/image_sel_reg/Q
                         net (fo=10, routed)          0.179    -0.304    design_1_i/custom_logic/inst/mqp_top/camctl/image_sel
    SLICE_X41Y17         LUT5 (Prop_lut5_I2_O)        0.042    -0.262 r  design_1_i/custom_logic/inst/mqp_top/camctl/image_sel_i_1/O
                         net (fo=1, routed)           0.000    -0.262    design_1_i/custom_logic/inst/mqp_top/camctl/image_sel_i_1_n_0
    SLICE_X41Y17         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/image_sel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.819    -0.866    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X41Y17         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/image_sel_reg/C
                         clock pessimism              0.241    -0.625    
    SLICE_X41Y17         FDRE (Hold_fdre_C_D)         0.105    -0.520    design_1_i/custom_logic/inst/mqp_top/camctl/image_sel_reg
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.209ns (53.378%)  route 0.183ns (46.622%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.555    -0.624    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X46Y16         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y16         FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[5]/Q
                         net (fo=11, routed)          0.183    -0.277    design_1_i/custom_logic/inst/mqp_top/camctl/pixel[5]
    SLICE_X46Y17         LUT3 (Prop_lut3_I1_O)        0.045    -0.232 r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.232    design_1_i/custom_logic/inst/mqp_top/camctl/pixel[6]_i_1_n_0
    SLICE_X46Y17         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.819    -0.866    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X46Y17         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[6]/C
                         clock pessimism              0.255    -0.611    
    SLICE_X46Y17         FDRE (Hold_fdre_C_D)         0.120    -0.491    design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[6]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.554    -0.625    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X42Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.175    -0.285    design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready
    SLICE_X42Y32         LUT3 (Prop_lut3_I2_O)        0.045    -0.240 r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_i_1/O
                         net (fo=1, routed)           0.000    -0.240    design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_i_1_n_0
    SLICE_X42Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.819    -0.866    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X42Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                         clock pessimism              0.241    -0.625    
    SLICE_X42Y32         FDRE (Hold_fdre_C_D)         0.120    -0.505    design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.209ns (55.321%)  route 0.169ns (44.679%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.555    -0.624    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X46Y16         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y16         FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[5]/Q
                         net (fo=11, routed)          0.169    -0.291    design_1_i/custom_logic/inst/mqp_top/camctl/pixel[5]
    SLICE_X45Y17         LUT6 (Prop_lut6_I0_O)        0.045    -0.246 r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel[9]_i_3/O
                         net (fo=1, routed)           0.000    -0.246    design_1_i/custom_logic/inst/mqp_top/camctl/pixel[9]_i_3_n_0
    SLICE_X45Y17         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.819    -0.866    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X45Y17         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[9]/C
                         clock pessimism              0.255    -0.611    
    SLICE_X45Y17         FDRE (Hold_fdre_C_D)         0.091    -0.520    design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[9]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.186ns (46.555%)  route 0.214ns (53.445%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.554    -0.625    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X48Y16         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[0]/Q
                         net (fo=14, routed)          0.214    -0.270    design_1_i/custom_logic/inst/mqp_top/camctl/pixel[0]
    SLICE_X47Y16         LUT5 (Prop_lut5_I1_O)        0.045    -0.225 r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.225    design_1_i/custom_logic/inst/mqp_top/camctl/pixel[4]_i_1_n_0
    SLICE_X47Y16         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.820    -0.865    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X47Y16         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[4]/C
                         clock pessimism              0.273    -0.592    
    SLICE_X47Y16         FDRE (Hold_fdre_C_D)         0.092    -0.500    design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[4]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.554    -0.625    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X42Y17         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y17         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[8]/Q
                         net (fo=7, routed)           0.186    -0.274    design_1_i/custom_logic/inst/mqp_top/camctl/pixel[8]
    SLICE_X42Y17         LUT6 (Prop_lut6_I3_O)        0.045    -0.229 r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    design_1_i/custom_logic/inst/mqp_top/camctl/pixel[8]_i_1_n_0
    SLICE_X42Y17         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.819    -0.866    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X42Y17         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[8]/C
                         clock pessimism              0.241    -0.625    
    SLICE_X42Y17         FDRE (Hold_fdre_C_D)         0.120    -0.505    design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[8]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/image_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/wen_l_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.805%)  route 0.195ns (51.195%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.554    -0.625    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X41Y17         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/image_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.484 f  design_1_i/custom_logic/inst/mqp_top/camctl/image_sel_reg/Q
                         net (fo=10, routed)          0.195    -0.289    design_1_i/custom_logic/inst/mqp_top/camctl/image_sel
    SLICE_X40Y18         LUT5 (Prop_lut5_I0_O)        0.045    -0.244 r  design_1_i/custom_logic/inst/mqp_top/camctl/wen_l_i_1/O
                         net (fo=1, routed)           0.000    -0.244    design_1_i/custom_logic/inst/mqp_top/camctl/wen_l_i_1_n_0
    SLICE_X40Y18         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/wen_l_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.818    -0.867    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X40Y18         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/wen_l_reg/C
                         clock pessimism              0.255    -0.612    
    SLICE_X40Y18         FDRE (Hold_fdre_C_D)         0.092    -0.520    design_1_i/custom_logic/inst/mqp_top/camctl/wen_l_reg
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/image_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (48.933%)  route 0.194ns (51.067%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.554    -0.625    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X41Y17         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/image_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  design_1_i/custom_logic/inst/mqp_top/camctl/image_sel_reg/Q
                         net (fo=10, routed)          0.194    -0.290    design_1_i/custom_logic/inst/mqp_top/camctl/image_sel
    SLICE_X40Y18         LUT6 (Prop_lut6_I2_O)        0.045    -0.245 r  design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst_i_1/O
                         net (fo=1, routed)           0.000    -0.245    design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst_i_1_n_0
    SLICE_X40Y18         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.818    -0.867    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X40Y18         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst_reg/C
                         clock pessimism              0.255    -0.612    
    SLICE_X40Y18         FDRE (Hold_fdre_C_D)         0.091    -0.521    design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst_reg
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.276    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out4_clk_wiz_0_1
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X5Y1      design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X2Y10     design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X1Y1      design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X2Y9      design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X0Y1      design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X3Y7      design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X1Y0      design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X3Y4      design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X3Y3      design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X3Y0      design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       200.000     13.360     MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X36Y17     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X36Y17     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X36Y17     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X36Y17     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X48Y16     design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X46Y17     design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X47Y17     design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X42Y17     design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X45Y17     design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X42Y32     design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X38Y16     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X36Y17     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X36Y17     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X36Y17     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X36Y18     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X36Y18     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X36Y18     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X36Y18     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X36Y18     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X36Y18     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  fpga_clk
  To Clock:  fpga_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         fpga_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { fpga_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100M_clk_wiz_0
  To Clock:  clk_100M_clk_wiz_0

Setup :           73  Failing Endpoints,  Worst Slack       -6.841ns,  Total Violation     -105.751ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.126ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.841ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.792ns  (logic 7.926ns (47.202%)  route 8.866ns (52.798%))
  Logic Levels:           23  (CARRY4=15 LUT2=2 LUT3=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 8.448 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.700    -0.912    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X55Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.456 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/Q
                         net (fo=34, routed)          0.911     0.455    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[0]
    SLICE_X54Y70         LUT6 (Prop_lut6_I0_O)        0.124     0.579 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38/O
                         net (fo=1, routed)           0.641     1.221    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38_n_0
    SLICE_X54Y71         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.621     1.842 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.842    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14_n_0
    SLICE_X54Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     2.071 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_10/CO[2]
                         net (fo=11, routed)          0.666     2.736    design_1_i/custom_logic/inst/mqp_top/disp/B[7]
    SLICE_X56Y72         LUT3 (Prop_lut3_I1_O)        0.310     3.046 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_25/O
                         net (fo=1, routed)           0.000     3.046    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_25_n_0
    SLICE_X56Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.578 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_11/CO[3]
                         net (fo=11, routed)          1.042     4.620    design_1_i/custom_logic/inst/mqp_top/disp/B[6]
    SLICE_X57Y72         LUT3 (Prop_lut3_I0_O)        0.124     4.744 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_29/O
                         net (fo=1, routed)           0.000     4.744    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_29_n_0
    SLICE_X57Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.294 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_12/CO[3]
                         net (fo=11, routed)          1.063     6.358    design_1_i/custom_logic/inst/mqp_top/disp/B[5]
    SLICE_X57Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.938 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000     6.938    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31_n_0
    SLICE_X57Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.052 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_13/CO[3]
                         net (fo=11, routed)          0.797     7.849    design_1_i/custom_logic/inst/mqp_top/disp/B[4]
    SLICE_X59Y69         LUT2 (Prop_lut2_I1_O)        0.124     7.973 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35/O
                         net (fo=1, routed)           0.000     7.973    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35_n_0
    SLICE_X59Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.523 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.523    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14_n_0
    SLICE_X59Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.637 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_10/CO[3]
                         net (fo=12, routed)          0.942     9.579    design_1_i/custom_logic/inst/mqp_top/disp/B[3]
    SLICE_X60Y71         LUT3 (Prop_lut3_I0_O)        0.124     9.703 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_22/O
                         net (fo=1, routed)           0.000     9.703    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_22_n_0
    SLICE_X60Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.253 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_11/CO[3]
                         net (fo=11, routed)          0.983    11.236    design_1_i/custom_logic/inst/mqp_top/disp/B[2]
    SLICE_X59Y72         LUT3 (Prop_lut3_I0_O)        0.124    11.360 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_27/O
                         net (fo=1, routed)           0.000    11.360    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_27_n_0
    SLICE_X59Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.910 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_12/CO[3]
                         net (fo=12, routed)          1.010    12.920    design_1_i/custom_logic/inst/mqp_top/disp/B[1]
    SLICE_X58Y71         LUT2 (Prop_lut2_I1_O)        0.124    13.044 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_47/O
                         net (fo=1, routed)           0.000    13.044    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_47_n_0
    SLICE_X58Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.557 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.557    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29_n_0
    SLICE_X58Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.786 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_13/CO[2]
                         net (fo=2, routed)           0.456    14.242    design_1_i/custom_logic/inst/mqp_top/disp/B[0]
    SLICE_X57Y73         LUT5 (Prop_lut5_I0_O)        0.310    14.552 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5/O
                         net (fo=1, routed)           0.354    14.906    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.432 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.432    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1_n_0
    SLICE_X55Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.546 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.546    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_1_n_0
    SLICE_X55Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.880 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[10]_i_2/O[1]
                         net (fo=1, routed)           0.000    15.880    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[10]_i_2_n_6
    SLICE_X55Y74         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.522     8.448    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X55Y74         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[9]/C
                         clock pessimism              0.612     9.060    
                         clock uncertainty           -0.084     8.977    
    SLICE_X55Y74         FDRE (Setup_fdre_C_D)        0.062     9.039    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[9]
  -------------------------------------------------------------------
                         required time                          9.039    
                         arrival time                         -15.880    
  -------------------------------------------------------------------
                         slack                                 -6.841    

Slack (VIOLATED) :        -6.746ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.697ns  (logic 7.831ns (46.902%)  route 8.866ns (53.098%))
  Logic Levels:           23  (CARRY4=15 LUT2=2 LUT3=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 8.448 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.700    -0.912    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X55Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.456 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/Q
                         net (fo=34, routed)          0.911     0.455    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[0]
    SLICE_X54Y70         LUT6 (Prop_lut6_I0_O)        0.124     0.579 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38/O
                         net (fo=1, routed)           0.641     1.221    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38_n_0
    SLICE_X54Y71         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.621     1.842 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.842    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14_n_0
    SLICE_X54Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     2.071 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_10/CO[2]
                         net (fo=11, routed)          0.666     2.736    design_1_i/custom_logic/inst/mqp_top/disp/B[7]
    SLICE_X56Y72         LUT3 (Prop_lut3_I1_O)        0.310     3.046 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_25/O
                         net (fo=1, routed)           0.000     3.046    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_25_n_0
    SLICE_X56Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.578 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_11/CO[3]
                         net (fo=11, routed)          1.042     4.620    design_1_i/custom_logic/inst/mqp_top/disp/B[6]
    SLICE_X57Y72         LUT3 (Prop_lut3_I0_O)        0.124     4.744 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_29/O
                         net (fo=1, routed)           0.000     4.744    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_29_n_0
    SLICE_X57Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.294 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_12/CO[3]
                         net (fo=11, routed)          1.063     6.358    design_1_i/custom_logic/inst/mqp_top/disp/B[5]
    SLICE_X57Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.938 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000     6.938    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31_n_0
    SLICE_X57Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.052 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_13/CO[3]
                         net (fo=11, routed)          0.797     7.849    design_1_i/custom_logic/inst/mqp_top/disp/B[4]
    SLICE_X59Y69         LUT2 (Prop_lut2_I1_O)        0.124     7.973 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35/O
                         net (fo=1, routed)           0.000     7.973    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35_n_0
    SLICE_X59Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.523 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.523    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14_n_0
    SLICE_X59Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.637 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_10/CO[3]
                         net (fo=12, routed)          0.942     9.579    design_1_i/custom_logic/inst/mqp_top/disp/B[3]
    SLICE_X60Y71         LUT3 (Prop_lut3_I0_O)        0.124     9.703 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_22/O
                         net (fo=1, routed)           0.000     9.703    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_22_n_0
    SLICE_X60Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.253 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_11/CO[3]
                         net (fo=11, routed)          0.983    11.236    design_1_i/custom_logic/inst/mqp_top/disp/B[2]
    SLICE_X59Y72         LUT3 (Prop_lut3_I0_O)        0.124    11.360 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_27/O
                         net (fo=1, routed)           0.000    11.360    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_27_n_0
    SLICE_X59Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.910 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_12/CO[3]
                         net (fo=12, routed)          1.010    12.920    design_1_i/custom_logic/inst/mqp_top/disp/B[1]
    SLICE_X58Y71         LUT2 (Prop_lut2_I1_O)        0.124    13.044 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_47/O
                         net (fo=1, routed)           0.000    13.044    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_47_n_0
    SLICE_X58Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.557 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.557    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29_n_0
    SLICE_X58Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.786 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_13/CO[2]
                         net (fo=2, routed)           0.456    14.242    design_1_i/custom_logic/inst/mqp_top/disp/B[0]
    SLICE_X57Y73         LUT5 (Prop_lut5_I0_O)        0.310    14.552 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5/O
                         net (fo=1, routed)           0.354    14.906    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.432 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.432    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1_n_0
    SLICE_X55Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.546 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.546    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_1_n_0
    SLICE_X55Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.785 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[10]_i_2/O[2]
                         net (fo=1, routed)           0.000    15.785    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[10]_i_2_n_5
    SLICE_X55Y74         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.522     8.448    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X55Y74         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[10]/C
                         clock pessimism              0.612     9.060    
                         clock uncertainty           -0.084     8.977    
    SLICE_X55Y74         FDRE (Setup_fdre_C_D)        0.062     9.039    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[10]
  -------------------------------------------------------------------
                         required time                          9.039    
                         arrival time                         -15.785    
  -------------------------------------------------------------------
                         slack                                 -6.746    

Slack (VIOLATED) :        -6.730ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.681ns  (logic 7.815ns (46.851%)  route 8.866ns (53.149%))
  Logic Levels:           23  (CARRY4=15 LUT2=2 LUT3=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 8.448 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.700    -0.912    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X55Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.456 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/Q
                         net (fo=34, routed)          0.911     0.455    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[0]
    SLICE_X54Y70         LUT6 (Prop_lut6_I0_O)        0.124     0.579 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38/O
                         net (fo=1, routed)           0.641     1.221    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38_n_0
    SLICE_X54Y71         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.621     1.842 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.842    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14_n_0
    SLICE_X54Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     2.071 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_10/CO[2]
                         net (fo=11, routed)          0.666     2.736    design_1_i/custom_logic/inst/mqp_top/disp/B[7]
    SLICE_X56Y72         LUT3 (Prop_lut3_I1_O)        0.310     3.046 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_25/O
                         net (fo=1, routed)           0.000     3.046    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_25_n_0
    SLICE_X56Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.578 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_11/CO[3]
                         net (fo=11, routed)          1.042     4.620    design_1_i/custom_logic/inst/mqp_top/disp/B[6]
    SLICE_X57Y72         LUT3 (Prop_lut3_I0_O)        0.124     4.744 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_29/O
                         net (fo=1, routed)           0.000     4.744    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_29_n_0
    SLICE_X57Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.294 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_12/CO[3]
                         net (fo=11, routed)          1.063     6.358    design_1_i/custom_logic/inst/mqp_top/disp/B[5]
    SLICE_X57Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.938 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000     6.938    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31_n_0
    SLICE_X57Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.052 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_13/CO[3]
                         net (fo=11, routed)          0.797     7.849    design_1_i/custom_logic/inst/mqp_top/disp/B[4]
    SLICE_X59Y69         LUT2 (Prop_lut2_I1_O)        0.124     7.973 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35/O
                         net (fo=1, routed)           0.000     7.973    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35_n_0
    SLICE_X59Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.523 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.523    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14_n_0
    SLICE_X59Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.637 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_10/CO[3]
                         net (fo=12, routed)          0.942     9.579    design_1_i/custom_logic/inst/mqp_top/disp/B[3]
    SLICE_X60Y71         LUT3 (Prop_lut3_I0_O)        0.124     9.703 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_22/O
                         net (fo=1, routed)           0.000     9.703    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_22_n_0
    SLICE_X60Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.253 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_11/CO[3]
                         net (fo=11, routed)          0.983    11.236    design_1_i/custom_logic/inst/mqp_top/disp/B[2]
    SLICE_X59Y72         LUT3 (Prop_lut3_I0_O)        0.124    11.360 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_27/O
                         net (fo=1, routed)           0.000    11.360    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_27_n_0
    SLICE_X59Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.910 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_12/CO[3]
                         net (fo=12, routed)          1.010    12.920    design_1_i/custom_logic/inst/mqp_top/disp/B[1]
    SLICE_X58Y71         LUT2 (Prop_lut2_I1_O)        0.124    13.044 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_47/O
                         net (fo=1, routed)           0.000    13.044    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_47_n_0
    SLICE_X58Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.557 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.557    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29_n_0
    SLICE_X58Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.786 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_13/CO[2]
                         net (fo=2, routed)           0.456    14.242    design_1_i/custom_logic/inst/mqp_top/disp/B[0]
    SLICE_X57Y73         LUT5 (Prop_lut5_I0_O)        0.310    14.552 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5/O
                         net (fo=1, routed)           0.354    14.906    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.432 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.432    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1_n_0
    SLICE_X55Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.546 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.546    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_1_n_0
    SLICE_X55Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    15.769 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[10]_i_2/O[0]
                         net (fo=1, routed)           0.000    15.769    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[10]_i_2_n_7
    SLICE_X55Y74         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.522     8.448    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X55Y74         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[8]/C
                         clock pessimism              0.612     9.060    
                         clock uncertainty           -0.084     8.977    
    SLICE_X55Y74         FDRE (Setup_fdre_C_D)        0.062     9.039    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[8]
  -------------------------------------------------------------------
                         required time                          9.039    
                         arrival time                         -15.769    
  -------------------------------------------------------------------
                         slack                                 -6.730    

Slack (VIOLATED) :        -6.725ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.678ns  (logic 7.812ns (46.841%)  route 8.866ns (53.159%))
  Logic Levels:           22  (CARRY4=14 LUT2=2 LUT3=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 8.450 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.700    -0.912    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X55Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.456 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/Q
                         net (fo=34, routed)          0.911     0.455    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[0]
    SLICE_X54Y70         LUT6 (Prop_lut6_I0_O)        0.124     0.579 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38/O
                         net (fo=1, routed)           0.641     1.221    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38_n_0
    SLICE_X54Y71         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.621     1.842 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.842    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14_n_0
    SLICE_X54Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     2.071 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_10/CO[2]
                         net (fo=11, routed)          0.666     2.736    design_1_i/custom_logic/inst/mqp_top/disp/B[7]
    SLICE_X56Y72         LUT3 (Prop_lut3_I1_O)        0.310     3.046 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_25/O
                         net (fo=1, routed)           0.000     3.046    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_25_n_0
    SLICE_X56Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.578 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_11/CO[3]
                         net (fo=11, routed)          1.042     4.620    design_1_i/custom_logic/inst/mqp_top/disp/B[6]
    SLICE_X57Y72         LUT3 (Prop_lut3_I0_O)        0.124     4.744 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_29/O
                         net (fo=1, routed)           0.000     4.744    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_29_n_0
    SLICE_X57Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.294 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_12/CO[3]
                         net (fo=11, routed)          1.063     6.358    design_1_i/custom_logic/inst/mqp_top/disp/B[5]
    SLICE_X57Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.938 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000     6.938    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31_n_0
    SLICE_X57Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.052 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_13/CO[3]
                         net (fo=11, routed)          0.797     7.849    design_1_i/custom_logic/inst/mqp_top/disp/B[4]
    SLICE_X59Y69         LUT2 (Prop_lut2_I1_O)        0.124     7.973 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35/O
                         net (fo=1, routed)           0.000     7.973    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35_n_0
    SLICE_X59Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.523 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.523    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14_n_0
    SLICE_X59Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.637 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_10/CO[3]
                         net (fo=12, routed)          0.942     9.579    design_1_i/custom_logic/inst/mqp_top/disp/B[3]
    SLICE_X60Y71         LUT3 (Prop_lut3_I0_O)        0.124     9.703 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_22/O
                         net (fo=1, routed)           0.000     9.703    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_22_n_0
    SLICE_X60Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.253 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_11/CO[3]
                         net (fo=11, routed)          0.983    11.236    design_1_i/custom_logic/inst/mqp_top/disp/B[2]
    SLICE_X59Y72         LUT3 (Prop_lut3_I0_O)        0.124    11.360 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_27/O
                         net (fo=1, routed)           0.000    11.360    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_27_n_0
    SLICE_X59Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.910 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_12/CO[3]
                         net (fo=12, routed)          1.010    12.920    design_1_i/custom_logic/inst/mqp_top/disp/B[1]
    SLICE_X58Y71         LUT2 (Prop_lut2_I1_O)        0.124    13.044 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_47/O
                         net (fo=1, routed)           0.000    13.044    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_47_n_0
    SLICE_X58Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.557 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.557    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29_n_0
    SLICE_X58Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.786 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_13/CO[2]
                         net (fo=2, routed)           0.456    14.242    design_1_i/custom_logic/inst/mqp_top/disp/B[0]
    SLICE_X57Y73         LUT5 (Prop_lut5_I0_O)        0.310    14.552 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5/O
                         net (fo=1, routed)           0.354    14.906    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.432 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.432    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1_n_0
    SLICE_X55Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.766 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000    15.766    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_1_n_6
    SLICE_X55Y73         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.524     8.450    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X55Y73         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[5]/C
                         clock pessimism              0.612     9.062    
                         clock uncertainty           -0.084     8.979    
    SLICE_X55Y73         FDRE (Setup_fdre_C_D)        0.062     9.041    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[5]
  -------------------------------------------------------------------
                         required time                          9.041    
                         arrival time                         -15.766    
  -------------------------------------------------------------------
                         slack                                 -6.725    

Slack (VIOLATED) :        -6.704ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.657ns  (logic 7.791ns (46.774%)  route 8.866ns (53.226%))
  Logic Levels:           22  (CARRY4=14 LUT2=2 LUT3=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 8.450 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.700    -0.912    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X55Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.456 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/Q
                         net (fo=34, routed)          0.911     0.455    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[0]
    SLICE_X54Y70         LUT6 (Prop_lut6_I0_O)        0.124     0.579 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38/O
                         net (fo=1, routed)           0.641     1.221    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38_n_0
    SLICE_X54Y71         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.621     1.842 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.842    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14_n_0
    SLICE_X54Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     2.071 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_10/CO[2]
                         net (fo=11, routed)          0.666     2.736    design_1_i/custom_logic/inst/mqp_top/disp/B[7]
    SLICE_X56Y72         LUT3 (Prop_lut3_I1_O)        0.310     3.046 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_25/O
                         net (fo=1, routed)           0.000     3.046    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_25_n_0
    SLICE_X56Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.578 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_11/CO[3]
                         net (fo=11, routed)          1.042     4.620    design_1_i/custom_logic/inst/mqp_top/disp/B[6]
    SLICE_X57Y72         LUT3 (Prop_lut3_I0_O)        0.124     4.744 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_29/O
                         net (fo=1, routed)           0.000     4.744    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_29_n_0
    SLICE_X57Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.294 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_12/CO[3]
                         net (fo=11, routed)          1.063     6.358    design_1_i/custom_logic/inst/mqp_top/disp/B[5]
    SLICE_X57Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.938 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000     6.938    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31_n_0
    SLICE_X57Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.052 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_13/CO[3]
                         net (fo=11, routed)          0.797     7.849    design_1_i/custom_logic/inst/mqp_top/disp/B[4]
    SLICE_X59Y69         LUT2 (Prop_lut2_I1_O)        0.124     7.973 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35/O
                         net (fo=1, routed)           0.000     7.973    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35_n_0
    SLICE_X59Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.523 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.523    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14_n_0
    SLICE_X59Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.637 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_10/CO[3]
                         net (fo=12, routed)          0.942     9.579    design_1_i/custom_logic/inst/mqp_top/disp/B[3]
    SLICE_X60Y71         LUT3 (Prop_lut3_I0_O)        0.124     9.703 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_22/O
                         net (fo=1, routed)           0.000     9.703    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_22_n_0
    SLICE_X60Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.253 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_11/CO[3]
                         net (fo=11, routed)          0.983    11.236    design_1_i/custom_logic/inst/mqp_top/disp/B[2]
    SLICE_X59Y72         LUT3 (Prop_lut3_I0_O)        0.124    11.360 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_27/O
                         net (fo=1, routed)           0.000    11.360    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_27_n_0
    SLICE_X59Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.910 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_12/CO[3]
                         net (fo=12, routed)          1.010    12.920    design_1_i/custom_logic/inst/mqp_top/disp/B[1]
    SLICE_X58Y71         LUT2 (Prop_lut2_I1_O)        0.124    13.044 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_47/O
                         net (fo=1, routed)           0.000    13.044    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_47_n_0
    SLICE_X58Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.557 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.557    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29_n_0
    SLICE_X58Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.786 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_13/CO[2]
                         net (fo=2, routed)           0.456    14.242    design_1_i/custom_logic/inst/mqp_top/disp/B[0]
    SLICE_X57Y73         LUT5 (Prop_lut5_I0_O)        0.310    14.552 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5/O
                         net (fo=1, routed)           0.354    14.906    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.432 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.432    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1_n_0
    SLICE_X55Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.745 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    15.745    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_1_n_4
    SLICE_X55Y73         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.524     8.450    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X55Y73         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]/C
                         clock pessimism              0.612     9.062    
                         clock uncertainty           -0.084     8.979    
    SLICE_X55Y73         FDRE (Setup_fdre_C_D)        0.062     9.041    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]
  -------------------------------------------------------------------
                         required time                          9.041    
                         arrival time                         -15.745    
  -------------------------------------------------------------------
                         slack                                 -6.704    

Slack (VIOLATED) :        -6.630ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.583ns  (logic 7.717ns (46.537%)  route 8.866ns (53.463%))
  Logic Levels:           22  (CARRY4=14 LUT2=2 LUT3=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 8.450 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.700    -0.912    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X55Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.456 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/Q
                         net (fo=34, routed)          0.911     0.455    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[0]
    SLICE_X54Y70         LUT6 (Prop_lut6_I0_O)        0.124     0.579 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38/O
                         net (fo=1, routed)           0.641     1.221    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38_n_0
    SLICE_X54Y71         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.621     1.842 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.842    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14_n_0
    SLICE_X54Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     2.071 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_10/CO[2]
                         net (fo=11, routed)          0.666     2.736    design_1_i/custom_logic/inst/mqp_top/disp/B[7]
    SLICE_X56Y72         LUT3 (Prop_lut3_I1_O)        0.310     3.046 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_25/O
                         net (fo=1, routed)           0.000     3.046    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_25_n_0
    SLICE_X56Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.578 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_11/CO[3]
                         net (fo=11, routed)          1.042     4.620    design_1_i/custom_logic/inst/mqp_top/disp/B[6]
    SLICE_X57Y72         LUT3 (Prop_lut3_I0_O)        0.124     4.744 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_29/O
                         net (fo=1, routed)           0.000     4.744    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_29_n_0
    SLICE_X57Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.294 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_12/CO[3]
                         net (fo=11, routed)          1.063     6.358    design_1_i/custom_logic/inst/mqp_top/disp/B[5]
    SLICE_X57Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.938 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000     6.938    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31_n_0
    SLICE_X57Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.052 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_13/CO[3]
                         net (fo=11, routed)          0.797     7.849    design_1_i/custom_logic/inst/mqp_top/disp/B[4]
    SLICE_X59Y69         LUT2 (Prop_lut2_I1_O)        0.124     7.973 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35/O
                         net (fo=1, routed)           0.000     7.973    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35_n_0
    SLICE_X59Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.523 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.523    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14_n_0
    SLICE_X59Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.637 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_10/CO[3]
                         net (fo=12, routed)          0.942     9.579    design_1_i/custom_logic/inst/mqp_top/disp/B[3]
    SLICE_X60Y71         LUT3 (Prop_lut3_I0_O)        0.124     9.703 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_22/O
                         net (fo=1, routed)           0.000     9.703    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_22_n_0
    SLICE_X60Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.253 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_11/CO[3]
                         net (fo=11, routed)          0.983    11.236    design_1_i/custom_logic/inst/mqp_top/disp/B[2]
    SLICE_X59Y72         LUT3 (Prop_lut3_I0_O)        0.124    11.360 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_27/O
                         net (fo=1, routed)           0.000    11.360    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_27_n_0
    SLICE_X59Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.910 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_12/CO[3]
                         net (fo=12, routed)          1.010    12.920    design_1_i/custom_logic/inst/mqp_top/disp/B[1]
    SLICE_X58Y71         LUT2 (Prop_lut2_I1_O)        0.124    13.044 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_47/O
                         net (fo=1, routed)           0.000    13.044    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_47_n_0
    SLICE_X58Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.557 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.557    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29_n_0
    SLICE_X58Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.786 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_13/CO[2]
                         net (fo=2, routed)           0.456    14.242    design_1_i/custom_logic/inst/mqp_top/disp/B[0]
    SLICE_X57Y73         LUT5 (Prop_lut5_I0_O)        0.310    14.552 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5/O
                         net (fo=1, routed)           0.354    14.906    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.432 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.432    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1_n_0
    SLICE_X55Y73         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.671 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000    15.671    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_1_n_5
    SLICE_X55Y73         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.524     8.450    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X55Y73         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[6]/C
                         clock pessimism              0.612     9.062    
                         clock uncertainty           -0.084     8.979    
    SLICE_X55Y73         FDRE (Setup_fdre_C_D)        0.062     9.041    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[6]
  -------------------------------------------------------------------
                         required time                          9.041    
                         arrival time                         -15.671    
  -------------------------------------------------------------------
                         slack                                 -6.630    

Slack (VIOLATED) :        -6.614ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.567ns  (logic 7.701ns (46.485%)  route 8.866ns (53.515%))
  Logic Levels:           22  (CARRY4=14 LUT2=2 LUT3=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 8.450 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.700    -0.912    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X55Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.456 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/Q
                         net (fo=34, routed)          0.911     0.455    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[0]
    SLICE_X54Y70         LUT6 (Prop_lut6_I0_O)        0.124     0.579 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38/O
                         net (fo=1, routed)           0.641     1.221    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38_n_0
    SLICE_X54Y71         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.621     1.842 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.842    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14_n_0
    SLICE_X54Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     2.071 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_10/CO[2]
                         net (fo=11, routed)          0.666     2.736    design_1_i/custom_logic/inst/mqp_top/disp/B[7]
    SLICE_X56Y72         LUT3 (Prop_lut3_I1_O)        0.310     3.046 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_25/O
                         net (fo=1, routed)           0.000     3.046    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_25_n_0
    SLICE_X56Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.578 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_11/CO[3]
                         net (fo=11, routed)          1.042     4.620    design_1_i/custom_logic/inst/mqp_top/disp/B[6]
    SLICE_X57Y72         LUT3 (Prop_lut3_I0_O)        0.124     4.744 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_29/O
                         net (fo=1, routed)           0.000     4.744    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_29_n_0
    SLICE_X57Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.294 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_12/CO[3]
                         net (fo=11, routed)          1.063     6.358    design_1_i/custom_logic/inst/mqp_top/disp/B[5]
    SLICE_X57Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.938 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000     6.938    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31_n_0
    SLICE_X57Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.052 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_13/CO[3]
                         net (fo=11, routed)          0.797     7.849    design_1_i/custom_logic/inst/mqp_top/disp/B[4]
    SLICE_X59Y69         LUT2 (Prop_lut2_I1_O)        0.124     7.973 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35/O
                         net (fo=1, routed)           0.000     7.973    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35_n_0
    SLICE_X59Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.523 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.523    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14_n_0
    SLICE_X59Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.637 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_10/CO[3]
                         net (fo=12, routed)          0.942     9.579    design_1_i/custom_logic/inst/mqp_top/disp/B[3]
    SLICE_X60Y71         LUT3 (Prop_lut3_I0_O)        0.124     9.703 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_22/O
                         net (fo=1, routed)           0.000     9.703    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_22_n_0
    SLICE_X60Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.253 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_11/CO[3]
                         net (fo=11, routed)          0.983    11.236    design_1_i/custom_logic/inst/mqp_top/disp/B[2]
    SLICE_X59Y72         LUT3 (Prop_lut3_I0_O)        0.124    11.360 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_27/O
                         net (fo=1, routed)           0.000    11.360    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_27_n_0
    SLICE_X59Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.910 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_12/CO[3]
                         net (fo=12, routed)          1.010    12.920    design_1_i/custom_logic/inst/mqp_top/disp/B[1]
    SLICE_X58Y71         LUT2 (Prop_lut2_I1_O)        0.124    13.044 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_47/O
                         net (fo=1, routed)           0.000    13.044    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_47_n_0
    SLICE_X58Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.557 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.557    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29_n_0
    SLICE_X58Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.786 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_13/CO[2]
                         net (fo=2, routed)           0.456    14.242    design_1_i/custom_logic/inst/mqp_top/disp/B[0]
    SLICE_X57Y73         LUT5 (Prop_lut5_I0_O)        0.310    14.552 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5/O
                         net (fo=1, routed)           0.354    14.906    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.432 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.432    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1_n_0
    SLICE_X55Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    15.655 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000    15.655    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_1_n_7
    SLICE_X55Y73         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.524     8.450    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X55Y73         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[4]/C
                         clock pessimism              0.612     9.062    
                         clock uncertainty           -0.084     8.979    
    SLICE_X55Y73         FDRE (Setup_fdre_C_D)        0.062     9.041    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[4]
  -------------------------------------------------------------------
                         required time                          9.041    
                         arrival time                         -15.655    
  -------------------------------------------------------------------
                         slack                                 -6.614    

Slack (VIOLATED) :        -6.479ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.433ns  (logic 7.567ns (46.049%)  route 8.866ns (53.951%))
  Logic Levels:           21  (CARRY4=13 LUT2=2 LUT3=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 8.451 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.700    -0.912    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X55Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.456 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/Q
                         net (fo=34, routed)          0.911     0.455    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[0]
    SLICE_X54Y70         LUT6 (Prop_lut6_I0_O)        0.124     0.579 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38/O
                         net (fo=1, routed)           0.641     1.221    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38_n_0
    SLICE_X54Y71         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.621     1.842 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.842    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14_n_0
    SLICE_X54Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     2.071 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_10/CO[2]
                         net (fo=11, routed)          0.666     2.736    design_1_i/custom_logic/inst/mqp_top/disp/B[7]
    SLICE_X56Y72         LUT3 (Prop_lut3_I1_O)        0.310     3.046 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_25/O
                         net (fo=1, routed)           0.000     3.046    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_25_n_0
    SLICE_X56Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.578 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_11/CO[3]
                         net (fo=11, routed)          1.042     4.620    design_1_i/custom_logic/inst/mqp_top/disp/B[6]
    SLICE_X57Y72         LUT3 (Prop_lut3_I0_O)        0.124     4.744 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_29/O
                         net (fo=1, routed)           0.000     4.744    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_29_n_0
    SLICE_X57Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.294 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_12/CO[3]
                         net (fo=11, routed)          1.063     6.358    design_1_i/custom_logic/inst/mqp_top/disp/B[5]
    SLICE_X57Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.938 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000     6.938    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31_n_0
    SLICE_X57Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.052 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_13/CO[3]
                         net (fo=11, routed)          0.797     7.849    design_1_i/custom_logic/inst/mqp_top/disp/B[4]
    SLICE_X59Y69         LUT2 (Prop_lut2_I1_O)        0.124     7.973 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35/O
                         net (fo=1, routed)           0.000     7.973    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35_n_0
    SLICE_X59Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.523 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.523    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14_n_0
    SLICE_X59Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.637 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_10/CO[3]
                         net (fo=12, routed)          0.942     9.579    design_1_i/custom_logic/inst/mqp_top/disp/B[3]
    SLICE_X60Y71         LUT3 (Prop_lut3_I0_O)        0.124     9.703 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_22/O
                         net (fo=1, routed)           0.000     9.703    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_22_n_0
    SLICE_X60Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.253 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_11/CO[3]
                         net (fo=11, routed)          0.983    11.236    design_1_i/custom_logic/inst/mqp_top/disp/B[2]
    SLICE_X59Y72         LUT3 (Prop_lut3_I0_O)        0.124    11.360 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_27/O
                         net (fo=1, routed)           0.000    11.360    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_27_n_0
    SLICE_X59Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.910 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_12/CO[3]
                         net (fo=12, routed)          1.010    12.920    design_1_i/custom_logic/inst/mqp_top/disp/B[1]
    SLICE_X58Y71         LUT2 (Prop_lut2_I1_O)        0.124    13.044 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_47/O
                         net (fo=1, routed)           0.000    13.044    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_47_n_0
    SLICE_X58Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.557 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.557    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29_n_0
    SLICE_X58Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.786 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_13/CO[2]
                         net (fo=2, routed)           0.456    14.242    design_1_i/custom_logic/inst/mqp_top/disp/B[0]
    SLICE_X57Y73         LUT5 (Prop_lut5_I0_O)        0.310    14.552 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5/O
                         net (fo=1, routed)           0.354    14.906    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    15.521 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000    15.521    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1_n_4
    SLICE_X55Y72         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.525     8.451    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X55Y72         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]/C
                         clock pessimism              0.612     9.063    
                         clock uncertainty           -0.084     8.980    
    SLICE_X55Y72         FDRE (Setup_fdre_C_D)        0.062     9.042    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]
  -------------------------------------------------------------------
                         required time                          9.042    
                         arrival time                         -15.521    
  -------------------------------------------------------------------
                         slack                                 -6.479    

Slack (VIOLATED) :        -6.420ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.374ns  (logic 7.508ns (45.854%)  route 8.866ns (54.146%))
  Logic Levels:           21  (CARRY4=13 LUT2=2 LUT3=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 8.451 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.700    -0.912    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X55Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.456 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/Q
                         net (fo=34, routed)          0.911     0.455    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[0]
    SLICE_X54Y70         LUT6 (Prop_lut6_I0_O)        0.124     0.579 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38/O
                         net (fo=1, routed)           0.641     1.221    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38_n_0
    SLICE_X54Y71         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.621     1.842 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.842    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14_n_0
    SLICE_X54Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     2.071 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_10/CO[2]
                         net (fo=11, routed)          0.666     2.736    design_1_i/custom_logic/inst/mqp_top/disp/B[7]
    SLICE_X56Y72         LUT3 (Prop_lut3_I1_O)        0.310     3.046 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_25/O
                         net (fo=1, routed)           0.000     3.046    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_25_n_0
    SLICE_X56Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.578 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_11/CO[3]
                         net (fo=11, routed)          1.042     4.620    design_1_i/custom_logic/inst/mqp_top/disp/B[6]
    SLICE_X57Y72         LUT3 (Prop_lut3_I0_O)        0.124     4.744 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_29/O
                         net (fo=1, routed)           0.000     4.744    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_29_n_0
    SLICE_X57Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.294 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_12/CO[3]
                         net (fo=11, routed)          1.063     6.358    design_1_i/custom_logic/inst/mqp_top/disp/B[5]
    SLICE_X57Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.938 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000     6.938    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31_n_0
    SLICE_X57Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.052 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_13/CO[3]
                         net (fo=11, routed)          0.797     7.849    design_1_i/custom_logic/inst/mqp_top/disp/B[4]
    SLICE_X59Y69         LUT2 (Prop_lut2_I1_O)        0.124     7.973 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35/O
                         net (fo=1, routed)           0.000     7.973    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35_n_0
    SLICE_X59Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.523 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.523    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14_n_0
    SLICE_X59Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.637 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_10/CO[3]
                         net (fo=12, routed)          0.942     9.579    design_1_i/custom_logic/inst/mqp_top/disp/B[3]
    SLICE_X60Y71         LUT3 (Prop_lut3_I0_O)        0.124     9.703 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_22/O
                         net (fo=1, routed)           0.000     9.703    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_22_n_0
    SLICE_X60Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.253 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_11/CO[3]
                         net (fo=11, routed)          0.983    11.236    design_1_i/custom_logic/inst/mqp_top/disp/B[2]
    SLICE_X59Y72         LUT3 (Prop_lut3_I0_O)        0.124    11.360 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_27/O
                         net (fo=1, routed)           0.000    11.360    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_27_n_0
    SLICE_X59Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.910 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_12/CO[3]
                         net (fo=12, routed)          1.010    12.920    design_1_i/custom_logic/inst/mqp_top/disp/B[1]
    SLICE_X58Y71         LUT2 (Prop_lut2_I1_O)        0.124    13.044 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_47/O
                         net (fo=1, routed)           0.000    13.044    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_47_n_0
    SLICE_X58Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.557 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.557    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29_n_0
    SLICE_X58Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.786 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_13/CO[2]
                         net (fo=2, routed)           0.456    14.242    design_1_i/custom_logic/inst/mqp_top/disp/B[0]
    SLICE_X57Y73         LUT5 (Prop_lut5_I0_O)        0.310    14.552 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5/O
                         net (fo=1, routed)           0.354    14.906    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    15.462 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000    15.462    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1_n_5
    SLICE_X55Y72         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.525     8.451    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X55Y72         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[2]/C
                         clock pessimism              0.612     9.063    
                         clock uncertainty           -0.084     8.980    
    SLICE_X55Y72         FDRE (Setup_fdre_C_D)        0.062     9.042    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[2]
  -------------------------------------------------------------------
                         required time                          9.042    
                         arrival time                         -15.462    
  -------------------------------------------------------------------
                         slack                                 -6.420    

Slack (VIOLATED) :        -6.271ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.225ns  (logic 7.359ns (45.357%)  route 8.866ns (54.643%))
  Logic Levels:           21  (CARRY4=13 LUT2=2 LUT3=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 8.451 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.700    -0.912    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X55Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.456 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/Q
                         net (fo=34, routed)          0.911     0.455    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[0]
    SLICE_X54Y70         LUT6 (Prop_lut6_I0_O)        0.124     0.579 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38/O
                         net (fo=1, routed)           0.641     1.221    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38_n_0
    SLICE_X54Y71         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.621     1.842 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.842    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14_n_0
    SLICE_X54Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     2.071 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_10/CO[2]
                         net (fo=11, routed)          0.666     2.736    design_1_i/custom_logic/inst/mqp_top/disp/B[7]
    SLICE_X56Y72         LUT3 (Prop_lut3_I1_O)        0.310     3.046 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_25/O
                         net (fo=1, routed)           0.000     3.046    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_25_n_0
    SLICE_X56Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.578 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_11/CO[3]
                         net (fo=11, routed)          1.042     4.620    design_1_i/custom_logic/inst/mqp_top/disp/B[6]
    SLICE_X57Y72         LUT3 (Prop_lut3_I0_O)        0.124     4.744 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_29/O
                         net (fo=1, routed)           0.000     4.744    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_29_n_0
    SLICE_X57Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.294 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_12/CO[3]
                         net (fo=11, routed)          1.063     6.358    design_1_i/custom_logic/inst/mqp_top/disp/B[5]
    SLICE_X57Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.938 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000     6.938    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31_n_0
    SLICE_X57Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.052 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_13/CO[3]
                         net (fo=11, routed)          0.797     7.849    design_1_i/custom_logic/inst/mqp_top/disp/B[4]
    SLICE_X59Y69         LUT2 (Prop_lut2_I1_O)        0.124     7.973 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35/O
                         net (fo=1, routed)           0.000     7.973    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35_n_0
    SLICE_X59Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.523 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.523    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14_n_0
    SLICE_X59Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.637 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_10/CO[3]
                         net (fo=12, routed)          0.942     9.579    design_1_i/custom_logic/inst/mqp_top/disp/B[3]
    SLICE_X60Y71         LUT3 (Prop_lut3_I0_O)        0.124     9.703 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_22/O
                         net (fo=1, routed)           0.000     9.703    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_22_n_0
    SLICE_X60Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.253 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_11/CO[3]
                         net (fo=11, routed)          0.983    11.236    design_1_i/custom_logic/inst/mqp_top/disp/B[2]
    SLICE_X59Y72         LUT3 (Prop_lut3_I0_O)        0.124    11.360 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_27/O
                         net (fo=1, routed)           0.000    11.360    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_27_n_0
    SLICE_X59Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.910 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_12/CO[3]
                         net (fo=12, routed)          1.010    12.920    design_1_i/custom_logic/inst/mqp_top/disp/B[1]
    SLICE_X58Y71         LUT2 (Prop_lut2_I1_O)        0.124    13.044 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_47/O
                         net (fo=1, routed)           0.000    13.044    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_47_n_0
    SLICE_X58Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.557 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.557    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29_n_0
    SLICE_X58Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.786 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_13/CO[2]
                         net (fo=2, routed)           0.456    14.242    design_1_i/custom_logic/inst/mqp_top/disp/B[0]
    SLICE_X57Y73         LUT5 (Prop_lut5_I0_O)        0.310    14.552 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5/O
                         net (fo=1, routed)           0.354    14.906    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    15.313 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000    15.313    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1_n_6
    SLICE_X55Y72         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.525     8.451    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X55Y72         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[1]/C
                         clock pessimism              0.612     9.063    
                         clock uncertainty           -0.084     8.980    
    SLICE_X55Y72         FDRE (Setup_fdre_C_D)        0.062     9.042    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[1]
  -------------------------------------------------------------------
                         required time                          9.042    
                         arrival time                         -15.313    
  -------------------------------------------------------------------
                         slack                                 -6.271    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][23]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.190ns (70.343%)  route 0.080ns (29.657%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.553    -0.626    design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_2/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X37Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][23]/Q
                         net (fo=2, routed)           0.080    -0.404    design_1_i/custom_logic/inst/mqp_top/rangefinder/product2[23]
    SLICE_X36Y83         LUT3 (Prop_lut3_I2_O)        0.049    -0.355 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult[23]_i_1/O
                         net (fo=1, routed)           0.000    -0.355    design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult[23]_i_1_n_0
    SLICE_X36Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.819    -0.866    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X36Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg[23]/C
                         clock pessimism              0.253    -0.613    
    SLICE_X36Y83         FDRE (Hold_fdre_C_D)         0.131    -0.482    design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg[23]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][23]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.897%)  route 0.080ns (30.103%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.553    -0.626    design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_2/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X37Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][23]/Q
                         net (fo=2, routed)           0.080    -0.404    design_1_i/custom_logic/inst/mqp_top/rangefinder/product2[23]
    SLICE_X36Y83         LUT3 (Prop_lut3_I0_O)        0.045    -0.359 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult[23]_i_1/O
                         net (fo=1, routed)           0.000    -0.359    design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult[23]_i_1_n_0
    SLICE_X36Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.819    -0.866    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X36Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg[23]/C
                         clock pessimism              0.253    -0.613    
    SLICE_X36Y83         FDRE (Hold_fdre_C_D)         0.121    -0.492    design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg[23]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.232ns (42.607%)  route 0.313ns (57.393%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.555    -0.624    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X49Y61         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[5]/Q
                         net (fo=8, routed)           0.150    -0.333    design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg_n_0_[5]
    SLICE_X50Y61         LUT6 (Prop_lut6_I5_O)        0.045    -0.288 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_5/O
                         net (fo=5, routed)           0.163    -0.125    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_5_n_0
    SLICE_X50Y61         LUT2 (Prop_lut2_I0_O)        0.046    -0.079 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.079    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[6]_i_1_n_0
    SLICE_X50Y61         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.820    -0.865    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X50Y61         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[6]/C
                         clock pessimism              0.502    -0.363    
    SLICE_X50Y61         FDRE (Hold_fdre_C_D)         0.133    -0.230    design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/row_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/row_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.548    -0.631    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X37Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/row_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.490 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/row_count_reg[9]/Q
                         net (fo=3, routed)           0.099    -0.390    design_1_i/custom_logic/inst/mqp_top/rangefinder/row_count_reg__0[9]
    SLICE_X36Y71         LUT6 (Prop_lut6_I5_O)        0.045    -0.345 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr1_i_3/O
                         net (fo=2, routed)           0.000    -0.345    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr1_i_3_n_0
    SLICE_X36Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/row_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.814    -0.871    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X36Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/row_count_reg[10]/C
                         clock pessimism              0.253    -0.618    
    SLICE_X36Y71         FDRE (Hold_fdre_C_D)         0.120    -0.498    design_1_i/custom_logic/inst/mqp_top/rangefinder/row_count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/raddr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.164ns (39.090%)  route 0.256ns (60.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.559    -0.620    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X38Y52         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/raddr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  design_1_i/custom_logic/inst/mqp_top/disp/raddr_reg[11]/Q
                         net (fo=27, routed)          0.256    -0.200    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addrb[11]
    RAMB36_X2Y10         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.870    -0.814    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y10         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.272    -0.542    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183    -0.359    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/line_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.810%)  route 0.232ns (62.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.566    -0.613    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X55Y73         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.472 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[5]/Q
                         net (fo=2, routed)           0.232    -0.240    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[2]
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.877    -0.807    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.253    -0.554    
    RAMB18_X3Y28         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[8])
                                                      0.155    -0.399    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/line_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.607%)  route 0.234ns (62.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.566    -0.613    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X55Y73         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.472 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[4]/Q
                         net (fo=2, routed)           0.234    -0.238    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[1]
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.877    -0.807    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.253    -0.554    
    RAMB18_X3Y28         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[1])
                                                      0.155    -0.399    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[0].b_is_even.pp_out_reg_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.256ns (79.256%)  route 0.067ns (20.744%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.555    -0.624    design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X35Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[0].b_is_even.pp_out_reg_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[0].b_is_even.pp_out_reg_reg[0][6]/Q
                         net (fo=2, routed)           0.067    -0.416    design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/L4_in[6]
    SLICE_X34Y83         LUT2 (Prop_lut2_I0_O)        0.045    -0.371 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out[0][9]_i_5/O
                         net (fo=1, routed)           0.000    -0.371    design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out[0][9]_i_5_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.301 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][9]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.301    design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/sum[0][6]
    SLICE_X34Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.820    -0.865    design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X34Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][6]/C
                         clock pessimism              0.254    -0.611    
    SLICE_X34Y83         FDRE (Hold_fdre_C_D)         0.134    -0.477    design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][6]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[0].b_is_even.pp_out_reg_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.256ns (79.256%)  route 0.067ns (20.744%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.556    -0.623    design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X35Y84         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[0].b_is_even.pp_out_reg_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[0].b_is_even.pp_out_reg_reg[0][10]/Q
                         net (fo=2, routed)           0.067    -0.415    design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/L4_in[10]
    SLICE_X34Y84         LUT2 (Prop_lut2_I0_O)        0.045    -0.370 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out[0][13]_i_5/O
                         net (fo=1, routed)           0.000    -0.370    design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out[0][13]_i_5_n_0
    SLICE_X34Y84         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.300 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][13]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.300    design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/sum[0][10]
    SLICE_X34Y84         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.821    -0.864    design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X34Y84         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][10]/C
                         clock pessimism              0.254    -0.610    
    SLICE_X34Y84         FDRE (Hold_fdre_C_D)         0.134    -0.476    design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][10]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[0].b_is_even.pp_out_reg_reg[0][14]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.256ns (79.256%)  route 0.067ns (20.744%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.556    -0.623    design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X35Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[0].b_is_even.pp_out_reg_reg[0][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[0].b_is_even.pp_out_reg_reg[0][14]/Q
                         net (fo=2, routed)           0.067    -0.415    design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/L4_in[14]
    SLICE_X34Y85         LUT2 (Prop_lut2_I0_O)        0.045    -0.370 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out[0][16]_i_4/O
                         net (fo=1, routed)           0.000    -0.370    design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out[0][16]_i_4_n_0
    SLICE_X34Y85         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.300 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][16]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.300    design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/sum[0][14]
    SLICE_X34Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.822    -0.863    design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X34Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][14]/C
                         clock pessimism              0.253    -0.610    
    SLICE_X34Y85         FDRE (Hold_fdre_C_D)         0.134    -0.476    design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][14]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.176    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100M_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y28     design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y28     design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y35     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y35     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X5Y21     design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X5Y15     design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y26     design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X5Y1      design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y10     design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y34     design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y68     design_1_i/custom_logic/inst/mqp_top/disp/SAD_diffs0_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y68     design_1_i/custom_logic/inst/mqp_top/disp/SAD_diffs0_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y68     design_1_i/custom_logic/inst/mqp_top/disp/SAD_diffs0_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y68     design_1_i/custom_logic/inst/mqp_top/disp/SAD_diffs0_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y68     design_1_i/custom_logic/inst/mqp_top/disp/SAD_diffs0_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y68     design_1_i/custom_logic/inst/mqp_top/disp/SAD_diffs0_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y68     design_1_i/custom_logic/inst/mqp_top/disp/SAD_diffs0_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y68     design_1_i/custom_logic/inst/mqp_top/disp/SAD_diffs0_reg_0_7_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y70     design_1_i/custom_logic/inst/mqp_top/disp/SAD_diffs0_reg_0_7_6_7/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y70     design_1_i/custom_logic/inst/mqp_top/disp/SAD_diffs0_reg_0_7_6_7/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y65     design_1_i/custom_logic/inst/mqp_top/disp/SAD_diffs1_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y65     design_1_i/custom_logic/inst/mqp_top/disp/SAD_diffs1_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y65     design_1_i/custom_logic/inst/mqp_top/disp/SAD_diffs1_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y65     design_1_i/custom_logic/inst/mqp_top/disp/SAD_diffs1_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y65     design_1_i/custom_logic/inst/mqp_top/disp/SAD_diffs1_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y65     design_1_i/custom_logic/inst/mqp_top/disp/SAD_diffs1_reg_0_7_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y65     design_1_i/custom_logic/inst/mqp_top/disp/SAD_diffs1_reg_0_7_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y65     design_1_i/custom_logic/inst/mqp_top/disp/SAD_diffs1_reg_0_7_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y66     design_1_i/custom_logic/inst/mqp_top/disp/SAD_diffs2_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y66     design_1_i/custom_logic/inst/mqp_top/disp/SAD_diffs2_reg_0_7_0_5/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_25M_clk_wiz_0
  To Clock:  clk_25M_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       20.905ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.197ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.905ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.490ns  (logic 7.281ns (39.378%)  route 11.209ns (60.622%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.268ns = ( 38.732 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.876    -0.736    design_1_i/custom_logic/clk_25M
    DSP48_X3Y22          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.779 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.781    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X3Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     6.299 r  design_1_i/custom_logic/p_1_out/P[13]
                         net (fo=61, routed)          4.237    10.536    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_init.ram/addrb[13]
    SLICE_X62Y91         LUT2 (Prop_lut2_I0_O)        0.124    10.660 f  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=12, routed)          6.031    16.691    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/p_1_out
    SLICE_X104Y118       LUT6 (Prop_lut6_I5_O)        0.124    16.815 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__9/O
                         net (fo=1, routed)           0.939    17.754    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/enb_array[11]
    RAMB36_X5Y25         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.805    38.732    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clkb
    RAMB36_X5Y25         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.208    
                         clock uncertainty           -0.106    39.102    
    RAMB36_X5Y25         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.659    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.659    
                         arrival time                         -17.754    
  -------------------------------------------------------------------
                         slack                                 20.905    

Slack (MET) :             21.359ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.912ns  (logic 7.281ns (40.649%)  route 10.631ns (59.351%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 38.608 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.876    -0.736    design_1_i/custom_logic/clk_25M
    DSP48_X3Y22          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.779 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.781    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X3Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     6.299 f  design_1_i/custom_logic/p_1_out/P[16]
                         net (fo=56, routed)          4.352    10.651    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/addrb[16]
    SLICE_X66Y97         LUT2 (Prop_lut2_I1_O)        0.124    10.775 f  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__1/O
                         net (fo=21, routed)          5.738    16.513    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_init.ram/p_1_out
    SLICE_X38Y132        LUT6 (Prop_lut6_I0_O)        0.124    16.637 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__49/O
                         net (fo=1, routed)           0.539    17.176    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_init.ram/enb_array[69]
    RAMB36_X2Y26         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.681    38.608    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_init.ram/clkb
    RAMB36_X2Y26         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.084    
                         clock uncertainty           -0.106    38.978    
    RAMB36_X2Y26         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.535    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.535    
                         arrival time                         -17.176    
  -------------------------------------------------------------------
                         slack                                 21.359    

Slack (MET) :             21.380ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.853ns  (logic 7.281ns (40.783%)  route 10.572ns (59.217%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 38.584 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.876    -0.736    design_1_i/custom_logic/clk_25M
    DSP48_X3Y22          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.779 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.781    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X3Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     6.299 f  design_1_i/custom_logic/p_1_out/P[14]
                         net (fo=60, routed)          5.572    11.871    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/addrb[14]
    SLICE_X66Y92         LUT2 (Prop_lut2_I1_O)        0.124    11.995 f  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__18/O
                         net (fo=14, routed)          4.373    16.369    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/p_1_out
    SLICE_X104Y45        LUT6 (Prop_lut6_I2_O)        0.124    16.493 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__53/O
                         net (fo=1, routed)           0.625    17.117    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/enb_array[25]
    RAMB36_X5Y8          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.658    38.584    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/clkb
    RAMB36_X5Y8          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    39.046    
                         clock uncertainty           -0.106    38.940    
    RAMB36_X5Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.497    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.497    
                         arrival time                         -17.117    
  -------------------------------------------------------------------
                         slack                                 21.380    

Slack (MET) :             21.673ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.737ns  (logic 7.281ns (41.051%)  route 10.456ns (58.949%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 38.747 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.876    -0.736    design_1_i/custom_logic/clk_25M
    DSP48_X3Y22          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.779 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.781    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X3Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     6.299 f  design_1_i/custom_logic/p_1_out/P[16]
                         net (fo=56, routed)          4.352    10.651    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/addrb[16]
    SLICE_X66Y97         LUT2 (Prop_lut2_I1_O)        0.124    10.775 f  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__1/O
                         net (fo=21, routed)          5.516    16.292    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/p_1_out
    SLICE_X106Y112       LUT6 (Prop_lut6_I0_O)        0.124    16.416 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__1/O
                         net (fo=1, routed)           0.585    17.000    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/enb_array[6]
    RAMB36_X5Y22         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.820    38.747    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clkb
    RAMB36_X5Y22         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.223    
                         clock uncertainty           -0.106    39.117    
    RAMB36_X5Y22         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.674    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.674    
                         arrival time                         -17.000    
  -------------------------------------------------------------------
                         slack                                 21.673    

Slack (MET) :             21.755ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.657ns  (logic 7.281ns (41.236%)  route 10.376ns (58.764%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 38.749 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.876    -0.736    design_1_i/custom_logic/clk_25M
    DSP48_X3Y22          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.779 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.781    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X3Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     6.299 f  design_1_i/custom_logic/p_1_out/P[16]
                         net (fo=56, routed)          4.352    10.651    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/addrb[16]
    SLICE_X66Y97         LUT2 (Prop_lut2_I1_O)        0.124    10.775 f  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__1/O
                         net (fo=21, routed)          5.437    16.212    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/p_1_out
    SLICE_X106Y107       LUT6 (Prop_lut6_I0_O)        0.124    16.336 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__0/O
                         net (fo=1, routed)           0.585    16.921    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/enb_array[2]
    RAMB36_X5Y21         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.822    38.749    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB36_X5Y21         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.225    
                         clock uncertainty           -0.106    39.119    
    RAMB36_X5Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.676    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.676    
                         arrival time                         -16.921    
  -------------------------------------------------------------------
                         slack                                 21.755    

Slack (MET) :             21.764ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.627ns  (logic 7.281ns (41.306%)  route 10.346ns (58.694%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.272ns = ( 38.728 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.876    -0.736    design_1_i/custom_logic/clk_25M
    DSP48_X3Y22          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.779 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.781    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X3Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     6.299 r  design_1_i/custom_logic/p_1_out/P[13]
                         net (fo=61, routed)          4.237    10.536    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_init.ram/addrb[13]
    SLICE_X62Y91         LUT2 (Prop_lut2_I0_O)        0.124    10.660 f  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=12, routed)          5.001    15.661    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/p_1_out
    SLICE_X90Y118        LUT6 (Prop_lut6_I3_O)        0.124    15.785 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__23/O
                         net (fo=1, routed)           1.106    16.891    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/enb_array[15]
    RAMB36_X4Y25         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.801    38.728    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clkb
    RAMB36_X4Y25         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.204    
                         clock uncertainty           -0.106    39.098    
    RAMB36_X4Y25         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.655    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.655    
                         arrival time                         -16.891    
  -------------------------------------------------------------------
                         slack                                 21.764    

Slack (MET) :             21.820ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.406ns  (logic 7.281ns (41.831%)  route 10.125ns (58.169%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 38.577 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.876    -0.736    design_1_i/custom_logic/clk_25M
    DSP48_X3Y22          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.779 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.781    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X3Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     6.299 f  design_1_i/custom_logic/p_1_out/P[14]
                         net (fo=60, routed)          5.572    11.871    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/addrb[14]
    SLICE_X66Y92         LUT2 (Prop_lut2_I1_O)        0.124    11.995 f  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__18/O
                         net (fo=14, routed)          3.853    15.848    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/p_1_out
    SLICE_X90Y45         LUT6 (Prop_lut6_I2_O)        0.124    15.972 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__28/O
                         net (fo=1, routed)           0.698    16.670    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/enb_array[24]
    RAMB36_X4Y7          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.651    38.577    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/clkb
    RAMB36_X4Y7          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    39.039    
                         clock uncertainty           -0.106    38.933    
    RAMB36_X4Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.490    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.490    
                         arrival time                         -16.670    
  -------------------------------------------------------------------
                         slack                                 21.820    

Slack (MET) :             21.932ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.469ns  (logic 7.281ns (41.680%)  route 10.188ns (58.320%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 38.738 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.876    -0.736    design_1_i/custom_logic/clk_25M
    DSP48_X3Y22          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.779 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.781    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X3Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     6.299 f  design_1_i/custom_logic/p_1_out/P[16]
                         net (fo=56, routed)          4.352    10.651    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/addrb[16]
    SLICE_X66Y97         LUT2 (Prop_lut2_I1_O)        0.124    10.775 f  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__1/O
                         net (fo=21, routed)          5.249    16.024    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/p_1_out
    SLICE_X106Y122       LUT6 (Prop_lut6_I0_O)        0.124    16.148 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2/O
                         net (fo=1, routed)           0.585    16.733    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/enb_array[14]
    RAMB36_X5Y24         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.811    38.738    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clkb
    RAMB36_X5Y24         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.214    
                         clock uncertainty           -0.106    39.108    
    RAMB36_X5Y24         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.665    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.665    
                         arrival time                         -16.733    
  -------------------------------------------------------------------
                         slack                                 21.932    

Slack (MET) :             21.961ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.373ns  (logic 7.281ns (41.909%)  route 10.092ns (58.091%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 38.571 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.876    -0.736    design_1_i/custom_logic/clk_25M
    DSP48_X3Y22          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.779 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.781    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X3Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     6.299 f  design_1_i/custom_logic/p_1_out/P[18]
                         net (fo=46, routed)          4.437    10.736    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/addrb[18]
    SLICE_X62Y88         LUT2 (Prop_lut2_I0_O)        0.124    10.860 f  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__0/O
                         net (fo=15, routed)          5.160    16.020    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/p_1_out
    SLICE_X90Y54         LUT6 (Prop_lut6_I1_O)        0.124    16.144 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__32/O
                         net (fo=1, routed)           0.493    16.637    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/enb_array[23]
    RAMB36_X4Y10         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.645    38.571    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/clkb
    RAMB36_X4Y10         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.576    39.148    
                         clock uncertainty           -0.106    39.041    
    RAMB36_X4Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.598    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.598    
                         arrival time                         -16.637    
  -------------------------------------------------------------------
                         slack                                 21.961    

Slack (MET) :             21.999ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.278ns  (logic 7.281ns (42.140%)  route 9.997ns (57.860%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 38.614 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.876    -0.736    design_1_i/custom_logic/clk_25M
    DSP48_X3Y22          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.779 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.781    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X3Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     6.299 f  design_1_i/custom_logic/p_1_out/P[16]
                         net (fo=56, routed)          4.352    10.651    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/addrb[16]
    SLICE_X66Y97         LUT2 (Prop_lut2_I1_O)        0.124    10.775 f  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__1/O
                         net (fo=21, routed)          5.104    15.879    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_init.ram/p_1_out
    SLICE_X38Y137        LUT6 (Prop_lut6_I0_O)        0.124    16.003 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__43/O
                         net (fo=1, routed)           0.539    16.542    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_init.ram/enb_array[68]
    RAMB36_X2Y27         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.687    38.614    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_init.ram/clkb
    RAMB36_X2Y27         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.090    
                         clock uncertainty           -0.106    38.984    
    RAMB36_X2Y27         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.541    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.541    
                         arrival time                         -16.542    
  -------------------------------------------------------------------
                         slack                                 21.999    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.577    -0.602    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X58Y88         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y88         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.116    -0.321    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X59Y88         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.847    -0.838    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X59Y88         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.249    -0.589    
    SLICE_X59Y88         FDRE (Hold_fdre_C_D)         0.070    -0.519    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.577    -0.602    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X58Y88         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y88         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.116    -0.321    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X59Y88         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.847    -0.838    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X59Y88         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.249    -0.589    
    SLICE_X59Y88         FDRE (Hold_fdre_C_D)         0.066    -0.523    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.577    -0.602    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X58Y88         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y88         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=1, routed)           0.112    -0.326    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X58Y88         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.847    -0.838    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X58Y88         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.236    -0.602    
    SLICE_X58Y88         FDRE (Hold_fdre_C_D)         0.059    -0.543    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.543    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.106%)  route 0.128ns (43.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.577    -0.602    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X66Y85         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/Q
                         net (fo=11, routed)          0.128    -0.309    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[5]
    SLICE_X66Y85         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.845    -0.840    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X66Y85         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
                         clock pessimism              0.238    -0.602    
    SLICE_X66Y85         FDRE (Hold_fdre_C_D)         0.052    -0.550    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/VS_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.308%)  route 0.191ns (50.692%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.580    -0.599    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X65Y58         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[10]/Q
                         net (fo=7, routed)           0.191    -0.266    design_1_i/custom_logic/inst/mqp_top/vga_controller/vcount[10]
    SLICE_X67Y58         LUT6 (Prop_lut6_I4_O)        0.045    -0.221 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/VS_i_1/O
                         net (fo=1, routed)           0.000    -0.221    design_1_i/custom_logic/inst/mqp_top/vga_controller/VS_i_1_n_0
    SLICE_X67Y58         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/VS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.849    -0.836    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X67Y58         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/VS_reg/C
                         clock pessimism              0.253    -0.583    
    SLICE_X67Y58         FDRE (Hold_fdre_C_D)         0.091    -0.492    design_1_i/custom_logic/inst/mqp_top/vga_controller/VS_reg
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.580    -0.599    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X67Y57         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.458 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[0]/Q
                         net (fo=10, routed)          0.180    -0.277    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[0]
    SLICE_X67Y57         LUT1 (Prop_lut1_I0_O)        0.045    -0.232 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/p_1_out_i_12/O
                         net (fo=2, routed)           0.000    -0.232    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]_0[0]
    SLICE_X67Y57         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.849    -0.836    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X67Y57         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[0]/C
                         clock pessimism              0.237    -0.599    
    SLICE_X67Y57         FDRE (Hold_fdre_C_D)         0.091    -0.508    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/blank_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.209ns (51.245%)  route 0.199ns (48.755%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.580    -0.599    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X62Y57         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y57         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/Q
                         net (fo=8, routed)           0.199    -0.236    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[10]
    SLICE_X64Y58         LUT6 (Prop_lut6_I1_O)        0.045    -0.191 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/blank_i_1/O
                         net (fo=1, routed)           0.000    -0.191    design_1_i/custom_logic/inst/mqp_top/vga_controller/blank_i_1_n_0
    SLICE_X64Y58         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/blank_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.849    -0.836    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X64Y58         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/blank_reg/C
                         clock pessimism              0.272    -0.564    
    SLICE_X64Y58         FDRE (Hold_fdre_C_D)         0.091    -0.473    design_1_i/custom_logic/inst/mqp_top/vga_controller/blank_reg
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.186ns (46.674%)  route 0.213ns (53.326%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.580    -0.599    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X67Y57         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[0]/Q
                         net (fo=10, routed)          0.213    -0.245    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[0]
    SLICE_X65Y57         LUT3 (Prop_lut3_I2_O)        0.045    -0.200 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/p_1_out_i_10/O
                         net (fo=2, routed)           0.000    -0.200    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]_0[2]
    SLICE_X65Y57         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.849    -0.836    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X65Y57         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[2]/C
                         clock pessimism              0.253    -0.583    
    SLICE_X65Y57         FDRE (Hold_fdre_C_D)         0.091    -0.492    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.186ns (44.865%)  route 0.229ns (55.135%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.580    -0.599    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X63Y57         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[4]/Q
                         net (fo=12, routed)          0.101    -0.357    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[4]
    SLICE_X62Y57         LUT4 (Prop_lut4_I1_O)        0.045    -0.312 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/p_1_out_i_6/O
                         net (fo=2, routed)           0.128    -0.184    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]_0[6]
    SLICE_X62Y57         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.849    -0.836    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X62Y57         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[6]/C
                         clock pessimism              0.250    -0.586    
    SLICE_X62Y57         FDRE (Hold_fdre_C_D)         0.052    -0.534    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.534    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.164ns (39.963%)  route 0.246ns (60.037%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.579    -0.600    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X66Y88         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y88         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=11, routed)          0.246    -0.189    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[3]
    SLICE_X66Y88         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.848    -0.837    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X66Y88         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism              0.237    -0.600    
    SLICE_X66Y88         FDRE (Hold_fdre_C_D)         0.059    -0.541    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.541    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.351    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25M_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X5Y21     design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X5Y15     design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X3Y26     design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X5Y9      design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X4Y18     design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y16     design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X4Y11     design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X5Y16     design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X3Y16     design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X3Y17     design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X67Y58     design_1_i/custom_logic/inst/mqp_top/vga_controller/VS_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y58     design_1_i/custom_logic/inst/mqp_top/vga_controller/blank_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X67Y57     design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y57     design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y58     design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y57     design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y57     design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y57     design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y57     design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y57     design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y55     design_1_i/custom_logic/inst/mqp_top/vga_controller/HS_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y55     design_1_i/custom_logic/inst/mqp_top/vga_controller/HS_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X67Y58     design_1_i/custom_logic/inst/mqp_top/vga_controller/VS_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y58     design_1_i/custom_logic/inst/mqp_top/vga_controller/blank_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X67Y57     design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y57     design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y58     design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y57     design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y57     design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y57     design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       39.564ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       20.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             39.564ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0 rise@41.667ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.802ns  (logic 0.642ns (35.630%)  route 1.160ns (64.370%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 40.280 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.866    -0.746    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y59        FDRE (Prop_fdre_C_Q)         0.518    -0.228 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/Q
                         net (fo=5, routed)           0.818     0.591    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[1]
    SLICE_X112Y59        LUT5 (Prop_lut5_I4_O)        0.124     0.715 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.341     1.056    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X112Y60        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.687    40.280    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y60        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                         clock pessimism              0.616    40.896    
                         clock uncertainty           -0.107    40.789    
    SLICE_X112Y60        FDRE (Setup_fdre_C_CE)      -0.169    40.620    design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]
  -------------------------------------------------------------------
                         required time                         40.620    
                         arrival time                          -1.056    
  -------------------------------------------------------------------
                         slack                                 39.564    

Slack (MET) :             39.688ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0 rise@41.667ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.678ns  (logic 0.642ns (38.260%)  route 1.036ns (61.740%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 40.280 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.866    -0.746    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y60        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y60        FDRE (Prop_fdre_C_Q)         0.518    -0.228 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/Q
                         net (fo=6, routed)           0.834     0.607    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[0]
    SLICE_X112Y59        LUT5 (Prop_lut5_I2_O)        0.124     0.731 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.202     0.932    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.687    40.280    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                         clock pessimism              0.616    40.896    
                         clock uncertainty           -0.107    40.789    
    SLICE_X112Y59        FDRE (Setup_fdre_C_CE)      -0.169    40.620    design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]
  -------------------------------------------------------------------
                         required time                         40.620    
                         arrival time                          -0.932    
  -------------------------------------------------------------------
                         slack                                 39.688    

Slack (MET) :             39.688ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0 rise@41.667ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.678ns  (logic 0.642ns (38.260%)  route 1.036ns (61.740%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 40.280 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.866    -0.746    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y60        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y60        FDRE (Prop_fdre_C_Q)         0.518    -0.228 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/Q
                         net (fo=6, routed)           0.834     0.607    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[0]
    SLICE_X112Y59        LUT5 (Prop_lut5_I2_O)        0.124     0.731 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.202     0.932    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.687    40.280    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
                         clock pessimism              0.616    40.896    
                         clock uncertainty           -0.107    40.789    
    SLICE_X112Y59        FDRE (Setup_fdre_C_CE)      -0.169    40.620    design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]
  -------------------------------------------------------------------
                         required time                         40.620    
                         arrival time                          -0.932    
  -------------------------------------------------------------------
                         slack                                 39.688    

Slack (MET) :             39.688ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0 rise@41.667ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.678ns  (logic 0.642ns (38.260%)  route 1.036ns (61.740%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 40.280 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.866    -0.746    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y60        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y60        FDRE (Prop_fdre_C_Q)         0.518    -0.228 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/Q
                         net (fo=6, routed)           0.834     0.607    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[0]
    SLICE_X112Y59        LUT5 (Prop_lut5_I2_O)        0.124     0.731 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.202     0.932    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.687    40.280    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
                         clock pessimism              0.616    40.896    
                         clock uncertainty           -0.107    40.789    
    SLICE_X112Y59        FDRE (Setup_fdre_C_CE)      -0.169    40.620    design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]
  -------------------------------------------------------------------
                         required time                         40.620    
                         arrival time                          -0.932    
  -------------------------------------------------------------------
                         slack                                 39.688    

Slack (MET) :             39.688ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0 rise@41.667ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.678ns  (logic 0.642ns (38.260%)  route 1.036ns (61.740%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 40.280 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.866    -0.746    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y60        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y60        FDRE (Prop_fdre_C_Q)         0.518    -0.228 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/Q
                         net (fo=6, routed)           0.834     0.607    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[0]
    SLICE_X112Y59        LUT5 (Prop_lut5_I2_O)        0.124     0.731 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.202     0.932    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.687    40.280    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                         clock pessimism              0.616    40.896    
                         clock uncertainty           -0.107    40.789    
    SLICE_X112Y59        FDRE (Setup_fdre_C_CE)      -0.169    40.620    design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]
  -------------------------------------------------------------------
                         required time                         40.620    
                         arrival time                          -0.932    
  -------------------------------------------------------------------
                         slack                                 39.688    

Slack (MET) :             40.167ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0 rise@41.667ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.510ns  (logic 0.807ns (53.433%)  route 0.703ns (46.567%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 40.280 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.866    -0.746    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y59        FDRE (Prop_fdre_C_Q)         0.478    -0.268 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/Q
                         net (fo=3, routed)           0.703     0.436    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[4]
    SLICE_X112Y59        LUT5 (Prop_lut5_I4_O)        0.329     0.765 r  design_1_i/custom_logic/inst/mqp_top/init_count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.765    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[4]
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.687    40.280    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                         clock pessimism              0.641    40.921    
                         clock uncertainty           -0.107    40.814    
    SLICE_X112Y59        FDRE (Setup_fdre_C_D)        0.118    40.932    design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]
  -------------------------------------------------------------------
                         required time                         40.932    
                         arrival time                          -0.765    
  -------------------------------------------------------------------
                         slack                                 40.167    

Slack (MET) :             40.335ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0 rise@41.667ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.306ns  (logic 0.642ns (49.158%)  route 0.664ns (50.842%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 40.280 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.866    -0.746    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y59        FDRE (Prop_fdre_C_Q)         0.518    -0.228 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/Q
                         net (fo=4, routed)           0.664     0.436    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[3]
    SLICE_X112Y59        LUT4 (Prop_lut4_I3_O)        0.124     0.560 r  design_1_i/custom_logic/inst/mqp_top/init_count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.560    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[3]
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.687    40.280    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
                         clock pessimism              0.641    40.921    
                         clock uncertainty           -0.107    40.814    
    SLICE_X112Y59        FDRE (Setup_fdre_C_D)        0.081    40.895    design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]
  -------------------------------------------------------------------
                         required time                         40.895    
                         arrival time                          -0.560    
  -------------------------------------------------------------------
                         slack                                 40.335    

Slack (MET) :             40.343ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0 rise@41.667ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.268ns  (logic 0.642ns (50.613%)  route 0.626ns (49.387%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 40.280 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.866    -0.746    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y60        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y60        FDRE (Prop_fdre_C_Q)         0.518    -0.228 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/Q
                         net (fo=6, routed)           0.626     0.399    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[0]
    SLICE_X112Y59        LUT2 (Prop_lut2_I0_O)        0.124     0.523 r  design_1_i/custom_logic/inst/mqp_top/init_count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.523    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[1]
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.687    40.280    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                         clock pessimism              0.616    40.896    
                         clock uncertainty           -0.107    40.789    
    SLICE_X112Y59        FDRE (Setup_fdre_C_D)        0.077    40.866    design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]
  -------------------------------------------------------------------
                         required time                         40.866    
                         arrival time                          -0.523    
  -------------------------------------------------------------------
                         slack                                 40.343    

Slack (MET) :             40.358ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0 rise@41.667ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.294ns  (logic 0.668ns (51.605%)  route 0.626ns (48.395%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 40.280 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.866    -0.746    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y60        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y60        FDRE (Prop_fdre_C_Q)         0.518    -0.228 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/Q
                         net (fo=6, routed)           0.626     0.399    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[0]
    SLICE_X112Y59        LUT3 (Prop_lut3_I0_O)        0.150     0.549 r  design_1_i/custom_logic/inst/mqp_top/init_count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.549    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[2]
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.687    40.280    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
                         clock pessimism              0.616    40.896    
                         clock uncertainty           -0.107    40.789    
    SLICE_X112Y59        FDRE (Setup_fdre_C_D)        0.118    40.907    design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]
  -------------------------------------------------------------------
                         required time                         40.907    
                         arrival time                          -0.549    
  -------------------------------------------------------------------
                         slack                                 40.358    

Slack (MET) :             40.449ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0 rise@41.667ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.187ns  (logic 0.642ns (54.069%)  route 0.545ns (45.931%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 40.280 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.866    -0.746    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y60        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y60        FDRE (Prop_fdre_C_Q)         0.518    -0.228 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/Q
                         net (fo=6, routed)           0.545     0.318    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[0]
    SLICE_X112Y60        LUT1 (Prop_lut1_I0_O)        0.124     0.442 r  design_1_i/custom_logic/inst/mqp_top/init_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.442    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[0]
    SLICE_X112Y60        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.687    40.280    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y60        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                         clock pessimism              0.641    40.921    
                         clock uncertainty           -0.107    40.814    
    SLICE_X112Y60        FDRE (Setup_fdre_C_D)        0.077    40.891    design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]
  -------------------------------------------------------------------
                         required time                         40.891    
                         arrival time                          -0.442    
  -------------------------------------------------------------------
                         slack                                 40.449    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.637    -0.542    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y59        FDRE (Prop_fdre_C_Q)         0.164    -0.378 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/Q
                         net (fo=5, routed)           0.186    -0.191    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[1]
    SLICE_X112Y59        LUT3 (Prop_lut3_I1_O)        0.043    -0.148 r  design_1_i/custom_logic/inst/mqp_top/init_count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.148    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[2]
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.909    -0.776    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
                         clock pessimism              0.234    -0.542    
    SLICE_X112Y59        FDRE (Hold_fdre_C_D)         0.131    -0.411    design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.637    -0.542    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y59        FDRE (Prop_fdre_C_Q)         0.164    -0.378 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/Q
                         net (fo=5, routed)           0.186    -0.191    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[1]
    SLICE_X112Y59        LUT5 (Prop_lut5_I2_O)        0.043    -0.148 r  design_1_i/custom_logic/inst/mqp_top/init_count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.148    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[4]
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.909    -0.776    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                         clock pessimism              0.234    -0.542    
    SLICE_X112Y59        FDRE (Hold_fdre_C_D)         0.131    -0.411    design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.637    -0.542    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y59        FDRE (Prop_fdre_C_Q)         0.164    -0.378 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/Q
                         net (fo=5, routed)           0.186    -0.191    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[1]
    SLICE_X112Y59        LUT4 (Prop_lut4_I0_O)        0.045    -0.146 r  design_1_i/custom_logic/inst/mqp_top/init_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.146    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[3]
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.909    -0.776    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
                         clock pessimism              0.234    -0.542    
    SLICE_X112Y59        FDRE (Hold_fdre_C_D)         0.121    -0.421    design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.637    -0.542    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y59        FDRE (Prop_fdre_C_Q)         0.164    -0.378 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/Q
                         net (fo=5, routed)           0.186    -0.191    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[1]
    SLICE_X112Y59        LUT2 (Prop_lut2_I1_O)        0.045    -0.146 r  design_1_i/custom_logic/inst/mqp_top/init_count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.146    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[1]
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.909    -0.776    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                         clock pessimism              0.234    -0.542    
    SLICE_X112Y59        FDRE (Hold_fdre_C_D)         0.120    -0.422    design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.728%)  route 0.187ns (47.272%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y60        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y60        FDRE (Prop_fdre_C_Q)         0.164    -0.379 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/Q
                         net (fo=6, routed)           0.187    -0.191    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[0]
    SLICE_X112Y60        LUT1 (Prop_lut1_I0_O)        0.045    -0.146 r  design_1_i/custom_logic/inst/mqp_top/init_count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.146    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[0]
    SLICE_X112Y60        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y60        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                         clock pessimism              0.234    -0.543    
    SLICE_X112Y60        FDRE (Hold_fdre_C_D)         0.120    -0.423    design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.247ns (56.535%)  route 0.190ns (43.465%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.637    -0.542    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y59        FDRE (Prop_fdre_C_Q)         0.148    -0.394 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/Q
                         net (fo=3, routed)           0.122    -0.271    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[4]
    SLICE_X112Y59        LUT5 (Prop_lut5_I1_O)        0.099    -0.172 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.068    -0.105    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.909    -0.776    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                         clock pessimism              0.234    -0.542    
    SLICE_X112Y59        FDRE (Hold_fdre_C_CE)       -0.016    -0.558    design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.558    
                         arrival time                          -0.105    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.247ns (56.535%)  route 0.190ns (43.465%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.637    -0.542    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y59        FDRE (Prop_fdre_C_Q)         0.148    -0.394 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/Q
                         net (fo=3, routed)           0.122    -0.271    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[4]
    SLICE_X112Y59        LUT5 (Prop_lut5_I1_O)        0.099    -0.172 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.068    -0.105    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.909    -0.776    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
                         clock pessimism              0.234    -0.542    
    SLICE_X112Y59        FDRE (Hold_fdre_C_CE)       -0.016    -0.558    design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.558    
                         arrival time                          -0.105    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.247ns (56.535%)  route 0.190ns (43.465%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.637    -0.542    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y59        FDRE (Prop_fdre_C_Q)         0.148    -0.394 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/Q
                         net (fo=3, routed)           0.122    -0.271    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[4]
    SLICE_X112Y59        LUT5 (Prop_lut5_I1_O)        0.099    -0.172 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.068    -0.105    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.909    -0.776    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
                         clock pessimism              0.234    -0.542    
    SLICE_X112Y59        FDRE (Hold_fdre_C_CE)       -0.016    -0.558    design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.558    
                         arrival time                          -0.105    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.247ns (56.535%)  route 0.190ns (43.465%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.637    -0.542    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y59        FDRE (Prop_fdre_C_Q)         0.148    -0.394 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/Q
                         net (fo=3, routed)           0.122    -0.271    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[4]
    SLICE_X112Y59        LUT5 (Prop_lut5_I1_O)        0.099    -0.172 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.068    -0.105    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.909    -0.776    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                         clock pessimism              0.234    -0.542    
    SLICE_X112Y59        FDRE (Hold_fdre_C_CE)       -0.016    -0.558    design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.558    
                         arrival time                          -0.105    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.247ns (50.227%)  route 0.245ns (49.773%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.637    -0.542    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y59        FDRE (Prop_fdre_C_Q)         0.148    -0.394 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/Q
                         net (fo=3, routed)           0.122    -0.271    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[4]
    SLICE_X112Y59        LUT5 (Prop_lut5_I1_O)        0.099    -0.172 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.122    -0.050    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X112Y60        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y60        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                         clock pessimism              0.250    -0.527    
    SLICE_X112Y60        FDRE (Hold_fdre_C_CE)       -0.016    -0.543    design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.543    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  0.493    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_wiz_0
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         41.667      39.511     BUFGCTRL_X0Y1    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         41.667      40.418     MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X112Y60    design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X112Y59    design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X112Y59    design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X112Y59    design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X112Y59    design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       41.667      171.693    MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y59    design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y59    design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y59    design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y59    design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y60    design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y60    design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y59    design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y59    design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y59    design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y59    design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y60    design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y59    design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y59    design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y59    design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y59    design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y60    design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y59    design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y59    design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y59    design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y59    design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_clk_wiz_0
  To Clock:  clk_out4_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      182.729ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.200ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             182.729ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0 rise@200.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.701ns  (logic 7.489ns (44.841%)  route 9.212ns (55.159%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.658    -0.954    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X36Y16         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDRE (Prop_fdre_C_Q)         0.518    -0.436 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.828     0.392    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[8]
    SLICE_X37Y17         LUT1 (Prop_lut1_I0_O)        0.124     0.516 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.516    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.048 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.048    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.382 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.572     1.954    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X2Y6           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.169 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.171    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518     7.689 f  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[15]
                         net (fo=1, routed)           0.983     8.673    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_90
    SLICE_X35Y18         LUT2 (Prop_lut2_I0_O)        0.124     8.797 f  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_2/O
                         net (fo=54, routed)          6.386    15.182    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[3]
    SLICE_X106Y2         LUT6 (Prop_lut6_I1_O)        0.124    15.306 r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__20/O
                         net (fo=1, routed)           0.441    15.748    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y0          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.660   198.586    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y0          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.062    
                         clock uncertainty           -0.142   198.920    
    RAMB36_X5Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.477    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.477    
                         arrival time                         -15.748    
  -------------------------------------------------------------------
                         slack                                182.729    

Slack (MET) :             182.782ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0 rise@200.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.643ns  (logic 7.692ns (46.217%)  route 8.951ns (53.783%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 198.581 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.658    -0.954    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X36Y16         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDRE (Prop_fdre_C_Q)         0.518    -0.436 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.828     0.392    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[8]
    SLICE_X37Y17         LUT1 (Prop_lut1_I0_O)        0.124     0.516 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.516    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.048 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.048    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.382 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.572     1.954    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X2Y6           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.169 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.171    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.689 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[13]
                         net (fo=1, routed)           0.592     8.282    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_92
    SLICE_X35Y18         LUT2 (Prop_lut2_I0_O)        0.119     8.401 r  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_4/O
                         net (fo=54, routed)          6.516    14.916    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X106Y12        LUT6 (Prop_lut6_I2_O)        0.332    15.248 r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__18/O
                         net (fo=1, routed)           0.441    15.690    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y2          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.655   198.581    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y2          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.057    
                         clock uncertainty           -0.142   198.915    
    RAMB36_X5Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.472    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.472    
                         arrival time                         -15.690    
  -------------------------------------------------------------------
                         slack                                182.782    

Slack (MET) :             182.859ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0 rise@200.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.569ns  (logic 7.489ns (45.199%)  route 9.080ns (54.801%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.658    -0.954    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X36Y16         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDRE (Prop_fdre_C_Q)         0.518    -0.436 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.828     0.392    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[8]
    SLICE_X37Y17         LUT1 (Prop_lut1_I0_O)        0.124     0.516 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.516    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.048 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.048    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.382 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.572     1.954    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X2Y6           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.169 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.171    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518     7.689 f  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[15]
                         net (fo=1, routed)           0.983     8.673    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_90
    SLICE_X35Y18         LUT2 (Prop_lut2_I0_O)        0.124     8.797 f  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_2/O
                         net (fo=54, routed)          6.253    15.050    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/addra[15]
    SLICE_X106Y7         LUT6 (Prop_lut6_I1_O)        0.124    15.174 r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=1, routed)           0.441    15.616    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/ena_array[23]
    RAMB36_X5Y1          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.658   198.584    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y1          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.060    
                         clock uncertainty           -0.142   198.918    
    RAMB36_X5Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.475    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.475    
                         arrival time                         -15.616    
  -------------------------------------------------------------------
                         slack                                182.859    

Slack (MET) :             182.982ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0 rise@200.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.443ns  (logic 7.719ns (46.945%)  route 8.724ns (53.055%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 198.580 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.658    -0.954    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X36Y16         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDRE (Prop_fdre_C_Q)         0.518    -0.436 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.828     0.392    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[8]
    SLICE_X37Y17         LUT1 (Prop_lut1_I0_O)        0.124     0.516 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.516    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.048 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.048    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.382 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.572     1.954    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X2Y6           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.169 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.171    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518     7.689 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[12]
                         net (fo=1, routed)           0.993     8.683    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_93
    SLICE_X35Y18         LUT2 (Prop_lut2_I0_O)        0.152     8.835 r  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_5/O
                         net (fo=54, routed)          5.777    14.611    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X104Y32        LUT6 (Prop_lut6_I3_O)        0.326    14.937 r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__24/O
                         net (fo=1, routed)           0.552    15.489    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y6          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.654   198.580    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y6          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.056    
                         clock uncertainty           -0.142   198.914    
    RAMB36_X5Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.471    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.471    
                         arrival time                         -15.489    
  -------------------------------------------------------------------
                         slack                                182.982    

Slack (MET) :             183.111ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0 rise@200.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.308ns  (logic 7.692ns (47.166%)  route 8.616ns (52.834%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 198.575 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.658    -0.954    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X36Y16         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDRE (Prop_fdre_C_Q)         0.518    -0.436 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.828     0.392    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[8]
    SLICE_X37Y17         LUT1 (Prop_lut1_I0_O)        0.124     0.516 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.516    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.048 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.048    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.382 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.572     1.954    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X2Y6           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.169 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.171    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.689 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[13]
                         net (fo=1, routed)           0.592     8.282    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_92
    SLICE_X35Y18         LUT2 (Prop_lut2_I0_O)        0.119     8.401 r  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_4/O
                         net (fo=54, routed)          6.181    14.581    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X106Y17        LUT6 (Prop_lut6_I2_O)        0.332    14.913 r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__21/O
                         net (fo=1, routed)           0.441    15.355    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y3          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.649   198.575    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y3          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.051    
                         clock uncertainty           -0.142   198.909    
    RAMB36_X5Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.466    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.466    
                         arrival time                         -15.355    
  -------------------------------------------------------------------
                         slack                                183.111    

Slack (MET) :             183.677ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0 rise@200.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.749ns  (logic 7.692ns (48.840%)  route 8.057ns (51.160%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 198.582 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.658    -0.954    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X36Y16         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDRE (Prop_fdre_C_Q)         0.518    -0.436 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.828     0.392    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[8]
    SLICE_X37Y17         LUT1 (Prop_lut1_I0_O)        0.124     0.516 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.516    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.048 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.048    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.382 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.572     1.954    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X2Y6           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.169 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.171    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.689 f  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[13]
                         net (fo=1, routed)           0.592     8.282    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_92
    SLICE_X35Y18         LUT2 (Prop_lut2_I0_O)        0.119     8.401 f  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_4/O
                         net (fo=54, routed)          5.721    14.121    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X90Y2          LUT6 (Prop_lut6_I0_O)        0.332    14.453 r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__16/O
                         net (fo=1, routed)           0.343    14.796    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X4Y0          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.656   198.582    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y0          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.058    
                         clock uncertainty           -0.142   198.916    
    RAMB36_X4Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.473    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.473    
                         arrival time                         -14.796    
  -------------------------------------------------------------------
                         slack                                183.677    

Slack (MET) :             183.750ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0 rise@200.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.675ns  (logic 7.489ns (47.777%)  route 8.186ns (52.223%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 198.580 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.658    -0.954    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X36Y16         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDRE (Prop_fdre_C_Q)         0.518    -0.436 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.828     0.392    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[8]
    SLICE_X37Y17         LUT1 (Prop_lut1_I0_O)        0.124     0.516 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.516    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.048 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.048    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.382 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.572     1.954    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X2Y6           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.169 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.171    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518     7.689 f  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[15]
                         net (fo=1, routed)           0.983     8.673    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_90
    SLICE_X35Y18         LUT2 (Prop_lut2_I0_O)        0.124     8.797 f  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_2/O
                         net (fo=54, routed)          5.458    14.255    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[3]
    SLICE_X90Y7          LUT6 (Prop_lut6_I4_O)        0.124    14.379 r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__19/O
                         net (fo=1, routed)           0.343    14.721    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X4Y1          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.654   198.580    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y1          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.056    
                         clock uncertainty           -0.142   198.914    
    RAMB36_X4Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.471    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.471    
                         arrival time                         -14.721    
  -------------------------------------------------------------------
                         slack                                183.750    

Slack (MET) :             183.790ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0 rise@200.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.631ns  (logic 7.692ns (49.208%)  route 7.939ns (50.792%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 198.577 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.658    -0.954    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X36Y16         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDRE (Prop_fdre_C_Q)         0.518    -0.436 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.828     0.392    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[8]
    SLICE_X37Y17         LUT1 (Prop_lut1_I0_O)        0.124     0.516 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.516    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.048 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.048    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.382 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.572     1.954    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X2Y6           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.169 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.171    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.689 f  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[13]
                         net (fo=1, routed)           0.592     8.282    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_92
    SLICE_X35Y18         LUT2 (Prop_lut2_I0_O)        0.119     8.401 f  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_4/O
                         net (fo=54, routed)          5.603    14.003    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X90Y12         LUT6 (Prop_lut6_I1_O)        0.332    14.335 r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__15/O
                         net (fo=1, routed)           0.343    14.678    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X4Y2          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.651   198.577    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y2          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.053    
                         clock uncertainty           -0.142   198.911    
    RAMB36_X4Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.468    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.468    
                         arrival time                         -14.678    
  -------------------------------------------------------------------
                         slack                                183.790    

Slack (MET) :             183.973ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0 rise@200.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.443ns  (logic 7.692ns (49.811%)  route 7.751ns (50.189%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 198.571 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.658    -0.954    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X36Y16         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDRE (Prop_fdre_C_Q)         0.518    -0.436 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.828     0.392    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[8]
    SLICE_X37Y17         LUT1 (Prop_lut1_I0_O)        0.124     0.516 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.516    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.048 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.048    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.382 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.572     1.954    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X2Y6           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.169 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.171    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.689 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[13]
                         net (fo=1, routed)           0.592     8.282    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_92
    SLICE_X35Y18         LUT2 (Prop_lut2_I0_O)        0.119     8.401 r  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_4/O
                         net (fo=54, routed)          5.414    13.814    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X90Y17         LUT6 (Prop_lut6_I2_O)        0.332    14.146 r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__17/O
                         net (fo=1, routed)           0.343    14.489    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X4Y3          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.645   198.571    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y3          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.047    
                         clock uncertainty           -0.142   198.905    
    RAMB36_X4Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.462    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.462    
                         arrival time                         -14.489    
  -------------------------------------------------------------------
                         slack                                183.973    

Slack (MET) :             184.496ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0 rise@200.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.914ns  (logic 7.692ns (51.577%)  route 7.222ns (48.423%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 198.565 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.658    -0.954    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X36Y16         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDRE (Prop_fdre_C_Q)         0.518    -0.436 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.828     0.392    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[8]
    SLICE_X37Y17         LUT1 (Prop_lut1_I0_O)        0.124     0.516 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.516    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.048 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.048    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.382 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.572     1.954    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X2Y6           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.169 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.171    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.689 f  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[13]
                         net (fo=1, routed)           0.592     8.282    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_92
    SLICE_X35Y18         LUT2 (Prop_lut2_I0_O)        0.119     8.401 f  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_4/O
                         net (fo=54, routed)          4.885    13.286    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X90Y22         LUT6 (Prop_lut6_I4_O)        0.332    13.618 r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__23/O
                         net (fo=1, routed)           0.343    13.960    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X4Y4          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.639   198.565    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y4          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.041    
                         clock uncertainty           -0.142   198.899    
    RAMB36_X4Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.456    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.456    
                         arrival time                         -13.960    
  -------------------------------------------------------------------
                         slack                                184.496    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.609%)  route 0.148ns (44.391%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.555    -0.624    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X47Y16         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[1]/Q
                         net (fo=12, routed)          0.148    -0.334    design_1_i/custom_logic/inst/mqp_top/camctl/pixel[1]
    SLICE_X46Y16         LUT6 (Prop_lut6_I1_O)        0.045    -0.289 r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.289    design_1_i/custom_logic/inst/mqp_top/camctl/pixel[5]_i_1_n_0
    SLICE_X46Y16         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.820    -0.865    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X46Y16         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[5]/C
                         clock pessimism              0.254    -0.611    
    SLICE_X46Y16         FDRE (Hold_fdre_C_D)         0.121    -0.490    design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[5]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.209ns (57.853%)  route 0.152ns (42.147%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.555    -0.624    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X42Y33         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDRE (Prop_fdre_C_Q)         0.164    -0.460 f  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/Q
                         net (fo=16, routed)          0.152    -0.307    design_1_i/custom_logic/inst/mqp_top/disp/state_reg[1][1]
    SLICE_X40Y33         LUT6 (Prop_lut6_I4_O)        0.045    -0.262 r  design_1_i/custom_logic/inst/mqp_top/disp/trigger_i_1/O
                         net (fo=1, routed)           0.000    -0.262    design_1_i/custom_logic/inst/mqp_top/camctl/current_state_reg[2]
    SLICE_X40Y33         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.820    -0.865    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X40Y33         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/C
                         clock pessimism              0.255    -0.610    
    SLICE_X40Y33         FDRE (Hold_fdre_C_D)         0.091    -0.519    design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/image_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/image_sel_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.554    -0.625    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X41Y17         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/image_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  design_1_i/custom_logic/inst/mqp_top/camctl/image_sel_reg/Q
                         net (fo=10, routed)          0.179    -0.304    design_1_i/custom_logic/inst/mqp_top/camctl/image_sel
    SLICE_X41Y17         LUT5 (Prop_lut5_I2_O)        0.042    -0.262 r  design_1_i/custom_logic/inst/mqp_top/camctl/image_sel_i_1/O
                         net (fo=1, routed)           0.000    -0.262    design_1_i/custom_logic/inst/mqp_top/camctl/image_sel_i_1_n_0
    SLICE_X41Y17         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/image_sel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.819    -0.866    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X41Y17         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/image_sel_reg/C
                         clock pessimism              0.241    -0.625    
    SLICE_X41Y17         FDRE (Hold_fdre_C_D)         0.105    -0.520    design_1_i/custom_logic/inst/mqp_top/camctl/image_sel_reg
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.209ns (53.378%)  route 0.183ns (46.622%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.555    -0.624    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X46Y16         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y16         FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[5]/Q
                         net (fo=11, routed)          0.183    -0.277    design_1_i/custom_logic/inst/mqp_top/camctl/pixel[5]
    SLICE_X46Y17         LUT3 (Prop_lut3_I1_O)        0.045    -0.232 r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.232    design_1_i/custom_logic/inst/mqp_top/camctl/pixel[6]_i_1_n_0
    SLICE_X46Y17         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.819    -0.866    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X46Y17         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[6]/C
                         clock pessimism              0.255    -0.611    
    SLICE_X46Y17         FDRE (Hold_fdre_C_D)         0.120    -0.491    design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[6]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.554    -0.625    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X42Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.175    -0.285    design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready
    SLICE_X42Y32         LUT3 (Prop_lut3_I2_O)        0.045    -0.240 r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_i_1/O
                         net (fo=1, routed)           0.000    -0.240    design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_i_1_n_0
    SLICE_X42Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.819    -0.866    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X42Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                         clock pessimism              0.241    -0.625    
    SLICE_X42Y32         FDRE (Hold_fdre_C_D)         0.120    -0.505    design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.209ns (55.321%)  route 0.169ns (44.679%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.555    -0.624    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X46Y16         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y16         FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[5]/Q
                         net (fo=11, routed)          0.169    -0.291    design_1_i/custom_logic/inst/mqp_top/camctl/pixel[5]
    SLICE_X45Y17         LUT6 (Prop_lut6_I0_O)        0.045    -0.246 r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel[9]_i_3/O
                         net (fo=1, routed)           0.000    -0.246    design_1_i/custom_logic/inst/mqp_top/camctl/pixel[9]_i_3_n_0
    SLICE_X45Y17         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.819    -0.866    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X45Y17         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[9]/C
                         clock pessimism              0.255    -0.611    
    SLICE_X45Y17         FDRE (Hold_fdre_C_D)         0.091    -0.520    design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[9]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.186ns (46.555%)  route 0.214ns (53.445%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.554    -0.625    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X48Y16         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[0]/Q
                         net (fo=14, routed)          0.214    -0.270    design_1_i/custom_logic/inst/mqp_top/camctl/pixel[0]
    SLICE_X47Y16         LUT5 (Prop_lut5_I1_O)        0.045    -0.225 r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.225    design_1_i/custom_logic/inst/mqp_top/camctl/pixel[4]_i_1_n_0
    SLICE_X47Y16         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.820    -0.865    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X47Y16         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[4]/C
                         clock pessimism              0.273    -0.592    
    SLICE_X47Y16         FDRE (Hold_fdre_C_D)         0.092    -0.500    design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[4]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.554    -0.625    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X42Y17         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y17         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[8]/Q
                         net (fo=7, routed)           0.186    -0.274    design_1_i/custom_logic/inst/mqp_top/camctl/pixel[8]
    SLICE_X42Y17         LUT6 (Prop_lut6_I3_O)        0.045    -0.229 r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    design_1_i/custom_logic/inst/mqp_top/camctl/pixel[8]_i_1_n_0
    SLICE_X42Y17         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.819    -0.866    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X42Y17         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[8]/C
                         clock pessimism              0.241    -0.625    
    SLICE_X42Y17         FDRE (Hold_fdre_C_D)         0.120    -0.505    design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[8]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/image_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/wen_l_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.805%)  route 0.195ns (51.195%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.554    -0.625    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X41Y17         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/image_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.484 f  design_1_i/custom_logic/inst/mqp_top/camctl/image_sel_reg/Q
                         net (fo=10, routed)          0.195    -0.289    design_1_i/custom_logic/inst/mqp_top/camctl/image_sel
    SLICE_X40Y18         LUT5 (Prop_lut5_I0_O)        0.045    -0.244 r  design_1_i/custom_logic/inst/mqp_top/camctl/wen_l_i_1/O
                         net (fo=1, routed)           0.000    -0.244    design_1_i/custom_logic/inst/mqp_top/camctl/wen_l_i_1_n_0
    SLICE_X40Y18         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/wen_l_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.818    -0.867    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X40Y18         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/wen_l_reg/C
                         clock pessimism              0.255    -0.612    
    SLICE_X40Y18         FDRE (Hold_fdre_C_D)         0.092    -0.520    design_1_i/custom_logic/inst/mqp_top/camctl/wen_l_reg
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/image_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (48.933%)  route 0.194ns (51.067%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.554    -0.625    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X41Y17         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/image_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  design_1_i/custom_logic/inst/mqp_top/camctl/image_sel_reg/Q
                         net (fo=10, routed)          0.194    -0.290    design_1_i/custom_logic/inst/mqp_top/camctl/image_sel
    SLICE_X40Y18         LUT6 (Prop_lut6_I2_O)        0.045    -0.245 r  design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst_i_1/O
                         net (fo=1, routed)           0.000    -0.245    design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst_i_1_n_0
    SLICE_X40Y18         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.818    -0.867    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X40Y18         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst_reg/C
                         clock pessimism              0.255    -0.612    
    SLICE_X40Y18         FDRE (Hold_fdre_C_D)         0.091    -0.521    design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst_reg
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.276    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out4_clk_wiz_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X5Y1      design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X2Y10     design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X1Y1      design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X2Y9      design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X0Y1      design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X3Y7      design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X1Y0      design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X3Y4      design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X3Y3      design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X3Y0      design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       200.000     13.360     MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X36Y17     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X36Y17     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X36Y17     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X36Y17     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X48Y16     design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X46Y17     design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X47Y17     design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X42Y17     design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X45Y17     design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X42Y32     design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X38Y16     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X36Y17     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X36Y17     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X36Y17     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X36Y18     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X36Y18     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X36Y18     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X36Y18     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X36Y18     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X36Y18     design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_100M_clk_wiz_0_1
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.915ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.915ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/transmit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.534ns  (logic 0.773ns (11.830%)  route 5.761ns (88.170%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.673ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.642    -0.970    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X32Y79         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/transmit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDRE (Prop_fdre_C_Q)         0.478    -0.492 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/transmit_reg/Q
                         net (fo=1, routed)           5.761     5.270    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/transmit
    SLICE_X30Y93         LUT5 (Prop_lut5_I3_O)        0.295     5.565 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000     5.565    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/reg_data_out[0]
    SLICE_X30Y93         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.525    12.704    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y93         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism              0.000    12.704    
                         clock uncertainty           -0.303    12.401    
    SLICE_X30Y93         FDRE (Setup_fdre_C_D)        0.079    12.480    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         12.480    
                         arrival time                          -5.565    
  -------------------------------------------------------------------
                         slack                                  6.915    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/transmit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.383ns  (logic 0.623ns (11.573%)  route 4.760ns (88.428%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        4.596ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.993ns
    Source Clock Delay      (SCD):    -1.603ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.471    -1.603    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X32Y79         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/transmit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDRE (Prop_fdre_C_Q)         0.385    -1.218 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/transmit_reg/Q
                         net (fo=1, routed)           4.760     3.542    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/transmit
    SLICE_X30Y93         LUT5 (Prop_lut5_I3_O)        0.238     3.780 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000     3.780    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/reg_data_out[0]
    SLICE_X30Y93         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.699     2.993    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y93         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism              0.000     2.993    
                         clock uncertainty            0.303     3.296    
    SLICE_X30Y93         FDRE (Hold_fdre_C_D)         0.331     3.627    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.627    
                         arrival time                           3.780    
  -------------------------------------------------------------------
                         slack                                  0.153    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100M_clk_wiz_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.914ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.914ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/transmit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.534ns  (logic 0.773ns (11.830%)  route 5.761ns (88.170%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.673ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.642    -0.970    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X32Y79         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/transmit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDRE (Prop_fdre_C_Q)         0.478    -0.492 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/transmit_reg/Q
                         net (fo=1, routed)           5.761     5.270    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/transmit
    SLICE_X30Y93         LUT5 (Prop_lut5_I3_O)        0.295     5.565 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000     5.565    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/reg_data_out[0]
    SLICE_X30Y93         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.525    12.704    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y93         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism              0.000    12.704    
                         clock uncertainty           -0.304    12.400    
    SLICE_X30Y93         FDRE (Setup_fdre_C_D)        0.079    12.479    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         12.479    
                         arrival time                          -5.565    
  -------------------------------------------------------------------
                         slack                                  6.914    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/transmit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.383ns  (logic 0.623ns (11.573%)  route 4.760ns (88.428%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        4.596ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.993ns
    Source Clock Delay      (SCD):    -1.603ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.471    -1.603    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X32Y79         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/transmit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDRE (Prop_fdre_C_Q)         0.385    -1.218 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/transmit_reg/Q
                         net (fo=1, routed)           4.760     3.542    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/transmit
    SLICE_X30Y93         LUT5 (Prop_lut5_I3_O)        0.238     3.780 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000     3.780    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/reg_data_out[0]
    SLICE_X30Y93         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.699     2.993    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y93         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism              0.000     2.993    
                         clock uncertainty            0.304     3.297    
    SLICE_X30Y93         FDRE (Hold_fdre_C_D)         0.331     3.628    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.628    
                         arrival time                           3.780    
  -------------------------------------------------------------------
                         slack                                  0.153    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_100M_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.502ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.645ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.502ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/ylocation_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.694ns  (logic 1.076ns (22.923%)  route 3.618ns (77.077%))
  Logic Levels:           5  (LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -4.580ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 8.401 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.687     2.981    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y80         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y80         FDRE (Prop_fdre_C_Q)         0.456     3.437 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[2]/Q
                         net (fo=7, routed)           0.681     4.118    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step[2]
    SLICE_X28Y80         LUT5 (Prop_lut5_I3_O)        0.124     4.242 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_4/O
                         net (fo=7, routed)           0.416     4.658    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_4_n_0
    SLICE_X29Y80         LUT3 (Prop_lut3_I0_O)        0.124     4.782 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra2[0]_i_2/O
                         net (fo=6, routed)           1.197     5.979    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra2[0]_i_2_n_0
    SLICE_X33Y81         LUT5 (Prop_lut5_I1_O)        0.124     6.103 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/ylocation[8]_i_4/O
                         net (fo=9, routed)           0.567     6.670    design_1_i/custom_logic/inst/mqp_top/rangefinder/data_enable_step_reg[7]
    SLICE_X32Y81         LUT5 (Prop_lut5_I1_O)        0.124     6.794 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ylocation[8]_i_3/O
                         net (fo=4, routed)           0.757     7.551    design_1_i/custom_logic/inst/mqp_top/rangefinder/ylocation[8]_i_3_n_0
    SLICE_X38Y83         LUT6 (Prop_lut6_I4_O)        0.124     7.675 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ylocation[8]_i_2/O
                         net (fo=1, routed)           0.000     7.675    design_1_i/custom_logic/inst/mqp_top/rangefinder/ylocation[8]
    SLICE_X38Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ylocation_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.475     8.401    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X38Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ylocation_reg[8]/C
                         clock pessimism              0.000     8.401    
                         clock uncertainty           -0.303     8.098    
    SLICE_X38Y83         FDRE (Setup_fdre_C_D)        0.079     8.177    design_1_i/custom_logic/inst/mqp_top/rangefinder/ylocation_reg[8]
  -------------------------------------------------------------------
                         required time                          8.177    
                         arrival time                          -7.675    
  -------------------------------------------------------------------
                         slack                                  0.502    

Slack (MET) :             0.505ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/ylocation_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.683ns  (logic 1.076ns (22.975%)  route 3.607ns (77.025%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=3)
  Clock Path Skew:        -4.587ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.606ns = ( 8.394 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.687     2.981    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y80         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y80         FDRE (Prop_fdre_C_Q)         0.456     3.437 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[2]/Q
                         net (fo=7, routed)           0.681     4.118    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step[2]
    SLICE_X28Y80         LUT5 (Prop_lut5_I3_O)        0.124     4.242 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_4/O
                         net (fo=7, routed)           0.416     4.658    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_4_n_0
    SLICE_X29Y80         LUT3 (Prop_lut3_I0_O)        0.124     4.782 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra2[0]_i_2/O
                         net (fo=6, routed)           1.197     5.979    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra2[0]_i_2_n_0
    SLICE_X33Y81         LUT5 (Prop_lut5_I1_O)        0.124     6.103 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/ylocation[8]_i_4/O
                         net (fo=9, routed)           0.567     6.670    design_1_i/custom_logic/inst/mqp_top/rangefinder/data_enable_step_reg[7]
    SLICE_X32Y81         LUT5 (Prop_lut5_I1_O)        0.124     6.794 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ylocation[8]_i_3/O
                         net (fo=4, routed)           0.747     7.540    design_1_i/custom_logic/inst/mqp_top/rangefinder/ylocation[8]_i_3_n_0
    SLICE_X32Y77         LUT4 (Prop_lut4_I0_O)        0.124     7.664 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ylocation[5]_i_1/O
                         net (fo=1, routed)           0.000     7.664    design_1_i/custom_logic/inst/mqp_top/rangefinder/ylocation[5]
    SLICE_X32Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ylocation_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.468     8.394    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X32Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ylocation_reg[5]/C
                         clock pessimism              0.000     8.394    
                         clock uncertainty           -0.303     8.091    
    SLICE_X32Y77         FDRE (Setup_fdre_C_D)        0.079     8.170    design_1_i/custom_logic/inst/mqp_top/rangefinder/ylocation_reg[5]
  -------------------------------------------------------------------
                         required time                          8.170    
                         arrival time                          -7.664    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.549ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/ylocation_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.678ns  (logic 1.071ns (22.893%)  route 3.607ns (77.107%))
  Logic Levels:           5  (LUT3=1 LUT5=4)
  Clock Path Skew:        -4.587ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.606ns = ( 8.394 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.687     2.981    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y80         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y80         FDRE (Prop_fdre_C_Q)         0.456     3.437 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[2]/Q
                         net (fo=7, routed)           0.681     4.118    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step[2]
    SLICE_X28Y80         LUT5 (Prop_lut5_I3_O)        0.124     4.242 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_4/O
                         net (fo=7, routed)           0.416     4.658    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_4_n_0
    SLICE_X29Y80         LUT3 (Prop_lut3_I0_O)        0.124     4.782 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra2[0]_i_2/O
                         net (fo=6, routed)           1.197     5.979    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra2[0]_i_2_n_0
    SLICE_X33Y81         LUT5 (Prop_lut5_I1_O)        0.124     6.103 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/ylocation[8]_i_4/O
                         net (fo=9, routed)           0.567     6.670    design_1_i/custom_logic/inst/mqp_top/rangefinder/data_enable_step_reg[7]
    SLICE_X32Y81         LUT5 (Prop_lut5_I1_O)        0.124     6.794 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ylocation[8]_i_3/O
                         net (fo=4, routed)           0.747     7.540    design_1_i/custom_logic/inst/mqp_top/rangefinder/ylocation[8]_i_3_n_0
    SLICE_X32Y77         LUT5 (Prop_lut5_I4_O)        0.119     7.659 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ylocation[6]_i_1/O
                         net (fo=1, routed)           0.000     7.659    design_1_i/custom_logic/inst/mqp_top/rangefinder/ylocation[6]
    SLICE_X32Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ylocation_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.468     8.394    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X32Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ylocation_reg[6]/C
                         clock pessimism              0.000     8.394    
                         clock uncertainty           -0.303     8.091    
    SLICE_X32Y77         FDRE (Setup_fdre_C_D)        0.118     8.209    design_1_i/custom_logic/inst/mqp_top/rangefinder/ylocation_reg[6]
  -------------------------------------------------------------------
                         required time                          8.209    
                         arrival time                          -7.659    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.577ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/ylocation_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.658ns  (logic 1.076ns (23.100%)  route 3.582ns (76.900%))
  Logic Levels:           5  (LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -4.539ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 8.442 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.687     2.981    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y80         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y80         FDRE (Prop_fdre_C_Q)         0.456     3.437 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[2]/Q
                         net (fo=7, routed)           0.681     4.118    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step[2]
    SLICE_X28Y80         LUT5 (Prop_lut5_I3_O)        0.124     4.242 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_4/O
                         net (fo=7, routed)           0.416     4.658    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_4_n_0
    SLICE_X29Y80         LUT3 (Prop_lut3_I0_O)        0.124     4.782 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra2[0]_i_2/O
                         net (fo=6, routed)           1.197     5.979    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra2[0]_i_2_n_0
    SLICE_X33Y81         LUT5 (Prop_lut5_I1_O)        0.124     6.103 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/ylocation[8]_i_4/O
                         net (fo=9, routed)           0.567     6.670    design_1_i/custom_logic/inst/mqp_top/rangefinder/data_enable_step_reg[7]
    SLICE_X32Y81         LUT5 (Prop_lut5_I1_O)        0.124     6.794 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ylocation[8]_i_3/O
                         net (fo=4, routed)           0.721     7.515    design_1_i/custom_logic/inst/mqp_top/rangefinder/ylocation[8]_i_3_n_0
    SLICE_X26Y82         LUT6 (Prop_lut6_I5_O)        0.124     7.639 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ylocation[7]_i_1/O
                         net (fo=1, routed)           0.000     7.639    design_1_i/custom_logic/inst/mqp_top/rangefinder/ylocation[7]
    SLICE_X26Y82         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ylocation_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.516     8.442    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X26Y82         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ylocation_reg[7]/C
                         clock pessimism              0.000     8.442    
                         clock uncertainty           -0.303     8.139    
    SLICE_X26Y82         FDRE (Setup_fdre_C_D)        0.077     8.216    design_1_i/custom_logic/inst/mqp_top/rangefinder/ylocation_reg[7]
  -------------------------------------------------------------------
                         required time                          8.216    
                         arrival time                          -7.639    
  -------------------------------------------------------------------
                         slack                                  0.577    

Slack (MET) :             0.676ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.520ns  (logic 0.952ns (21.062%)  route 3.568ns (78.938%))
  Logic Levels:           4  (LUT3=2 LUT5=2)
  Clock Path Skew:        -4.580ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 8.401 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.687     2.981    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y80         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y80         FDRE (Prop_fdre_C_Q)         0.456     3.437 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[2]/Q
                         net (fo=7, routed)           0.681     4.118    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step[2]
    SLICE_X28Y80         LUT5 (Prop_lut5_I3_O)        0.124     4.242 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_4/O
                         net (fo=7, routed)           0.416     4.658    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_4_n_0
    SLICE_X29Y80         LUT3 (Prop_lut3_I0_O)        0.124     4.782 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra2[0]_i_2/O
                         net (fo=6, routed)           0.847     5.629    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra2[0]_i_2_n_0
    SLICE_X29Y81         LUT5 (Prop_lut5_I2_O)        0.124     5.753 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/ymult[23]_i_2/O
                         net (fo=16, routed)          1.624     7.377    design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult1__1
    SLICE_X36Y83         LUT3 (Prop_lut3_I1_O)        0.124     7.501 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult[23]_i_1/O
                         net (fo=1, routed)           0.000     7.501    design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult[23]_i_1_n_0
    SLICE_X36Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.475     8.401    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X36Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg[23]/C
                         clock pessimism              0.000     8.401    
                         clock uncertainty           -0.303     8.098    
    SLICE_X36Y83         FDRE (Setup_fdre_C_D)        0.079     8.177    design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg[23]
  -------------------------------------------------------------------
                         required time                          8.177    
                         arrival time                          -7.501    
  -------------------------------------------------------------------
                         slack                                  0.676    

Slack (MET) :             0.682ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.553ns  (logic 0.985ns (21.634%)  route 3.568ns (78.366%))
  Logic Levels:           4  (LUT3=2 LUT5=2)
  Clock Path Skew:        -4.580ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 8.401 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.687     2.981    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y80         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y80         FDRE (Prop_fdre_C_Q)         0.456     3.437 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[2]/Q
                         net (fo=7, routed)           0.681     4.118    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step[2]
    SLICE_X28Y80         LUT5 (Prop_lut5_I3_O)        0.124     4.242 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_4/O
                         net (fo=7, routed)           0.416     4.658    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_4_n_0
    SLICE_X29Y80         LUT3 (Prop_lut3_I0_O)        0.124     4.782 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra2[0]_i_2/O
                         net (fo=6, routed)           0.847     5.629    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra2[0]_i_2_n_0
    SLICE_X29Y81         LUT5 (Prop_lut5_I2_O)        0.124     5.753 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/ymult[23]_i_2/O
                         net (fo=16, routed)          1.624     7.377    design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult1__1
    SLICE_X36Y83         LUT3 (Prop_lut3_I1_O)        0.157     7.534 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult[23]_i_1/O
                         net (fo=1, routed)           0.000     7.534    design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult[23]_i_1_n_0
    SLICE_X36Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.475     8.401    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X36Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg[23]/C
                         clock pessimism              0.000     8.401    
                         clock uncertainty           -0.303     8.098    
    SLICE_X36Y83         FDRE (Setup_fdre_C_D)        0.118     8.216    design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg[23]
  -------------------------------------------------------------------
                         required time                          8.216    
                         arrival time                          -7.534    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.690ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.506ns  (logic 0.952ns (21.128%)  route 3.554ns (78.872%))
  Logic Levels:           4  (LUT3=2 LUT5=2)
  Clock Path Skew:        -4.580ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 8.401 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.687     2.981    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y80         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y80         FDRE (Prop_fdre_C_Q)         0.456     3.437 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[2]/Q
                         net (fo=7, routed)           0.681     4.118    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step[2]
    SLICE_X28Y80         LUT5 (Prop_lut5_I3_O)        0.124     4.242 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_4/O
                         net (fo=7, routed)           0.416     4.658    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_4_n_0
    SLICE_X29Y80         LUT3 (Prop_lut3_I0_O)        0.124     4.782 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra2[0]_i_2/O
                         net (fo=6, routed)           0.847     5.629    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra2[0]_i_2_n_0
    SLICE_X29Y81         LUT5 (Prop_lut5_I2_O)        0.124     5.753 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/ymult[23]_i_2/O
                         net (fo=16, routed)          1.610     7.363    design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult1__1
    SLICE_X36Y83         LUT3 (Prop_lut3_I1_O)        0.124     7.487 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult[22]_i_1/O
                         net (fo=1, routed)           0.000     7.487    design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult[22]_i_1_n_0
    SLICE_X36Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.475     8.401    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X36Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg[22]/C
                         clock pessimism              0.000     8.401    
                         clock uncertainty           -0.303     8.098    
    SLICE_X36Y83         FDRE (Setup_fdre_C_D)        0.079     8.177    design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg[22]
  -------------------------------------------------------------------
                         required time                          8.177    
                         arrival time                          -7.487    
  -------------------------------------------------------------------
                         slack                                  0.690    

Slack (MET) :             0.700ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.535ns  (logic 0.981ns (21.632%)  route 3.554ns (78.368%))
  Logic Levels:           4  (LUT3=2 LUT5=2)
  Clock Path Skew:        -4.580ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 8.401 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.687     2.981    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y80         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y80         FDRE (Prop_fdre_C_Q)         0.456     3.437 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[2]/Q
                         net (fo=7, routed)           0.681     4.118    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step[2]
    SLICE_X28Y80         LUT5 (Prop_lut5_I3_O)        0.124     4.242 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_4/O
                         net (fo=7, routed)           0.416     4.658    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_4_n_0
    SLICE_X29Y80         LUT3 (Prop_lut3_I0_O)        0.124     4.782 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra2[0]_i_2/O
                         net (fo=6, routed)           0.847     5.629    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra2[0]_i_2_n_0
    SLICE_X29Y81         LUT5 (Prop_lut5_I2_O)        0.124     5.753 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/ymult[23]_i_2/O
                         net (fo=16, routed)          1.610     7.363    design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult1__1
    SLICE_X36Y83         LUT3 (Prop_lut3_I1_O)        0.153     7.516 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult[22]_i_1/O
                         net (fo=1, routed)           0.000     7.516    design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult[22]_i_1_n_0
    SLICE_X36Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.475     8.401    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X36Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg[22]/C
                         clock pessimism              0.000     8.401    
                         clock uncertainty           -0.303     8.098    
    SLICE_X36Y83         FDRE (Setup_fdre_C_D)        0.118     8.216    design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg[22]
  -------------------------------------------------------------------
                         required time                          8.216    
                         arrival time                          -7.516    
  -------------------------------------------------------------------
                         slack                                  0.700    

Slack (MET) :             0.843ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.306ns  (logic 0.952ns (22.109%)  route 3.354ns (77.891%))
  Logic Levels:           4  (LUT3=2 LUT5=2)
  Clock Path Skew:        -4.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.598ns = ( 8.402 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.687     2.981    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y80         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y80         FDRE (Prop_fdre_C_Q)         0.456     3.437 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[2]/Q
                         net (fo=7, routed)           0.681     4.118    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step[2]
    SLICE_X28Y80         LUT5 (Prop_lut5_I3_O)        0.124     4.242 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_4/O
                         net (fo=7, routed)           0.416     4.658    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_4_n_0
    SLICE_X29Y80         LUT3 (Prop_lut3_I0_O)        0.124     4.782 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra2[0]_i_2/O
                         net (fo=6, routed)           0.847     5.629    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra2[0]_i_2_n_0
    SLICE_X29Y81         LUT5 (Prop_lut5_I2_O)        0.124     5.753 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/ymult[23]_i_2/O
                         net (fo=16, routed)          1.410     7.163    design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult1__1
    SLICE_X37Y84         LUT3 (Prop_lut3_I1_O)        0.124     7.287 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult[19]_i_1/O
                         net (fo=1, routed)           0.000     7.287    design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult[19]_i_1_n_0
    SLICE_X37Y84         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.476     8.402    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X37Y84         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg[19]/C
                         clock pessimism              0.000     8.402    
                         clock uncertainty           -0.303     8.099    
    SLICE_X37Y84         FDRE (Setup_fdre_C_D)        0.031     8.130    design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg[19]
  -------------------------------------------------------------------
                         required time                          8.130    
                         arrival time                          -7.287    
  -------------------------------------------------------------------
                         slack                                  0.843    

Slack (MET) :             0.846ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.301ns  (logic 0.952ns (22.135%)  route 3.349ns (77.865%))
  Logic Levels:           4  (LUT3=2 LUT5=2)
  Clock Path Skew:        -4.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.598ns = ( 8.402 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.687     2.981    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y80         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y80         FDRE (Prop_fdre_C_Q)         0.456     3.437 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[2]/Q
                         net (fo=7, routed)           0.681     4.118    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step[2]
    SLICE_X28Y80         LUT5 (Prop_lut5_I3_O)        0.124     4.242 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_4/O
                         net (fo=7, routed)           0.416     4.658    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_4_n_0
    SLICE_X29Y80         LUT3 (Prop_lut3_I0_O)        0.124     4.782 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra2[0]_i_2/O
                         net (fo=6, routed)           0.847     5.629    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra2[0]_i_2_n_0
    SLICE_X29Y81         LUT5 (Prop_lut5_I2_O)        0.124     5.753 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/ymult[23]_i_2/O
                         net (fo=16, routed)          1.405     7.158    design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult1__1
    SLICE_X37Y84         LUT3 (Prop_lut3_I1_O)        0.124     7.282 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult[18]_i_1/O
                         net (fo=1, routed)           0.000     7.282    design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult[18]_i_1_n_0
    SLICE_X37Y84         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.476     8.402    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X37Y84         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg[18]/C
                         clock pessimism              0.000     8.402    
                         clock uncertainty           -0.303     8.099    
    SLICE_X37Y84         FDRE (Setup_fdre_C_D)        0.029     8.128    design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg[18]
  -------------------------------------------------------------------
                         required time                          8.128    
                         arrival time                          -7.282    
  -------------------------------------------------------------------
                         slack                                  0.846    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.645ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        -1.751ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.554     0.890    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y88         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y88         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[20]/Q
                         net (fo=1, routed)           0.116     1.147    design_1_i/custom_logic/inst/mqp_top/rangefinder/Q[8]
    SLICE_X36Y88         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.824    -0.861    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X36Y88         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded_reg[0]/C
                         clock pessimism              0.000    -0.861    
                         clock uncertainty            0.303    -0.558    
    SLICE_X36Y88         FDRE (Hold_fdre_C_D)         0.059    -0.499    design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded_reg[0]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                           1.147    
  -------------------------------------------------------------------
                         slack                                  1.645    

Slack (MET) :             1.664ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.767%)  route 0.120ns (39.233%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.753ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.568     0.904    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y80         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y80         FDRE (Prop_fdre_C_Q)         0.141     1.045 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[0]/Q
                         net (fo=11, routed)          0.120     1.165    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/Q[0]
    SLICE_X29Y80         LUT6 (Prop_lut6_I5_O)        0.045     1.210 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra2[0]_i_1/O
                         net (fo=1, routed)           0.000     1.210    design_1_i/custom_logic/inst/mqp_top/rangefinder/data_enable_step_reg[5][0]
    SLICE_X29Y80         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.836    -0.849    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X29Y80         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[0]/C
                         clock pessimism              0.000    -0.849    
                         clock uncertainty            0.303    -0.546    
    SLICE_X29Y80         FDRE (Hold_fdre_C_D)         0.091    -0.455    design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                           1.210    
  -------------------------------------------------------------------
                         slack                                  1.664    

Slack (MET) :             1.668ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.123%)  route 0.123ns (39.877%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.753ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.569     0.905    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y81         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y81         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[1]/Q
                         net (fo=9, routed)           0.123     1.169    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step[1]
    SLICE_X28Y81         LUT6 (Prop_lut6_I3_O)        0.045     1.214 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[4]_i_1/O
                         net (fo=1, routed)           0.000     1.214    design_1_i/custom_logic/inst/mqp_top/rangefinder/data_enable_step_reg[7]_0[3]
    SLICE_X28Y81         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.837    -0.848    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X28Y81         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[4]/C
                         clock pessimism              0.000    -0.848    
                         clock uncertainty            0.303    -0.545    
    SLICE_X28Y81         FDRE (Hold_fdre_C_D)         0.091    -0.454    design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                           1.214    
  -------------------------------------------------------------------
                         slack                                  1.668    

Slack (MET) :             1.679ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.164ns (53.676%)  route 0.142ns (46.324%))
  Logic Levels:           0  
  Clock Path Skew:        -1.753ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.557     0.893    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y90         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y90         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[14]/Q
                         net (fo=1, routed)           0.142     1.198    design_1_i/custom_logic/inst/mqp_top/rangefinder/Q[4]
    SLICE_X32Y88         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.825    -0.860    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X32Y88         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded_reg[10]/C
                         clock pessimism              0.000    -0.860    
                         clock uncertainty            0.303    -0.557    
    SLICE_X32Y88         FDRE (Hold_fdre_C_D)         0.076    -0.481    design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded_reg[10]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                           1.198    
  -------------------------------------------------------------------
                         slack                                  1.679    

Slack (MET) :             1.704ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.164ns (53.051%)  route 0.145ns (46.949%))
  Logic Levels:           0  
  Clock Path Skew:        -1.752ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.556     0.892    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y89         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y89         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[23]/Q
                         net (fo=1, routed)           0.145     1.201    design_1_i/custom_logic/inst/mqp_top/rangefinder/Q[11]
    SLICE_X32Y88         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.825    -0.860    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X32Y88         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded_reg[3]/C
                         clock pessimism              0.000    -0.860    
                         clock uncertainty            0.303    -0.557    
    SLICE_X32Y88         FDRE (Hold_fdre_C_D)         0.053    -0.504    design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded_reg[3]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                           1.201    
  -------------------------------------------------------------------
                         slack                                  1.704    

Slack (MET) :             1.705ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.492%)  route 0.119ns (44.508%))
  Logic Levels:           0  
  Clock Path Skew:        -1.753ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.557     0.893    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y90         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y90         FDRE (Prop_fdre_C_Q)         0.148     1.041 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[12]/Q
                         net (fo=1, routed)           0.119     1.159    design_1_i/custom_logic/inst/mqp_top/rangefinder/Q[2]
    SLICE_X32Y88         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.825    -0.860    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X32Y88         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded_reg[8]/C
                         clock pessimism              0.000    -0.860    
                         clock uncertainty            0.303    -0.557    
    SLICE_X32Y88         FDRE (Hold_fdre_C_D)         0.011    -0.546    design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded_reg[8]
  -------------------------------------------------------------------
                         required time                          0.546    
                         arrival time                           1.159    
  -------------------------------------------------------------------
                         slack                                  1.705    

Slack (MET) :             1.708ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.184ns (46.918%)  route 0.208ns (53.082%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.751ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.574     0.910    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y88         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y88         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[16]/Q
                         net (fo=2, routed)           0.208     1.259    design_1_i/custom_logic/inst/mqp_top/rangefinder/Q[6]
    SLICE_X30Y88         LUT2 (Prop_lut2_I0_O)        0.043     1.302 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded[13]_i_1/O
                         net (fo=1, routed)           0.000     1.302    design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded0[5]
    SLICE_X30Y88         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.844    -0.841    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X30Y88         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded_reg[13]/C
                         clock pessimism              0.000    -0.841    
                         clock uncertainty            0.303    -0.538    
    SLICE_X30Y88         FDRE (Hold_fdre_C_D)         0.131    -0.407    design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded_reg[13]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  1.708    

Slack (MET) :             1.711ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.164ns (48.560%)  route 0.174ns (51.440%))
  Logic Levels:           0  
  Clock Path Skew:        -1.753ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.557     0.893    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y90         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y90         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[15]/Q
                         net (fo=1, routed)           0.174     1.230    design_1_i/custom_logic/inst/mqp_top/rangefinder/Q[5]
    SLICE_X32Y88         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.825    -0.860    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X32Y88         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded_reg[11]/C
                         clock pessimism              0.000    -0.860    
                         clock uncertainty            0.303    -0.557    
    SLICE_X32Y88         FDRE (Hold_fdre_C_D)         0.076    -0.481    design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded_reg[11]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                           1.230    
  -------------------------------------------------------------------
                         slack                                  1.711    

Slack (MET) :             1.716ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.164ns (49.565%)  route 0.167ns (50.435%))
  Logic Levels:           0  
  Clock Path Skew:        -1.753ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.557     0.893    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y90         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y90         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[13]/Q
                         net (fo=1, routed)           0.167     1.223    design_1_i/custom_logic/inst/mqp_top/rangefinder/Q[3]
    SLICE_X32Y88         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.825    -0.860    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X32Y88         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded_reg[9]/C
                         clock pessimism              0.000    -0.860    
                         clock uncertainty            0.303    -0.557    
    SLICE_X32Y88         FDRE (Hold_fdre_C_D)         0.064    -0.493    design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded_reg[9]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                           1.223    
  -------------------------------------------------------------------
                         slack                                  1.716    

Slack (MET) :             1.721ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.187%)  route 0.208ns (52.813%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.751ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.574     0.910    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y88         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y88         FDRE (Prop_fdre_C_Q)         0.141     1.051 f  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[16]/Q
                         net (fo=2, routed)           0.208     1.259    design_1_i/custom_logic/inst/mqp_top/rangefinder/Q[6]
    SLICE_X30Y88         LUT1 (Prop_lut1_I0_O)        0.045     1.304 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded[12]_i_1/O
                         net (fo=1, routed)           0.000     1.304    design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded0[4]
    SLICE_X30Y88         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.844    -0.841    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X30Y88         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded_reg[12]/C
                         clock pessimism              0.000    -0.841    
                         clock uncertainty            0.303    -0.538    
    SLICE_X30Y88         FDRE (Hold_fdre_C_D)         0.120    -0.418    design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded_reg[12]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                           1.304    
  -------------------------------------------------------------------
                         slack                                  1.721    





---------------------------------------------------------------------------------------------------
From Clock:  clk_25M_clk_wiz_0_1
  To Clock:  clk_100M_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.370ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.162ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.370ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.507ns  (logic 1.080ns (19.610%)  route 4.427ns (80.390%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.717    -0.895    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X64Y57         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[8]/Q
                         net (fo=8, routed)           1.130     0.691    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[8]
    SLICE_X62Y58         LUT2 (Prop_lut2_I1_O)        0.152     0.843 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/rgb_reg[11]_i_14/O
                         net (fo=3, routed)           0.826     1.670    design_1_i/custom_logic/inst/mqp_top/vga_controller/rgb_reg[11]_i_14_n_0
    SLICE_X63Y59         LUT6 (Prop_lut6_I5_O)        0.348     2.018 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/rgb_reg[11]_i_8/O
                         net (fo=14, routed)          1.145     3.163    design_1_i/custom_logic/inst/mqp_top/vga_controller/rgb_reg[11]_i_8_n_0
    SLICE_X62Y61         LUT2 (Prop_lut2_I1_O)        0.124     3.287 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_6/O
                         net (fo=1, routed)           1.326     4.613    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[2]
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.558     8.484    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.288     8.773    
                         clock uncertainty           -0.224     8.549    
    RAMB18_X3Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566     7.983    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          7.983    
                         arrival time                          -4.613    
  -------------------------------------------------------------------
                         slack                                  3.370    

Slack (MET) :             3.812ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.065ns  (logic 1.080ns (21.323%)  route 3.985ns (78.677%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.717    -0.895    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X64Y57         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[8]/Q
                         net (fo=8, routed)           1.130     0.691    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[8]
    SLICE_X62Y58         LUT2 (Prop_lut2_I1_O)        0.152     0.843 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/rgb_reg[11]_i_14/O
                         net (fo=3, routed)           0.826     1.670    design_1_i/custom_logic/inst/mqp_top/vga_controller/rgb_reg[11]_i_14_n_0
    SLICE_X63Y59         LUT6 (Prop_lut6_I5_O)        0.348     2.018 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/rgb_reg[11]_i_8/O
                         net (fo=14, routed)          1.039     3.057    design_1_i/custom_logic/inst/mqp_top/vga_controller/rgb_reg[11]_i_8_n_0
    SLICE_X62Y61         LUT2 (Prop_lut2_I1_O)        0.124     3.181 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_8/O
                         net (fo=1, routed)           0.989     4.170    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[0]
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.558     8.484    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.288     8.773    
                         clock uncertainty           -0.224     8.549    
    RAMB18_X3Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566     7.983    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          7.983    
                         arrival time                          -4.170    
  -------------------------------------------------------------------
                         slack                                  3.812    

Slack (MET) :             4.067ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.811ns  (logic 1.080ns (22.450%)  route 3.731ns (77.550%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.717    -0.895    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X64Y57         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[8]/Q
                         net (fo=8, routed)           1.130     0.691    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[8]
    SLICE_X62Y58         LUT2 (Prop_lut2_I1_O)        0.152     0.843 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/rgb_reg[11]_i_14/O
                         net (fo=3, routed)           0.826     1.670    design_1_i/custom_logic/inst/mqp_top/vga_controller/rgb_reg[11]_i_14_n_0
    SLICE_X63Y59         LUT6 (Prop_lut6_I5_O)        0.348     2.018 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/rgb_reg[11]_i_8/O
                         net (fo=14, routed)          0.636     2.654    design_1_i/custom_logic/inst/mqp_top/vga_controller/rgb_reg[11]_i_8_n_0
    SLICE_X62Y61         LUT2 (Prop_lut2_I1_O)        0.124     2.778 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_5/O
                         net (fo=1, routed)           1.138     3.916    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[3]
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.558     8.484    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.288     8.773    
                         clock uncertainty           -0.224     8.549    
    RAMB18_X3Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     7.983    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          7.983    
                         arrival time                          -3.916    
  -------------------------------------------------------------------
                         slack                                  4.067    

Slack (MET) :             4.095ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.782ns  (logic 1.080ns (22.585%)  route 3.702ns (77.415%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.717    -0.895    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X64Y57         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[8]/Q
                         net (fo=8, routed)           1.130     0.691    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[8]
    SLICE_X62Y58         LUT2 (Prop_lut2_I1_O)        0.152     0.843 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/rgb_reg[11]_i_14/O
                         net (fo=3, routed)           0.826     1.670    design_1_i/custom_logic/inst/mqp_top/vga_controller/rgb_reg[11]_i_14_n_0
    SLICE_X63Y59         LUT6 (Prop_lut6_I5_O)        0.348     2.018 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/rgb_reg[11]_i_8/O
                         net (fo=14, routed)          0.625     2.643    design_1_i/custom_logic/inst/mqp_top/vga_controller/rgb_reg[11]_i_8_n_0
    SLICE_X62Y61         LUT2 (Prop_lut2_I1_O)        0.124     2.767 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_4/O
                         net (fo=1, routed)           1.121     3.887    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[4]
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.558     8.484    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.288     8.773    
                         clock uncertainty           -0.224     8.549    
    RAMB18_X3Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566     7.983    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          7.983    
                         arrival time                          -3.887    
  -------------------------------------------------------------------
                         slack                                  4.095    

Slack (MET) :             4.170ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.708ns  (logic 1.080ns (22.941%)  route 3.628ns (77.059%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.717    -0.895    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X64Y57         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[8]/Q
                         net (fo=8, routed)           1.130     0.691    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[8]
    SLICE_X62Y58         LUT2 (Prop_lut2_I1_O)        0.152     0.843 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/rgb_reg[11]_i_14/O
                         net (fo=3, routed)           0.826     1.670    design_1_i/custom_logic/inst/mqp_top/vga_controller/rgb_reg[11]_i_14_n_0
    SLICE_X63Y59         LUT6 (Prop_lut6_I5_O)        0.348     2.018 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/rgb_reg[11]_i_8/O
                         net (fo=14, routed)          0.530     2.547    design_1_i/custom_logic/inst/mqp_top/vga_controller/rgb_reg[11]_i_8_n_0
    SLICE_X62Y59         LUT3 (Prop_lut3_I2_O)        0.124     2.671 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_3/O
                         net (fo=1, routed)           1.142     3.813    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[5]
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.558     8.484    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.288     8.773    
                         clock uncertainty           -0.224     8.549    
    RAMB18_X3Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566     7.983    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          7.983    
                         arrival time                          -3.813    
  -------------------------------------------------------------------
                         slack                                  4.170    

Slack (MET) :             4.187ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.690ns  (logic 1.080ns (23.026%)  route 3.610ns (76.974%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.717    -0.895    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X64Y57         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[8]/Q
                         net (fo=8, routed)           1.130     0.691    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[8]
    SLICE_X62Y58         LUT2 (Prop_lut2_I1_O)        0.152     0.843 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/rgb_reg[11]_i_14/O
                         net (fo=3, routed)           0.826     1.670    design_1_i/custom_logic/inst/mqp_top/vga_controller/rgb_reg[11]_i_14_n_0
    SLICE_X63Y59         LUT6 (Prop_lut6_I5_O)        0.348     2.018 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/rgb_reg[11]_i_8/O
                         net (fo=14, routed)          0.446     2.464    design_1_i/custom_logic/inst/mqp_top/vga_controller/rgb_reg[11]_i_8_n_0
    SLICE_X62Y60         LUT2 (Prop_lut2_I1_O)        0.124     2.588 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_7/O
                         net (fo=1, routed)           1.208     3.796    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[1]
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.558     8.484    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.288     8.773    
                         clock uncertainty           -0.224     8.549    
    RAMB18_X3Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566     7.983    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          7.983    
                         arrival time                          -3.796    
  -------------------------------------------------------------------
                         slack                                  4.187    

Slack (MET) :             5.448ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.431ns  (logic 0.642ns (18.714%)  route 2.789ns (81.286%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.716    -0.896    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X62Y57         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y57         FDRE (Prop_fdre_C_Q)         0.518    -0.378 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/Q
                         net (fo=8, routed)           1.405     1.027    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[10]
    SLICE_X62Y59         LUT6 (Prop_lut6_I1_O)        0.124     1.151 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_2/O
                         net (fo=1, routed)           1.384     2.535    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[6]
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.558     8.484    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.288     8.773    
                         clock uncertainty           -0.224     8.549    
    RAMB18_X3Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     7.983    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          7.983    
                         arrival time                          -2.535    
  -------------------------------------------------------------------
                         slack                                  5.448    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.912ns  (logic 0.186ns (20.386%)  route 0.726ns (79.614%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.580    -0.599    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X63Y57         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[3]/Q
                         net (fo=7, routed)           0.283    -0.174    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[3]
    SLICE_X62Y61         LUT2 (Prop_lut2_I0_O)        0.045    -0.129 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_5/O
                         net (fo=1, routed)           0.443     0.314    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[3]
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.874    -0.810    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.556    -0.255    
                         clock uncertainty            0.224    -0.031    
    RAMB18_X3Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     0.152    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.152    
                         arrival time                           0.314    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.914ns  (logic 0.186ns (20.339%)  route 0.728ns (79.661%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.580    -0.599    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X63Y57         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[4]/Q
                         net (fo=12, routed)          0.284    -0.173    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[4]
    SLICE_X62Y59         LUT3 (Prop_lut3_I0_O)        0.045    -0.128 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_3/O
                         net (fo=1, routed)           0.444     0.316    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[5]
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.874    -0.810    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.556    -0.255    
                         clock uncertainty            0.224    -0.031    
    RAMB18_X3Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     0.152    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.152    
                         arrival time                           0.316    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.186ns (19.499%)  route 0.768ns (80.501%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.580    -0.599    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X67Y57         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[0]/Q
                         net (fo=10, routed)          0.394    -0.063    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[0]
    SLICE_X62Y61         LUT2 (Prop_lut2_I0_O)        0.045    -0.018 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_8/O
                         net (fo=1, routed)           0.373     0.355    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[0]
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.874    -0.810    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.556    -0.255    
                         clock uncertainty            0.224    -0.031    
    RAMB18_X3Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     0.152    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.152    
                         arrival time                           0.355    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.186ns (18.982%)  route 0.794ns (81.018%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.580    -0.599    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X64Y57         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.458 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/Q
                         net (fo=8, routed)           0.271    -0.187    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[7]
    SLICE_X62Y59         LUT6 (Prop_lut6_I2_O)        0.045    -0.142 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_2/O
                         net (fo=1, routed)           0.523     0.381    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[6]
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.874    -0.810    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.556    -0.255    
                         clock uncertainty            0.224    -0.031    
    RAMB18_X3Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     0.152    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.152    
                         arrival time                           0.381    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.005ns  (logic 0.186ns (18.498%)  route 0.819ns (81.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.580    -0.599    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X63Y58         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[1]/Q
                         net (fo=9, routed)           0.248    -0.210    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[1]
    SLICE_X62Y60         LUT2 (Prop_lut2_I0_O)        0.045    -0.165 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_7/O
                         net (fo=1, routed)           0.572     0.407    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[1]
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.874    -0.810    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.556    -0.255    
                         clock uncertainty            0.224    -0.031    
    RAMB18_X3Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     0.152    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.152    
                         arrival time                           0.407    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.019ns  (logic 0.186ns (18.250%)  route 0.833ns (81.750%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.580    -0.599    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X63Y57         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.458 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[4]/Q
                         net (fo=12, routed)          0.416    -0.042    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[4]
    SLICE_X62Y61         LUT2 (Prop_lut2_I0_O)        0.045     0.003 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_4/O
                         net (fo=1, routed)           0.418     0.421    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[4]
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.874    -0.810    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.556    -0.255    
                         clock uncertainty            0.224    -0.031    
    RAMB18_X3Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     0.152    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.152    
                         arrival time                           0.421    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.143ns  (logic 0.186ns (16.277%)  route 0.957ns (83.723%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.580    -0.599    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X65Y57         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[2]/Q
                         net (fo=8, routed)           0.455    -0.003    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[2]
    SLICE_X62Y61         LUT2 (Prop_lut2_I0_O)        0.045     0.042 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_6/O
                         net (fo=1, routed)           0.502     0.544    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[2]
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.874    -0.810    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.556    -0.255    
                         clock uncertainty            0.224    -0.031    
    RAMB18_X3Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     0.152    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.152    
                         arrival time                           0.544    
  -------------------------------------------------------------------
                         slack                                  0.392    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_clk_wiz_0_1
  To Clock:  clk_100M_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.266ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.420ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.266ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/laddr1/CEA2
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.723ns  (logic 1.242ns (21.702%)  route 4.481ns (78.298%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.656    -0.956    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X42Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.518    -0.438 r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           1.986     1.549    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X50Y63         LUT6 (Prop_lut6_I3_O)        0.124     1.673 r  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.505     2.177    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X51Y63         LUT3 (Prop_lut3_I2_O)        0.150     2.327 f  design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3/O
                         net (fo=8, routed)           0.493     2.820    design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3_n_0
    SLICE_X51Y62         LUT6 (Prop_lut6_I5_O)        0.326     3.146 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_3/O
                         net (fo=3, routed)           0.426     3.572    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_3_n_0
    SLICE_X51Y61         LUT5 (Prop_lut5_I0_O)        0.124     3.696 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_1/O
                         net (fo=10, routed)          1.071     4.767    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_1_n_0
    DSP48_X2Y20          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/disp/laddr1/CEA2
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.573     8.499    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    DSP48_X2Y20          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/disp/laddr1/CLK
                         clock pessimism              0.288     8.788    
                         clock uncertainty           -0.258     8.530    
    DSP48_X2Y20          DSP48E1 (Setup_dsp48e1_CLK_CEA2)
                                                     -0.497     8.033    design_1_i/custom_logic/inst/mqp_top/disp/laddr1
  -------------------------------------------------------------------
                         required time                          8.033    
                         arrival time                          -4.767    
  -------------------------------------------------------------------
                         slack                                  3.266    

Slack (MET) :             3.557ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.403ns  (logic 1.242ns (22.989%)  route 4.161ns (77.011%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.597ns = ( 8.403 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.656    -0.956    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X42Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.518    -0.438 r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           1.986     1.549    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X50Y63         LUT6 (Prop_lut6_I3_O)        0.124     1.673 r  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.505     2.177    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X51Y63         LUT3 (Prop_lut3_I2_O)        0.150     2.327 f  design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3/O
                         net (fo=8, routed)           0.493     2.820    design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3_n_0
    SLICE_X51Y62         LUT6 (Prop_lut6_I5_O)        0.326     3.146 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_3/O
                         net (fo=3, routed)           0.541     3.687    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_3_n_0
    SLICE_X50Y62         LUT5 (Prop_lut5_I0_O)        0.124     3.811 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[8]_i_1/O
                         net (fo=5, routed)           0.636     4.447    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[8]_i_1_n_0
    SLICE_X49Y61         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.477     8.403    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X49Y61         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[3]/C
                         clock pessimism              0.288     8.691    
                         clock uncertainty           -0.258     8.433    
    SLICE_X49Y61         FDRE (Setup_fdre_C_R)       -0.429     8.004    design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[3]
  -------------------------------------------------------------------
                         required time                          8.004    
                         arrival time                          -4.447    
  -------------------------------------------------------------------
                         slack                                  3.557    

Slack (MET) :             3.557ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.403ns  (logic 1.242ns (22.989%)  route 4.161ns (77.011%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.597ns = ( 8.403 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.656    -0.956    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X42Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.518    -0.438 r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           1.986     1.549    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X50Y63         LUT6 (Prop_lut6_I3_O)        0.124     1.673 r  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.505     2.177    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X51Y63         LUT3 (Prop_lut3_I2_O)        0.150     2.327 f  design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3/O
                         net (fo=8, routed)           0.493     2.820    design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3_n_0
    SLICE_X51Y62         LUT6 (Prop_lut6_I5_O)        0.326     3.146 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_3/O
                         net (fo=3, routed)           0.541     3.687    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_3_n_0
    SLICE_X50Y62         LUT5 (Prop_lut5_I0_O)        0.124     3.811 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[8]_i_1/O
                         net (fo=5, routed)           0.636     4.447    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[8]_i_1_n_0
    SLICE_X49Y61         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.477     8.403    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X49Y61         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[4]/C
                         clock pessimism              0.288     8.691    
                         clock uncertainty           -0.258     8.433    
    SLICE_X49Y61         FDRE (Setup_fdre_C_R)       -0.429     8.004    design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[4]
  -------------------------------------------------------------------
                         required time                          8.004    
                         arrival time                          -4.447    
  -------------------------------------------------------------------
                         slack                                  3.557    

Slack (MET) :             3.557ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.403ns  (logic 1.242ns (22.989%)  route 4.161ns (77.011%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.597ns = ( 8.403 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.656    -0.956    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X42Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.518    -0.438 r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           1.986     1.549    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X50Y63         LUT6 (Prop_lut6_I3_O)        0.124     1.673 r  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.505     2.177    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X51Y63         LUT3 (Prop_lut3_I2_O)        0.150     2.327 f  design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3/O
                         net (fo=8, routed)           0.493     2.820    design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3_n_0
    SLICE_X51Y62         LUT6 (Prop_lut6_I5_O)        0.326     3.146 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_3/O
                         net (fo=3, routed)           0.541     3.687    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_3_n_0
    SLICE_X50Y62         LUT5 (Prop_lut5_I0_O)        0.124     3.811 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[8]_i_1/O
                         net (fo=5, routed)           0.636     4.447    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[8]_i_1_n_0
    SLICE_X49Y61         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.477     8.403    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X49Y61         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[5]/C
                         clock pessimism              0.288     8.691    
                         clock uncertainty           -0.258     8.433    
    SLICE_X49Y61         FDRE (Setup_fdre_C_R)       -0.429     8.004    design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[5]
  -------------------------------------------------------------------
                         required time                          8.004    
                         arrival time                          -4.447    
  -------------------------------------------------------------------
                         slack                                  3.557    

Slack (MET) :             3.557ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.403ns  (logic 1.242ns (22.989%)  route 4.161ns (77.011%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.597ns = ( 8.403 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.656    -0.956    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X42Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.518    -0.438 r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           1.986     1.549    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X50Y63         LUT6 (Prop_lut6_I3_O)        0.124     1.673 r  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.505     2.177    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X51Y63         LUT3 (Prop_lut3_I2_O)        0.150     2.327 f  design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3/O
                         net (fo=8, routed)           0.493     2.820    design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3_n_0
    SLICE_X51Y62         LUT6 (Prop_lut6_I5_O)        0.326     3.146 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_3/O
                         net (fo=3, routed)           0.541     3.687    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_3_n_0
    SLICE_X50Y62         LUT5 (Prop_lut5_I0_O)        0.124     3.811 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[8]_i_1/O
                         net (fo=5, routed)           0.636     4.447    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[8]_i_1_n_0
    SLICE_X49Y61         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.477     8.403    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X49Y61         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[8]/C
                         clock pessimism              0.288     8.691    
                         clock uncertainty           -0.258     8.433    
    SLICE_X49Y61         FDRE (Setup_fdre_C_R)       -0.429     8.004    design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[8]
  -------------------------------------------------------------------
                         required time                          8.004    
                         arrival time                          -4.447    
  -------------------------------------------------------------------
                         slack                                  3.557    

Slack (MET) :             3.584ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/laddr1/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.539ns  (logic 1.118ns (20.183%)  route 4.421ns (79.817%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.656    -0.956    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X42Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.518    -0.438 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           1.986     1.549    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X50Y63         LUT6 (Prop_lut6_I3_O)        0.124     1.673 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.505     2.177    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X51Y63         LUT3 (Prop_lut3_I2_O)        0.150     2.327 r  design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3/O
                         net (fo=8, routed)           0.758     3.085    design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3_n_0
    SLICE_X48Y59         LUT2 (Prop_lut2_I0_O)        0.326     3.411 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[0]_i_1/O
                         net (fo=2, routed)           1.172     4.584    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[0]_i_1_n_0
    DSP48_X2Y20          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/disp/laddr1/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.573     8.499    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    DSP48_X2Y20          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/disp/laddr1/CLK
                         clock pessimism              0.288     8.788    
                         clock uncertainty           -0.258     8.530    
    DSP48_X2Y20          DSP48E1 (Setup_dsp48e1_CLK_A[0])
                                                     -0.362     8.168    design_1_i/custom_logic/inst/mqp_top/disp/laddr1
  -------------------------------------------------------------------
                         required time                          8.168    
                         arrival time                          -4.584    
  -------------------------------------------------------------------
                         slack                                  3.584    

Slack (MET) :             3.595ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.259ns  (logic 1.242ns (23.616%)  route 4.017ns (76.384%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.608ns = ( 8.392 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.656    -0.956    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X42Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.518    -0.438 r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           1.986     1.549    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X50Y63         LUT6 (Prop_lut6_I3_O)        0.124     1.673 r  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.505     2.177    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X51Y63         LUT3 (Prop_lut3_I2_O)        0.150     2.327 f  design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3/O
                         net (fo=8, routed)           0.493     2.820    design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3_n_0
    SLICE_X51Y62         LUT6 (Prop_lut6_I5_O)        0.326     3.146 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_3/O
                         net (fo=3, routed)           0.541     3.687    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_3_n_0
    SLICE_X50Y62         LUT5 (Prop_lut5_I0_O)        0.124     3.811 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[8]_i_1/O
                         net (fo=5, routed)           0.492     4.304    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[8]_i_1_n_0
    SLICE_X50Y61         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.466     8.392    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X50Y61         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[6]/C
                         clock pessimism              0.288     8.680    
                         clock uncertainty           -0.258     8.422    
    SLICE_X50Y61         FDRE (Setup_fdre_C_R)       -0.524     7.898    design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[6]
  -------------------------------------------------------------------
                         required time                          7.898    
                         arrival time                          -4.304    
  -------------------------------------------------------------------
                         slack                                  3.595    

Slack (MET) :             3.612ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/laddr1/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.512ns  (logic 1.118ns (20.285%)  route 4.394ns (79.715%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.656    -0.956    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X42Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.518    -0.438 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           1.986     1.549    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X50Y63         LUT6 (Prop_lut6_I3_O)        0.124     1.673 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.505     2.177    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X51Y63         LUT3 (Prop_lut3_I2_O)        0.150     2.327 r  design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3/O
                         net (fo=8, routed)           0.761     3.089    design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3_n_0
    SLICE_X48Y59         LUT4 (Prop_lut4_I0_O)        0.326     3.415 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_1/O
                         net (fo=2, routed)           1.141     4.556    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_1_n_0
    DSP48_X2Y20          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/disp/laddr1/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.573     8.499    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    DSP48_X2Y20          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/disp/laddr1/CLK
                         clock pessimism              0.288     8.788    
                         clock uncertainty           -0.258     8.530    
    DSP48_X2Y20          DSP48E1 (Setup_dsp48e1_CLK_A[2])
                                                     -0.362     8.168    design_1_i/custom_logic/inst/mqp_top/disp/laddr1
  -------------------------------------------------------------------
                         required time                          8.168    
                         arrival time                          -4.556    
  -------------------------------------------------------------------
                         slack                                  3.612    

Slack (MET) :             3.652ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/laddr1/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.472ns  (logic 1.118ns (20.432%)  route 4.354ns (79.568%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.656    -0.956    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X42Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.518    -0.438 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           1.986     1.549    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X50Y63         LUT6 (Prop_lut6_I3_O)        0.124     1.673 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.505     2.177    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X51Y63         LUT3 (Prop_lut3_I2_O)        0.150     2.327 r  design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3/O
                         net (fo=8, routed)           0.758     3.086    design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3_n_0
    SLICE_X48Y59         LUT3 (Prop_lut3_I0_O)        0.326     3.412 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[1]_i_1/O
                         net (fo=2, routed)           1.105     4.516    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[1]_i_1_n_0
    DSP48_X2Y20          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/disp/laddr1/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.573     8.499    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    DSP48_X2Y20          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/disp/laddr1/CLK
                         clock pessimism              0.288     8.788    
                         clock uncertainty           -0.258     8.530    
    DSP48_X2Y20          DSP48E1 (Setup_dsp48e1_CLK_A[1])
                                                     -0.362     8.168    design_1_i/custom_logic/inst/mqp_top/disp/laddr1
  -------------------------------------------------------------------
                         required time                          8.168    
                         arrival time                          -4.516    
  -------------------------------------------------------------------
                         slack                                  3.652    

Slack (MET) :             3.695ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.720ns  (logic 1.262ns (22.065%)  route 4.458ns (77.935%))
  Logic Levels:           6  (LUT2=2 LUT6=4)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.600ns = ( 8.400 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.656    -0.956    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X42Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.518    -0.438 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           1.986     1.549    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X50Y63         LUT6 (Prop_lut6_I3_O)        0.124     1.673 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.505     2.177    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X51Y63         LUT2 (Prop_lut2_I1_O)        0.124     2.301 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4/O
                         net (fo=2, routed)           0.428     2.729    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4_n_0
    SLICE_X50Y64         LUT2 (Prop_lut2_I1_O)        0.124     2.853 f  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2/O
                         net (fo=10, routed)          0.621     3.474    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2_n_0
    SLICE_X50Y66         LUT6 (Prop_lut6_I0_O)        0.124     3.598 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3/O
                         net (fo=4, routed)           0.465     4.063    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3_n_0
    SLICE_X50Y65         LUT6 (Prop_lut6_I0_O)        0.124     4.187 r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_3/O
                         net (fo=3, routed)           0.453     4.640    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_3_n_0
    SLICE_X49Y65         LUT6 (Prop_lut6_I4_O)        0.124     4.764 r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[0]_i_1/O
                         net (fo=1, routed)           0.000     4.764    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[0]_i_1_n_0
    SLICE_X49Y65         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.474     8.400    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X49Y65         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[0]/C
                         clock pessimism              0.288     8.688    
                         clock uncertainty           -0.258     8.430    
    SLICE_X49Y65         FDRE (Setup_fdre_C_D)        0.029     8.459    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.459    
                         arrival time                          -4.764    
  -------------------------------------------------------------------
                         slack                                  3.695    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.061ns  (logic 0.209ns (19.702%)  route 0.852ns (80.298%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.554    -0.625    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X42Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.784     0.324    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X50Y63         LUT6 (Prop_lut6_I3_O)        0.045     0.369 r  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.068     0.436    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X51Y63         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.817    -0.868    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X51Y63         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/C
                         clock pessimism              0.556    -0.312    
                         clock uncertainty            0.258    -0.054    
    SLICE_X51Y63         FDRE (Hold_fdre_C_D)         0.070     0.016    design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.016    
                         arrival time                           0.436    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.946ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.606ns  (logic 0.358ns (22.290%)  route 1.248ns (77.710%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.554    -0.625    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X42Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.461 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.784     0.324    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X50Y63         LUT6 (Prop_lut6_I3_O)        0.045     0.369 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.168     0.536    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X51Y63         LUT3 (Prop_lut3_I2_O)        0.042     0.578 r  design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3/O
                         net (fo=8, routed)           0.296     0.874    design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3_n_0
    SLICE_X51Y66         LUT6 (Prop_lut6_I3_O)        0.107     0.981 r  design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_1/O
                         net (fo=1, routed)           0.000     0.981    design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_1_n_0
    SLICE_X51Y66         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.815    -0.870    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X51Y66         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/pipe_reg[0]/C
                         clock pessimism              0.556    -0.314    
                         clock uncertainty            0.258    -0.056    
    SLICE_X51Y66         FDRE (Hold_fdre_C_D)         0.092     0.036    design_1_i/custom_logic/inst/mqp_top/disp/pipe_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.036    
                         arrival time                           0.981    
  -------------------------------------------------------------------
                         slack                                  0.946    

Slack (MET) :             1.009ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.673ns  (logic 0.344ns (20.561%)  route 1.329ns (79.439%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.554    -0.625    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X42Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.784     0.324    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X50Y63         LUT6 (Prop_lut6_I3_O)        0.045     0.369 r  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.168     0.536    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X51Y63         LUT2 (Prop_lut2_I1_O)        0.045     0.581 f  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4/O
                         net (fo=2, routed)           0.154     0.735    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4_n_0
    SLICE_X50Y64         LUT2 (Prop_lut2_I1_O)        0.045     0.780 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2/O
                         net (fo=10, routed)          0.224     1.003    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2_n_0
    SLICE_X49Y65         LUT6 (Prop_lut6_I3_O)        0.045     1.048 r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.048    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[0]_i_1_n_0
    SLICE_X49Y65         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.820    -0.865    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X49Y65         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[0]/C
                         clock pessimism              0.556    -0.309    
                         clock uncertainty            0.258    -0.051    
    SLICE_X49Y65         FDRE (Hold_fdre_C_D)         0.091     0.040    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.040    
                         arrival time                           1.048    
  -------------------------------------------------------------------
                         slack                                  1.009    

Slack (MET) :             1.061ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.726ns  (logic 0.344ns (19.930%)  route 1.382ns (80.070%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.554    -0.625    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X42Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.784     0.324    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X50Y63         LUT6 (Prop_lut6_I3_O)        0.045     0.369 r  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.168     0.536    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X51Y63         LUT2 (Prop_lut2_I1_O)        0.045     0.581 f  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4/O
                         net (fo=2, routed)           0.154     0.735    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4_n_0
    SLICE_X50Y64         LUT2 (Prop_lut2_I1_O)        0.045     0.780 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2/O
                         net (fo=10, routed)          0.277     1.056    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2_n_0
    SLICE_X49Y65         LUT6 (Prop_lut6_I2_O)        0.045     1.101 r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.101    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[1]_i_1_n_0
    SLICE_X49Y65         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.820    -0.865    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X49Y65         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[1]/C
                         clock pessimism              0.556    -0.309    
                         clock uncertainty            0.258    -0.051    
    SLICE_X49Y65         FDRE (Hold_fdre_C_D)         0.092     0.041    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.041    
                         arrival time                           1.101    
  -------------------------------------------------------------------
                         slack                                  1.061    

Slack (MET) :             1.130ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.778ns  (logic 0.358ns (20.134%)  route 1.420ns (79.866%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.554    -0.625    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X42Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.461 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.784     0.324    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X50Y63         LUT6 (Prop_lut6_I3_O)        0.045     0.369 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.168     0.536    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X51Y63         LUT3 (Prop_lut3_I2_O)        0.042     0.578 r  design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3/O
                         net (fo=8, routed)           0.340     0.918    design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3_n_0
    SLICE_X48Y59         LUT3 (Prop_lut3_I0_O)        0.107     1.025 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[1]_i_1/O
                         net (fo=2, routed)           0.128     1.153    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[1]_i_1_n_0
    SLICE_X47Y59         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.825    -0.860    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X47Y59         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[1]/C
                         clock pessimism              0.556    -0.304    
                         clock uncertainty            0.258    -0.046    
    SLICE_X47Y59         FDRE (Hold_fdre_C_D)         0.070     0.024    design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.024    
                         arrival time                           1.153    
  -------------------------------------------------------------------
                         slack                                  1.130    

Slack (MET) :             1.148ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.813ns  (logic 0.344ns (18.973%)  route 1.469ns (81.027%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.554    -0.625    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X42Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.784     0.324    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X50Y63         LUT6 (Prop_lut6_I3_O)        0.045     0.369 r  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.168     0.536    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X51Y63         LUT2 (Prop_lut2_I1_O)        0.045     0.581 f  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4/O
                         net (fo=2, routed)           0.154     0.735    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4_n_0
    SLICE_X50Y64         LUT2 (Prop_lut2_I1_O)        0.045     0.780 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2/O
                         net (fo=10, routed)          0.364     1.143    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2_n_0
    SLICE_X49Y65         LUT6 (Prop_lut6_I1_O)        0.045     1.188 r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.188    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_1_n_0
    SLICE_X49Y65         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.820    -0.865    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X49Y65         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[2]/C
                         clock pessimism              0.556    -0.309    
                         clock uncertainty            0.258    -0.051    
    SLICE_X49Y65         FDRE (Hold_fdre_C_D)         0.092     0.041    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.041    
                         arrival time                           1.188    
  -------------------------------------------------------------------
                         slack                                  1.148    

Slack (MET) :             1.149ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.797ns  (logic 0.358ns (19.919%)  route 1.439ns (80.081%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.554    -0.625    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X42Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.461 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.784     0.324    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X50Y63         LUT6 (Prop_lut6_I3_O)        0.045     0.369 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.168     0.536    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X51Y63         LUT3 (Prop_lut3_I2_O)        0.042     0.578 r  design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3/O
                         net (fo=8, routed)           0.341     0.919    design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3_n_0
    SLICE_X48Y59         LUT2 (Prop_lut2_I0_O)        0.107     1.026 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[0]_i_1/O
                         net (fo=2, routed)           0.146     1.173    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[0]_i_1_n_0
    SLICE_X49Y59         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.825    -0.860    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X49Y59         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[0]/C
                         clock pessimism              0.556    -0.304    
                         clock uncertainty            0.258    -0.046    
    SLICE_X49Y59         FDRE (Hold_fdre_C_D)         0.070     0.024    design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.024    
                         arrival time                           1.173    
  -------------------------------------------------------------------
                         slack                                  1.149    

Slack (MET) :             1.180ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.879ns  (logic 0.402ns (21.393%)  route 1.477ns (78.607%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.554    -0.625    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X42Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.461 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.784     0.324    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X50Y63         LUT6 (Prop_lut6_I3_O)        0.045     0.369 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.168     0.536    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X51Y63         LUT3 (Prop_lut3_I2_O)        0.042     0.578 r  design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3/O
                         net (fo=8, routed)           0.285     0.863    design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3_n_0
    SLICE_X50Y66         LUT5 (Prop_lut5_I4_O)        0.107     0.970 f  design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_2/O
                         net (fo=3, routed)           0.240     1.210    design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_2_n_0
    SLICE_X50Y66         LUT5 (Prop_lut5_I2_O)        0.044     1.254 r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.254    design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_1_n_0
    SLICE_X50Y66         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.815    -0.870    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X50Y66         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[2]/C
                         clock pessimism              0.556    -0.314    
                         clock uncertainty            0.258    -0.056    
    SLICE_X50Y66         FDRE (Hold_fdre_C_D)         0.131     0.075    design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.075    
                         arrival time                           1.254    
  -------------------------------------------------------------------
                         slack                                  1.180    

Slack (MET) :             1.184ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.847ns  (logic 0.344ns (18.622%)  route 1.503ns (81.378%))
  Logic Levels:           4  (LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.554    -0.625    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X42Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.784     0.324    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X50Y63         LUT6 (Prop_lut6_I3_O)        0.045     0.369 r  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.168     0.536    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X51Y63         LUT2 (Prop_lut2_I1_O)        0.045     0.581 f  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4/O
                         net (fo=2, routed)           0.154     0.735    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4_n_0
    SLICE_X50Y64         LUT2 (Prop_lut2_I1_O)        0.045     0.780 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2/O
                         net (fo=10, routed)          0.398     1.178    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2_n_0
    SLICE_X43Y67         LUT3 (Prop_lut3_I0_O)        0.045     1.223 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.223    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[0]_i_1_n_0
    SLICE_X43Y67         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.818    -0.867    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X43Y67         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[0]/C
                         clock pessimism              0.556    -0.311    
                         clock uncertainty            0.258    -0.053    
    SLICE_X43Y67         FDRE (Hold_fdre_C_D)         0.092     0.039    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.039    
                         arrival time                           1.223    
  -------------------------------------------------------------------
                         slack                                  1.184    

Slack (MET) :             1.184ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.828ns  (logic 0.358ns (19.580%)  route 1.470ns (80.420%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.554    -0.625    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X42Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.461 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.784     0.324    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X50Y63         LUT6 (Prop_lut6_I3_O)        0.045     0.369 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.168     0.536    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X51Y63         LUT3 (Prop_lut3_I2_O)        0.042     0.578 r  design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3/O
                         net (fo=8, routed)           0.341     0.919    design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3_n_0
    SLICE_X48Y59         LUT4 (Prop_lut4_I0_O)        0.107     1.026 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_1/O
                         net (fo=2, routed)           0.177     1.204    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_1_n_0
    SLICE_X47Y59         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.825    -0.860    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X47Y59         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[2]/C
                         clock pessimism              0.556    -0.304    
                         clock uncertainty            0.258    -0.046    
    SLICE_X47Y59         FDRE (Hold_fdre_C_D)         0.066     0.020    design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.020    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  1.184    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100M_clk_wiz_0
  To Clock:  clk_100M_clk_wiz_0_1

Setup :           73  Failing Endpoints,  Worst Slack       -6.841ns,  Total Violation     -105.751ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.841ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.792ns  (logic 7.926ns (47.202%)  route 8.866ns (52.798%))
  Logic Levels:           23  (CARRY4=15 LUT2=2 LUT3=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 8.448 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.700    -0.912    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X55Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.456 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/Q
                         net (fo=34, routed)          0.911     0.455    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[0]
    SLICE_X54Y70         LUT6 (Prop_lut6_I0_O)        0.124     0.579 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38/O
                         net (fo=1, routed)           0.641     1.221    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38_n_0
    SLICE_X54Y71         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.621     1.842 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.842    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14_n_0
    SLICE_X54Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     2.071 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_10/CO[2]
                         net (fo=11, routed)          0.666     2.736    design_1_i/custom_logic/inst/mqp_top/disp/B[7]
    SLICE_X56Y72         LUT3 (Prop_lut3_I1_O)        0.310     3.046 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_25/O
                         net (fo=1, routed)           0.000     3.046    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_25_n_0
    SLICE_X56Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.578 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_11/CO[3]
                         net (fo=11, routed)          1.042     4.620    design_1_i/custom_logic/inst/mqp_top/disp/B[6]
    SLICE_X57Y72         LUT3 (Prop_lut3_I0_O)        0.124     4.744 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_29/O
                         net (fo=1, routed)           0.000     4.744    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_29_n_0
    SLICE_X57Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.294 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_12/CO[3]
                         net (fo=11, routed)          1.063     6.358    design_1_i/custom_logic/inst/mqp_top/disp/B[5]
    SLICE_X57Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.938 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000     6.938    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31_n_0
    SLICE_X57Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.052 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_13/CO[3]
                         net (fo=11, routed)          0.797     7.849    design_1_i/custom_logic/inst/mqp_top/disp/B[4]
    SLICE_X59Y69         LUT2 (Prop_lut2_I1_O)        0.124     7.973 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35/O
                         net (fo=1, routed)           0.000     7.973    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35_n_0
    SLICE_X59Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.523 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.523    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14_n_0
    SLICE_X59Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.637 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_10/CO[3]
                         net (fo=12, routed)          0.942     9.579    design_1_i/custom_logic/inst/mqp_top/disp/B[3]
    SLICE_X60Y71         LUT3 (Prop_lut3_I0_O)        0.124     9.703 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_22/O
                         net (fo=1, routed)           0.000     9.703    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_22_n_0
    SLICE_X60Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.253 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_11/CO[3]
                         net (fo=11, routed)          0.983    11.236    design_1_i/custom_logic/inst/mqp_top/disp/B[2]
    SLICE_X59Y72         LUT3 (Prop_lut3_I0_O)        0.124    11.360 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_27/O
                         net (fo=1, routed)           0.000    11.360    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_27_n_0
    SLICE_X59Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.910 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_12/CO[3]
                         net (fo=12, routed)          1.010    12.920    design_1_i/custom_logic/inst/mqp_top/disp/B[1]
    SLICE_X58Y71         LUT2 (Prop_lut2_I1_O)        0.124    13.044 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_47/O
                         net (fo=1, routed)           0.000    13.044    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_47_n_0
    SLICE_X58Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.557 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.557    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29_n_0
    SLICE_X58Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.786 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_13/CO[2]
                         net (fo=2, routed)           0.456    14.242    design_1_i/custom_logic/inst/mqp_top/disp/B[0]
    SLICE_X57Y73         LUT5 (Prop_lut5_I0_O)        0.310    14.552 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5/O
                         net (fo=1, routed)           0.354    14.906    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.432 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.432    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1_n_0
    SLICE_X55Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.546 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.546    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_1_n_0
    SLICE_X55Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.880 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[10]_i_2/O[1]
                         net (fo=1, routed)           0.000    15.880    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[10]_i_2_n_6
    SLICE_X55Y74         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.522     8.448    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X55Y74         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[9]/C
                         clock pessimism              0.612     9.060    
                         clock uncertainty           -0.084     8.977    
    SLICE_X55Y74         FDRE (Setup_fdre_C_D)        0.062     9.039    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[9]
  -------------------------------------------------------------------
                         required time                          9.039    
                         arrival time                         -15.880    
  -------------------------------------------------------------------
                         slack                                 -6.841    

Slack (VIOLATED) :        -6.746ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.697ns  (logic 7.831ns (46.902%)  route 8.866ns (53.098%))
  Logic Levels:           23  (CARRY4=15 LUT2=2 LUT3=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 8.448 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.700    -0.912    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X55Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.456 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/Q
                         net (fo=34, routed)          0.911     0.455    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[0]
    SLICE_X54Y70         LUT6 (Prop_lut6_I0_O)        0.124     0.579 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38/O
                         net (fo=1, routed)           0.641     1.221    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38_n_0
    SLICE_X54Y71         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.621     1.842 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.842    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14_n_0
    SLICE_X54Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     2.071 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_10/CO[2]
                         net (fo=11, routed)          0.666     2.736    design_1_i/custom_logic/inst/mqp_top/disp/B[7]
    SLICE_X56Y72         LUT3 (Prop_lut3_I1_O)        0.310     3.046 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_25/O
                         net (fo=1, routed)           0.000     3.046    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_25_n_0
    SLICE_X56Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.578 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_11/CO[3]
                         net (fo=11, routed)          1.042     4.620    design_1_i/custom_logic/inst/mqp_top/disp/B[6]
    SLICE_X57Y72         LUT3 (Prop_lut3_I0_O)        0.124     4.744 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_29/O
                         net (fo=1, routed)           0.000     4.744    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_29_n_0
    SLICE_X57Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.294 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_12/CO[3]
                         net (fo=11, routed)          1.063     6.358    design_1_i/custom_logic/inst/mqp_top/disp/B[5]
    SLICE_X57Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.938 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000     6.938    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31_n_0
    SLICE_X57Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.052 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_13/CO[3]
                         net (fo=11, routed)          0.797     7.849    design_1_i/custom_logic/inst/mqp_top/disp/B[4]
    SLICE_X59Y69         LUT2 (Prop_lut2_I1_O)        0.124     7.973 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35/O
                         net (fo=1, routed)           0.000     7.973    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35_n_0
    SLICE_X59Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.523 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.523    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14_n_0
    SLICE_X59Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.637 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_10/CO[3]
                         net (fo=12, routed)          0.942     9.579    design_1_i/custom_logic/inst/mqp_top/disp/B[3]
    SLICE_X60Y71         LUT3 (Prop_lut3_I0_O)        0.124     9.703 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_22/O
                         net (fo=1, routed)           0.000     9.703    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_22_n_0
    SLICE_X60Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.253 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_11/CO[3]
                         net (fo=11, routed)          0.983    11.236    design_1_i/custom_logic/inst/mqp_top/disp/B[2]
    SLICE_X59Y72         LUT3 (Prop_lut3_I0_O)        0.124    11.360 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_27/O
                         net (fo=1, routed)           0.000    11.360    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_27_n_0
    SLICE_X59Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.910 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_12/CO[3]
                         net (fo=12, routed)          1.010    12.920    design_1_i/custom_logic/inst/mqp_top/disp/B[1]
    SLICE_X58Y71         LUT2 (Prop_lut2_I1_O)        0.124    13.044 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_47/O
                         net (fo=1, routed)           0.000    13.044    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_47_n_0
    SLICE_X58Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.557 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.557    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29_n_0
    SLICE_X58Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.786 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_13/CO[2]
                         net (fo=2, routed)           0.456    14.242    design_1_i/custom_logic/inst/mqp_top/disp/B[0]
    SLICE_X57Y73         LUT5 (Prop_lut5_I0_O)        0.310    14.552 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5/O
                         net (fo=1, routed)           0.354    14.906    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.432 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.432    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1_n_0
    SLICE_X55Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.546 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.546    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_1_n_0
    SLICE_X55Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.785 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[10]_i_2/O[2]
                         net (fo=1, routed)           0.000    15.785    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[10]_i_2_n_5
    SLICE_X55Y74         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.522     8.448    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X55Y74         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[10]/C
                         clock pessimism              0.612     9.060    
                         clock uncertainty           -0.084     8.977    
    SLICE_X55Y74         FDRE (Setup_fdre_C_D)        0.062     9.039    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[10]
  -------------------------------------------------------------------
                         required time                          9.039    
                         arrival time                         -15.785    
  -------------------------------------------------------------------
                         slack                                 -6.746    

Slack (VIOLATED) :        -6.730ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.681ns  (logic 7.815ns (46.851%)  route 8.866ns (53.149%))
  Logic Levels:           23  (CARRY4=15 LUT2=2 LUT3=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 8.448 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.700    -0.912    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X55Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.456 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/Q
                         net (fo=34, routed)          0.911     0.455    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[0]
    SLICE_X54Y70         LUT6 (Prop_lut6_I0_O)        0.124     0.579 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38/O
                         net (fo=1, routed)           0.641     1.221    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38_n_0
    SLICE_X54Y71         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.621     1.842 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.842    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14_n_0
    SLICE_X54Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     2.071 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_10/CO[2]
                         net (fo=11, routed)          0.666     2.736    design_1_i/custom_logic/inst/mqp_top/disp/B[7]
    SLICE_X56Y72         LUT3 (Prop_lut3_I1_O)        0.310     3.046 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_25/O
                         net (fo=1, routed)           0.000     3.046    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_25_n_0
    SLICE_X56Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.578 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_11/CO[3]
                         net (fo=11, routed)          1.042     4.620    design_1_i/custom_logic/inst/mqp_top/disp/B[6]
    SLICE_X57Y72         LUT3 (Prop_lut3_I0_O)        0.124     4.744 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_29/O
                         net (fo=1, routed)           0.000     4.744    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_29_n_0
    SLICE_X57Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.294 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_12/CO[3]
                         net (fo=11, routed)          1.063     6.358    design_1_i/custom_logic/inst/mqp_top/disp/B[5]
    SLICE_X57Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.938 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000     6.938    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31_n_0
    SLICE_X57Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.052 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_13/CO[3]
                         net (fo=11, routed)          0.797     7.849    design_1_i/custom_logic/inst/mqp_top/disp/B[4]
    SLICE_X59Y69         LUT2 (Prop_lut2_I1_O)        0.124     7.973 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35/O
                         net (fo=1, routed)           0.000     7.973    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35_n_0
    SLICE_X59Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.523 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.523    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14_n_0
    SLICE_X59Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.637 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_10/CO[3]
                         net (fo=12, routed)          0.942     9.579    design_1_i/custom_logic/inst/mqp_top/disp/B[3]
    SLICE_X60Y71         LUT3 (Prop_lut3_I0_O)        0.124     9.703 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_22/O
                         net (fo=1, routed)           0.000     9.703    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_22_n_0
    SLICE_X60Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.253 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_11/CO[3]
                         net (fo=11, routed)          0.983    11.236    design_1_i/custom_logic/inst/mqp_top/disp/B[2]
    SLICE_X59Y72         LUT3 (Prop_lut3_I0_O)        0.124    11.360 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_27/O
                         net (fo=1, routed)           0.000    11.360    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_27_n_0
    SLICE_X59Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.910 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_12/CO[3]
                         net (fo=12, routed)          1.010    12.920    design_1_i/custom_logic/inst/mqp_top/disp/B[1]
    SLICE_X58Y71         LUT2 (Prop_lut2_I1_O)        0.124    13.044 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_47/O
                         net (fo=1, routed)           0.000    13.044    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_47_n_0
    SLICE_X58Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.557 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.557    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29_n_0
    SLICE_X58Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.786 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_13/CO[2]
                         net (fo=2, routed)           0.456    14.242    design_1_i/custom_logic/inst/mqp_top/disp/B[0]
    SLICE_X57Y73         LUT5 (Prop_lut5_I0_O)        0.310    14.552 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5/O
                         net (fo=1, routed)           0.354    14.906    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.432 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.432    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1_n_0
    SLICE_X55Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.546 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.546    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_1_n_0
    SLICE_X55Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    15.769 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[10]_i_2/O[0]
                         net (fo=1, routed)           0.000    15.769    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[10]_i_2_n_7
    SLICE_X55Y74         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.522     8.448    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X55Y74         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[8]/C
                         clock pessimism              0.612     9.060    
                         clock uncertainty           -0.084     8.977    
    SLICE_X55Y74         FDRE (Setup_fdre_C_D)        0.062     9.039    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[8]
  -------------------------------------------------------------------
                         required time                          9.039    
                         arrival time                         -15.769    
  -------------------------------------------------------------------
                         slack                                 -6.730    

Slack (VIOLATED) :        -6.725ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.678ns  (logic 7.812ns (46.841%)  route 8.866ns (53.159%))
  Logic Levels:           22  (CARRY4=14 LUT2=2 LUT3=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 8.450 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.700    -0.912    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X55Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.456 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/Q
                         net (fo=34, routed)          0.911     0.455    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[0]
    SLICE_X54Y70         LUT6 (Prop_lut6_I0_O)        0.124     0.579 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38/O
                         net (fo=1, routed)           0.641     1.221    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38_n_0
    SLICE_X54Y71         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.621     1.842 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.842    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14_n_0
    SLICE_X54Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     2.071 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_10/CO[2]
                         net (fo=11, routed)          0.666     2.736    design_1_i/custom_logic/inst/mqp_top/disp/B[7]
    SLICE_X56Y72         LUT3 (Prop_lut3_I1_O)        0.310     3.046 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_25/O
                         net (fo=1, routed)           0.000     3.046    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_25_n_0
    SLICE_X56Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.578 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_11/CO[3]
                         net (fo=11, routed)          1.042     4.620    design_1_i/custom_logic/inst/mqp_top/disp/B[6]
    SLICE_X57Y72         LUT3 (Prop_lut3_I0_O)        0.124     4.744 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_29/O
                         net (fo=1, routed)           0.000     4.744    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_29_n_0
    SLICE_X57Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.294 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_12/CO[3]
                         net (fo=11, routed)          1.063     6.358    design_1_i/custom_logic/inst/mqp_top/disp/B[5]
    SLICE_X57Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.938 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000     6.938    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31_n_0
    SLICE_X57Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.052 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_13/CO[3]
                         net (fo=11, routed)          0.797     7.849    design_1_i/custom_logic/inst/mqp_top/disp/B[4]
    SLICE_X59Y69         LUT2 (Prop_lut2_I1_O)        0.124     7.973 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35/O
                         net (fo=1, routed)           0.000     7.973    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35_n_0
    SLICE_X59Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.523 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.523    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14_n_0
    SLICE_X59Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.637 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_10/CO[3]
                         net (fo=12, routed)          0.942     9.579    design_1_i/custom_logic/inst/mqp_top/disp/B[3]
    SLICE_X60Y71         LUT3 (Prop_lut3_I0_O)        0.124     9.703 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_22/O
                         net (fo=1, routed)           0.000     9.703    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_22_n_0
    SLICE_X60Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.253 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_11/CO[3]
                         net (fo=11, routed)          0.983    11.236    design_1_i/custom_logic/inst/mqp_top/disp/B[2]
    SLICE_X59Y72         LUT3 (Prop_lut3_I0_O)        0.124    11.360 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_27/O
                         net (fo=1, routed)           0.000    11.360    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_27_n_0
    SLICE_X59Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.910 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_12/CO[3]
                         net (fo=12, routed)          1.010    12.920    design_1_i/custom_logic/inst/mqp_top/disp/B[1]
    SLICE_X58Y71         LUT2 (Prop_lut2_I1_O)        0.124    13.044 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_47/O
                         net (fo=1, routed)           0.000    13.044    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_47_n_0
    SLICE_X58Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.557 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.557    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29_n_0
    SLICE_X58Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.786 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_13/CO[2]
                         net (fo=2, routed)           0.456    14.242    design_1_i/custom_logic/inst/mqp_top/disp/B[0]
    SLICE_X57Y73         LUT5 (Prop_lut5_I0_O)        0.310    14.552 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5/O
                         net (fo=1, routed)           0.354    14.906    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.432 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.432    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1_n_0
    SLICE_X55Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.766 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000    15.766    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_1_n_6
    SLICE_X55Y73         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.524     8.450    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X55Y73         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[5]/C
                         clock pessimism              0.612     9.062    
                         clock uncertainty           -0.084     8.979    
    SLICE_X55Y73         FDRE (Setup_fdre_C_D)        0.062     9.041    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[5]
  -------------------------------------------------------------------
                         required time                          9.041    
                         arrival time                         -15.766    
  -------------------------------------------------------------------
                         slack                                 -6.725    

Slack (VIOLATED) :        -6.704ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.657ns  (logic 7.791ns (46.774%)  route 8.866ns (53.226%))
  Logic Levels:           22  (CARRY4=14 LUT2=2 LUT3=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 8.450 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.700    -0.912    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X55Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.456 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/Q
                         net (fo=34, routed)          0.911     0.455    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[0]
    SLICE_X54Y70         LUT6 (Prop_lut6_I0_O)        0.124     0.579 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38/O
                         net (fo=1, routed)           0.641     1.221    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38_n_0
    SLICE_X54Y71         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.621     1.842 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.842    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14_n_0
    SLICE_X54Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     2.071 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_10/CO[2]
                         net (fo=11, routed)          0.666     2.736    design_1_i/custom_logic/inst/mqp_top/disp/B[7]
    SLICE_X56Y72         LUT3 (Prop_lut3_I1_O)        0.310     3.046 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_25/O
                         net (fo=1, routed)           0.000     3.046    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_25_n_0
    SLICE_X56Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.578 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_11/CO[3]
                         net (fo=11, routed)          1.042     4.620    design_1_i/custom_logic/inst/mqp_top/disp/B[6]
    SLICE_X57Y72         LUT3 (Prop_lut3_I0_O)        0.124     4.744 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_29/O
                         net (fo=1, routed)           0.000     4.744    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_29_n_0
    SLICE_X57Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.294 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_12/CO[3]
                         net (fo=11, routed)          1.063     6.358    design_1_i/custom_logic/inst/mqp_top/disp/B[5]
    SLICE_X57Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.938 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000     6.938    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31_n_0
    SLICE_X57Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.052 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_13/CO[3]
                         net (fo=11, routed)          0.797     7.849    design_1_i/custom_logic/inst/mqp_top/disp/B[4]
    SLICE_X59Y69         LUT2 (Prop_lut2_I1_O)        0.124     7.973 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35/O
                         net (fo=1, routed)           0.000     7.973    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35_n_0
    SLICE_X59Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.523 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.523    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14_n_0
    SLICE_X59Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.637 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_10/CO[3]
                         net (fo=12, routed)          0.942     9.579    design_1_i/custom_logic/inst/mqp_top/disp/B[3]
    SLICE_X60Y71         LUT3 (Prop_lut3_I0_O)        0.124     9.703 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_22/O
                         net (fo=1, routed)           0.000     9.703    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_22_n_0
    SLICE_X60Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.253 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_11/CO[3]
                         net (fo=11, routed)          0.983    11.236    design_1_i/custom_logic/inst/mqp_top/disp/B[2]
    SLICE_X59Y72         LUT3 (Prop_lut3_I0_O)        0.124    11.360 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_27/O
                         net (fo=1, routed)           0.000    11.360    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_27_n_0
    SLICE_X59Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.910 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_12/CO[3]
                         net (fo=12, routed)          1.010    12.920    design_1_i/custom_logic/inst/mqp_top/disp/B[1]
    SLICE_X58Y71         LUT2 (Prop_lut2_I1_O)        0.124    13.044 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_47/O
                         net (fo=1, routed)           0.000    13.044    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_47_n_0
    SLICE_X58Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.557 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.557    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29_n_0
    SLICE_X58Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.786 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_13/CO[2]
                         net (fo=2, routed)           0.456    14.242    design_1_i/custom_logic/inst/mqp_top/disp/B[0]
    SLICE_X57Y73         LUT5 (Prop_lut5_I0_O)        0.310    14.552 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5/O
                         net (fo=1, routed)           0.354    14.906    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.432 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.432    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1_n_0
    SLICE_X55Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.745 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    15.745    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_1_n_4
    SLICE_X55Y73         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.524     8.450    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X55Y73         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]/C
                         clock pessimism              0.612     9.062    
                         clock uncertainty           -0.084     8.979    
    SLICE_X55Y73         FDRE (Setup_fdre_C_D)        0.062     9.041    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]
  -------------------------------------------------------------------
                         required time                          9.041    
                         arrival time                         -15.745    
  -------------------------------------------------------------------
                         slack                                 -6.704    

Slack (VIOLATED) :        -6.630ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.583ns  (logic 7.717ns (46.537%)  route 8.866ns (53.463%))
  Logic Levels:           22  (CARRY4=14 LUT2=2 LUT3=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 8.450 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.700    -0.912    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X55Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.456 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/Q
                         net (fo=34, routed)          0.911     0.455    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[0]
    SLICE_X54Y70         LUT6 (Prop_lut6_I0_O)        0.124     0.579 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38/O
                         net (fo=1, routed)           0.641     1.221    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38_n_0
    SLICE_X54Y71         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.621     1.842 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.842    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14_n_0
    SLICE_X54Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     2.071 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_10/CO[2]
                         net (fo=11, routed)          0.666     2.736    design_1_i/custom_logic/inst/mqp_top/disp/B[7]
    SLICE_X56Y72         LUT3 (Prop_lut3_I1_O)        0.310     3.046 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_25/O
                         net (fo=1, routed)           0.000     3.046    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_25_n_0
    SLICE_X56Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.578 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_11/CO[3]
                         net (fo=11, routed)          1.042     4.620    design_1_i/custom_logic/inst/mqp_top/disp/B[6]
    SLICE_X57Y72         LUT3 (Prop_lut3_I0_O)        0.124     4.744 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_29/O
                         net (fo=1, routed)           0.000     4.744    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_29_n_0
    SLICE_X57Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.294 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_12/CO[3]
                         net (fo=11, routed)          1.063     6.358    design_1_i/custom_logic/inst/mqp_top/disp/B[5]
    SLICE_X57Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.938 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000     6.938    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31_n_0
    SLICE_X57Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.052 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_13/CO[3]
                         net (fo=11, routed)          0.797     7.849    design_1_i/custom_logic/inst/mqp_top/disp/B[4]
    SLICE_X59Y69         LUT2 (Prop_lut2_I1_O)        0.124     7.973 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35/O
                         net (fo=1, routed)           0.000     7.973    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35_n_0
    SLICE_X59Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.523 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.523    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14_n_0
    SLICE_X59Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.637 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_10/CO[3]
                         net (fo=12, routed)          0.942     9.579    design_1_i/custom_logic/inst/mqp_top/disp/B[3]
    SLICE_X60Y71         LUT3 (Prop_lut3_I0_O)        0.124     9.703 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_22/O
                         net (fo=1, routed)           0.000     9.703    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_22_n_0
    SLICE_X60Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.253 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_11/CO[3]
                         net (fo=11, routed)          0.983    11.236    design_1_i/custom_logic/inst/mqp_top/disp/B[2]
    SLICE_X59Y72         LUT3 (Prop_lut3_I0_O)        0.124    11.360 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_27/O
                         net (fo=1, routed)           0.000    11.360    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_27_n_0
    SLICE_X59Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.910 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_12/CO[3]
                         net (fo=12, routed)          1.010    12.920    design_1_i/custom_logic/inst/mqp_top/disp/B[1]
    SLICE_X58Y71         LUT2 (Prop_lut2_I1_O)        0.124    13.044 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_47/O
                         net (fo=1, routed)           0.000    13.044    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_47_n_0
    SLICE_X58Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.557 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.557    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29_n_0
    SLICE_X58Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.786 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_13/CO[2]
                         net (fo=2, routed)           0.456    14.242    design_1_i/custom_logic/inst/mqp_top/disp/B[0]
    SLICE_X57Y73         LUT5 (Prop_lut5_I0_O)        0.310    14.552 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5/O
                         net (fo=1, routed)           0.354    14.906    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.432 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.432    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1_n_0
    SLICE_X55Y73         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.671 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000    15.671    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_1_n_5
    SLICE_X55Y73         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.524     8.450    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X55Y73         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[6]/C
                         clock pessimism              0.612     9.062    
                         clock uncertainty           -0.084     8.979    
    SLICE_X55Y73         FDRE (Setup_fdre_C_D)        0.062     9.041    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[6]
  -------------------------------------------------------------------
                         required time                          9.041    
                         arrival time                         -15.671    
  -------------------------------------------------------------------
                         slack                                 -6.630    

Slack (VIOLATED) :        -6.614ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.567ns  (logic 7.701ns (46.485%)  route 8.866ns (53.515%))
  Logic Levels:           22  (CARRY4=14 LUT2=2 LUT3=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 8.450 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.700    -0.912    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X55Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.456 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/Q
                         net (fo=34, routed)          0.911     0.455    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[0]
    SLICE_X54Y70         LUT6 (Prop_lut6_I0_O)        0.124     0.579 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38/O
                         net (fo=1, routed)           0.641     1.221    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38_n_0
    SLICE_X54Y71         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.621     1.842 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.842    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14_n_0
    SLICE_X54Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     2.071 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_10/CO[2]
                         net (fo=11, routed)          0.666     2.736    design_1_i/custom_logic/inst/mqp_top/disp/B[7]
    SLICE_X56Y72         LUT3 (Prop_lut3_I1_O)        0.310     3.046 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_25/O
                         net (fo=1, routed)           0.000     3.046    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_25_n_0
    SLICE_X56Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.578 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_11/CO[3]
                         net (fo=11, routed)          1.042     4.620    design_1_i/custom_logic/inst/mqp_top/disp/B[6]
    SLICE_X57Y72         LUT3 (Prop_lut3_I0_O)        0.124     4.744 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_29/O
                         net (fo=1, routed)           0.000     4.744    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_29_n_0
    SLICE_X57Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.294 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_12/CO[3]
                         net (fo=11, routed)          1.063     6.358    design_1_i/custom_logic/inst/mqp_top/disp/B[5]
    SLICE_X57Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.938 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000     6.938    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31_n_0
    SLICE_X57Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.052 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_13/CO[3]
                         net (fo=11, routed)          0.797     7.849    design_1_i/custom_logic/inst/mqp_top/disp/B[4]
    SLICE_X59Y69         LUT2 (Prop_lut2_I1_O)        0.124     7.973 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35/O
                         net (fo=1, routed)           0.000     7.973    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35_n_0
    SLICE_X59Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.523 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.523    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14_n_0
    SLICE_X59Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.637 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_10/CO[3]
                         net (fo=12, routed)          0.942     9.579    design_1_i/custom_logic/inst/mqp_top/disp/B[3]
    SLICE_X60Y71         LUT3 (Prop_lut3_I0_O)        0.124     9.703 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_22/O
                         net (fo=1, routed)           0.000     9.703    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_22_n_0
    SLICE_X60Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.253 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_11/CO[3]
                         net (fo=11, routed)          0.983    11.236    design_1_i/custom_logic/inst/mqp_top/disp/B[2]
    SLICE_X59Y72         LUT3 (Prop_lut3_I0_O)        0.124    11.360 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_27/O
                         net (fo=1, routed)           0.000    11.360    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_27_n_0
    SLICE_X59Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.910 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_12/CO[3]
                         net (fo=12, routed)          1.010    12.920    design_1_i/custom_logic/inst/mqp_top/disp/B[1]
    SLICE_X58Y71         LUT2 (Prop_lut2_I1_O)        0.124    13.044 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_47/O
                         net (fo=1, routed)           0.000    13.044    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_47_n_0
    SLICE_X58Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.557 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.557    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29_n_0
    SLICE_X58Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.786 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_13/CO[2]
                         net (fo=2, routed)           0.456    14.242    design_1_i/custom_logic/inst/mqp_top/disp/B[0]
    SLICE_X57Y73         LUT5 (Prop_lut5_I0_O)        0.310    14.552 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5/O
                         net (fo=1, routed)           0.354    14.906    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.432 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.432    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1_n_0
    SLICE_X55Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    15.655 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000    15.655    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_1_n_7
    SLICE_X55Y73         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.524     8.450    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X55Y73         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[4]/C
                         clock pessimism              0.612     9.062    
                         clock uncertainty           -0.084     8.979    
    SLICE_X55Y73         FDRE (Setup_fdre_C_D)        0.062     9.041    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[4]
  -------------------------------------------------------------------
                         required time                          9.041    
                         arrival time                         -15.655    
  -------------------------------------------------------------------
                         slack                                 -6.614    

Slack (VIOLATED) :        -6.479ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.433ns  (logic 7.567ns (46.049%)  route 8.866ns (53.951%))
  Logic Levels:           21  (CARRY4=13 LUT2=2 LUT3=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 8.451 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.700    -0.912    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X55Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.456 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/Q
                         net (fo=34, routed)          0.911     0.455    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[0]
    SLICE_X54Y70         LUT6 (Prop_lut6_I0_O)        0.124     0.579 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38/O
                         net (fo=1, routed)           0.641     1.221    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38_n_0
    SLICE_X54Y71         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.621     1.842 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.842    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14_n_0
    SLICE_X54Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     2.071 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_10/CO[2]
                         net (fo=11, routed)          0.666     2.736    design_1_i/custom_logic/inst/mqp_top/disp/B[7]
    SLICE_X56Y72         LUT3 (Prop_lut3_I1_O)        0.310     3.046 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_25/O
                         net (fo=1, routed)           0.000     3.046    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_25_n_0
    SLICE_X56Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.578 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_11/CO[3]
                         net (fo=11, routed)          1.042     4.620    design_1_i/custom_logic/inst/mqp_top/disp/B[6]
    SLICE_X57Y72         LUT3 (Prop_lut3_I0_O)        0.124     4.744 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_29/O
                         net (fo=1, routed)           0.000     4.744    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_29_n_0
    SLICE_X57Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.294 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_12/CO[3]
                         net (fo=11, routed)          1.063     6.358    design_1_i/custom_logic/inst/mqp_top/disp/B[5]
    SLICE_X57Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.938 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000     6.938    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31_n_0
    SLICE_X57Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.052 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_13/CO[3]
                         net (fo=11, routed)          0.797     7.849    design_1_i/custom_logic/inst/mqp_top/disp/B[4]
    SLICE_X59Y69         LUT2 (Prop_lut2_I1_O)        0.124     7.973 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35/O
                         net (fo=1, routed)           0.000     7.973    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35_n_0
    SLICE_X59Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.523 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.523    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14_n_0
    SLICE_X59Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.637 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_10/CO[3]
                         net (fo=12, routed)          0.942     9.579    design_1_i/custom_logic/inst/mqp_top/disp/B[3]
    SLICE_X60Y71         LUT3 (Prop_lut3_I0_O)        0.124     9.703 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_22/O
                         net (fo=1, routed)           0.000     9.703    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_22_n_0
    SLICE_X60Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.253 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_11/CO[3]
                         net (fo=11, routed)          0.983    11.236    design_1_i/custom_logic/inst/mqp_top/disp/B[2]
    SLICE_X59Y72         LUT3 (Prop_lut3_I0_O)        0.124    11.360 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_27/O
                         net (fo=1, routed)           0.000    11.360    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_27_n_0
    SLICE_X59Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.910 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_12/CO[3]
                         net (fo=12, routed)          1.010    12.920    design_1_i/custom_logic/inst/mqp_top/disp/B[1]
    SLICE_X58Y71         LUT2 (Prop_lut2_I1_O)        0.124    13.044 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_47/O
                         net (fo=1, routed)           0.000    13.044    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_47_n_0
    SLICE_X58Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.557 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.557    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29_n_0
    SLICE_X58Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.786 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_13/CO[2]
                         net (fo=2, routed)           0.456    14.242    design_1_i/custom_logic/inst/mqp_top/disp/B[0]
    SLICE_X57Y73         LUT5 (Prop_lut5_I0_O)        0.310    14.552 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5/O
                         net (fo=1, routed)           0.354    14.906    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    15.521 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000    15.521    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1_n_4
    SLICE_X55Y72         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.525     8.451    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X55Y72         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]/C
                         clock pessimism              0.612     9.063    
                         clock uncertainty           -0.084     8.980    
    SLICE_X55Y72         FDRE (Setup_fdre_C_D)        0.062     9.042    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]
  -------------------------------------------------------------------
                         required time                          9.042    
                         arrival time                         -15.521    
  -------------------------------------------------------------------
                         slack                                 -6.479    

Slack (VIOLATED) :        -6.420ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.374ns  (logic 7.508ns (45.854%)  route 8.866ns (54.146%))
  Logic Levels:           21  (CARRY4=13 LUT2=2 LUT3=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 8.451 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.700    -0.912    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X55Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.456 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/Q
                         net (fo=34, routed)          0.911     0.455    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[0]
    SLICE_X54Y70         LUT6 (Prop_lut6_I0_O)        0.124     0.579 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38/O
                         net (fo=1, routed)           0.641     1.221    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38_n_0
    SLICE_X54Y71         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.621     1.842 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.842    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14_n_0
    SLICE_X54Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     2.071 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_10/CO[2]
                         net (fo=11, routed)          0.666     2.736    design_1_i/custom_logic/inst/mqp_top/disp/B[7]
    SLICE_X56Y72         LUT3 (Prop_lut3_I1_O)        0.310     3.046 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_25/O
                         net (fo=1, routed)           0.000     3.046    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_25_n_0
    SLICE_X56Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.578 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_11/CO[3]
                         net (fo=11, routed)          1.042     4.620    design_1_i/custom_logic/inst/mqp_top/disp/B[6]
    SLICE_X57Y72         LUT3 (Prop_lut3_I0_O)        0.124     4.744 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_29/O
                         net (fo=1, routed)           0.000     4.744    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_29_n_0
    SLICE_X57Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.294 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_12/CO[3]
                         net (fo=11, routed)          1.063     6.358    design_1_i/custom_logic/inst/mqp_top/disp/B[5]
    SLICE_X57Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.938 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000     6.938    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31_n_0
    SLICE_X57Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.052 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_13/CO[3]
                         net (fo=11, routed)          0.797     7.849    design_1_i/custom_logic/inst/mqp_top/disp/B[4]
    SLICE_X59Y69         LUT2 (Prop_lut2_I1_O)        0.124     7.973 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35/O
                         net (fo=1, routed)           0.000     7.973    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35_n_0
    SLICE_X59Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.523 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.523    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14_n_0
    SLICE_X59Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.637 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_10/CO[3]
                         net (fo=12, routed)          0.942     9.579    design_1_i/custom_logic/inst/mqp_top/disp/B[3]
    SLICE_X60Y71         LUT3 (Prop_lut3_I0_O)        0.124     9.703 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_22/O
                         net (fo=1, routed)           0.000     9.703    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_22_n_0
    SLICE_X60Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.253 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_11/CO[3]
                         net (fo=11, routed)          0.983    11.236    design_1_i/custom_logic/inst/mqp_top/disp/B[2]
    SLICE_X59Y72         LUT3 (Prop_lut3_I0_O)        0.124    11.360 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_27/O
                         net (fo=1, routed)           0.000    11.360    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_27_n_0
    SLICE_X59Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.910 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_12/CO[3]
                         net (fo=12, routed)          1.010    12.920    design_1_i/custom_logic/inst/mqp_top/disp/B[1]
    SLICE_X58Y71         LUT2 (Prop_lut2_I1_O)        0.124    13.044 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_47/O
                         net (fo=1, routed)           0.000    13.044    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_47_n_0
    SLICE_X58Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.557 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.557    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29_n_0
    SLICE_X58Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.786 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_13/CO[2]
                         net (fo=2, routed)           0.456    14.242    design_1_i/custom_logic/inst/mqp_top/disp/B[0]
    SLICE_X57Y73         LUT5 (Prop_lut5_I0_O)        0.310    14.552 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5/O
                         net (fo=1, routed)           0.354    14.906    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    15.462 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000    15.462    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1_n_5
    SLICE_X55Y72         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.525     8.451    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X55Y72         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[2]/C
                         clock pessimism              0.612     9.063    
                         clock uncertainty           -0.084     8.980    
    SLICE_X55Y72         FDRE (Setup_fdre_C_D)        0.062     9.042    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[2]
  -------------------------------------------------------------------
                         required time                          9.042    
                         arrival time                         -15.462    
  -------------------------------------------------------------------
                         slack                                 -6.420    

Slack (VIOLATED) :        -6.271ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.225ns  (logic 7.359ns (45.357%)  route 8.866ns (54.643%))
  Logic Levels:           21  (CARRY4=13 LUT2=2 LUT3=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 8.451 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.700    -0.912    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X55Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.456 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/Q
                         net (fo=34, routed)          0.911     0.455    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[0]
    SLICE_X54Y70         LUT6 (Prop_lut6_I0_O)        0.124     0.579 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38/O
                         net (fo=1, routed)           0.641     1.221    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38_n_0
    SLICE_X54Y71         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.621     1.842 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.842    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14_n_0
    SLICE_X54Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     2.071 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_10/CO[2]
                         net (fo=11, routed)          0.666     2.736    design_1_i/custom_logic/inst/mqp_top/disp/B[7]
    SLICE_X56Y72         LUT3 (Prop_lut3_I1_O)        0.310     3.046 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_25/O
                         net (fo=1, routed)           0.000     3.046    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_25_n_0
    SLICE_X56Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.578 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_11/CO[3]
                         net (fo=11, routed)          1.042     4.620    design_1_i/custom_logic/inst/mqp_top/disp/B[6]
    SLICE_X57Y72         LUT3 (Prop_lut3_I0_O)        0.124     4.744 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_29/O
                         net (fo=1, routed)           0.000     4.744    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_29_n_0
    SLICE_X57Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.294 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_12/CO[3]
                         net (fo=11, routed)          1.063     6.358    design_1_i/custom_logic/inst/mqp_top/disp/B[5]
    SLICE_X57Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.938 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000     6.938    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31_n_0
    SLICE_X57Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.052 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_13/CO[3]
                         net (fo=11, routed)          0.797     7.849    design_1_i/custom_logic/inst/mqp_top/disp/B[4]
    SLICE_X59Y69         LUT2 (Prop_lut2_I1_O)        0.124     7.973 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35/O
                         net (fo=1, routed)           0.000     7.973    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35_n_0
    SLICE_X59Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.523 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.523    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14_n_0
    SLICE_X59Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.637 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_10/CO[3]
                         net (fo=12, routed)          0.942     9.579    design_1_i/custom_logic/inst/mqp_top/disp/B[3]
    SLICE_X60Y71         LUT3 (Prop_lut3_I0_O)        0.124     9.703 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_22/O
                         net (fo=1, routed)           0.000     9.703    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_22_n_0
    SLICE_X60Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.253 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_11/CO[3]
                         net (fo=11, routed)          0.983    11.236    design_1_i/custom_logic/inst/mqp_top/disp/B[2]
    SLICE_X59Y72         LUT3 (Prop_lut3_I0_O)        0.124    11.360 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_27/O
                         net (fo=1, routed)           0.000    11.360    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_27_n_0
    SLICE_X59Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.910 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_12/CO[3]
                         net (fo=12, routed)          1.010    12.920    design_1_i/custom_logic/inst/mqp_top/disp/B[1]
    SLICE_X58Y71         LUT2 (Prop_lut2_I1_O)        0.124    13.044 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_47/O
                         net (fo=1, routed)           0.000    13.044    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_47_n_0
    SLICE_X58Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.557 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.557    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29_n_0
    SLICE_X58Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.786 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_13/CO[2]
                         net (fo=2, routed)           0.456    14.242    design_1_i/custom_logic/inst/mqp_top/disp/B[0]
    SLICE_X57Y73         LUT5 (Prop_lut5_I0_O)        0.310    14.552 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5/O
                         net (fo=1, routed)           0.354    14.906    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    15.313 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000    15.313    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1_n_6
    SLICE_X55Y72         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.525     8.451    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X55Y72         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[1]/C
                         clock pessimism              0.612     9.063    
                         clock uncertainty           -0.084     8.980    
    SLICE_X55Y72         FDRE (Setup_fdre_C_D)        0.062     9.042    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[1]
  -------------------------------------------------------------------
                         required time                          9.042    
                         arrival time                         -15.313    
  -------------------------------------------------------------------
                         slack                                 -6.271    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][23]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.190ns (70.343%)  route 0.080ns (29.657%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.553    -0.626    design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_2/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X37Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][23]/Q
                         net (fo=2, routed)           0.080    -0.404    design_1_i/custom_logic/inst/mqp_top/rangefinder/product2[23]
    SLICE_X36Y83         LUT3 (Prop_lut3_I2_O)        0.049    -0.355 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult[23]_i_1/O
                         net (fo=1, routed)           0.000    -0.355    design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult[23]_i_1_n_0
    SLICE_X36Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.819    -0.866    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X36Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg[23]/C
                         clock pessimism              0.253    -0.613    
                         clock uncertainty            0.084    -0.529    
    SLICE_X36Y83         FDRE (Hold_fdre_C_D)         0.131    -0.398    design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg[23]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][23]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.897%)  route 0.080ns (30.103%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.553    -0.626    design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_2/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X37Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][23]/Q
                         net (fo=2, routed)           0.080    -0.404    design_1_i/custom_logic/inst/mqp_top/rangefinder/product2[23]
    SLICE_X36Y83         LUT3 (Prop_lut3_I0_O)        0.045    -0.359 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult[23]_i_1/O
                         net (fo=1, routed)           0.000    -0.359    design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult[23]_i_1_n_0
    SLICE_X36Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.819    -0.866    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X36Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg[23]/C
                         clock pessimism              0.253    -0.613    
                         clock uncertainty            0.084    -0.529    
    SLICE_X36Y83         FDRE (Hold_fdre_C_D)         0.121    -0.408    design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg[23]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.232ns (42.607%)  route 0.313ns (57.393%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.555    -0.624    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X49Y61         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[5]/Q
                         net (fo=8, routed)           0.150    -0.333    design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg_n_0_[5]
    SLICE_X50Y61         LUT6 (Prop_lut6_I5_O)        0.045    -0.288 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_5/O
                         net (fo=5, routed)           0.163    -0.125    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_5_n_0
    SLICE_X50Y61         LUT2 (Prop_lut2_I0_O)        0.046    -0.079 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.079    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[6]_i_1_n_0
    SLICE_X50Y61         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.820    -0.865    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X50Y61         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[6]/C
                         clock pessimism              0.502    -0.363    
                         clock uncertainty            0.084    -0.280    
    SLICE_X50Y61         FDRE (Hold_fdre_C_D)         0.133    -0.147    design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.147    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/row_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/row_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.548    -0.631    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X37Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/row_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.490 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/row_count_reg[9]/Q
                         net (fo=3, routed)           0.099    -0.390    design_1_i/custom_logic/inst/mqp_top/rangefinder/row_count_reg__0[9]
    SLICE_X36Y71         LUT6 (Prop_lut6_I5_O)        0.045    -0.345 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr1_i_3/O
                         net (fo=2, routed)           0.000    -0.345    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr1_i_3_n_0
    SLICE_X36Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/row_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.814    -0.871    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X36Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/row_count_reg[10]/C
                         clock pessimism              0.253    -0.618    
                         clock uncertainty            0.084    -0.534    
    SLICE_X36Y71         FDRE (Hold_fdre_C_D)         0.120    -0.414    design_1_i/custom_logic/inst/mqp_top/rangefinder/row_count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/raddr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.164ns (39.090%)  route 0.256ns (60.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.559    -0.620    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X38Y52         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/raddr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  design_1_i/custom_logic/inst/mqp_top/disp/raddr_reg[11]/Q
                         net (fo=27, routed)          0.256    -0.200    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addrb[11]
    RAMB36_X2Y10         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.870    -0.814    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y10         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.272    -0.542    
                         clock uncertainty            0.084    -0.459    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183    -0.276    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.276    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/line_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.810%)  route 0.232ns (62.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.566    -0.613    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X55Y73         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.472 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[5]/Q
                         net (fo=2, routed)           0.232    -0.240    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[2]
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.877    -0.807    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.253    -0.554    
                         clock uncertainty            0.084    -0.471    
    RAMB18_X3Y28         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[8])
                                                      0.155    -0.316    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/line_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.607%)  route 0.234ns (62.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.566    -0.613    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X55Y73         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.472 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[4]/Q
                         net (fo=2, routed)           0.234    -0.238    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[1]
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.877    -0.807    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.253    -0.554    
                         clock uncertainty            0.084    -0.471    
    RAMB18_X3Y28         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[1])
                                                      0.155    -0.316    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[0].b_is_even.pp_out_reg_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.256ns (79.256%)  route 0.067ns (20.744%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.556    -0.623    design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X35Y84         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[0].b_is_even.pp_out_reg_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[0].b_is_even.pp_out_reg_reg[0][10]/Q
                         net (fo=2, routed)           0.067    -0.415    design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/L4_in[10]
    SLICE_X34Y84         LUT2 (Prop_lut2_I0_O)        0.045    -0.370 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out[0][13]_i_5/O
                         net (fo=1, routed)           0.000    -0.370    design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out[0][13]_i_5_n_0
    SLICE_X34Y84         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.300 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][13]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.300    design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/sum[0][10]
    SLICE_X34Y84         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.821    -0.864    design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X34Y84         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][10]/C
                         clock pessimism              0.254    -0.610    
                         clock uncertainty            0.084    -0.526    
    SLICE_X34Y84         FDRE (Hold_fdre_C_D)         0.134    -0.392    design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][10]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[0].b_is_even.pp_out_reg_reg[0][14]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.256ns (79.256%)  route 0.067ns (20.744%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.556    -0.623    design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X35Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[0].b_is_even.pp_out_reg_reg[0][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[0].b_is_even.pp_out_reg_reg[0][14]/Q
                         net (fo=2, routed)           0.067    -0.415    design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/L4_in[14]
    SLICE_X34Y85         LUT2 (Prop_lut2_I0_O)        0.045    -0.370 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out[0][16]_i_4/O
                         net (fo=1, routed)           0.000    -0.370    design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out[0][16]_i_4_n_0
    SLICE_X34Y85         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.300 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][16]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.300    design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/sum[0][14]
    SLICE_X34Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.822    -0.863    design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X34Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][14]/C
                         clock pessimism              0.253    -0.610    
                         clock uncertainty            0.084    -0.526    
    SLICE_X34Y85         FDRE (Hold_fdre_C_D)         0.134    -0.392    design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][14]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[0].b_is_even.pp_out_reg_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.256ns (79.256%)  route 0.067ns (20.744%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.555    -0.624    design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X35Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[0].b_is_even.pp_out_reg_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[0].b_is_even.pp_out_reg_reg[0][6]/Q
                         net (fo=2, routed)           0.067    -0.416    design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/L4_in[6]
    SLICE_X34Y83         LUT2 (Prop_lut2_I0_O)        0.045    -0.371 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out[0][9]_i_5/O
                         net (fo=1, routed)           0.000    -0.371    design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out[0][9]_i_5_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.301 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][9]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.301    design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/sum[0][6]
    SLICE_X34Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.820    -0.865    design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X34Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][6]/C
                         clock pessimism              0.254    -0.611    
                         clock uncertainty            0.084    -0.527    
    SLICE_X34Y83         FDRE (Hold_fdre_C_D)         0.134    -0.393    design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][6]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.092    





---------------------------------------------------------------------------------------------------
From Clock:  clk_25M_clk_wiz_0
  To Clock:  clk_100M_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.367ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.159ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.367ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.507ns  (logic 1.080ns (19.610%)  route 4.427ns (80.390%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.717    -0.895    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X64Y57         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[8]/Q
                         net (fo=8, routed)           1.130     0.691    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[8]
    SLICE_X62Y58         LUT2 (Prop_lut2_I1_O)        0.152     0.843 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/rgb_reg[11]_i_14/O
                         net (fo=3, routed)           0.826     1.670    design_1_i/custom_logic/inst/mqp_top/vga_controller/rgb_reg[11]_i_14_n_0
    SLICE_X63Y59         LUT6 (Prop_lut6_I5_O)        0.348     2.018 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/rgb_reg[11]_i_8/O
                         net (fo=14, routed)          1.145     3.163    design_1_i/custom_logic/inst/mqp_top/vga_controller/rgb_reg[11]_i_8_n_0
    SLICE_X62Y61         LUT2 (Prop_lut2_I1_O)        0.124     3.287 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_6/O
                         net (fo=1, routed)           1.326     4.613    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[2]
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.558     8.484    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.288     8.773    
                         clock uncertainty           -0.226     8.546    
    RAMB18_X3Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566     7.980    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          7.980    
                         arrival time                          -4.613    
  -------------------------------------------------------------------
                         slack                                  3.367    

Slack (MET) :             3.810ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.065ns  (logic 1.080ns (21.323%)  route 3.985ns (78.677%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.717    -0.895    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X64Y57         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[8]/Q
                         net (fo=8, routed)           1.130     0.691    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[8]
    SLICE_X62Y58         LUT2 (Prop_lut2_I1_O)        0.152     0.843 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/rgb_reg[11]_i_14/O
                         net (fo=3, routed)           0.826     1.670    design_1_i/custom_logic/inst/mqp_top/vga_controller/rgb_reg[11]_i_14_n_0
    SLICE_X63Y59         LUT6 (Prop_lut6_I5_O)        0.348     2.018 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/rgb_reg[11]_i_8/O
                         net (fo=14, routed)          1.039     3.057    design_1_i/custom_logic/inst/mqp_top/vga_controller/rgb_reg[11]_i_8_n_0
    SLICE_X62Y61         LUT2 (Prop_lut2_I1_O)        0.124     3.181 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_8/O
                         net (fo=1, routed)           0.989     4.170    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[0]
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.558     8.484    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.288     8.773    
                         clock uncertainty           -0.226     8.546    
    RAMB18_X3Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566     7.980    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          7.980    
                         arrival time                          -4.170    
  -------------------------------------------------------------------
                         slack                                  3.810    

Slack (MET) :             4.064ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.811ns  (logic 1.080ns (22.450%)  route 3.731ns (77.550%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.717    -0.895    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X64Y57         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[8]/Q
                         net (fo=8, routed)           1.130     0.691    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[8]
    SLICE_X62Y58         LUT2 (Prop_lut2_I1_O)        0.152     0.843 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/rgb_reg[11]_i_14/O
                         net (fo=3, routed)           0.826     1.670    design_1_i/custom_logic/inst/mqp_top/vga_controller/rgb_reg[11]_i_14_n_0
    SLICE_X63Y59         LUT6 (Prop_lut6_I5_O)        0.348     2.018 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/rgb_reg[11]_i_8/O
                         net (fo=14, routed)          0.636     2.654    design_1_i/custom_logic/inst/mqp_top/vga_controller/rgb_reg[11]_i_8_n_0
    SLICE_X62Y61         LUT2 (Prop_lut2_I1_O)        0.124     2.778 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_5/O
                         net (fo=1, routed)           1.138     3.916    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[3]
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.558     8.484    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.288     8.773    
                         clock uncertainty           -0.226     8.546    
    RAMB18_X3Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     7.980    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          7.980    
                         arrival time                          -3.916    
  -------------------------------------------------------------------
                         slack                                  4.064    

Slack (MET) :             4.093ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.782ns  (logic 1.080ns (22.585%)  route 3.702ns (77.415%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.717    -0.895    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X64Y57         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[8]/Q
                         net (fo=8, routed)           1.130     0.691    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[8]
    SLICE_X62Y58         LUT2 (Prop_lut2_I1_O)        0.152     0.843 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/rgb_reg[11]_i_14/O
                         net (fo=3, routed)           0.826     1.670    design_1_i/custom_logic/inst/mqp_top/vga_controller/rgb_reg[11]_i_14_n_0
    SLICE_X63Y59         LUT6 (Prop_lut6_I5_O)        0.348     2.018 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/rgb_reg[11]_i_8/O
                         net (fo=14, routed)          0.625     2.643    design_1_i/custom_logic/inst/mqp_top/vga_controller/rgb_reg[11]_i_8_n_0
    SLICE_X62Y61         LUT2 (Prop_lut2_I1_O)        0.124     2.767 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_4/O
                         net (fo=1, routed)           1.121     3.887    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[4]
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.558     8.484    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.288     8.773    
                         clock uncertainty           -0.226     8.546    
    RAMB18_X3Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566     7.980    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          7.980    
                         arrival time                          -3.887    
  -------------------------------------------------------------------
                         slack                                  4.093    

Slack (MET) :             4.167ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.708ns  (logic 1.080ns (22.941%)  route 3.628ns (77.059%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.717    -0.895    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X64Y57         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[8]/Q
                         net (fo=8, routed)           1.130     0.691    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[8]
    SLICE_X62Y58         LUT2 (Prop_lut2_I1_O)        0.152     0.843 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/rgb_reg[11]_i_14/O
                         net (fo=3, routed)           0.826     1.670    design_1_i/custom_logic/inst/mqp_top/vga_controller/rgb_reg[11]_i_14_n_0
    SLICE_X63Y59         LUT6 (Prop_lut6_I5_O)        0.348     2.018 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/rgb_reg[11]_i_8/O
                         net (fo=14, routed)          0.530     2.547    design_1_i/custom_logic/inst/mqp_top/vga_controller/rgb_reg[11]_i_8_n_0
    SLICE_X62Y59         LUT3 (Prop_lut3_I2_O)        0.124     2.671 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_3/O
                         net (fo=1, routed)           1.142     3.813    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[5]
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.558     8.484    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.288     8.773    
                         clock uncertainty           -0.226     8.546    
    RAMB18_X3Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566     7.980    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          7.980    
                         arrival time                          -3.813    
  -------------------------------------------------------------------
                         slack                                  4.167    

Slack (MET) :             4.184ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.690ns  (logic 1.080ns (23.026%)  route 3.610ns (76.974%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.717    -0.895    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X64Y57         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[8]/Q
                         net (fo=8, routed)           1.130     0.691    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[8]
    SLICE_X62Y58         LUT2 (Prop_lut2_I1_O)        0.152     0.843 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/rgb_reg[11]_i_14/O
                         net (fo=3, routed)           0.826     1.670    design_1_i/custom_logic/inst/mqp_top/vga_controller/rgb_reg[11]_i_14_n_0
    SLICE_X63Y59         LUT6 (Prop_lut6_I5_O)        0.348     2.018 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/rgb_reg[11]_i_8/O
                         net (fo=14, routed)          0.446     2.464    design_1_i/custom_logic/inst/mqp_top/vga_controller/rgb_reg[11]_i_8_n_0
    SLICE_X62Y60         LUT2 (Prop_lut2_I1_O)        0.124     2.588 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_7/O
                         net (fo=1, routed)           1.208     3.796    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[1]
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.558     8.484    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.288     8.773    
                         clock uncertainty           -0.226     8.546    
    RAMB18_X3Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566     7.980    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          7.980    
                         arrival time                          -3.796    
  -------------------------------------------------------------------
                         slack                                  4.184    

Slack (MET) :             5.445ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.431ns  (logic 0.642ns (18.714%)  route 2.789ns (81.286%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.716    -0.896    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X62Y57         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y57         FDRE (Prop_fdre_C_Q)         0.518    -0.378 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/Q
                         net (fo=8, routed)           1.405     1.027    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[10]
    SLICE_X62Y59         LUT6 (Prop_lut6_I1_O)        0.124     1.151 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_2/O
                         net (fo=1, routed)           1.384     2.535    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[6]
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.558     8.484    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.288     8.773    
                         clock uncertainty           -0.226     8.546    
    RAMB18_X3Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     7.980    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          7.980    
                         arrival time                          -2.535    
  -------------------------------------------------------------------
                         slack                                  5.445    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.912ns  (logic 0.186ns (20.386%)  route 0.726ns (79.614%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.580    -0.599    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X63Y57         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[3]/Q
                         net (fo=7, routed)           0.283    -0.174    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[3]
    SLICE_X62Y61         LUT2 (Prop_lut2_I0_O)        0.045    -0.129 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_5/O
                         net (fo=1, routed)           0.443     0.314    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[3]
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.874    -0.810    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.556    -0.255    
                         clock uncertainty            0.226    -0.028    
    RAMB18_X3Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     0.155    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.155    
                         arrival time                           0.314    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.914ns  (logic 0.186ns (20.339%)  route 0.728ns (79.661%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.580    -0.599    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X63Y57         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[4]/Q
                         net (fo=12, routed)          0.284    -0.173    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[4]
    SLICE_X62Y59         LUT3 (Prop_lut3_I0_O)        0.045    -0.128 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_3/O
                         net (fo=1, routed)           0.444     0.316    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[5]
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.874    -0.810    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.556    -0.255    
                         clock uncertainty            0.226    -0.028    
    RAMB18_X3Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     0.155    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.155    
                         arrival time                           0.316    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.186ns (19.499%)  route 0.768ns (80.501%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.580    -0.599    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X67Y57         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[0]/Q
                         net (fo=10, routed)          0.394    -0.063    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[0]
    SLICE_X62Y61         LUT2 (Prop_lut2_I0_O)        0.045    -0.018 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_8/O
                         net (fo=1, routed)           0.373     0.355    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[0]
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.874    -0.810    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.556    -0.255    
                         clock uncertainty            0.226    -0.028    
    RAMB18_X3Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     0.155    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.155    
                         arrival time                           0.355    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.186ns (18.982%)  route 0.794ns (81.018%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.580    -0.599    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X64Y57         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.458 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/Q
                         net (fo=8, routed)           0.271    -0.187    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[7]
    SLICE_X62Y59         LUT6 (Prop_lut6_I2_O)        0.045    -0.142 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_2/O
                         net (fo=1, routed)           0.523     0.381    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[6]
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.874    -0.810    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.556    -0.255    
                         clock uncertainty            0.226    -0.028    
    RAMB18_X3Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     0.155    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.155    
                         arrival time                           0.381    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.005ns  (logic 0.186ns (18.498%)  route 0.819ns (81.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.580    -0.599    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X63Y58         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[1]/Q
                         net (fo=9, routed)           0.248    -0.210    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[1]
    SLICE_X62Y60         LUT2 (Prop_lut2_I0_O)        0.045    -0.165 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_7/O
                         net (fo=1, routed)           0.572     0.407    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[1]
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.874    -0.810    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.556    -0.255    
                         clock uncertainty            0.226    -0.028    
    RAMB18_X3Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     0.155    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.155    
                         arrival time                           0.407    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.019ns  (logic 0.186ns (18.250%)  route 0.833ns (81.750%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.580    -0.599    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X63Y57         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.458 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[4]/Q
                         net (fo=12, routed)          0.416    -0.042    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[4]
    SLICE_X62Y61         LUT2 (Prop_lut2_I0_O)        0.045     0.003 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_4/O
                         net (fo=1, routed)           0.418     0.421    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[4]
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.874    -0.810    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.556    -0.255    
                         clock uncertainty            0.226    -0.028    
    RAMB18_X3Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     0.155    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.155    
                         arrival time                           0.421    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.143ns  (logic 0.186ns (16.277%)  route 0.957ns (83.723%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.580    -0.599    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X65Y57         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[2]/Q
                         net (fo=8, routed)           0.455    -0.003    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[2]
    SLICE_X62Y61         LUT2 (Prop_lut2_I0_O)        0.045     0.042 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_6/O
                         net (fo=1, routed)           0.502     0.544    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[2]
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.874    -0.810    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.556    -0.255    
                         clock uncertainty            0.226    -0.028    
    RAMB18_X3Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     0.155    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.155    
                         arrival time                           0.544    
  -------------------------------------------------------------------
                         slack                                  0.390    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_clk_wiz_0
  To Clock:  clk_100M_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.261ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.416ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.261ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/laddr1/CEA2
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.723ns  (logic 1.242ns (21.702%)  route 4.481ns (78.298%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.656    -0.956    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X42Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.518    -0.438 r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           1.986     1.549    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X50Y63         LUT6 (Prop_lut6_I3_O)        0.124     1.673 r  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.505     2.177    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X51Y63         LUT3 (Prop_lut3_I2_O)        0.150     2.327 f  design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3/O
                         net (fo=8, routed)           0.493     2.820    design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3_n_0
    SLICE_X51Y62         LUT6 (Prop_lut6_I5_O)        0.326     3.146 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_3/O
                         net (fo=3, routed)           0.426     3.572    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_3_n_0
    SLICE_X51Y61         LUT5 (Prop_lut5_I0_O)        0.124     3.696 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_1/O
                         net (fo=10, routed)          1.071     4.767    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_1_n_0
    DSP48_X2Y20          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/disp/laddr1/CEA2
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.573     8.499    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    DSP48_X2Y20          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/disp/laddr1/CLK
                         clock pessimism              0.288     8.788    
                         clock uncertainty           -0.262     8.526    
    DSP48_X2Y20          DSP48E1 (Setup_dsp48e1_CLK_CEA2)
                                                     -0.497     8.029    design_1_i/custom_logic/inst/mqp_top/disp/laddr1
  -------------------------------------------------------------------
                         required time                          8.029    
                         arrival time                          -4.767    
  -------------------------------------------------------------------
                         slack                                  3.261    

Slack (MET) :             3.553ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.403ns  (logic 1.242ns (22.989%)  route 4.161ns (77.011%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.597ns = ( 8.403 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.656    -0.956    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X42Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.518    -0.438 r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           1.986     1.549    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X50Y63         LUT6 (Prop_lut6_I3_O)        0.124     1.673 r  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.505     2.177    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X51Y63         LUT3 (Prop_lut3_I2_O)        0.150     2.327 f  design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3/O
                         net (fo=8, routed)           0.493     2.820    design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3_n_0
    SLICE_X51Y62         LUT6 (Prop_lut6_I5_O)        0.326     3.146 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_3/O
                         net (fo=3, routed)           0.541     3.687    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_3_n_0
    SLICE_X50Y62         LUT5 (Prop_lut5_I0_O)        0.124     3.811 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[8]_i_1/O
                         net (fo=5, routed)           0.636     4.447    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[8]_i_1_n_0
    SLICE_X49Y61         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.477     8.403    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X49Y61         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[3]/C
                         clock pessimism              0.288     8.691    
                         clock uncertainty           -0.262     8.429    
    SLICE_X49Y61         FDRE (Setup_fdre_C_R)       -0.429     8.000    design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[3]
  -------------------------------------------------------------------
                         required time                          8.000    
                         arrival time                          -4.447    
  -------------------------------------------------------------------
                         slack                                  3.553    

Slack (MET) :             3.553ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.403ns  (logic 1.242ns (22.989%)  route 4.161ns (77.011%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.597ns = ( 8.403 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.656    -0.956    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X42Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.518    -0.438 r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           1.986     1.549    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X50Y63         LUT6 (Prop_lut6_I3_O)        0.124     1.673 r  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.505     2.177    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X51Y63         LUT3 (Prop_lut3_I2_O)        0.150     2.327 f  design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3/O
                         net (fo=8, routed)           0.493     2.820    design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3_n_0
    SLICE_X51Y62         LUT6 (Prop_lut6_I5_O)        0.326     3.146 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_3/O
                         net (fo=3, routed)           0.541     3.687    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_3_n_0
    SLICE_X50Y62         LUT5 (Prop_lut5_I0_O)        0.124     3.811 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[8]_i_1/O
                         net (fo=5, routed)           0.636     4.447    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[8]_i_1_n_0
    SLICE_X49Y61         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.477     8.403    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X49Y61         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[4]/C
                         clock pessimism              0.288     8.691    
                         clock uncertainty           -0.262     8.429    
    SLICE_X49Y61         FDRE (Setup_fdre_C_R)       -0.429     8.000    design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[4]
  -------------------------------------------------------------------
                         required time                          8.000    
                         arrival time                          -4.447    
  -------------------------------------------------------------------
                         slack                                  3.553    

Slack (MET) :             3.553ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.403ns  (logic 1.242ns (22.989%)  route 4.161ns (77.011%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.597ns = ( 8.403 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.656    -0.956    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X42Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.518    -0.438 r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           1.986     1.549    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X50Y63         LUT6 (Prop_lut6_I3_O)        0.124     1.673 r  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.505     2.177    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X51Y63         LUT3 (Prop_lut3_I2_O)        0.150     2.327 f  design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3/O
                         net (fo=8, routed)           0.493     2.820    design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3_n_0
    SLICE_X51Y62         LUT6 (Prop_lut6_I5_O)        0.326     3.146 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_3/O
                         net (fo=3, routed)           0.541     3.687    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_3_n_0
    SLICE_X50Y62         LUT5 (Prop_lut5_I0_O)        0.124     3.811 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[8]_i_1/O
                         net (fo=5, routed)           0.636     4.447    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[8]_i_1_n_0
    SLICE_X49Y61         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.477     8.403    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X49Y61         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[5]/C
                         clock pessimism              0.288     8.691    
                         clock uncertainty           -0.262     8.429    
    SLICE_X49Y61         FDRE (Setup_fdre_C_R)       -0.429     8.000    design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[5]
  -------------------------------------------------------------------
                         required time                          8.000    
                         arrival time                          -4.447    
  -------------------------------------------------------------------
                         slack                                  3.553    

Slack (MET) :             3.553ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.403ns  (logic 1.242ns (22.989%)  route 4.161ns (77.011%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.597ns = ( 8.403 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.656    -0.956    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X42Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.518    -0.438 r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           1.986     1.549    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X50Y63         LUT6 (Prop_lut6_I3_O)        0.124     1.673 r  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.505     2.177    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X51Y63         LUT3 (Prop_lut3_I2_O)        0.150     2.327 f  design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3/O
                         net (fo=8, routed)           0.493     2.820    design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3_n_0
    SLICE_X51Y62         LUT6 (Prop_lut6_I5_O)        0.326     3.146 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_3/O
                         net (fo=3, routed)           0.541     3.687    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_3_n_0
    SLICE_X50Y62         LUT5 (Prop_lut5_I0_O)        0.124     3.811 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[8]_i_1/O
                         net (fo=5, routed)           0.636     4.447    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[8]_i_1_n_0
    SLICE_X49Y61         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.477     8.403    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X49Y61         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[8]/C
                         clock pessimism              0.288     8.691    
                         clock uncertainty           -0.262     8.429    
    SLICE_X49Y61         FDRE (Setup_fdre_C_R)       -0.429     8.000    design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[8]
  -------------------------------------------------------------------
                         required time                          8.000    
                         arrival time                          -4.447    
  -------------------------------------------------------------------
                         slack                                  3.553    

Slack (MET) :             3.580ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/laddr1/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.539ns  (logic 1.118ns (20.183%)  route 4.421ns (79.817%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.656    -0.956    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X42Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.518    -0.438 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           1.986     1.549    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X50Y63         LUT6 (Prop_lut6_I3_O)        0.124     1.673 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.505     2.177    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X51Y63         LUT3 (Prop_lut3_I2_O)        0.150     2.327 r  design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3/O
                         net (fo=8, routed)           0.758     3.085    design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3_n_0
    SLICE_X48Y59         LUT2 (Prop_lut2_I0_O)        0.326     3.411 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[0]_i_1/O
                         net (fo=2, routed)           1.172     4.584    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[0]_i_1_n_0
    DSP48_X2Y20          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/disp/laddr1/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.573     8.499    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    DSP48_X2Y20          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/disp/laddr1/CLK
                         clock pessimism              0.288     8.788    
                         clock uncertainty           -0.262     8.526    
    DSP48_X2Y20          DSP48E1 (Setup_dsp48e1_CLK_A[0])
                                                     -0.362     8.164    design_1_i/custom_logic/inst/mqp_top/disp/laddr1
  -------------------------------------------------------------------
                         required time                          8.164    
                         arrival time                          -4.584    
  -------------------------------------------------------------------
                         slack                                  3.580    

Slack (MET) :             3.590ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.259ns  (logic 1.242ns (23.616%)  route 4.017ns (76.384%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.608ns = ( 8.392 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.656    -0.956    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X42Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.518    -0.438 r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           1.986     1.549    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X50Y63         LUT6 (Prop_lut6_I3_O)        0.124     1.673 r  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.505     2.177    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X51Y63         LUT3 (Prop_lut3_I2_O)        0.150     2.327 f  design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3/O
                         net (fo=8, routed)           0.493     2.820    design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3_n_0
    SLICE_X51Y62         LUT6 (Prop_lut6_I5_O)        0.326     3.146 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_3/O
                         net (fo=3, routed)           0.541     3.687    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_3_n_0
    SLICE_X50Y62         LUT5 (Prop_lut5_I0_O)        0.124     3.811 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[8]_i_1/O
                         net (fo=5, routed)           0.492     4.304    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[8]_i_1_n_0
    SLICE_X50Y61         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.466     8.392    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X50Y61         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[6]/C
                         clock pessimism              0.288     8.680    
                         clock uncertainty           -0.262     8.418    
    SLICE_X50Y61         FDRE (Setup_fdre_C_R)       -0.524     7.894    design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[6]
  -------------------------------------------------------------------
                         required time                          7.894    
                         arrival time                          -4.304    
  -------------------------------------------------------------------
                         slack                                  3.590    

Slack (MET) :             3.608ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/laddr1/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.512ns  (logic 1.118ns (20.285%)  route 4.394ns (79.715%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.656    -0.956    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X42Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.518    -0.438 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           1.986     1.549    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X50Y63         LUT6 (Prop_lut6_I3_O)        0.124     1.673 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.505     2.177    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X51Y63         LUT3 (Prop_lut3_I2_O)        0.150     2.327 r  design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3/O
                         net (fo=8, routed)           0.761     3.089    design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3_n_0
    SLICE_X48Y59         LUT4 (Prop_lut4_I0_O)        0.326     3.415 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_1/O
                         net (fo=2, routed)           1.141     4.556    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_1_n_0
    DSP48_X2Y20          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/disp/laddr1/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.573     8.499    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    DSP48_X2Y20          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/disp/laddr1/CLK
                         clock pessimism              0.288     8.788    
                         clock uncertainty           -0.262     8.526    
    DSP48_X2Y20          DSP48E1 (Setup_dsp48e1_CLK_A[2])
                                                     -0.362     8.164    design_1_i/custom_logic/inst/mqp_top/disp/laddr1
  -------------------------------------------------------------------
                         required time                          8.164    
                         arrival time                          -4.556    
  -------------------------------------------------------------------
                         slack                                  3.608    

Slack (MET) :             3.647ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/laddr1/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.472ns  (logic 1.118ns (20.432%)  route 4.354ns (79.568%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.656    -0.956    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X42Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.518    -0.438 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           1.986     1.549    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X50Y63         LUT6 (Prop_lut6_I3_O)        0.124     1.673 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.505     2.177    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X51Y63         LUT3 (Prop_lut3_I2_O)        0.150     2.327 r  design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3/O
                         net (fo=8, routed)           0.758     3.086    design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3_n_0
    SLICE_X48Y59         LUT3 (Prop_lut3_I0_O)        0.326     3.412 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[1]_i_1/O
                         net (fo=2, routed)           1.105     4.516    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[1]_i_1_n_0
    DSP48_X2Y20          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/disp/laddr1/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.573     8.499    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    DSP48_X2Y20          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/disp/laddr1/CLK
                         clock pessimism              0.288     8.788    
                         clock uncertainty           -0.262     8.526    
    DSP48_X2Y20          DSP48E1 (Setup_dsp48e1_CLK_A[1])
                                                     -0.362     8.164    design_1_i/custom_logic/inst/mqp_top/disp/laddr1
  -------------------------------------------------------------------
                         required time                          8.164    
                         arrival time                          -4.516    
  -------------------------------------------------------------------
                         slack                                  3.647    

Slack (MET) :             3.691ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0_1 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.720ns  (logic 1.262ns (22.065%)  route 4.458ns (77.935%))
  Logic Levels:           6  (LUT2=2 LUT6=4)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.600ns = ( 8.400 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.656    -0.956    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X42Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.518    -0.438 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           1.986     1.549    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X50Y63         LUT6 (Prop_lut6_I3_O)        0.124     1.673 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.505     2.177    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X51Y63         LUT2 (Prop_lut2_I1_O)        0.124     2.301 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4/O
                         net (fo=2, routed)           0.428     2.729    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4_n_0
    SLICE_X50Y64         LUT2 (Prop_lut2_I1_O)        0.124     2.853 f  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2/O
                         net (fo=10, routed)          0.621     3.474    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2_n_0
    SLICE_X50Y66         LUT6 (Prop_lut6_I0_O)        0.124     3.598 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3/O
                         net (fo=4, routed)           0.465     4.063    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3_n_0
    SLICE_X50Y65         LUT6 (Prop_lut6_I0_O)        0.124     4.187 r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_3/O
                         net (fo=3, routed)           0.453     4.640    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_3_n_0
    SLICE_X49Y65         LUT6 (Prop_lut6_I4_O)        0.124     4.764 r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[0]_i_1/O
                         net (fo=1, routed)           0.000     4.764    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[0]_i_1_n_0
    SLICE_X49Y65         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.474     8.400    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X49Y65         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[0]/C
                         clock pessimism              0.288     8.688    
                         clock uncertainty           -0.262     8.426    
    SLICE_X49Y65         FDRE (Setup_fdre_C_D)        0.029     8.455    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.455    
                         arrival time                          -4.764    
  -------------------------------------------------------------------
                         slack                                  3.691    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.061ns  (logic 0.209ns (19.702%)  route 0.852ns (80.298%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.554    -0.625    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X42Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.784     0.324    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X50Y63         LUT6 (Prop_lut6_I3_O)        0.045     0.369 r  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.068     0.436    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X51Y63         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.817    -0.868    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X51Y63         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/C
                         clock pessimism              0.556    -0.312    
                         clock uncertainty            0.262    -0.050    
    SLICE_X51Y63         FDRE (Hold_fdre_C_D)         0.070     0.020    design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.020    
                         arrival time                           0.436    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.941ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.606ns  (logic 0.358ns (22.290%)  route 1.248ns (77.710%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.554    -0.625    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X42Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.461 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.784     0.324    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X50Y63         LUT6 (Prop_lut6_I3_O)        0.045     0.369 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.168     0.536    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X51Y63         LUT3 (Prop_lut3_I2_O)        0.042     0.578 r  design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3/O
                         net (fo=8, routed)           0.296     0.874    design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3_n_0
    SLICE_X51Y66         LUT6 (Prop_lut6_I3_O)        0.107     0.981 r  design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_1/O
                         net (fo=1, routed)           0.000     0.981    design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_1_n_0
    SLICE_X51Y66         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.815    -0.870    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X51Y66         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/pipe_reg[0]/C
                         clock pessimism              0.556    -0.314    
                         clock uncertainty            0.262    -0.052    
    SLICE_X51Y66         FDRE (Hold_fdre_C_D)         0.092     0.040    design_1_i/custom_logic/inst/mqp_top/disp/pipe_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.040    
                         arrival time                           0.981    
  -------------------------------------------------------------------
                         slack                                  0.941    

Slack (MET) :             1.004ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.673ns  (logic 0.344ns (20.561%)  route 1.329ns (79.439%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.554    -0.625    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X42Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.784     0.324    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X50Y63         LUT6 (Prop_lut6_I3_O)        0.045     0.369 r  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.168     0.536    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X51Y63         LUT2 (Prop_lut2_I1_O)        0.045     0.581 f  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4/O
                         net (fo=2, routed)           0.154     0.735    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4_n_0
    SLICE_X50Y64         LUT2 (Prop_lut2_I1_O)        0.045     0.780 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2/O
                         net (fo=10, routed)          0.224     1.003    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2_n_0
    SLICE_X49Y65         LUT6 (Prop_lut6_I3_O)        0.045     1.048 r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.048    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[0]_i_1_n_0
    SLICE_X49Y65         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.820    -0.865    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X49Y65         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[0]/C
                         clock pessimism              0.556    -0.309    
                         clock uncertainty            0.262    -0.047    
    SLICE_X49Y65         FDRE (Hold_fdre_C_D)         0.091     0.044    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.044    
                         arrival time                           1.048    
  -------------------------------------------------------------------
                         slack                                  1.004    

Slack (MET) :             1.056ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.726ns  (logic 0.344ns (19.930%)  route 1.382ns (80.070%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.554    -0.625    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X42Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.784     0.324    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X50Y63         LUT6 (Prop_lut6_I3_O)        0.045     0.369 r  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.168     0.536    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X51Y63         LUT2 (Prop_lut2_I1_O)        0.045     0.581 f  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4/O
                         net (fo=2, routed)           0.154     0.735    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4_n_0
    SLICE_X50Y64         LUT2 (Prop_lut2_I1_O)        0.045     0.780 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2/O
                         net (fo=10, routed)          0.277     1.056    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2_n_0
    SLICE_X49Y65         LUT6 (Prop_lut6_I2_O)        0.045     1.101 r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.101    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[1]_i_1_n_0
    SLICE_X49Y65         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.820    -0.865    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X49Y65         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[1]/C
                         clock pessimism              0.556    -0.309    
                         clock uncertainty            0.262    -0.047    
    SLICE_X49Y65         FDRE (Hold_fdre_C_D)         0.092     0.045    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.045    
                         arrival time                           1.101    
  -------------------------------------------------------------------
                         slack                                  1.056    

Slack (MET) :             1.125ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.778ns  (logic 0.358ns (20.134%)  route 1.420ns (79.866%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.554    -0.625    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X42Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.461 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.784     0.324    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X50Y63         LUT6 (Prop_lut6_I3_O)        0.045     0.369 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.168     0.536    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X51Y63         LUT3 (Prop_lut3_I2_O)        0.042     0.578 r  design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3/O
                         net (fo=8, routed)           0.340     0.918    design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3_n_0
    SLICE_X48Y59         LUT3 (Prop_lut3_I0_O)        0.107     1.025 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[1]_i_1/O
                         net (fo=2, routed)           0.128     1.153    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[1]_i_1_n_0
    SLICE_X47Y59         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.825    -0.860    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X47Y59         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[1]/C
                         clock pessimism              0.556    -0.304    
                         clock uncertainty            0.262    -0.042    
    SLICE_X47Y59         FDRE (Hold_fdre_C_D)         0.070     0.028    design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.028    
                         arrival time                           1.153    
  -------------------------------------------------------------------
                         slack                                  1.125    

Slack (MET) :             1.143ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.813ns  (logic 0.344ns (18.973%)  route 1.469ns (81.027%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.554    -0.625    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X42Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.784     0.324    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X50Y63         LUT6 (Prop_lut6_I3_O)        0.045     0.369 r  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.168     0.536    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X51Y63         LUT2 (Prop_lut2_I1_O)        0.045     0.581 f  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4/O
                         net (fo=2, routed)           0.154     0.735    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4_n_0
    SLICE_X50Y64         LUT2 (Prop_lut2_I1_O)        0.045     0.780 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2/O
                         net (fo=10, routed)          0.364     1.143    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2_n_0
    SLICE_X49Y65         LUT6 (Prop_lut6_I1_O)        0.045     1.188 r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.188    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_1_n_0
    SLICE_X49Y65         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.820    -0.865    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X49Y65         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[2]/C
                         clock pessimism              0.556    -0.309    
                         clock uncertainty            0.262    -0.047    
    SLICE_X49Y65         FDRE (Hold_fdre_C_D)         0.092     0.045    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.045    
                         arrival time                           1.188    
  -------------------------------------------------------------------
                         slack                                  1.143    

Slack (MET) :             1.145ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.797ns  (logic 0.358ns (19.919%)  route 1.439ns (80.081%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.554    -0.625    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X42Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.461 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.784     0.324    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X50Y63         LUT6 (Prop_lut6_I3_O)        0.045     0.369 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.168     0.536    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X51Y63         LUT3 (Prop_lut3_I2_O)        0.042     0.578 r  design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3/O
                         net (fo=8, routed)           0.341     0.919    design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3_n_0
    SLICE_X48Y59         LUT2 (Prop_lut2_I0_O)        0.107     1.026 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[0]_i_1/O
                         net (fo=2, routed)           0.146     1.173    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[0]_i_1_n_0
    SLICE_X49Y59         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.825    -0.860    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X49Y59         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[0]/C
                         clock pessimism              0.556    -0.304    
                         clock uncertainty            0.262    -0.042    
    SLICE_X49Y59         FDRE (Hold_fdre_C_D)         0.070     0.028    design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.028    
                         arrival time                           1.173    
  -------------------------------------------------------------------
                         slack                                  1.145    

Slack (MET) :             1.175ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.879ns  (logic 0.402ns (21.393%)  route 1.477ns (78.607%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.554    -0.625    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X42Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.461 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.784     0.324    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X50Y63         LUT6 (Prop_lut6_I3_O)        0.045     0.369 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.168     0.536    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X51Y63         LUT3 (Prop_lut3_I2_O)        0.042     0.578 r  design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3/O
                         net (fo=8, routed)           0.285     0.863    design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3_n_0
    SLICE_X50Y66         LUT5 (Prop_lut5_I4_O)        0.107     0.970 f  design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_2/O
                         net (fo=3, routed)           0.240     1.210    design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_2_n_0
    SLICE_X50Y66         LUT5 (Prop_lut5_I2_O)        0.044     1.254 r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.254    design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_1_n_0
    SLICE_X50Y66         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.815    -0.870    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X50Y66         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[2]/C
                         clock pessimism              0.556    -0.314    
                         clock uncertainty            0.262    -0.052    
    SLICE_X50Y66         FDRE (Hold_fdre_C_D)         0.131     0.079    design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.079    
                         arrival time                           1.254    
  -------------------------------------------------------------------
                         slack                                  1.175    

Slack (MET) :             1.180ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.847ns  (logic 0.344ns (18.622%)  route 1.503ns (81.378%))
  Logic Levels:           4  (LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.554    -0.625    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X42Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.784     0.324    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X50Y63         LUT6 (Prop_lut6_I3_O)        0.045     0.369 r  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.168     0.536    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X51Y63         LUT2 (Prop_lut2_I1_O)        0.045     0.581 f  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4/O
                         net (fo=2, routed)           0.154     0.735    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4_n_0
    SLICE_X50Y64         LUT2 (Prop_lut2_I1_O)        0.045     0.780 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2/O
                         net (fo=10, routed)          0.398     1.178    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2_n_0
    SLICE_X43Y67         LUT3 (Prop_lut3_I0_O)        0.045     1.223 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.223    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[0]_i_1_n_0
    SLICE_X43Y67         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.818    -0.867    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X43Y67         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[0]/C
                         clock pessimism              0.556    -0.311    
                         clock uncertainty            0.262    -0.049    
    SLICE_X43Y67         FDRE (Hold_fdre_C_D)         0.092     0.043    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           1.223    
  -------------------------------------------------------------------
                         slack                                  1.180    

Slack (MET) :             1.180ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.828ns  (logic 0.358ns (19.580%)  route 1.470ns (80.420%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.554    -0.625    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X42Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.461 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.784     0.324    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X50Y63         LUT6 (Prop_lut6_I3_O)        0.045     0.369 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.168     0.536    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X51Y63         LUT3 (Prop_lut3_I2_O)        0.042     0.578 r  design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3/O
                         net (fo=8, routed)           0.341     0.919    design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3_n_0
    SLICE_X48Y59         LUT4 (Prop_lut4_I0_O)        0.107     1.026 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_1/O
                         net (fo=2, routed)           0.177     1.204    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_1_n_0
    SLICE_X47Y59         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.825    -0.860    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X47Y59         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[2]/C
                         clock pessimism              0.556    -0.304    
                         clock uncertainty            0.262    -0.042    
    SLICE_X47Y59         FDRE (Hold_fdre_C_D)         0.066     0.024    design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.024    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  1.180    





---------------------------------------------------------------------------------------------------
From Clock:  clk_25M_clk_wiz_0
  To Clock:  clk_25M_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       20.905ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.905ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.490ns  (logic 7.281ns (39.378%)  route 11.209ns (60.622%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.268ns = ( 38.732 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.876    -0.736    design_1_i/custom_logic/clk_25M
    DSP48_X3Y22          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.779 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.781    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X3Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     6.299 r  design_1_i/custom_logic/p_1_out/P[13]
                         net (fo=61, routed)          4.237    10.536    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_init.ram/addrb[13]
    SLICE_X62Y91         LUT2 (Prop_lut2_I0_O)        0.124    10.660 f  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=12, routed)          6.031    16.691    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/p_1_out
    SLICE_X104Y118       LUT6 (Prop_lut6_I5_O)        0.124    16.815 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__9/O
                         net (fo=1, routed)           0.939    17.754    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/enb_array[11]
    RAMB36_X5Y25         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.805    38.732    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clkb
    RAMB36_X5Y25         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.208    
                         clock uncertainty           -0.106    39.102    
    RAMB36_X5Y25         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.659    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.659    
                         arrival time                         -17.754    
  -------------------------------------------------------------------
                         slack                                 20.905    

Slack (MET) :             21.359ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.912ns  (logic 7.281ns (40.649%)  route 10.631ns (59.351%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 38.608 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.876    -0.736    design_1_i/custom_logic/clk_25M
    DSP48_X3Y22          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.779 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.781    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X3Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     6.299 f  design_1_i/custom_logic/p_1_out/P[16]
                         net (fo=56, routed)          4.352    10.651    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/addrb[16]
    SLICE_X66Y97         LUT2 (Prop_lut2_I1_O)        0.124    10.775 f  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__1/O
                         net (fo=21, routed)          5.738    16.513    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_init.ram/p_1_out
    SLICE_X38Y132        LUT6 (Prop_lut6_I0_O)        0.124    16.637 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__49/O
                         net (fo=1, routed)           0.539    17.176    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_init.ram/enb_array[69]
    RAMB36_X2Y26         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.681    38.608    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_init.ram/clkb
    RAMB36_X2Y26         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.084    
                         clock uncertainty           -0.106    38.978    
    RAMB36_X2Y26         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.535    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.535    
                         arrival time                         -17.176    
  -------------------------------------------------------------------
                         slack                                 21.359    

Slack (MET) :             21.380ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.853ns  (logic 7.281ns (40.783%)  route 10.572ns (59.217%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 38.584 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.876    -0.736    design_1_i/custom_logic/clk_25M
    DSP48_X3Y22          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.779 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.781    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X3Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     6.299 f  design_1_i/custom_logic/p_1_out/P[14]
                         net (fo=60, routed)          5.572    11.871    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/addrb[14]
    SLICE_X66Y92         LUT2 (Prop_lut2_I1_O)        0.124    11.995 f  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__18/O
                         net (fo=14, routed)          4.373    16.369    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/p_1_out
    SLICE_X104Y45        LUT6 (Prop_lut6_I2_O)        0.124    16.493 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__53/O
                         net (fo=1, routed)           0.625    17.117    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/enb_array[25]
    RAMB36_X5Y8          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.658    38.584    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/clkb
    RAMB36_X5Y8          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    39.046    
                         clock uncertainty           -0.106    38.940    
    RAMB36_X5Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.497    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.497    
                         arrival time                         -17.117    
  -------------------------------------------------------------------
                         slack                                 21.380    

Slack (MET) :             21.673ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.737ns  (logic 7.281ns (41.051%)  route 10.456ns (58.949%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 38.747 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.876    -0.736    design_1_i/custom_logic/clk_25M
    DSP48_X3Y22          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.779 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.781    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X3Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     6.299 f  design_1_i/custom_logic/p_1_out/P[16]
                         net (fo=56, routed)          4.352    10.651    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/addrb[16]
    SLICE_X66Y97         LUT2 (Prop_lut2_I1_O)        0.124    10.775 f  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__1/O
                         net (fo=21, routed)          5.516    16.292    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/p_1_out
    SLICE_X106Y112       LUT6 (Prop_lut6_I0_O)        0.124    16.416 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__1/O
                         net (fo=1, routed)           0.585    17.000    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/enb_array[6]
    RAMB36_X5Y22         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.820    38.747    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clkb
    RAMB36_X5Y22         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.223    
                         clock uncertainty           -0.106    39.117    
    RAMB36_X5Y22         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.674    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.674    
                         arrival time                         -17.000    
  -------------------------------------------------------------------
                         slack                                 21.673    

Slack (MET) :             21.755ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.657ns  (logic 7.281ns (41.236%)  route 10.376ns (58.764%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 38.749 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.876    -0.736    design_1_i/custom_logic/clk_25M
    DSP48_X3Y22          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.779 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.781    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X3Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     6.299 f  design_1_i/custom_logic/p_1_out/P[16]
                         net (fo=56, routed)          4.352    10.651    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/addrb[16]
    SLICE_X66Y97         LUT2 (Prop_lut2_I1_O)        0.124    10.775 f  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__1/O
                         net (fo=21, routed)          5.437    16.212    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/p_1_out
    SLICE_X106Y107       LUT6 (Prop_lut6_I0_O)        0.124    16.336 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__0/O
                         net (fo=1, routed)           0.585    16.921    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/enb_array[2]
    RAMB36_X5Y21         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.822    38.749    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB36_X5Y21         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.225    
                         clock uncertainty           -0.106    39.119    
    RAMB36_X5Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.676    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.676    
                         arrival time                         -16.921    
  -------------------------------------------------------------------
                         slack                                 21.755    

Slack (MET) :             21.764ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.627ns  (logic 7.281ns (41.306%)  route 10.346ns (58.694%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.272ns = ( 38.728 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.876    -0.736    design_1_i/custom_logic/clk_25M
    DSP48_X3Y22          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.779 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.781    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X3Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     6.299 r  design_1_i/custom_logic/p_1_out/P[13]
                         net (fo=61, routed)          4.237    10.536    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_init.ram/addrb[13]
    SLICE_X62Y91         LUT2 (Prop_lut2_I0_O)        0.124    10.660 f  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=12, routed)          5.001    15.661    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/p_1_out
    SLICE_X90Y118        LUT6 (Prop_lut6_I3_O)        0.124    15.785 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__23/O
                         net (fo=1, routed)           1.106    16.891    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/enb_array[15]
    RAMB36_X4Y25         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.801    38.728    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clkb
    RAMB36_X4Y25         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.204    
                         clock uncertainty           -0.106    39.098    
    RAMB36_X4Y25         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.655    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.655    
                         arrival time                         -16.891    
  -------------------------------------------------------------------
                         slack                                 21.764    

Slack (MET) :             21.820ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.406ns  (logic 7.281ns (41.831%)  route 10.125ns (58.169%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 38.577 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.876    -0.736    design_1_i/custom_logic/clk_25M
    DSP48_X3Y22          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.779 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.781    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X3Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     6.299 f  design_1_i/custom_logic/p_1_out/P[14]
                         net (fo=60, routed)          5.572    11.871    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/addrb[14]
    SLICE_X66Y92         LUT2 (Prop_lut2_I1_O)        0.124    11.995 f  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__18/O
                         net (fo=14, routed)          3.853    15.848    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/p_1_out
    SLICE_X90Y45         LUT6 (Prop_lut6_I2_O)        0.124    15.972 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__28/O
                         net (fo=1, routed)           0.698    16.670    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/enb_array[24]
    RAMB36_X4Y7          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.651    38.577    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/clkb
    RAMB36_X4Y7          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    39.039    
                         clock uncertainty           -0.106    38.933    
    RAMB36_X4Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.490    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.490    
                         arrival time                         -16.670    
  -------------------------------------------------------------------
                         slack                                 21.820    

Slack (MET) :             21.932ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.469ns  (logic 7.281ns (41.680%)  route 10.188ns (58.320%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 38.738 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.876    -0.736    design_1_i/custom_logic/clk_25M
    DSP48_X3Y22          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.779 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.781    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X3Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     6.299 f  design_1_i/custom_logic/p_1_out/P[16]
                         net (fo=56, routed)          4.352    10.651    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/addrb[16]
    SLICE_X66Y97         LUT2 (Prop_lut2_I1_O)        0.124    10.775 f  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__1/O
                         net (fo=21, routed)          5.249    16.024    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/p_1_out
    SLICE_X106Y122       LUT6 (Prop_lut6_I0_O)        0.124    16.148 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2/O
                         net (fo=1, routed)           0.585    16.733    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/enb_array[14]
    RAMB36_X5Y24         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.811    38.738    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clkb
    RAMB36_X5Y24         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.214    
                         clock uncertainty           -0.106    39.108    
    RAMB36_X5Y24         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.665    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.665    
                         arrival time                         -16.733    
  -------------------------------------------------------------------
                         slack                                 21.932    

Slack (MET) :             21.961ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.373ns  (logic 7.281ns (41.909%)  route 10.092ns (58.091%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 38.571 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.876    -0.736    design_1_i/custom_logic/clk_25M
    DSP48_X3Y22          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.779 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.781    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X3Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     6.299 f  design_1_i/custom_logic/p_1_out/P[18]
                         net (fo=46, routed)          4.437    10.736    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/addrb[18]
    SLICE_X62Y88         LUT2 (Prop_lut2_I0_O)        0.124    10.860 f  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__0/O
                         net (fo=15, routed)          5.160    16.020    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/p_1_out
    SLICE_X90Y54         LUT6 (Prop_lut6_I1_O)        0.124    16.144 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__32/O
                         net (fo=1, routed)           0.493    16.637    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/enb_array[23]
    RAMB36_X4Y10         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.645    38.571    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/clkb
    RAMB36_X4Y10         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.576    39.148    
                         clock uncertainty           -0.106    39.041    
    RAMB36_X4Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.598    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.598    
                         arrival time                         -16.637    
  -------------------------------------------------------------------
                         slack                                 21.961    

Slack (MET) :             21.999ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.278ns  (logic 7.281ns (42.140%)  route 9.997ns (57.860%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 38.614 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.876    -0.736    design_1_i/custom_logic/clk_25M
    DSP48_X3Y22          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.779 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.781    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X3Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     6.299 f  design_1_i/custom_logic/p_1_out/P[16]
                         net (fo=56, routed)          4.352    10.651    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/addrb[16]
    SLICE_X66Y97         LUT2 (Prop_lut2_I1_O)        0.124    10.775 f  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__1/O
                         net (fo=21, routed)          5.104    15.879    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_init.ram/p_1_out
    SLICE_X38Y137        LUT6 (Prop_lut6_I0_O)        0.124    16.003 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__43/O
                         net (fo=1, routed)           0.539    16.542    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_init.ram/enb_array[68]
    RAMB36_X2Y27         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.687    38.614    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_init.ram/clkb
    RAMB36_X2Y27         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.090    
                         clock uncertainty           -0.106    38.984    
    RAMB36_X2Y27         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.541    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.541    
                         arrival time                         -16.542    
  -------------------------------------------------------------------
                         slack                                 21.999    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.577    -0.602    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X58Y88         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y88         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.116    -0.321    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X59Y88         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.847    -0.838    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X59Y88         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.249    -0.589    
                         clock uncertainty            0.106    -0.482    
    SLICE_X59Y88         FDRE (Hold_fdre_C_D)         0.070    -0.412    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.577    -0.602    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X58Y88         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y88         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.116    -0.321    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X59Y88         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.847    -0.838    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X59Y88         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.249    -0.589    
                         clock uncertainty            0.106    -0.482    
    SLICE_X59Y88         FDRE (Hold_fdre_C_D)         0.066    -0.416    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.577    -0.602    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X58Y88         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y88         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=1, routed)           0.112    -0.326    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X58Y88         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.847    -0.838    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X58Y88         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.236    -0.602    
                         clock uncertainty            0.106    -0.495    
    SLICE_X58Y88         FDRE (Hold_fdre_C_D)         0.059    -0.436    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.106%)  route 0.128ns (43.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.577    -0.602    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X66Y85         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/Q
                         net (fo=11, routed)          0.128    -0.309    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[5]
    SLICE_X66Y85         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.845    -0.840    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X66Y85         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
                         clock pessimism              0.238    -0.602    
                         clock uncertainty            0.106    -0.495    
    SLICE_X66Y85         FDRE (Hold_fdre_C_D)         0.052    -0.443    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/VS_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.308%)  route 0.191ns (50.692%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.580    -0.599    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X65Y58         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[10]/Q
                         net (fo=7, routed)           0.191    -0.266    design_1_i/custom_logic/inst/mqp_top/vga_controller/vcount[10]
    SLICE_X67Y58         LUT6 (Prop_lut6_I4_O)        0.045    -0.221 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/VS_i_1/O
                         net (fo=1, routed)           0.000    -0.221    design_1_i/custom_logic/inst/mqp_top/vga_controller/VS_i_1_n_0
    SLICE_X67Y58         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/VS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.849    -0.836    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X67Y58         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/VS_reg/C
                         clock pessimism              0.253    -0.583    
                         clock uncertainty            0.106    -0.476    
    SLICE_X67Y58         FDRE (Hold_fdre_C_D)         0.091    -0.385    design_1_i/custom_logic/inst/mqp_top/vga_controller/VS_reg
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.580    -0.599    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X67Y57         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.458 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[0]/Q
                         net (fo=10, routed)          0.180    -0.277    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[0]
    SLICE_X67Y57         LUT1 (Prop_lut1_I0_O)        0.045    -0.232 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/p_1_out_i_12/O
                         net (fo=2, routed)           0.000    -0.232    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]_0[0]
    SLICE_X67Y57         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.849    -0.836    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X67Y57         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[0]/C
                         clock pessimism              0.237    -0.599    
                         clock uncertainty            0.106    -0.492    
    SLICE_X67Y57         FDRE (Hold_fdre_C_D)         0.091    -0.401    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/blank_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.209ns (51.245%)  route 0.199ns (48.755%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.580    -0.599    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X62Y57         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y57         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/Q
                         net (fo=8, routed)           0.199    -0.236    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[10]
    SLICE_X64Y58         LUT6 (Prop_lut6_I1_O)        0.045    -0.191 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/blank_i_1/O
                         net (fo=1, routed)           0.000    -0.191    design_1_i/custom_logic/inst/mqp_top/vga_controller/blank_i_1_n_0
    SLICE_X64Y58         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/blank_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.849    -0.836    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X64Y58         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/blank_reg/C
                         clock pessimism              0.272    -0.564    
                         clock uncertainty            0.106    -0.457    
    SLICE_X64Y58         FDRE (Hold_fdre_C_D)         0.091    -0.366    design_1_i/custom_logic/inst/mqp_top/vga_controller/blank_reg
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.186ns (46.674%)  route 0.213ns (53.326%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.580    -0.599    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X67Y57         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[0]/Q
                         net (fo=10, routed)          0.213    -0.245    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[0]
    SLICE_X65Y57         LUT3 (Prop_lut3_I2_O)        0.045    -0.200 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/p_1_out_i_10/O
                         net (fo=2, routed)           0.000    -0.200    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]_0[2]
    SLICE_X65Y57         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.849    -0.836    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X65Y57         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[2]/C
                         clock pessimism              0.253    -0.583    
                         clock uncertainty            0.106    -0.476    
    SLICE_X65Y57         FDRE (Hold_fdre_C_D)         0.091    -0.385    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.186ns (44.865%)  route 0.229ns (55.135%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.580    -0.599    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X63Y57         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[4]/Q
                         net (fo=12, routed)          0.101    -0.357    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[4]
    SLICE_X62Y57         LUT4 (Prop_lut4_I1_O)        0.045    -0.312 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/p_1_out_i_6/O
                         net (fo=2, routed)           0.128    -0.184    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]_0[6]
    SLICE_X62Y57         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.849    -0.836    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X62Y57         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[6]/C
                         clock pessimism              0.250    -0.586    
                         clock uncertainty            0.106    -0.479    
    SLICE_X62Y57         FDRE (Hold_fdre_C_D)         0.052    -0.427    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.164ns (39.963%)  route 0.246ns (60.037%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.579    -0.600    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X66Y88         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y88         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=11, routed)          0.246    -0.189    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[3]
    SLICE_X66Y88         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.848    -0.837    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X66Y88         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism              0.237    -0.600    
                         clock uncertainty            0.106    -0.493    
    SLICE_X66Y88         FDRE (Hold_fdre_C_D)         0.059    -0.434    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.245    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       39.564ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             39.564ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0_1 rise@41.667ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.802ns  (logic 0.642ns (35.630%)  route 1.160ns (64.370%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 40.280 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.866    -0.746    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y59        FDRE (Prop_fdre_C_Q)         0.518    -0.228 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/Q
                         net (fo=5, routed)           0.818     0.591    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[1]
    SLICE_X112Y59        LUT5 (Prop_lut5_I4_O)        0.124     0.715 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.341     1.056    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X112Y60        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.687    40.280    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y60        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                         clock pessimism              0.616    40.896    
                         clock uncertainty           -0.107    40.789    
    SLICE_X112Y60        FDRE (Setup_fdre_C_CE)      -0.169    40.620    design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]
  -------------------------------------------------------------------
                         required time                         40.620    
                         arrival time                          -1.056    
  -------------------------------------------------------------------
                         slack                                 39.564    

Slack (MET) :             39.688ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0_1 rise@41.667ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.678ns  (logic 0.642ns (38.260%)  route 1.036ns (61.740%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 40.280 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.866    -0.746    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y60        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y60        FDRE (Prop_fdre_C_Q)         0.518    -0.228 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/Q
                         net (fo=6, routed)           0.834     0.607    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[0]
    SLICE_X112Y59        LUT5 (Prop_lut5_I2_O)        0.124     0.731 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.202     0.932    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.687    40.280    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                         clock pessimism              0.616    40.896    
                         clock uncertainty           -0.107    40.789    
    SLICE_X112Y59        FDRE (Setup_fdre_C_CE)      -0.169    40.620    design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]
  -------------------------------------------------------------------
                         required time                         40.620    
                         arrival time                          -0.932    
  -------------------------------------------------------------------
                         slack                                 39.688    

Slack (MET) :             39.688ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0_1 rise@41.667ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.678ns  (logic 0.642ns (38.260%)  route 1.036ns (61.740%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 40.280 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.866    -0.746    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y60        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y60        FDRE (Prop_fdre_C_Q)         0.518    -0.228 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/Q
                         net (fo=6, routed)           0.834     0.607    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[0]
    SLICE_X112Y59        LUT5 (Prop_lut5_I2_O)        0.124     0.731 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.202     0.932    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.687    40.280    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
                         clock pessimism              0.616    40.896    
                         clock uncertainty           -0.107    40.789    
    SLICE_X112Y59        FDRE (Setup_fdre_C_CE)      -0.169    40.620    design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]
  -------------------------------------------------------------------
                         required time                         40.620    
                         arrival time                          -0.932    
  -------------------------------------------------------------------
                         slack                                 39.688    

Slack (MET) :             39.688ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0_1 rise@41.667ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.678ns  (logic 0.642ns (38.260%)  route 1.036ns (61.740%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 40.280 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.866    -0.746    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y60        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y60        FDRE (Prop_fdre_C_Q)         0.518    -0.228 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/Q
                         net (fo=6, routed)           0.834     0.607    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[0]
    SLICE_X112Y59        LUT5 (Prop_lut5_I2_O)        0.124     0.731 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.202     0.932    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.687    40.280    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
                         clock pessimism              0.616    40.896    
                         clock uncertainty           -0.107    40.789    
    SLICE_X112Y59        FDRE (Setup_fdre_C_CE)      -0.169    40.620    design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]
  -------------------------------------------------------------------
                         required time                         40.620    
                         arrival time                          -0.932    
  -------------------------------------------------------------------
                         slack                                 39.688    

Slack (MET) :             39.688ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0_1 rise@41.667ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.678ns  (logic 0.642ns (38.260%)  route 1.036ns (61.740%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 40.280 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.866    -0.746    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y60        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y60        FDRE (Prop_fdre_C_Q)         0.518    -0.228 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/Q
                         net (fo=6, routed)           0.834     0.607    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[0]
    SLICE_X112Y59        LUT5 (Prop_lut5_I2_O)        0.124     0.731 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.202     0.932    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.687    40.280    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                         clock pessimism              0.616    40.896    
                         clock uncertainty           -0.107    40.789    
    SLICE_X112Y59        FDRE (Setup_fdre_C_CE)      -0.169    40.620    design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]
  -------------------------------------------------------------------
                         required time                         40.620    
                         arrival time                          -0.932    
  -------------------------------------------------------------------
                         slack                                 39.688    

Slack (MET) :             40.167ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0_1 rise@41.667ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.510ns  (logic 0.807ns (53.433%)  route 0.703ns (46.567%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 40.280 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.866    -0.746    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y59        FDRE (Prop_fdre_C_Q)         0.478    -0.268 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/Q
                         net (fo=3, routed)           0.703     0.436    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[4]
    SLICE_X112Y59        LUT5 (Prop_lut5_I4_O)        0.329     0.765 r  design_1_i/custom_logic/inst/mqp_top/init_count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.765    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[4]
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.687    40.280    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                         clock pessimism              0.641    40.921    
                         clock uncertainty           -0.107    40.814    
    SLICE_X112Y59        FDRE (Setup_fdre_C_D)        0.118    40.932    design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]
  -------------------------------------------------------------------
                         required time                         40.932    
                         arrival time                          -0.765    
  -------------------------------------------------------------------
                         slack                                 40.167    

Slack (MET) :             40.335ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0_1 rise@41.667ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.306ns  (logic 0.642ns (49.158%)  route 0.664ns (50.842%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 40.280 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.866    -0.746    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y59        FDRE (Prop_fdre_C_Q)         0.518    -0.228 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/Q
                         net (fo=4, routed)           0.664     0.436    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[3]
    SLICE_X112Y59        LUT4 (Prop_lut4_I3_O)        0.124     0.560 r  design_1_i/custom_logic/inst/mqp_top/init_count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.560    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[3]
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.687    40.280    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
                         clock pessimism              0.641    40.921    
                         clock uncertainty           -0.107    40.814    
    SLICE_X112Y59        FDRE (Setup_fdre_C_D)        0.081    40.895    design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]
  -------------------------------------------------------------------
                         required time                         40.895    
                         arrival time                          -0.560    
  -------------------------------------------------------------------
                         slack                                 40.335    

Slack (MET) :             40.343ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0_1 rise@41.667ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.268ns  (logic 0.642ns (50.613%)  route 0.626ns (49.387%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 40.280 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.866    -0.746    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y60        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y60        FDRE (Prop_fdre_C_Q)         0.518    -0.228 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/Q
                         net (fo=6, routed)           0.626     0.399    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[0]
    SLICE_X112Y59        LUT2 (Prop_lut2_I0_O)        0.124     0.523 r  design_1_i/custom_logic/inst/mqp_top/init_count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.523    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[1]
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.687    40.280    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                         clock pessimism              0.616    40.896    
                         clock uncertainty           -0.107    40.789    
    SLICE_X112Y59        FDRE (Setup_fdre_C_D)        0.077    40.866    design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]
  -------------------------------------------------------------------
                         required time                         40.866    
                         arrival time                          -0.523    
  -------------------------------------------------------------------
                         slack                                 40.343    

Slack (MET) :             40.358ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0_1 rise@41.667ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.294ns  (logic 0.668ns (51.605%)  route 0.626ns (48.395%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 40.280 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.866    -0.746    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y60        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y60        FDRE (Prop_fdre_C_Q)         0.518    -0.228 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/Q
                         net (fo=6, routed)           0.626     0.399    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[0]
    SLICE_X112Y59        LUT3 (Prop_lut3_I0_O)        0.150     0.549 r  design_1_i/custom_logic/inst/mqp_top/init_count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.549    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[2]
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.687    40.280    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
                         clock pessimism              0.616    40.896    
                         clock uncertainty           -0.107    40.789    
    SLICE_X112Y59        FDRE (Setup_fdre_C_D)        0.118    40.907    design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]
  -------------------------------------------------------------------
                         required time                         40.907    
                         arrival time                          -0.549    
  -------------------------------------------------------------------
                         slack                                 40.358    

Slack (MET) :             40.449ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0_1 rise@41.667ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.187ns  (logic 0.642ns (54.069%)  route 0.545ns (45.931%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 40.280 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.866    -0.746    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y60        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y60        FDRE (Prop_fdre_C_Q)         0.518    -0.228 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/Q
                         net (fo=6, routed)           0.545     0.318    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[0]
    SLICE_X112Y60        LUT1 (Prop_lut1_I0_O)        0.124     0.442 r  design_1_i/custom_logic/inst/mqp_top/init_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.442    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[0]
    SLICE_X112Y60        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.687    40.280    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y60        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                         clock pessimism              0.641    40.921    
                         clock uncertainty           -0.107    40.814    
    SLICE_X112Y60        FDRE (Setup_fdre_C_D)        0.077    40.891    design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]
  -------------------------------------------------------------------
                         required time                         40.891    
                         arrival time                          -0.442    
  -------------------------------------------------------------------
                         slack                                 40.449    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.637    -0.542    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y59        FDRE (Prop_fdre_C_Q)         0.164    -0.378 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/Q
                         net (fo=5, routed)           0.186    -0.191    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[1]
    SLICE_X112Y59        LUT3 (Prop_lut3_I1_O)        0.043    -0.148 r  design_1_i/custom_logic/inst/mqp_top/init_count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.148    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[2]
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.909    -0.776    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
                         clock pessimism              0.234    -0.542    
                         clock uncertainty            0.107    -0.434    
    SLICE_X112Y59        FDRE (Hold_fdre_C_D)         0.131    -0.303    design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.637    -0.542    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y59        FDRE (Prop_fdre_C_Q)         0.164    -0.378 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/Q
                         net (fo=5, routed)           0.186    -0.191    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[1]
    SLICE_X112Y59        LUT5 (Prop_lut5_I2_O)        0.043    -0.148 r  design_1_i/custom_logic/inst/mqp_top/init_count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.148    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[4]
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.909    -0.776    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                         clock pessimism              0.234    -0.542    
                         clock uncertainty            0.107    -0.434    
    SLICE_X112Y59        FDRE (Hold_fdre_C_D)         0.131    -0.303    design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.637    -0.542    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y59        FDRE (Prop_fdre_C_Q)         0.164    -0.378 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/Q
                         net (fo=5, routed)           0.186    -0.191    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[1]
    SLICE_X112Y59        LUT4 (Prop_lut4_I0_O)        0.045    -0.146 r  design_1_i/custom_logic/inst/mqp_top/init_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.146    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[3]
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.909    -0.776    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
                         clock pessimism              0.234    -0.542    
                         clock uncertainty            0.107    -0.434    
    SLICE_X112Y59        FDRE (Hold_fdre_C_D)         0.121    -0.313    design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.637    -0.542    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y59        FDRE (Prop_fdre_C_Q)         0.164    -0.378 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/Q
                         net (fo=5, routed)           0.186    -0.191    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[1]
    SLICE_X112Y59        LUT2 (Prop_lut2_I1_O)        0.045    -0.146 r  design_1_i/custom_logic/inst/mqp_top/init_count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.146    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[1]
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.909    -0.776    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                         clock pessimism              0.234    -0.542    
                         clock uncertainty            0.107    -0.434    
    SLICE_X112Y59        FDRE (Hold_fdre_C_D)         0.120    -0.314    design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.728%)  route 0.187ns (47.272%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y60        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y60        FDRE (Prop_fdre_C_Q)         0.164    -0.379 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/Q
                         net (fo=6, routed)           0.187    -0.191    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[0]
    SLICE_X112Y60        LUT1 (Prop_lut1_I0_O)        0.045    -0.146 r  design_1_i/custom_logic/inst/mqp_top/init_count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.146    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[0]
    SLICE_X112Y60        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y60        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                         clock pessimism              0.234    -0.543    
                         clock uncertainty            0.107    -0.435    
    SLICE_X112Y60        FDRE (Hold_fdre_C_D)         0.120    -0.315    design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.247ns (56.535%)  route 0.190ns (43.465%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.637    -0.542    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y59        FDRE (Prop_fdre_C_Q)         0.148    -0.394 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/Q
                         net (fo=3, routed)           0.122    -0.271    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[4]
    SLICE_X112Y59        LUT5 (Prop_lut5_I1_O)        0.099    -0.172 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.068    -0.105    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.909    -0.776    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                         clock pessimism              0.234    -0.542    
                         clock uncertainty            0.107    -0.434    
    SLICE_X112Y59        FDRE (Hold_fdre_C_CE)       -0.016    -0.450    design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.105    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.247ns (56.535%)  route 0.190ns (43.465%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.637    -0.542    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y59        FDRE (Prop_fdre_C_Q)         0.148    -0.394 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/Q
                         net (fo=3, routed)           0.122    -0.271    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[4]
    SLICE_X112Y59        LUT5 (Prop_lut5_I1_O)        0.099    -0.172 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.068    -0.105    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.909    -0.776    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
                         clock pessimism              0.234    -0.542    
                         clock uncertainty            0.107    -0.434    
    SLICE_X112Y59        FDRE (Hold_fdre_C_CE)       -0.016    -0.450    design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.105    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.247ns (56.535%)  route 0.190ns (43.465%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.637    -0.542    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y59        FDRE (Prop_fdre_C_Q)         0.148    -0.394 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/Q
                         net (fo=3, routed)           0.122    -0.271    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[4]
    SLICE_X112Y59        LUT5 (Prop_lut5_I1_O)        0.099    -0.172 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.068    -0.105    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.909    -0.776    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
                         clock pessimism              0.234    -0.542    
                         clock uncertainty            0.107    -0.434    
    SLICE_X112Y59        FDRE (Hold_fdre_C_CE)       -0.016    -0.450    design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.105    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.247ns (56.535%)  route 0.190ns (43.465%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.637    -0.542    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y59        FDRE (Prop_fdre_C_Q)         0.148    -0.394 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/Q
                         net (fo=3, routed)           0.122    -0.271    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[4]
    SLICE_X112Y59        LUT5 (Prop_lut5_I1_O)        0.099    -0.172 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.068    -0.105    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.909    -0.776    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                         clock pessimism              0.234    -0.542    
                         clock uncertainty            0.107    -0.434    
    SLICE_X112Y59        FDRE (Hold_fdre_C_CE)       -0.016    -0.450    design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.105    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.247ns (50.227%)  route 0.245ns (49.773%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.637    -0.542    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y59        FDRE (Prop_fdre_C_Q)         0.148    -0.394 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/Q
                         net (fo=3, routed)           0.122    -0.271    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[4]
    SLICE_X112Y59        LUT5 (Prop_lut5_I1_O)        0.099    -0.172 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.122    -0.050    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X112Y60        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y60        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                         clock pessimism              0.250    -0.527    
                         clock uncertainty            0.107    -0.419    
    SLICE_X112Y60        FDRE (Hold_fdre_C_CE)       -0.016    -0.435    design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  0.386    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100M_clk_wiz_0_1
  To Clock:  clk_out4_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.797ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.666ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.797ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0_1 rise@200.000ns - clk_100M_clk_wiz_0_1 rise@190.000ns)
  Data Path Delay:        3.577ns  (logic 0.642ns (17.949%)  route 2.935ns (82.051%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.588ns = ( 198.412 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.903ns = ( 189.097 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                    190.000   190.000 r  
    Y9                                                0.000   190.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   190.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   191.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   192.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343   185.432 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855   187.287    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   187.388 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.709   189.097    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X54Y63         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y63         FDRE (Prop_fdre_C_Q)         0.518   189.615 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[2]/Q
                         net (fo=47, routed)          2.935   192.550    design_1_i/custom_logic/inst/mqp_top/disp/Q[2]
    SLICE_X40Y33         LUT6 (Prop_lut6_I0_O)        0.124   192.674 r  design_1_i/custom_logic/inst/mqp_top/disp/trigger_i_1/O
                         net (fo=1, routed)           0.000   192.674    design_1_i/custom_logic/inst/mqp_top/camctl/current_state_reg[2]
    SLICE_X40Y33         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.485   198.412    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X40Y33         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/C
                         clock pessimism              0.288   198.700    
                         clock uncertainty           -0.258   198.442    
    SLICE_X40Y33         FDRE (Setup_fdre_C_D)        0.029   198.471    design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg
  -------------------------------------------------------------------
                         required time                        198.471    
                         arrival time                        -192.674    
  -------------------------------------------------------------------
                         slack                                  5.797    

Slack (MET) :             6.057ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0_1 rise@200.000ns - clk_100M_clk_wiz_0_1 rise@190.000ns)
  Data Path Delay:        3.437ns  (logic 0.580ns (16.878%)  route 2.857ns (83.122%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.588ns = ( 198.412 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.975ns = ( 189.025 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                    190.000   190.000 r  
    Y9                                                0.000   190.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   190.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   191.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   192.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343   185.432 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855   187.287    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   187.388 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.637   189.025    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X51Y63         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y63         FDRE (Prop_fdre_C_Q)         0.456   189.481 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/Q
                         net (fo=57, routed)          2.857   192.338    design_1_i/custom_logic/inst/mqp_top/camctl/current_state_reg[2]_0[0]
    SLICE_X42Y33         LUT6 (Prop_lut6_I4_O)        0.124   192.462 r  design_1_i/custom_logic/inst/mqp_top/camctl/state[0]_i_1/O
                         net (fo=1, routed)           0.000   192.462    design_1_i/custom_logic/inst/mqp_top/camctl/next_state[0]
    SLICE_X42Y33         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.485   198.412    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X42Y33         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/C
                         clock pessimism              0.288   198.700    
                         clock uncertainty           -0.258   198.442    
    SLICE_X42Y33         FDRE (Setup_fdre_C_D)        0.077   198.519    design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]
  -------------------------------------------------------------------
                         required time                        198.519    
                         arrival time                        -192.462    
  -------------------------------------------------------------------
                         slack                                  6.057    

Slack (MET) :             6.071ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0_1 rise@200.000ns - clk_100M_clk_wiz_0_1 rise@190.000ns)
  Data Path Delay:        3.427ns  (logic 0.580ns (16.927%)  route 2.847ns (83.073%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.588ns = ( 198.412 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.975ns = ( 189.025 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                    190.000   190.000 r  
    Y9                                                0.000   190.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   190.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   191.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   192.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343   185.432 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855   187.287    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   187.388 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.637   189.025    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X51Y63         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y63         FDRE (Prop_fdre_C_Q)         0.456   189.481 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/Q
                         net (fo=57, routed)          2.847   192.328    design_1_i/custom_logic/inst/mqp_top/camctl/current_state_reg[2]_0[0]
    SLICE_X42Y33         LUT6 (Prop_lut6_I4_O)        0.124   192.452 r  design_1_i/custom_logic/inst/mqp_top/camctl/state[1]_i_1/O
                         net (fo=1, routed)           0.000   192.452    design_1_i/custom_logic/inst/mqp_top/camctl/next_state[1]
    SLICE_X42Y33         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.485   198.412    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X42Y33         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/C
                         clock pessimism              0.288   198.700    
                         clock uncertainty           -0.258   198.442    
    SLICE_X42Y33         FDRE (Setup_fdre_C_D)        0.081   198.523    design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]
  -------------------------------------------------------------------
                         required time                        198.523    
                         arrival time                        -192.452    
  -------------------------------------------------------------------
                         slack                                  6.071    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.666ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.334ns  (logic 0.186ns (13.945%)  route 1.148ns (86.055%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.550    -0.629    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X51Y63         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.488 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/Q
                         net (fo=57, routed)          1.148     0.660    design_1_i/custom_logic/inst/mqp_top/disp/Q[0]
    SLICE_X40Y33         LUT6 (Prop_lut6_I1_O)        0.045     0.705 r  design_1_i/custom_logic/inst/mqp_top/disp/trigger_i_1/O
                         net (fo=1, routed)           0.000     0.705    design_1_i/custom_logic/inst/mqp_top/camctl/current_state_reg[2]
    SLICE_X40Y33         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.820    -0.865    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X40Y33         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/C
                         clock pessimism              0.556    -0.309    
                         clock uncertainty            0.258    -0.051    
    SLICE_X40Y33         FDRE (Hold_fdre_C_D)         0.091     0.040    design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg
  -------------------------------------------------------------------
                         required time                         -0.040    
                         arrival time                           0.705    
  -------------------------------------------------------------------
                         slack                                  0.666    

Slack (MET) :             0.677ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.376ns  (logic 0.186ns (13.522%)  route 1.190ns (86.478%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.550    -0.629    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X51Y63         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.488 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/Q
                         net (fo=57, routed)          1.190     0.702    design_1_i/custom_logic/inst/mqp_top/camctl/current_state_reg[2]_0[0]
    SLICE_X42Y33         LUT6 (Prop_lut6_I4_O)        0.045     0.747 r  design_1_i/custom_logic/inst/mqp_top/camctl/state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.747    design_1_i/custom_logic/inst/mqp_top/camctl/next_state[1]
    SLICE_X42Y33         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.820    -0.865    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X42Y33         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/C
                         clock pessimism              0.556    -0.309    
                         clock uncertainty            0.258    -0.051    
    SLICE_X42Y33         FDRE (Hold_fdre_C_D)         0.121     0.070    design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.070    
                         arrival time                           0.747    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.683ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.381ns  (logic 0.186ns (13.473%)  route 1.195ns (86.527%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.550    -0.629    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X51Y63         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.488 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/Q
                         net (fo=57, routed)          1.195     0.707    design_1_i/custom_logic/inst/mqp_top/camctl/current_state_reg[2]_0[0]
    SLICE_X42Y33         LUT6 (Prop_lut6_I4_O)        0.045     0.752 r  design_1_i/custom_logic/inst/mqp_top/camctl/state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.752    design_1_i/custom_logic/inst/mqp_top/camctl/next_state[0]
    SLICE_X42Y33         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.820    -0.865    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X42Y33         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/C
                         clock pessimism              0.556    -0.309    
                         clock uncertainty            0.258    -0.051    
    SLICE_X42Y33         FDRE (Hold_fdre_C_D)         0.120     0.069    design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.069    
                         arrival time                           0.752    
  -------------------------------------------------------------------
                         slack                                  0.683    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100M_clk_wiz_0
  To Clock:  clk_out4_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.797ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.666ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.797ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0_1 rise@200.000ns - clk_100M_clk_wiz_0 rise@190.000ns)
  Data Path Delay:        3.577ns  (logic 0.642ns (17.949%)  route 2.935ns (82.051%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.588ns = ( 198.412 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.903ns = ( 189.097 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                    190.000   190.000 r  
    Y9                                                0.000   190.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   190.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   191.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   192.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343   185.432 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855   187.287    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   187.388 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.709   189.097    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X54Y63         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y63         FDRE (Prop_fdre_C_Q)         0.518   189.615 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[2]/Q
                         net (fo=47, routed)          2.935   192.550    design_1_i/custom_logic/inst/mqp_top/disp/Q[2]
    SLICE_X40Y33         LUT6 (Prop_lut6_I0_O)        0.124   192.674 r  design_1_i/custom_logic/inst/mqp_top/disp/trigger_i_1/O
                         net (fo=1, routed)           0.000   192.674    design_1_i/custom_logic/inst/mqp_top/camctl/current_state_reg[2]
    SLICE_X40Y33         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.485   198.412    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X40Y33         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/C
                         clock pessimism              0.288   198.700    
                         clock uncertainty           -0.258   198.442    
    SLICE_X40Y33         FDRE (Setup_fdre_C_D)        0.029   198.471    design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg
  -------------------------------------------------------------------
                         required time                        198.471    
                         arrival time                        -192.674    
  -------------------------------------------------------------------
                         slack                                  5.797    

Slack (MET) :             6.057ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0_1 rise@200.000ns - clk_100M_clk_wiz_0 rise@190.000ns)
  Data Path Delay:        3.437ns  (logic 0.580ns (16.878%)  route 2.857ns (83.122%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.588ns = ( 198.412 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.975ns = ( 189.025 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                    190.000   190.000 r  
    Y9                                                0.000   190.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   190.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   191.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   192.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343   185.432 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855   187.287    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   187.388 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.637   189.025    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X51Y63         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y63         FDRE (Prop_fdre_C_Q)         0.456   189.481 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/Q
                         net (fo=57, routed)          2.857   192.338    design_1_i/custom_logic/inst/mqp_top/camctl/current_state_reg[2]_0[0]
    SLICE_X42Y33         LUT6 (Prop_lut6_I4_O)        0.124   192.462 r  design_1_i/custom_logic/inst/mqp_top/camctl/state[0]_i_1/O
                         net (fo=1, routed)           0.000   192.462    design_1_i/custom_logic/inst/mqp_top/camctl/next_state[0]
    SLICE_X42Y33         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.485   198.412    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X42Y33         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/C
                         clock pessimism              0.288   198.700    
                         clock uncertainty           -0.258   198.442    
    SLICE_X42Y33         FDRE (Setup_fdre_C_D)        0.077   198.519    design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]
  -------------------------------------------------------------------
                         required time                        198.519    
                         arrival time                        -192.462    
  -------------------------------------------------------------------
                         slack                                  6.057    

Slack (MET) :             6.071ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0_1 rise@200.000ns - clk_100M_clk_wiz_0 rise@190.000ns)
  Data Path Delay:        3.427ns  (logic 0.580ns (16.927%)  route 2.847ns (83.073%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.588ns = ( 198.412 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.975ns = ( 189.025 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                    190.000   190.000 r  
    Y9                                                0.000   190.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   190.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   191.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   192.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343   185.432 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855   187.287    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   187.388 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.637   189.025    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X51Y63         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y63         FDRE (Prop_fdre_C_Q)         0.456   189.481 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/Q
                         net (fo=57, routed)          2.847   192.328    design_1_i/custom_logic/inst/mqp_top/camctl/current_state_reg[2]_0[0]
    SLICE_X42Y33         LUT6 (Prop_lut6_I4_O)        0.124   192.452 r  design_1_i/custom_logic/inst/mqp_top/camctl/state[1]_i_1/O
                         net (fo=1, routed)           0.000   192.452    design_1_i/custom_logic/inst/mqp_top/camctl/next_state[1]
    SLICE_X42Y33         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.485   198.412    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X42Y33         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/C
                         clock pessimism              0.288   198.700    
                         clock uncertainty           -0.258   198.442    
    SLICE_X42Y33         FDRE (Setup_fdre_C_D)        0.081   198.523    design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]
  -------------------------------------------------------------------
                         required time                        198.523    
                         arrival time                        -192.452    
  -------------------------------------------------------------------
                         slack                                  6.071    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.666ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.334ns  (logic 0.186ns (13.945%)  route 1.148ns (86.055%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.550    -0.629    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X51Y63         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.488 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/Q
                         net (fo=57, routed)          1.148     0.660    design_1_i/custom_logic/inst/mqp_top/disp/Q[0]
    SLICE_X40Y33         LUT6 (Prop_lut6_I1_O)        0.045     0.705 r  design_1_i/custom_logic/inst/mqp_top/disp/trigger_i_1/O
                         net (fo=1, routed)           0.000     0.705    design_1_i/custom_logic/inst/mqp_top/camctl/current_state_reg[2]
    SLICE_X40Y33         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.820    -0.865    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X40Y33         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/C
                         clock pessimism              0.556    -0.309    
                         clock uncertainty            0.258    -0.051    
    SLICE_X40Y33         FDRE (Hold_fdre_C_D)         0.091     0.040    design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg
  -------------------------------------------------------------------
                         required time                         -0.040    
                         arrival time                           0.705    
  -------------------------------------------------------------------
                         slack                                  0.666    

Slack (MET) :             0.677ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.376ns  (logic 0.186ns (13.522%)  route 1.190ns (86.478%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.550    -0.629    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X51Y63         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.488 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/Q
                         net (fo=57, routed)          1.190     0.702    design_1_i/custom_logic/inst/mqp_top/camctl/current_state_reg[2]_0[0]
    SLICE_X42Y33         LUT6 (Prop_lut6_I4_O)        0.045     0.747 r  design_1_i/custom_logic/inst/mqp_top/camctl/state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.747    design_1_i/custom_logic/inst/mqp_top/camctl/next_state[1]
    SLICE_X42Y33         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.820    -0.865    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X42Y33         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/C
                         clock pessimism              0.556    -0.309    
                         clock uncertainty            0.258    -0.051    
    SLICE_X42Y33         FDRE (Hold_fdre_C_D)         0.121     0.070    design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.070    
                         arrival time                           0.747    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.683ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.381ns  (logic 0.186ns (13.473%)  route 1.195ns (86.527%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.550    -0.629    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X51Y63         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.488 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/Q
                         net (fo=57, routed)          1.195     0.707    design_1_i/custom_logic/inst/mqp_top/camctl/current_state_reg[2]_0[0]
    SLICE_X42Y33         LUT6 (Prop_lut6_I4_O)        0.045     0.752 r  design_1_i/custom_logic/inst/mqp_top/camctl/state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.752    design_1_i/custom_logic/inst/mqp_top/camctl/next_state[0]
    SLICE_X42Y33         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.820    -0.865    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X42Y33         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/C
                         clock pessimism              0.556    -0.309    
                         clock uncertainty            0.258    -0.051    
    SLICE_X42Y33         FDRE (Hold_fdre_C_D)         0.120     0.069    design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.069    
                         arrival time                           0.752    
  -------------------------------------------------------------------
                         slack                                  0.683    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_clk_wiz_0
  To Clock:  clk_out4_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      182.729ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             182.729ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0_1 rise@200.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.701ns  (logic 7.489ns (44.841%)  route 9.212ns (55.159%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.658    -0.954    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X36Y16         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDRE (Prop_fdre_C_Q)         0.518    -0.436 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.828     0.392    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[8]
    SLICE_X37Y17         LUT1 (Prop_lut1_I0_O)        0.124     0.516 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.516    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.048 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.048    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.382 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.572     1.954    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X2Y6           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.169 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.171    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518     7.689 f  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[15]
                         net (fo=1, routed)           0.983     8.673    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_90
    SLICE_X35Y18         LUT2 (Prop_lut2_I0_O)        0.124     8.797 f  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_2/O
                         net (fo=54, routed)          6.386    15.182    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[3]
    SLICE_X106Y2         LUT6 (Prop_lut6_I1_O)        0.124    15.306 r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__20/O
                         net (fo=1, routed)           0.441    15.748    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y0          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.660   198.586    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y0          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.062    
                         clock uncertainty           -0.142   198.920    
    RAMB36_X5Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.477    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.477    
                         arrival time                         -15.748    
  -------------------------------------------------------------------
                         slack                                182.729    

Slack (MET) :             182.782ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0_1 rise@200.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.643ns  (logic 7.692ns (46.217%)  route 8.951ns (53.783%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 198.581 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.658    -0.954    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X36Y16         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDRE (Prop_fdre_C_Q)         0.518    -0.436 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.828     0.392    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[8]
    SLICE_X37Y17         LUT1 (Prop_lut1_I0_O)        0.124     0.516 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.516    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.048 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.048    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.382 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.572     1.954    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X2Y6           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.169 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.171    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.689 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[13]
                         net (fo=1, routed)           0.592     8.282    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_92
    SLICE_X35Y18         LUT2 (Prop_lut2_I0_O)        0.119     8.401 r  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_4/O
                         net (fo=54, routed)          6.516    14.916    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X106Y12        LUT6 (Prop_lut6_I2_O)        0.332    15.248 r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__18/O
                         net (fo=1, routed)           0.441    15.690    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y2          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.655   198.581    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y2          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.057    
                         clock uncertainty           -0.142   198.915    
    RAMB36_X5Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.472    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.472    
                         arrival time                         -15.690    
  -------------------------------------------------------------------
                         slack                                182.782    

Slack (MET) :             182.859ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0_1 rise@200.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.569ns  (logic 7.489ns (45.199%)  route 9.080ns (54.801%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.658    -0.954    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X36Y16         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDRE (Prop_fdre_C_Q)         0.518    -0.436 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.828     0.392    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[8]
    SLICE_X37Y17         LUT1 (Prop_lut1_I0_O)        0.124     0.516 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.516    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.048 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.048    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.382 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.572     1.954    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X2Y6           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.169 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.171    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518     7.689 f  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[15]
                         net (fo=1, routed)           0.983     8.673    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_90
    SLICE_X35Y18         LUT2 (Prop_lut2_I0_O)        0.124     8.797 f  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_2/O
                         net (fo=54, routed)          6.253    15.050    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/addra[15]
    SLICE_X106Y7         LUT6 (Prop_lut6_I1_O)        0.124    15.174 r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=1, routed)           0.441    15.616    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/ena_array[23]
    RAMB36_X5Y1          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.658   198.584    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y1          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.060    
                         clock uncertainty           -0.142   198.918    
    RAMB36_X5Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.475    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.475    
                         arrival time                         -15.616    
  -------------------------------------------------------------------
                         slack                                182.859    

Slack (MET) :             182.982ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0_1 rise@200.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.443ns  (logic 7.719ns (46.945%)  route 8.724ns (53.055%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 198.580 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.658    -0.954    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X36Y16         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDRE (Prop_fdre_C_Q)         0.518    -0.436 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.828     0.392    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[8]
    SLICE_X37Y17         LUT1 (Prop_lut1_I0_O)        0.124     0.516 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.516    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.048 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.048    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.382 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.572     1.954    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X2Y6           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.169 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.171    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518     7.689 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[12]
                         net (fo=1, routed)           0.993     8.683    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_93
    SLICE_X35Y18         LUT2 (Prop_lut2_I0_O)        0.152     8.835 r  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_5/O
                         net (fo=54, routed)          5.777    14.611    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X104Y32        LUT6 (Prop_lut6_I3_O)        0.326    14.937 r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__24/O
                         net (fo=1, routed)           0.552    15.489    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y6          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.654   198.580    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y6          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.056    
                         clock uncertainty           -0.142   198.914    
    RAMB36_X5Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.471    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.471    
                         arrival time                         -15.489    
  -------------------------------------------------------------------
                         slack                                182.982    

Slack (MET) :             183.111ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0_1 rise@200.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.308ns  (logic 7.692ns (47.166%)  route 8.616ns (52.834%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 198.575 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.658    -0.954    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X36Y16         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDRE (Prop_fdre_C_Q)         0.518    -0.436 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.828     0.392    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[8]
    SLICE_X37Y17         LUT1 (Prop_lut1_I0_O)        0.124     0.516 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.516    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.048 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.048    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.382 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.572     1.954    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X2Y6           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.169 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.171    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.689 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[13]
                         net (fo=1, routed)           0.592     8.282    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_92
    SLICE_X35Y18         LUT2 (Prop_lut2_I0_O)        0.119     8.401 r  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_4/O
                         net (fo=54, routed)          6.181    14.581    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X106Y17        LUT6 (Prop_lut6_I2_O)        0.332    14.913 r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__21/O
                         net (fo=1, routed)           0.441    15.355    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y3          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.649   198.575    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y3          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.051    
                         clock uncertainty           -0.142   198.909    
    RAMB36_X5Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.466    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.466    
                         arrival time                         -15.355    
  -------------------------------------------------------------------
                         slack                                183.111    

Slack (MET) :             183.677ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0_1 rise@200.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.749ns  (logic 7.692ns (48.840%)  route 8.057ns (51.160%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 198.582 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.658    -0.954    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X36Y16         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDRE (Prop_fdre_C_Q)         0.518    -0.436 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.828     0.392    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[8]
    SLICE_X37Y17         LUT1 (Prop_lut1_I0_O)        0.124     0.516 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.516    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.048 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.048    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.382 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.572     1.954    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X2Y6           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.169 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.171    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.689 f  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[13]
                         net (fo=1, routed)           0.592     8.282    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_92
    SLICE_X35Y18         LUT2 (Prop_lut2_I0_O)        0.119     8.401 f  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_4/O
                         net (fo=54, routed)          5.721    14.121    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X90Y2          LUT6 (Prop_lut6_I0_O)        0.332    14.453 r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__16/O
                         net (fo=1, routed)           0.343    14.796    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X4Y0          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.656   198.582    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y0          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.058    
                         clock uncertainty           -0.142   198.916    
    RAMB36_X4Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.473    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.473    
                         arrival time                         -14.796    
  -------------------------------------------------------------------
                         slack                                183.677    

Slack (MET) :             183.750ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0_1 rise@200.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.675ns  (logic 7.489ns (47.777%)  route 8.186ns (52.223%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 198.580 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.658    -0.954    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X36Y16         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDRE (Prop_fdre_C_Q)         0.518    -0.436 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.828     0.392    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[8]
    SLICE_X37Y17         LUT1 (Prop_lut1_I0_O)        0.124     0.516 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.516    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.048 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.048    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.382 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.572     1.954    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X2Y6           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.169 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.171    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518     7.689 f  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[15]
                         net (fo=1, routed)           0.983     8.673    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_90
    SLICE_X35Y18         LUT2 (Prop_lut2_I0_O)        0.124     8.797 f  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_2/O
                         net (fo=54, routed)          5.458    14.255    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[3]
    SLICE_X90Y7          LUT6 (Prop_lut6_I4_O)        0.124    14.379 r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__19/O
                         net (fo=1, routed)           0.343    14.721    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X4Y1          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.654   198.580    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y1          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.056    
                         clock uncertainty           -0.142   198.914    
    RAMB36_X4Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.471    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.471    
                         arrival time                         -14.721    
  -------------------------------------------------------------------
                         slack                                183.750    

Slack (MET) :             183.790ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0_1 rise@200.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.631ns  (logic 7.692ns (49.208%)  route 7.939ns (50.792%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 198.577 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.658    -0.954    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X36Y16         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDRE (Prop_fdre_C_Q)         0.518    -0.436 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.828     0.392    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[8]
    SLICE_X37Y17         LUT1 (Prop_lut1_I0_O)        0.124     0.516 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.516    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.048 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.048    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.382 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.572     1.954    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X2Y6           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.169 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.171    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.689 f  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[13]
                         net (fo=1, routed)           0.592     8.282    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_92
    SLICE_X35Y18         LUT2 (Prop_lut2_I0_O)        0.119     8.401 f  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_4/O
                         net (fo=54, routed)          5.603    14.003    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X90Y12         LUT6 (Prop_lut6_I1_O)        0.332    14.335 r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__15/O
                         net (fo=1, routed)           0.343    14.678    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X4Y2          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.651   198.577    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y2          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.053    
                         clock uncertainty           -0.142   198.911    
    RAMB36_X4Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.468    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.468    
                         arrival time                         -14.678    
  -------------------------------------------------------------------
                         slack                                183.790    

Slack (MET) :             183.973ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0_1 rise@200.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.443ns  (logic 7.692ns (49.811%)  route 7.751ns (50.189%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 198.571 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.658    -0.954    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X36Y16         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDRE (Prop_fdre_C_Q)         0.518    -0.436 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.828     0.392    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[8]
    SLICE_X37Y17         LUT1 (Prop_lut1_I0_O)        0.124     0.516 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.516    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.048 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.048    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.382 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.572     1.954    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X2Y6           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.169 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.171    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.689 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[13]
                         net (fo=1, routed)           0.592     8.282    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_92
    SLICE_X35Y18         LUT2 (Prop_lut2_I0_O)        0.119     8.401 r  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_4/O
                         net (fo=54, routed)          5.414    13.814    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X90Y17         LUT6 (Prop_lut6_I2_O)        0.332    14.146 r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__17/O
                         net (fo=1, routed)           0.343    14.489    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X4Y3          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.645   198.571    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y3          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.047    
                         clock uncertainty           -0.142   198.905    
    RAMB36_X4Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.462    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.462    
                         arrival time                         -14.489    
  -------------------------------------------------------------------
                         slack                                183.973    

Slack (MET) :             184.496ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0_1 rise@200.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.914ns  (logic 7.692ns (51.577%)  route 7.222ns (48.423%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 198.565 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.658    -0.954    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X36Y16         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDRE (Prop_fdre_C_Q)         0.518    -0.436 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.828     0.392    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[8]
    SLICE_X37Y17         LUT1 (Prop_lut1_I0_O)        0.124     0.516 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.516    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.048 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.048    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.382 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.572     1.954    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X2Y6           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.169 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.171    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.689 f  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[13]
                         net (fo=1, routed)           0.592     8.282    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_92
    SLICE_X35Y18         LUT2 (Prop_lut2_I0_O)        0.119     8.401 f  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_4/O
                         net (fo=54, routed)          4.885    13.286    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X90Y22         LUT6 (Prop_lut6_I4_O)        0.332    13.618 r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__23/O
                         net (fo=1, routed)           0.343    13.960    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X4Y4          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.639   198.565    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y4          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.041    
                         clock uncertainty           -0.142   198.899    
    RAMB36_X4Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.456    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.456    
                         arrival time                         -13.960    
  -------------------------------------------------------------------
                         slack                                184.496    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.609%)  route 0.148ns (44.391%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.555    -0.624    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X47Y16         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[1]/Q
                         net (fo=12, routed)          0.148    -0.334    design_1_i/custom_logic/inst/mqp_top/camctl/pixel[1]
    SLICE_X46Y16         LUT6 (Prop_lut6_I1_O)        0.045    -0.289 r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.289    design_1_i/custom_logic/inst/mqp_top/camctl/pixel[5]_i_1_n_0
    SLICE_X46Y16         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.820    -0.865    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X46Y16         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[5]/C
                         clock pessimism              0.254    -0.611    
                         clock uncertainty            0.142    -0.469    
    SLICE_X46Y16         FDRE (Hold_fdre_C_D)         0.121    -0.348    design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[5]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.209ns (57.853%)  route 0.152ns (42.147%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.555    -0.624    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X42Y33         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDRE (Prop_fdre_C_Q)         0.164    -0.460 f  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/Q
                         net (fo=16, routed)          0.152    -0.307    design_1_i/custom_logic/inst/mqp_top/disp/state_reg[1][1]
    SLICE_X40Y33         LUT6 (Prop_lut6_I4_O)        0.045    -0.262 r  design_1_i/custom_logic/inst/mqp_top/disp/trigger_i_1/O
                         net (fo=1, routed)           0.000    -0.262    design_1_i/custom_logic/inst/mqp_top/camctl/current_state_reg[2]
    SLICE_X40Y33         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.820    -0.865    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X40Y33         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/C
                         clock pessimism              0.255    -0.610    
                         clock uncertainty            0.142    -0.468    
    SLICE_X40Y33         FDRE (Hold_fdre_C_D)         0.091    -0.377    design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/image_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/image_sel_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.554    -0.625    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X41Y17         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/image_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  design_1_i/custom_logic/inst/mqp_top/camctl/image_sel_reg/Q
                         net (fo=10, routed)          0.179    -0.304    design_1_i/custom_logic/inst/mqp_top/camctl/image_sel
    SLICE_X41Y17         LUT5 (Prop_lut5_I2_O)        0.042    -0.262 r  design_1_i/custom_logic/inst/mqp_top/camctl/image_sel_i_1/O
                         net (fo=1, routed)           0.000    -0.262    design_1_i/custom_logic/inst/mqp_top/camctl/image_sel_i_1_n_0
    SLICE_X41Y17         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/image_sel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.819    -0.866    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X41Y17         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/image_sel_reg/C
                         clock pessimism              0.241    -0.625    
                         clock uncertainty            0.142    -0.483    
    SLICE_X41Y17         FDRE (Hold_fdre_C_D)         0.105    -0.378    design_1_i/custom_logic/inst/mqp_top/camctl/image_sel_reg
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.209ns (53.378%)  route 0.183ns (46.622%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.555    -0.624    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X46Y16         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y16         FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[5]/Q
                         net (fo=11, routed)          0.183    -0.277    design_1_i/custom_logic/inst/mqp_top/camctl/pixel[5]
    SLICE_X46Y17         LUT3 (Prop_lut3_I1_O)        0.045    -0.232 r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.232    design_1_i/custom_logic/inst/mqp_top/camctl/pixel[6]_i_1_n_0
    SLICE_X46Y17         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.819    -0.866    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X46Y17         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[6]/C
                         clock pessimism              0.255    -0.611    
                         clock uncertainty            0.142    -0.469    
    SLICE_X46Y17         FDRE (Hold_fdre_C_D)         0.120    -0.349    design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[6]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.554    -0.625    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X42Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.175    -0.285    design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready
    SLICE_X42Y32         LUT3 (Prop_lut3_I2_O)        0.045    -0.240 r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_i_1/O
                         net (fo=1, routed)           0.000    -0.240    design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_i_1_n_0
    SLICE_X42Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.819    -0.866    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X42Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                         clock pessimism              0.241    -0.625    
                         clock uncertainty            0.142    -0.483    
    SLICE_X42Y32         FDRE (Hold_fdre_C_D)         0.120    -0.363    design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.209ns (55.321%)  route 0.169ns (44.679%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.555    -0.624    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X46Y16         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y16         FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[5]/Q
                         net (fo=11, routed)          0.169    -0.291    design_1_i/custom_logic/inst/mqp_top/camctl/pixel[5]
    SLICE_X45Y17         LUT6 (Prop_lut6_I0_O)        0.045    -0.246 r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel[9]_i_3/O
                         net (fo=1, routed)           0.000    -0.246    design_1_i/custom_logic/inst/mqp_top/camctl/pixel[9]_i_3_n_0
    SLICE_X45Y17         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.819    -0.866    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X45Y17         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[9]/C
                         clock pessimism              0.255    -0.611    
                         clock uncertainty            0.142    -0.469    
    SLICE_X45Y17         FDRE (Hold_fdre_C_D)         0.091    -0.378    design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[9]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.186ns (46.555%)  route 0.214ns (53.445%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.554    -0.625    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X48Y16         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[0]/Q
                         net (fo=14, routed)          0.214    -0.270    design_1_i/custom_logic/inst/mqp_top/camctl/pixel[0]
    SLICE_X47Y16         LUT5 (Prop_lut5_I1_O)        0.045    -0.225 r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.225    design_1_i/custom_logic/inst/mqp_top/camctl/pixel[4]_i_1_n_0
    SLICE_X47Y16         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.820    -0.865    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X47Y16         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[4]/C
                         clock pessimism              0.273    -0.592    
                         clock uncertainty            0.142    -0.450    
    SLICE_X47Y16         FDRE (Hold_fdre_C_D)         0.092    -0.358    design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[4]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.554    -0.625    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X42Y17         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y17         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[8]/Q
                         net (fo=7, routed)           0.186    -0.274    design_1_i/custom_logic/inst/mqp_top/camctl/pixel[8]
    SLICE_X42Y17         LUT6 (Prop_lut6_I3_O)        0.045    -0.229 r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    design_1_i/custom_logic/inst/mqp_top/camctl/pixel[8]_i_1_n_0
    SLICE_X42Y17         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.819    -0.866    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X42Y17         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[8]/C
                         clock pessimism              0.241    -0.625    
                         clock uncertainty            0.142    -0.483    
    SLICE_X42Y17         FDRE (Hold_fdre_C_D)         0.120    -0.363    design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[8]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/image_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/wen_l_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.805%)  route 0.195ns (51.195%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.554    -0.625    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X41Y17         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/image_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.484 f  design_1_i/custom_logic/inst/mqp_top/camctl/image_sel_reg/Q
                         net (fo=10, routed)          0.195    -0.289    design_1_i/custom_logic/inst/mqp_top/camctl/image_sel
    SLICE_X40Y18         LUT5 (Prop_lut5_I0_O)        0.045    -0.244 r  design_1_i/custom_logic/inst/mqp_top/camctl/wen_l_i_1/O
                         net (fo=1, routed)           0.000    -0.244    design_1_i/custom_logic/inst/mqp_top/camctl/wen_l_i_1_n_0
    SLICE_X40Y18         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/wen_l_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.818    -0.867    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X40Y18         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/wen_l_reg/C
                         clock pessimism              0.255    -0.612    
                         clock uncertainty            0.142    -0.470    
    SLICE_X40Y18         FDRE (Hold_fdre_C_D)         0.092    -0.378    design_1_i/custom_logic/inst/mqp_top/camctl/wen_l_reg
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/image_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (48.933%)  route 0.194ns (51.067%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.554    -0.625    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X41Y17         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/image_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  design_1_i/custom_logic/inst/mqp_top/camctl/image_sel_reg/Q
                         net (fo=10, routed)          0.194    -0.290    design_1_i/custom_logic/inst/mqp_top/camctl/image_sel
    SLICE_X40Y18         LUT6 (Prop_lut6_I2_O)        0.045    -0.245 r  design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst_i_1/O
                         net (fo=1, routed)           0.000    -0.245    design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst_i_1_n_0
    SLICE_X40Y18         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.818    -0.867    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X40Y18         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst_reg/C
                         clock pessimism              0.255    -0.612    
                         clock uncertainty            0.142    -0.470    
    SLICE_X40Y18         FDRE (Hold_fdre_C_D)         0.091    -0.379    design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst_reg
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.134    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_100M_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.501ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.645ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.501ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/ylocation_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.694ns  (logic 1.076ns (22.923%)  route 3.618ns (77.077%))
  Logic Levels:           5  (LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -4.580ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 8.401 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.687     2.981    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y80         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y80         FDRE (Prop_fdre_C_Q)         0.456     3.437 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[2]/Q
                         net (fo=7, routed)           0.681     4.118    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step[2]
    SLICE_X28Y80         LUT5 (Prop_lut5_I3_O)        0.124     4.242 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_4/O
                         net (fo=7, routed)           0.416     4.658    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_4_n_0
    SLICE_X29Y80         LUT3 (Prop_lut3_I0_O)        0.124     4.782 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra2[0]_i_2/O
                         net (fo=6, routed)           1.197     5.979    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra2[0]_i_2_n_0
    SLICE_X33Y81         LUT5 (Prop_lut5_I1_O)        0.124     6.103 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/ylocation[8]_i_4/O
                         net (fo=9, routed)           0.567     6.670    design_1_i/custom_logic/inst/mqp_top/rangefinder/data_enable_step_reg[7]
    SLICE_X32Y81         LUT5 (Prop_lut5_I1_O)        0.124     6.794 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ylocation[8]_i_3/O
                         net (fo=4, routed)           0.757     7.551    design_1_i/custom_logic/inst/mqp_top/rangefinder/ylocation[8]_i_3_n_0
    SLICE_X38Y83         LUT6 (Prop_lut6_I4_O)        0.124     7.675 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ylocation[8]_i_2/O
                         net (fo=1, routed)           0.000     7.675    design_1_i/custom_logic/inst/mqp_top/rangefinder/ylocation[8]
    SLICE_X38Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ylocation_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.475     8.401    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X38Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ylocation_reg[8]/C
                         clock pessimism              0.000     8.401    
                         clock uncertainty           -0.304     8.097    
    SLICE_X38Y83         FDRE (Setup_fdre_C_D)        0.079     8.176    design_1_i/custom_logic/inst/mqp_top/rangefinder/ylocation_reg[8]
  -------------------------------------------------------------------
                         required time                          8.176    
                         arrival time                          -7.675    
  -------------------------------------------------------------------
                         slack                                  0.501    

Slack (MET) :             0.505ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/ylocation_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.683ns  (logic 1.076ns (22.975%)  route 3.607ns (77.025%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=3)
  Clock Path Skew:        -4.587ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.606ns = ( 8.394 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.687     2.981    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y80         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y80         FDRE (Prop_fdre_C_Q)         0.456     3.437 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[2]/Q
                         net (fo=7, routed)           0.681     4.118    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step[2]
    SLICE_X28Y80         LUT5 (Prop_lut5_I3_O)        0.124     4.242 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_4/O
                         net (fo=7, routed)           0.416     4.658    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_4_n_0
    SLICE_X29Y80         LUT3 (Prop_lut3_I0_O)        0.124     4.782 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra2[0]_i_2/O
                         net (fo=6, routed)           1.197     5.979    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra2[0]_i_2_n_0
    SLICE_X33Y81         LUT5 (Prop_lut5_I1_O)        0.124     6.103 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/ylocation[8]_i_4/O
                         net (fo=9, routed)           0.567     6.670    design_1_i/custom_logic/inst/mqp_top/rangefinder/data_enable_step_reg[7]
    SLICE_X32Y81         LUT5 (Prop_lut5_I1_O)        0.124     6.794 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ylocation[8]_i_3/O
                         net (fo=4, routed)           0.747     7.540    design_1_i/custom_logic/inst/mqp_top/rangefinder/ylocation[8]_i_3_n_0
    SLICE_X32Y77         LUT4 (Prop_lut4_I0_O)        0.124     7.664 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ylocation[5]_i_1/O
                         net (fo=1, routed)           0.000     7.664    design_1_i/custom_logic/inst/mqp_top/rangefinder/ylocation[5]
    SLICE_X32Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ylocation_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.468     8.394    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X32Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ylocation_reg[5]/C
                         clock pessimism              0.000     8.394    
                         clock uncertainty           -0.304     8.090    
    SLICE_X32Y77         FDRE (Setup_fdre_C_D)        0.079     8.169    design_1_i/custom_logic/inst/mqp_top/rangefinder/ylocation_reg[5]
  -------------------------------------------------------------------
                         required time                          8.169    
                         arrival time                          -7.664    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.549ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/ylocation_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.678ns  (logic 1.071ns (22.893%)  route 3.607ns (77.107%))
  Logic Levels:           5  (LUT3=1 LUT5=4)
  Clock Path Skew:        -4.587ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.606ns = ( 8.394 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.687     2.981    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y80         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y80         FDRE (Prop_fdre_C_Q)         0.456     3.437 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[2]/Q
                         net (fo=7, routed)           0.681     4.118    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step[2]
    SLICE_X28Y80         LUT5 (Prop_lut5_I3_O)        0.124     4.242 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_4/O
                         net (fo=7, routed)           0.416     4.658    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_4_n_0
    SLICE_X29Y80         LUT3 (Prop_lut3_I0_O)        0.124     4.782 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra2[0]_i_2/O
                         net (fo=6, routed)           1.197     5.979    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra2[0]_i_2_n_0
    SLICE_X33Y81         LUT5 (Prop_lut5_I1_O)        0.124     6.103 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/ylocation[8]_i_4/O
                         net (fo=9, routed)           0.567     6.670    design_1_i/custom_logic/inst/mqp_top/rangefinder/data_enable_step_reg[7]
    SLICE_X32Y81         LUT5 (Prop_lut5_I1_O)        0.124     6.794 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ylocation[8]_i_3/O
                         net (fo=4, routed)           0.747     7.540    design_1_i/custom_logic/inst/mqp_top/rangefinder/ylocation[8]_i_3_n_0
    SLICE_X32Y77         LUT5 (Prop_lut5_I4_O)        0.119     7.659 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ylocation[6]_i_1/O
                         net (fo=1, routed)           0.000     7.659    design_1_i/custom_logic/inst/mqp_top/rangefinder/ylocation[6]
    SLICE_X32Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ylocation_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.468     8.394    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X32Y77         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ylocation_reg[6]/C
                         clock pessimism              0.000     8.394    
                         clock uncertainty           -0.304     8.090    
    SLICE_X32Y77         FDRE (Setup_fdre_C_D)        0.118     8.208    design_1_i/custom_logic/inst/mqp_top/rangefinder/ylocation_reg[6]
  -------------------------------------------------------------------
                         required time                          8.208    
                         arrival time                          -7.659    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.576ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/ylocation_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.658ns  (logic 1.076ns (23.100%)  route 3.582ns (76.900%))
  Logic Levels:           5  (LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -4.539ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 8.442 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.687     2.981    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y80         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y80         FDRE (Prop_fdre_C_Q)         0.456     3.437 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[2]/Q
                         net (fo=7, routed)           0.681     4.118    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step[2]
    SLICE_X28Y80         LUT5 (Prop_lut5_I3_O)        0.124     4.242 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_4/O
                         net (fo=7, routed)           0.416     4.658    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_4_n_0
    SLICE_X29Y80         LUT3 (Prop_lut3_I0_O)        0.124     4.782 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra2[0]_i_2/O
                         net (fo=6, routed)           1.197     5.979    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra2[0]_i_2_n_0
    SLICE_X33Y81         LUT5 (Prop_lut5_I1_O)        0.124     6.103 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/ylocation[8]_i_4/O
                         net (fo=9, routed)           0.567     6.670    design_1_i/custom_logic/inst/mqp_top/rangefinder/data_enable_step_reg[7]
    SLICE_X32Y81         LUT5 (Prop_lut5_I1_O)        0.124     6.794 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ylocation[8]_i_3/O
                         net (fo=4, routed)           0.721     7.515    design_1_i/custom_logic/inst/mqp_top/rangefinder/ylocation[8]_i_3_n_0
    SLICE_X26Y82         LUT6 (Prop_lut6_I5_O)        0.124     7.639 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ylocation[7]_i_1/O
                         net (fo=1, routed)           0.000     7.639    design_1_i/custom_logic/inst/mqp_top/rangefinder/ylocation[7]
    SLICE_X26Y82         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ylocation_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.516     8.442    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X26Y82         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ylocation_reg[7]/C
                         clock pessimism              0.000     8.442    
                         clock uncertainty           -0.304     8.138    
    SLICE_X26Y82         FDRE (Setup_fdre_C_D)        0.077     8.215    design_1_i/custom_logic/inst/mqp_top/rangefinder/ylocation_reg[7]
  -------------------------------------------------------------------
                         required time                          8.215    
                         arrival time                          -7.639    
  -------------------------------------------------------------------
                         slack                                  0.576    

Slack (MET) :             0.675ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.520ns  (logic 0.952ns (21.062%)  route 3.568ns (78.938%))
  Logic Levels:           4  (LUT3=2 LUT5=2)
  Clock Path Skew:        -4.580ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 8.401 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.687     2.981    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y80         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y80         FDRE (Prop_fdre_C_Q)         0.456     3.437 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[2]/Q
                         net (fo=7, routed)           0.681     4.118    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step[2]
    SLICE_X28Y80         LUT5 (Prop_lut5_I3_O)        0.124     4.242 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_4/O
                         net (fo=7, routed)           0.416     4.658    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_4_n_0
    SLICE_X29Y80         LUT3 (Prop_lut3_I0_O)        0.124     4.782 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra2[0]_i_2/O
                         net (fo=6, routed)           0.847     5.629    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra2[0]_i_2_n_0
    SLICE_X29Y81         LUT5 (Prop_lut5_I2_O)        0.124     5.753 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/ymult[23]_i_2/O
                         net (fo=16, routed)          1.624     7.377    design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult1__1
    SLICE_X36Y83         LUT3 (Prop_lut3_I1_O)        0.124     7.501 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult[23]_i_1/O
                         net (fo=1, routed)           0.000     7.501    design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult[23]_i_1_n_0
    SLICE_X36Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.475     8.401    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X36Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg[23]/C
                         clock pessimism              0.000     8.401    
                         clock uncertainty           -0.304     8.097    
    SLICE_X36Y83         FDRE (Setup_fdre_C_D)        0.079     8.176    design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg[23]
  -------------------------------------------------------------------
                         required time                          8.176    
                         arrival time                          -7.501    
  -------------------------------------------------------------------
                         slack                                  0.675    

Slack (MET) :             0.681ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.553ns  (logic 0.985ns (21.634%)  route 3.568ns (78.366%))
  Logic Levels:           4  (LUT3=2 LUT5=2)
  Clock Path Skew:        -4.580ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 8.401 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.687     2.981    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y80         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y80         FDRE (Prop_fdre_C_Q)         0.456     3.437 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[2]/Q
                         net (fo=7, routed)           0.681     4.118    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step[2]
    SLICE_X28Y80         LUT5 (Prop_lut5_I3_O)        0.124     4.242 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_4/O
                         net (fo=7, routed)           0.416     4.658    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_4_n_0
    SLICE_X29Y80         LUT3 (Prop_lut3_I0_O)        0.124     4.782 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra2[0]_i_2/O
                         net (fo=6, routed)           0.847     5.629    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra2[0]_i_2_n_0
    SLICE_X29Y81         LUT5 (Prop_lut5_I2_O)        0.124     5.753 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/ymult[23]_i_2/O
                         net (fo=16, routed)          1.624     7.377    design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult1__1
    SLICE_X36Y83         LUT3 (Prop_lut3_I1_O)        0.157     7.534 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult[23]_i_1/O
                         net (fo=1, routed)           0.000     7.534    design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult[23]_i_1_n_0
    SLICE_X36Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.475     8.401    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X36Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg[23]/C
                         clock pessimism              0.000     8.401    
                         clock uncertainty           -0.304     8.097    
    SLICE_X36Y83         FDRE (Setup_fdre_C_D)        0.118     8.215    design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg[23]
  -------------------------------------------------------------------
                         required time                          8.215    
                         arrival time                          -7.534    
  -------------------------------------------------------------------
                         slack                                  0.681    

Slack (MET) :             0.689ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.506ns  (logic 0.952ns (21.128%)  route 3.554ns (78.872%))
  Logic Levels:           4  (LUT3=2 LUT5=2)
  Clock Path Skew:        -4.580ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 8.401 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.687     2.981    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y80         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y80         FDRE (Prop_fdre_C_Q)         0.456     3.437 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[2]/Q
                         net (fo=7, routed)           0.681     4.118    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step[2]
    SLICE_X28Y80         LUT5 (Prop_lut5_I3_O)        0.124     4.242 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_4/O
                         net (fo=7, routed)           0.416     4.658    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_4_n_0
    SLICE_X29Y80         LUT3 (Prop_lut3_I0_O)        0.124     4.782 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra2[0]_i_2/O
                         net (fo=6, routed)           0.847     5.629    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra2[0]_i_2_n_0
    SLICE_X29Y81         LUT5 (Prop_lut5_I2_O)        0.124     5.753 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/ymult[23]_i_2/O
                         net (fo=16, routed)          1.610     7.363    design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult1__1
    SLICE_X36Y83         LUT3 (Prop_lut3_I1_O)        0.124     7.487 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult[22]_i_1/O
                         net (fo=1, routed)           0.000     7.487    design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult[22]_i_1_n_0
    SLICE_X36Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.475     8.401    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X36Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg[22]/C
                         clock pessimism              0.000     8.401    
                         clock uncertainty           -0.304     8.097    
    SLICE_X36Y83         FDRE (Setup_fdre_C_D)        0.079     8.176    design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg[22]
  -------------------------------------------------------------------
                         required time                          8.176    
                         arrival time                          -7.487    
  -------------------------------------------------------------------
                         slack                                  0.689    

Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.535ns  (logic 0.981ns (21.632%)  route 3.554ns (78.368%))
  Logic Levels:           4  (LUT3=2 LUT5=2)
  Clock Path Skew:        -4.580ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 8.401 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.687     2.981    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y80         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y80         FDRE (Prop_fdre_C_Q)         0.456     3.437 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[2]/Q
                         net (fo=7, routed)           0.681     4.118    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step[2]
    SLICE_X28Y80         LUT5 (Prop_lut5_I3_O)        0.124     4.242 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_4/O
                         net (fo=7, routed)           0.416     4.658    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_4_n_0
    SLICE_X29Y80         LUT3 (Prop_lut3_I0_O)        0.124     4.782 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra2[0]_i_2/O
                         net (fo=6, routed)           0.847     5.629    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra2[0]_i_2_n_0
    SLICE_X29Y81         LUT5 (Prop_lut5_I2_O)        0.124     5.753 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/ymult[23]_i_2/O
                         net (fo=16, routed)          1.610     7.363    design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult1__1
    SLICE_X36Y83         LUT3 (Prop_lut3_I1_O)        0.153     7.516 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult[22]_i_1/O
                         net (fo=1, routed)           0.000     7.516    design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult[22]_i_1_n_0
    SLICE_X36Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.475     8.401    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X36Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg[22]/C
                         clock pessimism              0.000     8.401    
                         clock uncertainty           -0.304     8.097    
    SLICE_X36Y83         FDRE (Setup_fdre_C_D)        0.118     8.215    design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg[22]
  -------------------------------------------------------------------
                         required time                          8.215    
                         arrival time                          -7.516    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.842ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.306ns  (logic 0.952ns (22.109%)  route 3.354ns (77.891%))
  Logic Levels:           4  (LUT3=2 LUT5=2)
  Clock Path Skew:        -4.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.598ns = ( 8.402 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.687     2.981    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y80         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y80         FDRE (Prop_fdre_C_Q)         0.456     3.437 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[2]/Q
                         net (fo=7, routed)           0.681     4.118    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step[2]
    SLICE_X28Y80         LUT5 (Prop_lut5_I3_O)        0.124     4.242 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_4/O
                         net (fo=7, routed)           0.416     4.658    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_4_n_0
    SLICE_X29Y80         LUT3 (Prop_lut3_I0_O)        0.124     4.782 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra2[0]_i_2/O
                         net (fo=6, routed)           0.847     5.629    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra2[0]_i_2_n_0
    SLICE_X29Y81         LUT5 (Prop_lut5_I2_O)        0.124     5.753 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/ymult[23]_i_2/O
                         net (fo=16, routed)          1.410     7.163    design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult1__1
    SLICE_X37Y84         LUT3 (Prop_lut3_I1_O)        0.124     7.287 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult[19]_i_1/O
                         net (fo=1, routed)           0.000     7.287    design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult[19]_i_1_n_0
    SLICE_X37Y84         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.476     8.402    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X37Y84         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg[19]/C
                         clock pessimism              0.000     8.402    
                         clock uncertainty           -0.304     8.098    
    SLICE_X37Y84         FDRE (Setup_fdre_C_D)        0.031     8.129    design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg[19]
  -------------------------------------------------------------------
                         required time                          8.129    
                         arrival time                          -7.287    
  -------------------------------------------------------------------
                         slack                                  0.842    

Slack (MET) :             0.845ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.301ns  (logic 0.952ns (22.135%)  route 3.349ns (77.865%))
  Logic Levels:           4  (LUT3=2 LUT5=2)
  Clock Path Skew:        -4.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.598ns = ( 8.402 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         1.687     2.981    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y80         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y80         FDRE (Prop_fdre_C_Q)         0.456     3.437 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[2]/Q
                         net (fo=7, routed)           0.681     4.118    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step[2]
    SLICE_X28Y80         LUT5 (Prop_lut5_I3_O)        0.124     4.242 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_4/O
                         net (fo=7, routed)           0.416     4.658    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[7]_i_4_n_0
    SLICE_X29Y80         LUT3 (Prop_lut3_I0_O)        0.124     4.782 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra2[0]_i_2/O
                         net (fo=6, routed)           0.847     5.629    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra2[0]_i_2_n_0
    SLICE_X29Y81         LUT5 (Prop_lut5_I2_O)        0.124     5.753 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/ymult[23]_i_2/O
                         net (fo=16, routed)          1.405     7.158    design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult1__1
    SLICE_X37Y84         LUT3 (Prop_lut3_I1_O)        0.124     7.282 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult[18]_i_1/O
                         net (fo=1, routed)           0.000     7.282    design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult[18]_i_1_n_0
    SLICE_X37Y84         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.476     8.402    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X37Y84         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg[18]/C
                         clock pessimism              0.000     8.402    
                         clock uncertainty           -0.304     8.098    
    SLICE_X37Y84         FDRE (Setup_fdre_C_D)        0.029     8.127    design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg[18]
  -------------------------------------------------------------------
                         required time                          8.127    
                         arrival time                          -7.282    
  -------------------------------------------------------------------
                         slack                                  0.845    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.645ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        -1.751ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.554     0.890    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y88         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y88         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[20]/Q
                         net (fo=1, routed)           0.116     1.147    design_1_i/custom_logic/inst/mqp_top/rangefinder/Q[8]
    SLICE_X36Y88         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.824    -0.861    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X36Y88         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded_reg[0]/C
                         clock pessimism              0.000    -0.861    
                         clock uncertainty            0.304    -0.557    
    SLICE_X36Y88         FDRE (Hold_fdre_C_D)         0.059    -0.498    design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded_reg[0]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                           1.147    
  -------------------------------------------------------------------
                         slack                                  1.645    

Slack (MET) :             1.664ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.767%)  route 0.120ns (39.233%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.753ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.568     0.904    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y80         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y80         FDRE (Prop_fdre_C_Q)         0.141     1.045 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[0]/Q
                         net (fo=11, routed)          0.120     1.165    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/Q[0]
    SLICE_X29Y80         LUT6 (Prop_lut6_I5_O)        0.045     1.210 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra2[0]_i_1/O
                         net (fo=1, routed)           0.000     1.210    design_1_i/custom_logic/inst/mqp_top/rangefinder/data_enable_step_reg[5][0]
    SLICE_X29Y80         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.836    -0.849    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X29Y80         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[0]/C
                         clock pessimism              0.000    -0.849    
                         clock uncertainty            0.304    -0.545    
    SLICE_X29Y80         FDRE (Hold_fdre_C_D)         0.091    -0.454    design_1_i/custom_logic/inst/mqp_top/rangefinder/addra2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                           1.210    
  -------------------------------------------------------------------
                         slack                                  1.664    

Slack (MET) :             1.667ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.123%)  route 0.123ns (39.877%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.753ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.569     0.905    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y81         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y81         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[1]/Q
                         net (fo=9, routed)           0.123     1.169    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step[1]
    SLICE_X28Y81         LUT6 (Prop_lut6_I3_O)        0.045     1.214 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/addra1[4]_i_1/O
                         net (fo=1, routed)           0.000     1.214    design_1_i/custom_logic/inst/mqp_top/rangefinder/data_enable_step_reg[7]_0[3]
    SLICE_X28Y81         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.837    -0.848    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X28Y81         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[4]/C
                         clock pessimism              0.000    -0.848    
                         clock uncertainty            0.304    -0.544    
    SLICE_X28Y81         FDRE (Hold_fdre_C_D)         0.091    -0.453    design_1_i/custom_logic/inst/mqp_top/rangefinder/addra1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                           1.214    
  -------------------------------------------------------------------
                         slack                                  1.667    

Slack (MET) :             1.678ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.164ns (53.676%)  route 0.142ns (46.324%))
  Logic Levels:           0  
  Clock Path Skew:        -1.753ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.557     0.893    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y90         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y90         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[14]/Q
                         net (fo=1, routed)           0.142     1.198    design_1_i/custom_logic/inst/mqp_top/rangefinder/Q[4]
    SLICE_X32Y88         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.825    -0.860    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X32Y88         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded_reg[10]/C
                         clock pessimism              0.000    -0.860    
                         clock uncertainty            0.304    -0.556    
    SLICE_X32Y88         FDRE (Hold_fdre_C_D)         0.076    -0.480    design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded_reg[10]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                           1.198    
  -------------------------------------------------------------------
                         slack                                  1.678    

Slack (MET) :             1.704ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.164ns (53.051%)  route 0.145ns (46.949%))
  Logic Levels:           0  
  Clock Path Skew:        -1.752ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.556     0.892    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y89         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y89         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[23]/Q
                         net (fo=1, routed)           0.145     1.201    design_1_i/custom_logic/inst/mqp_top/rangefinder/Q[11]
    SLICE_X32Y88         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.825    -0.860    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X32Y88         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded_reg[3]/C
                         clock pessimism              0.000    -0.860    
                         clock uncertainty            0.304    -0.556    
    SLICE_X32Y88         FDRE (Hold_fdre_C_D)         0.053    -0.503    design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded_reg[3]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                           1.201    
  -------------------------------------------------------------------
                         slack                                  1.704    

Slack (MET) :             1.704ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.492%)  route 0.119ns (44.508%))
  Logic Levels:           0  
  Clock Path Skew:        -1.753ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.557     0.893    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y90         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y90         FDRE (Prop_fdre_C_Q)         0.148     1.041 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[12]/Q
                         net (fo=1, routed)           0.119     1.159    design_1_i/custom_logic/inst/mqp_top/rangefinder/Q[2]
    SLICE_X32Y88         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.825    -0.860    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X32Y88         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded_reg[8]/C
                         clock pessimism              0.000    -0.860    
                         clock uncertainty            0.304    -0.556    
    SLICE_X32Y88         FDRE (Hold_fdre_C_D)         0.011    -0.545    design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded_reg[8]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                           1.159    
  -------------------------------------------------------------------
                         slack                                  1.704    

Slack (MET) :             1.708ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.184ns (46.918%)  route 0.208ns (53.082%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.751ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.574     0.910    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y88         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y88         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[16]/Q
                         net (fo=2, routed)           0.208     1.259    design_1_i/custom_logic/inst/mqp_top/rangefinder/Q[6]
    SLICE_X30Y88         LUT2 (Prop_lut2_I0_O)        0.043     1.302 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded[13]_i_1/O
                         net (fo=1, routed)           0.000     1.302    design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded0[5]
    SLICE_X30Y88         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.844    -0.841    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X30Y88         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded_reg[13]/C
                         clock pessimism              0.000    -0.841    
                         clock uncertainty            0.304    -0.537    
    SLICE_X30Y88         FDRE (Hold_fdre_C_D)         0.131    -0.406    design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded_reg[13]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  1.708    

Slack (MET) :             1.710ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.164ns (48.560%)  route 0.174ns (51.440%))
  Logic Levels:           0  
  Clock Path Skew:        -1.753ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.557     0.893    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y90         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y90         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[15]/Q
                         net (fo=1, routed)           0.174     1.230    design_1_i/custom_logic/inst/mqp_top/rangefinder/Q[5]
    SLICE_X32Y88         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.825    -0.860    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X32Y88         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded_reg[11]/C
                         clock pessimism              0.000    -0.860    
                         clock uncertainty            0.304    -0.556    
    SLICE_X32Y88         FDRE (Hold_fdre_C_D)         0.076    -0.480    design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded_reg[11]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                           1.230    
  -------------------------------------------------------------------
                         slack                                  1.710    

Slack (MET) :             1.716ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.164ns (49.565%)  route 0.167ns (50.435%))
  Logic Levels:           0  
  Clock Path Skew:        -1.753ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.557     0.893    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y90         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y90         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[13]/Q
                         net (fo=1, routed)           0.167     1.223    design_1_i/custom_logic/inst/mqp_top/rangefinder/Q[3]
    SLICE_X32Y88         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.825    -0.860    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X32Y88         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded_reg[9]/C
                         clock pessimism              0.000    -0.860    
                         clock uncertainty            0.304    -0.556    
    SLICE_X32Y88         FDRE (Hold_fdre_C_D)         0.064    -0.492    design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded_reg[9]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                           1.223    
  -------------------------------------------------------------------
                         slack                                  1.716    

Slack (MET) :             1.721ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.187%)  route 0.208ns (52.813%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.751ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=690, routed)         0.574     0.910    design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y88         FDRE                                         r  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y88         FDRE (Prop_fdre_C_Q)         0.141     1.051 f  design_1_i/custom_logic/inst/custom_logic_v1_0_S00_AXI_inst/data_enable_step_reg[16]/Q
                         net (fo=2, routed)           0.208     1.259    design_1_i/custom_logic/inst/mqp_top/rangefinder/Q[6]
    SLICE_X30Y88         LUT1 (Prop_lut1_I0_O)        0.045     1.304 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded[12]_i_1/O
                         net (fo=1, routed)           0.000     1.304    design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded0[4]
    SLICE_X30Y88         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.844    -0.841    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X30Y88         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded_reg[12]/C
                         clock pessimism              0.000    -0.841    
                         clock uncertainty            0.304    -0.537    
    SLICE_X30Y88         FDRE (Hold_fdre_C_D)         0.120    -0.417    design_1_i/custom_logic/inst/mqp_top/rangefinder/decoded_reg[12]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                           1.304    
  -------------------------------------------------------------------
                         slack                                  1.721    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100M_clk_wiz_0_1
  To Clock:  clk_100M_clk_wiz_0

Setup :           73  Failing Endpoints,  Worst Slack       -6.841ns,  Total Violation     -105.751ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.841ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.792ns  (logic 7.926ns (47.202%)  route 8.866ns (52.798%))
  Logic Levels:           23  (CARRY4=15 LUT2=2 LUT3=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 8.448 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.700    -0.912    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X55Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.456 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/Q
                         net (fo=34, routed)          0.911     0.455    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[0]
    SLICE_X54Y70         LUT6 (Prop_lut6_I0_O)        0.124     0.579 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38/O
                         net (fo=1, routed)           0.641     1.221    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38_n_0
    SLICE_X54Y71         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.621     1.842 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.842    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14_n_0
    SLICE_X54Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     2.071 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_10/CO[2]
                         net (fo=11, routed)          0.666     2.736    design_1_i/custom_logic/inst/mqp_top/disp/B[7]
    SLICE_X56Y72         LUT3 (Prop_lut3_I1_O)        0.310     3.046 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_25/O
                         net (fo=1, routed)           0.000     3.046    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_25_n_0
    SLICE_X56Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.578 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_11/CO[3]
                         net (fo=11, routed)          1.042     4.620    design_1_i/custom_logic/inst/mqp_top/disp/B[6]
    SLICE_X57Y72         LUT3 (Prop_lut3_I0_O)        0.124     4.744 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_29/O
                         net (fo=1, routed)           0.000     4.744    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_29_n_0
    SLICE_X57Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.294 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_12/CO[3]
                         net (fo=11, routed)          1.063     6.358    design_1_i/custom_logic/inst/mqp_top/disp/B[5]
    SLICE_X57Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.938 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000     6.938    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31_n_0
    SLICE_X57Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.052 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_13/CO[3]
                         net (fo=11, routed)          0.797     7.849    design_1_i/custom_logic/inst/mqp_top/disp/B[4]
    SLICE_X59Y69         LUT2 (Prop_lut2_I1_O)        0.124     7.973 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35/O
                         net (fo=1, routed)           0.000     7.973    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35_n_0
    SLICE_X59Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.523 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.523    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14_n_0
    SLICE_X59Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.637 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_10/CO[3]
                         net (fo=12, routed)          0.942     9.579    design_1_i/custom_logic/inst/mqp_top/disp/B[3]
    SLICE_X60Y71         LUT3 (Prop_lut3_I0_O)        0.124     9.703 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_22/O
                         net (fo=1, routed)           0.000     9.703    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_22_n_0
    SLICE_X60Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.253 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_11/CO[3]
                         net (fo=11, routed)          0.983    11.236    design_1_i/custom_logic/inst/mqp_top/disp/B[2]
    SLICE_X59Y72         LUT3 (Prop_lut3_I0_O)        0.124    11.360 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_27/O
                         net (fo=1, routed)           0.000    11.360    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_27_n_0
    SLICE_X59Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.910 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_12/CO[3]
                         net (fo=12, routed)          1.010    12.920    design_1_i/custom_logic/inst/mqp_top/disp/B[1]
    SLICE_X58Y71         LUT2 (Prop_lut2_I1_O)        0.124    13.044 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_47/O
                         net (fo=1, routed)           0.000    13.044    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_47_n_0
    SLICE_X58Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.557 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.557    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29_n_0
    SLICE_X58Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.786 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_13/CO[2]
                         net (fo=2, routed)           0.456    14.242    design_1_i/custom_logic/inst/mqp_top/disp/B[0]
    SLICE_X57Y73         LUT5 (Prop_lut5_I0_O)        0.310    14.552 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5/O
                         net (fo=1, routed)           0.354    14.906    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.432 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.432    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1_n_0
    SLICE_X55Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.546 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.546    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_1_n_0
    SLICE_X55Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.880 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[10]_i_2/O[1]
                         net (fo=1, routed)           0.000    15.880    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[10]_i_2_n_6
    SLICE_X55Y74         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.522     8.448    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X55Y74         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[9]/C
                         clock pessimism              0.612     9.060    
                         clock uncertainty           -0.084     8.977    
    SLICE_X55Y74         FDRE (Setup_fdre_C_D)        0.062     9.039    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[9]
  -------------------------------------------------------------------
                         required time                          9.039    
                         arrival time                         -15.880    
  -------------------------------------------------------------------
                         slack                                 -6.841    

Slack (VIOLATED) :        -6.746ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.697ns  (logic 7.831ns (46.902%)  route 8.866ns (53.098%))
  Logic Levels:           23  (CARRY4=15 LUT2=2 LUT3=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 8.448 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.700    -0.912    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X55Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.456 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/Q
                         net (fo=34, routed)          0.911     0.455    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[0]
    SLICE_X54Y70         LUT6 (Prop_lut6_I0_O)        0.124     0.579 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38/O
                         net (fo=1, routed)           0.641     1.221    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38_n_0
    SLICE_X54Y71         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.621     1.842 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.842    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14_n_0
    SLICE_X54Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     2.071 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_10/CO[2]
                         net (fo=11, routed)          0.666     2.736    design_1_i/custom_logic/inst/mqp_top/disp/B[7]
    SLICE_X56Y72         LUT3 (Prop_lut3_I1_O)        0.310     3.046 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_25/O
                         net (fo=1, routed)           0.000     3.046    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_25_n_0
    SLICE_X56Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.578 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_11/CO[3]
                         net (fo=11, routed)          1.042     4.620    design_1_i/custom_logic/inst/mqp_top/disp/B[6]
    SLICE_X57Y72         LUT3 (Prop_lut3_I0_O)        0.124     4.744 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_29/O
                         net (fo=1, routed)           0.000     4.744    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_29_n_0
    SLICE_X57Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.294 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_12/CO[3]
                         net (fo=11, routed)          1.063     6.358    design_1_i/custom_logic/inst/mqp_top/disp/B[5]
    SLICE_X57Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.938 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000     6.938    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31_n_0
    SLICE_X57Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.052 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_13/CO[3]
                         net (fo=11, routed)          0.797     7.849    design_1_i/custom_logic/inst/mqp_top/disp/B[4]
    SLICE_X59Y69         LUT2 (Prop_lut2_I1_O)        0.124     7.973 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35/O
                         net (fo=1, routed)           0.000     7.973    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35_n_0
    SLICE_X59Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.523 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.523    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14_n_0
    SLICE_X59Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.637 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_10/CO[3]
                         net (fo=12, routed)          0.942     9.579    design_1_i/custom_logic/inst/mqp_top/disp/B[3]
    SLICE_X60Y71         LUT3 (Prop_lut3_I0_O)        0.124     9.703 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_22/O
                         net (fo=1, routed)           0.000     9.703    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_22_n_0
    SLICE_X60Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.253 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_11/CO[3]
                         net (fo=11, routed)          0.983    11.236    design_1_i/custom_logic/inst/mqp_top/disp/B[2]
    SLICE_X59Y72         LUT3 (Prop_lut3_I0_O)        0.124    11.360 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_27/O
                         net (fo=1, routed)           0.000    11.360    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_27_n_0
    SLICE_X59Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.910 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_12/CO[3]
                         net (fo=12, routed)          1.010    12.920    design_1_i/custom_logic/inst/mqp_top/disp/B[1]
    SLICE_X58Y71         LUT2 (Prop_lut2_I1_O)        0.124    13.044 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_47/O
                         net (fo=1, routed)           0.000    13.044    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_47_n_0
    SLICE_X58Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.557 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.557    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29_n_0
    SLICE_X58Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.786 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_13/CO[2]
                         net (fo=2, routed)           0.456    14.242    design_1_i/custom_logic/inst/mqp_top/disp/B[0]
    SLICE_X57Y73         LUT5 (Prop_lut5_I0_O)        0.310    14.552 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5/O
                         net (fo=1, routed)           0.354    14.906    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.432 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.432    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1_n_0
    SLICE_X55Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.546 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.546    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_1_n_0
    SLICE_X55Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.785 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[10]_i_2/O[2]
                         net (fo=1, routed)           0.000    15.785    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[10]_i_2_n_5
    SLICE_X55Y74         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.522     8.448    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X55Y74         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[10]/C
                         clock pessimism              0.612     9.060    
                         clock uncertainty           -0.084     8.977    
    SLICE_X55Y74         FDRE (Setup_fdre_C_D)        0.062     9.039    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[10]
  -------------------------------------------------------------------
                         required time                          9.039    
                         arrival time                         -15.785    
  -------------------------------------------------------------------
                         slack                                 -6.746    

Slack (VIOLATED) :        -6.730ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.681ns  (logic 7.815ns (46.851%)  route 8.866ns (53.149%))
  Logic Levels:           23  (CARRY4=15 LUT2=2 LUT3=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 8.448 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.700    -0.912    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X55Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.456 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/Q
                         net (fo=34, routed)          0.911     0.455    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[0]
    SLICE_X54Y70         LUT6 (Prop_lut6_I0_O)        0.124     0.579 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38/O
                         net (fo=1, routed)           0.641     1.221    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38_n_0
    SLICE_X54Y71         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.621     1.842 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.842    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14_n_0
    SLICE_X54Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     2.071 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_10/CO[2]
                         net (fo=11, routed)          0.666     2.736    design_1_i/custom_logic/inst/mqp_top/disp/B[7]
    SLICE_X56Y72         LUT3 (Prop_lut3_I1_O)        0.310     3.046 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_25/O
                         net (fo=1, routed)           0.000     3.046    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_25_n_0
    SLICE_X56Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.578 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_11/CO[3]
                         net (fo=11, routed)          1.042     4.620    design_1_i/custom_logic/inst/mqp_top/disp/B[6]
    SLICE_X57Y72         LUT3 (Prop_lut3_I0_O)        0.124     4.744 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_29/O
                         net (fo=1, routed)           0.000     4.744    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_29_n_0
    SLICE_X57Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.294 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_12/CO[3]
                         net (fo=11, routed)          1.063     6.358    design_1_i/custom_logic/inst/mqp_top/disp/B[5]
    SLICE_X57Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.938 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000     6.938    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31_n_0
    SLICE_X57Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.052 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_13/CO[3]
                         net (fo=11, routed)          0.797     7.849    design_1_i/custom_logic/inst/mqp_top/disp/B[4]
    SLICE_X59Y69         LUT2 (Prop_lut2_I1_O)        0.124     7.973 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35/O
                         net (fo=1, routed)           0.000     7.973    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35_n_0
    SLICE_X59Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.523 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.523    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14_n_0
    SLICE_X59Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.637 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_10/CO[3]
                         net (fo=12, routed)          0.942     9.579    design_1_i/custom_logic/inst/mqp_top/disp/B[3]
    SLICE_X60Y71         LUT3 (Prop_lut3_I0_O)        0.124     9.703 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_22/O
                         net (fo=1, routed)           0.000     9.703    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_22_n_0
    SLICE_X60Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.253 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_11/CO[3]
                         net (fo=11, routed)          0.983    11.236    design_1_i/custom_logic/inst/mqp_top/disp/B[2]
    SLICE_X59Y72         LUT3 (Prop_lut3_I0_O)        0.124    11.360 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_27/O
                         net (fo=1, routed)           0.000    11.360    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_27_n_0
    SLICE_X59Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.910 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_12/CO[3]
                         net (fo=12, routed)          1.010    12.920    design_1_i/custom_logic/inst/mqp_top/disp/B[1]
    SLICE_X58Y71         LUT2 (Prop_lut2_I1_O)        0.124    13.044 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_47/O
                         net (fo=1, routed)           0.000    13.044    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_47_n_0
    SLICE_X58Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.557 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.557    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29_n_0
    SLICE_X58Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.786 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_13/CO[2]
                         net (fo=2, routed)           0.456    14.242    design_1_i/custom_logic/inst/mqp_top/disp/B[0]
    SLICE_X57Y73         LUT5 (Prop_lut5_I0_O)        0.310    14.552 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5/O
                         net (fo=1, routed)           0.354    14.906    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.432 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.432    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1_n_0
    SLICE_X55Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.546 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.546    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_1_n_0
    SLICE_X55Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    15.769 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[10]_i_2/O[0]
                         net (fo=1, routed)           0.000    15.769    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[10]_i_2_n_7
    SLICE_X55Y74         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.522     8.448    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X55Y74         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[8]/C
                         clock pessimism              0.612     9.060    
                         clock uncertainty           -0.084     8.977    
    SLICE_X55Y74         FDRE (Setup_fdre_C_D)        0.062     9.039    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[8]
  -------------------------------------------------------------------
                         required time                          9.039    
                         arrival time                         -15.769    
  -------------------------------------------------------------------
                         slack                                 -6.730    

Slack (VIOLATED) :        -6.725ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.678ns  (logic 7.812ns (46.841%)  route 8.866ns (53.159%))
  Logic Levels:           22  (CARRY4=14 LUT2=2 LUT3=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 8.450 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.700    -0.912    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X55Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.456 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/Q
                         net (fo=34, routed)          0.911     0.455    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[0]
    SLICE_X54Y70         LUT6 (Prop_lut6_I0_O)        0.124     0.579 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38/O
                         net (fo=1, routed)           0.641     1.221    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38_n_0
    SLICE_X54Y71         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.621     1.842 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.842    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14_n_0
    SLICE_X54Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     2.071 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_10/CO[2]
                         net (fo=11, routed)          0.666     2.736    design_1_i/custom_logic/inst/mqp_top/disp/B[7]
    SLICE_X56Y72         LUT3 (Prop_lut3_I1_O)        0.310     3.046 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_25/O
                         net (fo=1, routed)           0.000     3.046    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_25_n_0
    SLICE_X56Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.578 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_11/CO[3]
                         net (fo=11, routed)          1.042     4.620    design_1_i/custom_logic/inst/mqp_top/disp/B[6]
    SLICE_X57Y72         LUT3 (Prop_lut3_I0_O)        0.124     4.744 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_29/O
                         net (fo=1, routed)           0.000     4.744    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_29_n_0
    SLICE_X57Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.294 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_12/CO[3]
                         net (fo=11, routed)          1.063     6.358    design_1_i/custom_logic/inst/mqp_top/disp/B[5]
    SLICE_X57Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.938 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000     6.938    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31_n_0
    SLICE_X57Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.052 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_13/CO[3]
                         net (fo=11, routed)          0.797     7.849    design_1_i/custom_logic/inst/mqp_top/disp/B[4]
    SLICE_X59Y69         LUT2 (Prop_lut2_I1_O)        0.124     7.973 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35/O
                         net (fo=1, routed)           0.000     7.973    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35_n_0
    SLICE_X59Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.523 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.523    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14_n_0
    SLICE_X59Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.637 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_10/CO[3]
                         net (fo=12, routed)          0.942     9.579    design_1_i/custom_logic/inst/mqp_top/disp/B[3]
    SLICE_X60Y71         LUT3 (Prop_lut3_I0_O)        0.124     9.703 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_22/O
                         net (fo=1, routed)           0.000     9.703    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_22_n_0
    SLICE_X60Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.253 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_11/CO[3]
                         net (fo=11, routed)          0.983    11.236    design_1_i/custom_logic/inst/mqp_top/disp/B[2]
    SLICE_X59Y72         LUT3 (Prop_lut3_I0_O)        0.124    11.360 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_27/O
                         net (fo=1, routed)           0.000    11.360    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_27_n_0
    SLICE_X59Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.910 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_12/CO[3]
                         net (fo=12, routed)          1.010    12.920    design_1_i/custom_logic/inst/mqp_top/disp/B[1]
    SLICE_X58Y71         LUT2 (Prop_lut2_I1_O)        0.124    13.044 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_47/O
                         net (fo=1, routed)           0.000    13.044    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_47_n_0
    SLICE_X58Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.557 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.557    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29_n_0
    SLICE_X58Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.786 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_13/CO[2]
                         net (fo=2, routed)           0.456    14.242    design_1_i/custom_logic/inst/mqp_top/disp/B[0]
    SLICE_X57Y73         LUT5 (Prop_lut5_I0_O)        0.310    14.552 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5/O
                         net (fo=1, routed)           0.354    14.906    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.432 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.432    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1_n_0
    SLICE_X55Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.766 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000    15.766    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_1_n_6
    SLICE_X55Y73         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.524     8.450    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X55Y73         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[5]/C
                         clock pessimism              0.612     9.062    
                         clock uncertainty           -0.084     8.979    
    SLICE_X55Y73         FDRE (Setup_fdre_C_D)        0.062     9.041    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[5]
  -------------------------------------------------------------------
                         required time                          9.041    
                         arrival time                         -15.766    
  -------------------------------------------------------------------
                         slack                                 -6.725    

Slack (VIOLATED) :        -6.704ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.657ns  (logic 7.791ns (46.774%)  route 8.866ns (53.226%))
  Logic Levels:           22  (CARRY4=14 LUT2=2 LUT3=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 8.450 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.700    -0.912    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X55Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.456 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/Q
                         net (fo=34, routed)          0.911     0.455    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[0]
    SLICE_X54Y70         LUT6 (Prop_lut6_I0_O)        0.124     0.579 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38/O
                         net (fo=1, routed)           0.641     1.221    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38_n_0
    SLICE_X54Y71         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.621     1.842 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.842    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14_n_0
    SLICE_X54Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     2.071 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_10/CO[2]
                         net (fo=11, routed)          0.666     2.736    design_1_i/custom_logic/inst/mqp_top/disp/B[7]
    SLICE_X56Y72         LUT3 (Prop_lut3_I1_O)        0.310     3.046 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_25/O
                         net (fo=1, routed)           0.000     3.046    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_25_n_0
    SLICE_X56Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.578 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_11/CO[3]
                         net (fo=11, routed)          1.042     4.620    design_1_i/custom_logic/inst/mqp_top/disp/B[6]
    SLICE_X57Y72         LUT3 (Prop_lut3_I0_O)        0.124     4.744 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_29/O
                         net (fo=1, routed)           0.000     4.744    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_29_n_0
    SLICE_X57Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.294 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_12/CO[3]
                         net (fo=11, routed)          1.063     6.358    design_1_i/custom_logic/inst/mqp_top/disp/B[5]
    SLICE_X57Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.938 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000     6.938    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31_n_0
    SLICE_X57Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.052 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_13/CO[3]
                         net (fo=11, routed)          0.797     7.849    design_1_i/custom_logic/inst/mqp_top/disp/B[4]
    SLICE_X59Y69         LUT2 (Prop_lut2_I1_O)        0.124     7.973 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35/O
                         net (fo=1, routed)           0.000     7.973    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35_n_0
    SLICE_X59Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.523 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.523    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14_n_0
    SLICE_X59Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.637 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_10/CO[3]
                         net (fo=12, routed)          0.942     9.579    design_1_i/custom_logic/inst/mqp_top/disp/B[3]
    SLICE_X60Y71         LUT3 (Prop_lut3_I0_O)        0.124     9.703 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_22/O
                         net (fo=1, routed)           0.000     9.703    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_22_n_0
    SLICE_X60Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.253 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_11/CO[3]
                         net (fo=11, routed)          0.983    11.236    design_1_i/custom_logic/inst/mqp_top/disp/B[2]
    SLICE_X59Y72         LUT3 (Prop_lut3_I0_O)        0.124    11.360 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_27/O
                         net (fo=1, routed)           0.000    11.360    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_27_n_0
    SLICE_X59Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.910 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_12/CO[3]
                         net (fo=12, routed)          1.010    12.920    design_1_i/custom_logic/inst/mqp_top/disp/B[1]
    SLICE_X58Y71         LUT2 (Prop_lut2_I1_O)        0.124    13.044 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_47/O
                         net (fo=1, routed)           0.000    13.044    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_47_n_0
    SLICE_X58Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.557 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.557    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29_n_0
    SLICE_X58Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.786 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_13/CO[2]
                         net (fo=2, routed)           0.456    14.242    design_1_i/custom_logic/inst/mqp_top/disp/B[0]
    SLICE_X57Y73         LUT5 (Prop_lut5_I0_O)        0.310    14.552 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5/O
                         net (fo=1, routed)           0.354    14.906    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.432 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.432    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1_n_0
    SLICE_X55Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.745 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    15.745    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_1_n_4
    SLICE_X55Y73         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.524     8.450    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X55Y73         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]/C
                         clock pessimism              0.612     9.062    
                         clock uncertainty           -0.084     8.979    
    SLICE_X55Y73         FDRE (Setup_fdre_C_D)        0.062     9.041    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]
  -------------------------------------------------------------------
                         required time                          9.041    
                         arrival time                         -15.745    
  -------------------------------------------------------------------
                         slack                                 -6.704    

Slack (VIOLATED) :        -6.630ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.583ns  (logic 7.717ns (46.537%)  route 8.866ns (53.463%))
  Logic Levels:           22  (CARRY4=14 LUT2=2 LUT3=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 8.450 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.700    -0.912    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X55Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.456 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/Q
                         net (fo=34, routed)          0.911     0.455    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[0]
    SLICE_X54Y70         LUT6 (Prop_lut6_I0_O)        0.124     0.579 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38/O
                         net (fo=1, routed)           0.641     1.221    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38_n_0
    SLICE_X54Y71         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.621     1.842 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.842    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14_n_0
    SLICE_X54Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     2.071 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_10/CO[2]
                         net (fo=11, routed)          0.666     2.736    design_1_i/custom_logic/inst/mqp_top/disp/B[7]
    SLICE_X56Y72         LUT3 (Prop_lut3_I1_O)        0.310     3.046 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_25/O
                         net (fo=1, routed)           0.000     3.046    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_25_n_0
    SLICE_X56Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.578 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_11/CO[3]
                         net (fo=11, routed)          1.042     4.620    design_1_i/custom_logic/inst/mqp_top/disp/B[6]
    SLICE_X57Y72         LUT3 (Prop_lut3_I0_O)        0.124     4.744 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_29/O
                         net (fo=1, routed)           0.000     4.744    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_29_n_0
    SLICE_X57Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.294 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_12/CO[3]
                         net (fo=11, routed)          1.063     6.358    design_1_i/custom_logic/inst/mqp_top/disp/B[5]
    SLICE_X57Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.938 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000     6.938    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31_n_0
    SLICE_X57Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.052 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_13/CO[3]
                         net (fo=11, routed)          0.797     7.849    design_1_i/custom_logic/inst/mqp_top/disp/B[4]
    SLICE_X59Y69         LUT2 (Prop_lut2_I1_O)        0.124     7.973 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35/O
                         net (fo=1, routed)           0.000     7.973    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35_n_0
    SLICE_X59Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.523 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.523    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14_n_0
    SLICE_X59Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.637 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_10/CO[3]
                         net (fo=12, routed)          0.942     9.579    design_1_i/custom_logic/inst/mqp_top/disp/B[3]
    SLICE_X60Y71         LUT3 (Prop_lut3_I0_O)        0.124     9.703 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_22/O
                         net (fo=1, routed)           0.000     9.703    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_22_n_0
    SLICE_X60Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.253 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_11/CO[3]
                         net (fo=11, routed)          0.983    11.236    design_1_i/custom_logic/inst/mqp_top/disp/B[2]
    SLICE_X59Y72         LUT3 (Prop_lut3_I0_O)        0.124    11.360 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_27/O
                         net (fo=1, routed)           0.000    11.360    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_27_n_0
    SLICE_X59Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.910 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_12/CO[3]
                         net (fo=12, routed)          1.010    12.920    design_1_i/custom_logic/inst/mqp_top/disp/B[1]
    SLICE_X58Y71         LUT2 (Prop_lut2_I1_O)        0.124    13.044 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_47/O
                         net (fo=1, routed)           0.000    13.044    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_47_n_0
    SLICE_X58Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.557 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.557    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29_n_0
    SLICE_X58Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.786 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_13/CO[2]
                         net (fo=2, routed)           0.456    14.242    design_1_i/custom_logic/inst/mqp_top/disp/B[0]
    SLICE_X57Y73         LUT5 (Prop_lut5_I0_O)        0.310    14.552 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5/O
                         net (fo=1, routed)           0.354    14.906    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.432 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.432    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1_n_0
    SLICE_X55Y73         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.671 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000    15.671    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_1_n_5
    SLICE_X55Y73         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.524     8.450    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X55Y73         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[6]/C
                         clock pessimism              0.612     9.062    
                         clock uncertainty           -0.084     8.979    
    SLICE_X55Y73         FDRE (Setup_fdre_C_D)        0.062     9.041    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[6]
  -------------------------------------------------------------------
                         required time                          9.041    
                         arrival time                         -15.671    
  -------------------------------------------------------------------
                         slack                                 -6.630    

Slack (VIOLATED) :        -6.614ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.567ns  (logic 7.701ns (46.485%)  route 8.866ns (53.515%))
  Logic Levels:           22  (CARRY4=14 LUT2=2 LUT3=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 8.450 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.700    -0.912    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X55Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.456 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/Q
                         net (fo=34, routed)          0.911     0.455    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[0]
    SLICE_X54Y70         LUT6 (Prop_lut6_I0_O)        0.124     0.579 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38/O
                         net (fo=1, routed)           0.641     1.221    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38_n_0
    SLICE_X54Y71         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.621     1.842 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.842    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14_n_0
    SLICE_X54Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     2.071 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_10/CO[2]
                         net (fo=11, routed)          0.666     2.736    design_1_i/custom_logic/inst/mqp_top/disp/B[7]
    SLICE_X56Y72         LUT3 (Prop_lut3_I1_O)        0.310     3.046 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_25/O
                         net (fo=1, routed)           0.000     3.046    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_25_n_0
    SLICE_X56Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.578 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_11/CO[3]
                         net (fo=11, routed)          1.042     4.620    design_1_i/custom_logic/inst/mqp_top/disp/B[6]
    SLICE_X57Y72         LUT3 (Prop_lut3_I0_O)        0.124     4.744 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_29/O
                         net (fo=1, routed)           0.000     4.744    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_29_n_0
    SLICE_X57Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.294 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_12/CO[3]
                         net (fo=11, routed)          1.063     6.358    design_1_i/custom_logic/inst/mqp_top/disp/B[5]
    SLICE_X57Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.938 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000     6.938    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31_n_0
    SLICE_X57Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.052 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_13/CO[3]
                         net (fo=11, routed)          0.797     7.849    design_1_i/custom_logic/inst/mqp_top/disp/B[4]
    SLICE_X59Y69         LUT2 (Prop_lut2_I1_O)        0.124     7.973 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35/O
                         net (fo=1, routed)           0.000     7.973    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35_n_0
    SLICE_X59Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.523 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.523    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14_n_0
    SLICE_X59Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.637 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_10/CO[3]
                         net (fo=12, routed)          0.942     9.579    design_1_i/custom_logic/inst/mqp_top/disp/B[3]
    SLICE_X60Y71         LUT3 (Prop_lut3_I0_O)        0.124     9.703 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_22/O
                         net (fo=1, routed)           0.000     9.703    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_22_n_0
    SLICE_X60Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.253 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_11/CO[3]
                         net (fo=11, routed)          0.983    11.236    design_1_i/custom_logic/inst/mqp_top/disp/B[2]
    SLICE_X59Y72         LUT3 (Prop_lut3_I0_O)        0.124    11.360 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_27/O
                         net (fo=1, routed)           0.000    11.360    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_27_n_0
    SLICE_X59Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.910 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_12/CO[3]
                         net (fo=12, routed)          1.010    12.920    design_1_i/custom_logic/inst/mqp_top/disp/B[1]
    SLICE_X58Y71         LUT2 (Prop_lut2_I1_O)        0.124    13.044 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_47/O
                         net (fo=1, routed)           0.000    13.044    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_47_n_0
    SLICE_X58Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.557 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.557    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29_n_0
    SLICE_X58Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.786 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_13/CO[2]
                         net (fo=2, routed)           0.456    14.242    design_1_i/custom_logic/inst/mqp_top/disp/B[0]
    SLICE_X57Y73         LUT5 (Prop_lut5_I0_O)        0.310    14.552 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5/O
                         net (fo=1, routed)           0.354    14.906    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.432 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.432    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1_n_0
    SLICE_X55Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    15.655 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000    15.655    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_1_n_7
    SLICE_X55Y73         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.524     8.450    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X55Y73         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[4]/C
                         clock pessimism              0.612     9.062    
                         clock uncertainty           -0.084     8.979    
    SLICE_X55Y73         FDRE (Setup_fdre_C_D)        0.062     9.041    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[4]
  -------------------------------------------------------------------
                         required time                          9.041    
                         arrival time                         -15.655    
  -------------------------------------------------------------------
                         slack                                 -6.614    

Slack (VIOLATED) :        -6.479ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.433ns  (logic 7.567ns (46.049%)  route 8.866ns (53.951%))
  Logic Levels:           21  (CARRY4=13 LUT2=2 LUT3=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 8.451 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.700    -0.912    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X55Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.456 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/Q
                         net (fo=34, routed)          0.911     0.455    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[0]
    SLICE_X54Y70         LUT6 (Prop_lut6_I0_O)        0.124     0.579 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38/O
                         net (fo=1, routed)           0.641     1.221    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38_n_0
    SLICE_X54Y71         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.621     1.842 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.842    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14_n_0
    SLICE_X54Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     2.071 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_10/CO[2]
                         net (fo=11, routed)          0.666     2.736    design_1_i/custom_logic/inst/mqp_top/disp/B[7]
    SLICE_X56Y72         LUT3 (Prop_lut3_I1_O)        0.310     3.046 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_25/O
                         net (fo=1, routed)           0.000     3.046    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_25_n_0
    SLICE_X56Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.578 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_11/CO[3]
                         net (fo=11, routed)          1.042     4.620    design_1_i/custom_logic/inst/mqp_top/disp/B[6]
    SLICE_X57Y72         LUT3 (Prop_lut3_I0_O)        0.124     4.744 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_29/O
                         net (fo=1, routed)           0.000     4.744    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_29_n_0
    SLICE_X57Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.294 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_12/CO[3]
                         net (fo=11, routed)          1.063     6.358    design_1_i/custom_logic/inst/mqp_top/disp/B[5]
    SLICE_X57Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.938 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000     6.938    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31_n_0
    SLICE_X57Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.052 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_13/CO[3]
                         net (fo=11, routed)          0.797     7.849    design_1_i/custom_logic/inst/mqp_top/disp/B[4]
    SLICE_X59Y69         LUT2 (Prop_lut2_I1_O)        0.124     7.973 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35/O
                         net (fo=1, routed)           0.000     7.973    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35_n_0
    SLICE_X59Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.523 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.523    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14_n_0
    SLICE_X59Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.637 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_10/CO[3]
                         net (fo=12, routed)          0.942     9.579    design_1_i/custom_logic/inst/mqp_top/disp/B[3]
    SLICE_X60Y71         LUT3 (Prop_lut3_I0_O)        0.124     9.703 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_22/O
                         net (fo=1, routed)           0.000     9.703    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_22_n_0
    SLICE_X60Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.253 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_11/CO[3]
                         net (fo=11, routed)          0.983    11.236    design_1_i/custom_logic/inst/mqp_top/disp/B[2]
    SLICE_X59Y72         LUT3 (Prop_lut3_I0_O)        0.124    11.360 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_27/O
                         net (fo=1, routed)           0.000    11.360    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_27_n_0
    SLICE_X59Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.910 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_12/CO[3]
                         net (fo=12, routed)          1.010    12.920    design_1_i/custom_logic/inst/mqp_top/disp/B[1]
    SLICE_X58Y71         LUT2 (Prop_lut2_I1_O)        0.124    13.044 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_47/O
                         net (fo=1, routed)           0.000    13.044    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_47_n_0
    SLICE_X58Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.557 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.557    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29_n_0
    SLICE_X58Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.786 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_13/CO[2]
                         net (fo=2, routed)           0.456    14.242    design_1_i/custom_logic/inst/mqp_top/disp/B[0]
    SLICE_X57Y73         LUT5 (Prop_lut5_I0_O)        0.310    14.552 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5/O
                         net (fo=1, routed)           0.354    14.906    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    15.521 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000    15.521    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1_n_4
    SLICE_X55Y72         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.525     8.451    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X55Y72         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]/C
                         clock pessimism              0.612     9.063    
                         clock uncertainty           -0.084     8.980    
    SLICE_X55Y72         FDRE (Setup_fdre_C_D)        0.062     9.042    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]
  -------------------------------------------------------------------
                         required time                          9.042    
                         arrival time                         -15.521    
  -------------------------------------------------------------------
                         slack                                 -6.479    

Slack (VIOLATED) :        -6.420ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.374ns  (logic 7.508ns (45.854%)  route 8.866ns (54.146%))
  Logic Levels:           21  (CARRY4=13 LUT2=2 LUT3=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 8.451 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.700    -0.912    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X55Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.456 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/Q
                         net (fo=34, routed)          0.911     0.455    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[0]
    SLICE_X54Y70         LUT6 (Prop_lut6_I0_O)        0.124     0.579 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38/O
                         net (fo=1, routed)           0.641     1.221    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38_n_0
    SLICE_X54Y71         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.621     1.842 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.842    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14_n_0
    SLICE_X54Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     2.071 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_10/CO[2]
                         net (fo=11, routed)          0.666     2.736    design_1_i/custom_logic/inst/mqp_top/disp/B[7]
    SLICE_X56Y72         LUT3 (Prop_lut3_I1_O)        0.310     3.046 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_25/O
                         net (fo=1, routed)           0.000     3.046    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_25_n_0
    SLICE_X56Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.578 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_11/CO[3]
                         net (fo=11, routed)          1.042     4.620    design_1_i/custom_logic/inst/mqp_top/disp/B[6]
    SLICE_X57Y72         LUT3 (Prop_lut3_I0_O)        0.124     4.744 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_29/O
                         net (fo=1, routed)           0.000     4.744    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_29_n_0
    SLICE_X57Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.294 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_12/CO[3]
                         net (fo=11, routed)          1.063     6.358    design_1_i/custom_logic/inst/mqp_top/disp/B[5]
    SLICE_X57Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.938 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000     6.938    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31_n_0
    SLICE_X57Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.052 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_13/CO[3]
                         net (fo=11, routed)          0.797     7.849    design_1_i/custom_logic/inst/mqp_top/disp/B[4]
    SLICE_X59Y69         LUT2 (Prop_lut2_I1_O)        0.124     7.973 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35/O
                         net (fo=1, routed)           0.000     7.973    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35_n_0
    SLICE_X59Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.523 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.523    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14_n_0
    SLICE_X59Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.637 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_10/CO[3]
                         net (fo=12, routed)          0.942     9.579    design_1_i/custom_logic/inst/mqp_top/disp/B[3]
    SLICE_X60Y71         LUT3 (Prop_lut3_I0_O)        0.124     9.703 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_22/O
                         net (fo=1, routed)           0.000     9.703    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_22_n_0
    SLICE_X60Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.253 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_11/CO[3]
                         net (fo=11, routed)          0.983    11.236    design_1_i/custom_logic/inst/mqp_top/disp/B[2]
    SLICE_X59Y72         LUT3 (Prop_lut3_I0_O)        0.124    11.360 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_27/O
                         net (fo=1, routed)           0.000    11.360    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_27_n_0
    SLICE_X59Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.910 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_12/CO[3]
                         net (fo=12, routed)          1.010    12.920    design_1_i/custom_logic/inst/mqp_top/disp/B[1]
    SLICE_X58Y71         LUT2 (Prop_lut2_I1_O)        0.124    13.044 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_47/O
                         net (fo=1, routed)           0.000    13.044    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_47_n_0
    SLICE_X58Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.557 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.557    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29_n_0
    SLICE_X58Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.786 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_13/CO[2]
                         net (fo=2, routed)           0.456    14.242    design_1_i/custom_logic/inst/mqp_top/disp/B[0]
    SLICE_X57Y73         LUT5 (Prop_lut5_I0_O)        0.310    14.552 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5/O
                         net (fo=1, routed)           0.354    14.906    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    15.462 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000    15.462    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1_n_5
    SLICE_X55Y72         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.525     8.451    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X55Y72         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[2]/C
                         clock pessimism              0.612     9.063    
                         clock uncertainty           -0.084     8.980    
    SLICE_X55Y72         FDRE (Setup_fdre_C_D)        0.062     9.042    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[2]
  -------------------------------------------------------------------
                         required time                          9.042    
                         arrival time                         -15.462    
  -------------------------------------------------------------------
                         slack                                 -6.420    

Slack (VIOLATED) :        -6.271ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/line_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.225ns  (logic 7.359ns (45.357%)  route 8.866ns (54.643%))
  Logic Levels:           21  (CARRY4=13 LUT2=2 LUT3=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 8.451 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.700    -0.912    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X55Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.456 r  design_1_i/custom_logic/inst/mqp_top/disp/index_reg[0]/Q
                         net (fo=34, routed)          0.911     0.455    design_1_i/custom_logic/inst/mqp_top/disp/index_reg_n_0_[0]
    SLICE_X54Y70         LUT6 (Prop_lut6_I0_O)        0.124     0.579 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38/O
                         net (fo=1, routed)           0.641     1.221    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_38_n_0
    SLICE_X54Y71         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.621     1.842 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.842    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_14_n_0
    SLICE_X54Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     2.071 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_10/CO[2]
                         net (fo=11, routed)          0.666     2.736    design_1_i/custom_logic/inst/mqp_top/disp/B[7]
    SLICE_X56Y72         LUT3 (Prop_lut3_I1_O)        0.310     3.046 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_25/O
                         net (fo=1, routed)           0.000     3.046    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_25_n_0
    SLICE_X56Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.578 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_11/CO[3]
                         net (fo=11, routed)          1.042     4.620    design_1_i/custom_logic/inst/mqp_top/disp/B[6]
    SLICE_X57Y72         LUT3 (Prop_lut3_I0_O)        0.124     4.744 r  design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_29/O
                         net (fo=1, routed)           0.000     4.744    design_1_i/custom_logic/inst/mqp_top/disp/line[7]_i_29_n_0
    SLICE_X57Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.294 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_12/CO[3]
                         net (fo=11, routed)          1.063     6.358    design_1_i/custom_logic/inst/mqp_top/disp/B[5]
    SLICE_X57Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.938 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000     6.938    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_31_n_0
    SLICE_X57Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.052 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[7]_i_13/CO[3]
                         net (fo=11, routed)          0.797     7.849    design_1_i/custom_logic/inst/mqp_top/disp/B[4]
    SLICE_X59Y69         LUT2 (Prop_lut2_I1_O)        0.124     7.973 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35/O
                         net (fo=1, routed)           0.000     7.973    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_35_n_0
    SLICE_X59Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.523 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.523    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_14_n_0
    SLICE_X59Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.637 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_10/CO[3]
                         net (fo=12, routed)          0.942     9.579    design_1_i/custom_logic/inst/mqp_top/disp/B[3]
    SLICE_X60Y71         LUT3 (Prop_lut3_I0_O)        0.124     9.703 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_22/O
                         net (fo=1, routed)           0.000     9.703    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_22_n_0
    SLICE_X60Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.253 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_11/CO[3]
                         net (fo=11, routed)          0.983    11.236    design_1_i/custom_logic/inst/mqp_top/disp/B[2]
    SLICE_X59Y72         LUT3 (Prop_lut3_I0_O)        0.124    11.360 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_27/O
                         net (fo=1, routed)           0.000    11.360    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_27_n_0
    SLICE_X59Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.910 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_12/CO[3]
                         net (fo=12, routed)          1.010    12.920    design_1_i/custom_logic/inst/mqp_top/disp/B[1]
    SLICE_X58Y71         LUT2 (Prop_lut2_I1_O)        0.124    13.044 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_47/O
                         net (fo=1, routed)           0.000    13.044    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_47_n_0
    SLICE_X58Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.557 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.557    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_29_n_0
    SLICE_X58Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.786 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_13/CO[2]
                         net (fo=2, routed)           0.456    14.242    design_1_i/custom_logic/inst/mqp_top/disp/B[0]
    SLICE_X57Y73         LUT5 (Prop_lut5_I0_O)        0.310    14.552 r  design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5/O
                         net (fo=1, routed)           0.354    14.906    design_1_i/custom_logic/inst/mqp_top/disp/line[3]_i_5_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    15.313 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000    15.313    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[3]_i_1_n_6
    SLICE_X55Y72         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.525     8.451    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X55Y72         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[1]/C
                         clock pessimism              0.612     9.063    
                         clock uncertainty           -0.084     8.980    
    SLICE_X55Y72         FDRE (Setup_fdre_C_D)        0.062     9.042    design_1_i/custom_logic/inst/mqp_top/disp/line_reg[1]
  -------------------------------------------------------------------
                         required time                          9.042    
                         arrival time                         -15.313    
  -------------------------------------------------------------------
                         slack                                 -6.271    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][23]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.190ns (70.343%)  route 0.080ns (29.657%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.553    -0.626    design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_2/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X37Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][23]/Q
                         net (fo=2, routed)           0.080    -0.404    design_1_i/custom_logic/inst/mqp_top/rangefinder/product2[23]
    SLICE_X36Y83         LUT3 (Prop_lut3_I2_O)        0.049    -0.355 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult[23]_i_1/O
                         net (fo=1, routed)           0.000    -0.355    design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult[23]_i_1_n_0
    SLICE_X36Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.819    -0.866    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X36Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg[23]/C
                         clock pessimism              0.253    -0.613    
                         clock uncertainty            0.084    -0.529    
    SLICE_X36Y83         FDRE (Hold_fdre_C_D)         0.131    -0.398    design_1_i/custom_logic/inst/mqp_top/rangefinder/ymult_reg[23]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][23]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.897%)  route 0.080ns (30.103%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.553    -0.626    design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_2/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X37Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_2/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][23]/Q
                         net (fo=2, routed)           0.080    -0.404    design_1_i/custom_logic/inst/mqp_top/rangefinder/product2[23]
    SLICE_X36Y83         LUT3 (Prop_lut3_I0_O)        0.045    -0.359 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult[23]_i_1/O
                         net (fo=1, routed)           0.000    -0.359    design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult[23]_i_1_n_0
    SLICE_X36Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.819    -0.866    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X36Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg[23]/C
                         clock pessimism              0.253    -0.613    
                         clock uncertainty            0.084    -0.529    
    SLICE_X36Y83         FDRE (Hold_fdre_C_D)         0.121    -0.408    design_1_i/custom_logic/inst/mqp_top/rangefinder/xmult_reg[23]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.232ns (42.607%)  route 0.313ns (57.393%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.555    -0.624    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X49Y61         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[5]/Q
                         net (fo=8, routed)           0.150    -0.333    design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg_n_0_[5]
    SLICE_X50Y61         LUT6 (Prop_lut6_I5_O)        0.045    -0.288 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_5/O
                         net (fo=5, routed)           0.163    -0.125    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_5_n_0
    SLICE_X50Y61         LUT2 (Prop_lut2_I0_O)        0.046    -0.079 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.079    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[6]_i_1_n_0
    SLICE_X50Y61         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.820    -0.865    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X50Y61         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[6]/C
                         clock pessimism              0.502    -0.363    
                         clock uncertainty            0.084    -0.280    
    SLICE_X50Y61         FDRE (Hold_fdre_C_D)         0.133    -0.147    design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.147    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/row_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/row_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.548    -0.631    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X37Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/row_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.490 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/row_count_reg[9]/Q
                         net (fo=3, routed)           0.099    -0.390    design_1_i/custom_logic/inst/mqp_top/rangefinder/row_count_reg__0[9]
    SLICE_X36Y71         LUT6 (Prop_lut6_I5_O)        0.045    -0.345 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr1_i_3/O
                         net (fo=2, routed)           0.000    -0.345    design_1_i/custom_logic/inst/mqp_top/rangefinder/vga_waddr1_i_3_n_0
    SLICE_X36Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/row_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.814    -0.871    design_1_i/custom_logic/inst/mqp_top/rangefinder/clk_100M
    SLICE_X36Y71         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/row_count_reg[10]/C
                         clock pessimism              0.253    -0.618    
                         clock uncertainty            0.084    -0.534    
    SLICE_X36Y71         FDRE (Hold_fdre_C_D)         0.120    -0.414    design_1_i/custom_logic/inst/mqp_top/rangefinder/row_count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/raddr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.164ns (39.090%)  route 0.256ns (60.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.559    -0.620    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X38Y52         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/raddr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  design_1_i/custom_logic/inst/mqp_top/disp/raddr_reg[11]/Q
                         net (fo=27, routed)          0.256    -0.200    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addrb[11]
    RAMB36_X2Y10         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.870    -0.814    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y10         RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.272    -0.542    
                         clock uncertainty            0.084    -0.459    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183    -0.276    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.276    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/line_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.810%)  route 0.232ns (62.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.566    -0.613    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X55Y73         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.472 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[5]/Q
                         net (fo=2, routed)           0.232    -0.240    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[2]
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.877    -0.807    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.253    -0.554    
                         clock uncertainty            0.084    -0.471    
    RAMB18_X3Y28         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[8])
                                                      0.155    -0.316    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/line_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.607%)  route 0.234ns (62.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.566    -0.613    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X55Y73         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.472 r  design_1_i/custom_logic/inst/mqp_top/disp/line_reg[4]/Q
                         net (fo=2, routed)           0.234    -0.238    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[1]
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.877    -0.807    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.253    -0.554    
                         clock uncertainty            0.084    -0.471    
    RAMB18_X3Y28         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[1])
                                                      0.155    -0.316    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[0].b_is_even.pp_out_reg_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.256ns (79.256%)  route 0.067ns (20.744%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.556    -0.623    design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X35Y84         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[0].b_is_even.pp_out_reg_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[0].b_is_even.pp_out_reg_reg[0][10]/Q
                         net (fo=2, routed)           0.067    -0.415    design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/L4_in[10]
    SLICE_X34Y84         LUT2 (Prop_lut2_I0_O)        0.045    -0.370 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out[0][13]_i_5/O
                         net (fo=1, routed)           0.000    -0.370    design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out[0][13]_i_5_n_0
    SLICE_X34Y84         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.300 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][13]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.300    design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/sum[0][10]
    SLICE_X34Y84         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.821    -0.864    design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X34Y84         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][10]/C
                         clock pessimism              0.254    -0.610    
                         clock uncertainty            0.084    -0.526    
    SLICE_X34Y84         FDRE (Hold_fdre_C_D)         0.134    -0.392    design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][10]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[0].b_is_even.pp_out_reg_reg[0][14]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.256ns (79.256%)  route 0.067ns (20.744%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.556    -0.623    design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X35Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[0].b_is_even.pp_out_reg_reg[0][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[0].b_is_even.pp_out_reg_reg[0][14]/Q
                         net (fo=2, routed)           0.067    -0.415    design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/L4_in[14]
    SLICE_X34Y85         LUT2 (Prop_lut2_I0_O)        0.045    -0.370 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out[0][16]_i_4/O
                         net (fo=1, routed)           0.000    -0.370    design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out[0][16]_i_4_n_0
    SLICE_X34Y85         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.300 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][16]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.300    design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/sum[0][14]
    SLICE_X34Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.822    -0.863    design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X34Y85         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][14]/C
                         clock pessimism              0.253    -0.610    
                         clock uncertainty            0.084    -0.526    
    SLICE_X34Y85         FDRE (Hold_fdre_C_D)         0.134    -0.392    design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][14]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[0].b_is_even.pp_out_reg_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.256ns (79.256%)  route 0.067ns (20.744%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.555    -0.624    design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X35Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[0].b_is_even.pp_out_reg_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[0].b_is_even.pp_out_reg_reg[0][6]/Q
                         net (fo=2, routed)           0.067    -0.416    design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/L4_in[6]
    SLICE_X34Y83         LUT2 (Prop_lut2_I0_O)        0.045    -0.371 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out[0][9]_i_5/O
                         net (fo=1, routed)           0.000    -0.371    design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out[0][9]_i_5_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.301 r  design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][9]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.301    design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/sum[0][6]
    SLICE_X34Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.820    -0.865    design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X34Y83         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][6]/C
                         clock pessimism              0.254    -0.611    
                         clock uncertainty            0.084    -0.527    
    SLICE_X34Y83         FDRE (Hold_fdre_C_D)         0.134    -0.393    design_1_i/custom_logic/inst/mqp_top/rangefinder/trig_mult_1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][6]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.092    





---------------------------------------------------------------------------------------------------
From Clock:  clk_25M_clk_wiz_0_1
  To Clock:  clk_100M_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.370ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.162ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.370ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.507ns  (logic 1.080ns (19.610%)  route 4.427ns (80.390%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.717    -0.895    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X64Y57         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[8]/Q
                         net (fo=8, routed)           1.130     0.691    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[8]
    SLICE_X62Y58         LUT2 (Prop_lut2_I1_O)        0.152     0.843 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/rgb_reg[11]_i_14/O
                         net (fo=3, routed)           0.826     1.670    design_1_i/custom_logic/inst/mqp_top/vga_controller/rgb_reg[11]_i_14_n_0
    SLICE_X63Y59         LUT6 (Prop_lut6_I5_O)        0.348     2.018 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/rgb_reg[11]_i_8/O
                         net (fo=14, routed)          1.145     3.163    design_1_i/custom_logic/inst/mqp_top/vga_controller/rgb_reg[11]_i_8_n_0
    SLICE_X62Y61         LUT2 (Prop_lut2_I1_O)        0.124     3.287 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_6/O
                         net (fo=1, routed)           1.326     4.613    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[2]
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.558     8.484    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.288     8.773    
                         clock uncertainty           -0.224     8.549    
    RAMB18_X3Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566     7.983    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          7.983    
                         arrival time                          -4.613    
  -------------------------------------------------------------------
                         slack                                  3.370    

Slack (MET) :             3.812ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.065ns  (logic 1.080ns (21.323%)  route 3.985ns (78.677%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.717    -0.895    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X64Y57         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[8]/Q
                         net (fo=8, routed)           1.130     0.691    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[8]
    SLICE_X62Y58         LUT2 (Prop_lut2_I1_O)        0.152     0.843 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/rgb_reg[11]_i_14/O
                         net (fo=3, routed)           0.826     1.670    design_1_i/custom_logic/inst/mqp_top/vga_controller/rgb_reg[11]_i_14_n_0
    SLICE_X63Y59         LUT6 (Prop_lut6_I5_O)        0.348     2.018 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/rgb_reg[11]_i_8/O
                         net (fo=14, routed)          1.039     3.057    design_1_i/custom_logic/inst/mqp_top/vga_controller/rgb_reg[11]_i_8_n_0
    SLICE_X62Y61         LUT2 (Prop_lut2_I1_O)        0.124     3.181 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_8/O
                         net (fo=1, routed)           0.989     4.170    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[0]
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.558     8.484    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.288     8.773    
                         clock uncertainty           -0.224     8.549    
    RAMB18_X3Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566     7.983    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          7.983    
                         arrival time                          -4.170    
  -------------------------------------------------------------------
                         slack                                  3.812    

Slack (MET) :             4.067ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.811ns  (logic 1.080ns (22.450%)  route 3.731ns (77.550%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.717    -0.895    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X64Y57         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[8]/Q
                         net (fo=8, routed)           1.130     0.691    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[8]
    SLICE_X62Y58         LUT2 (Prop_lut2_I1_O)        0.152     0.843 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/rgb_reg[11]_i_14/O
                         net (fo=3, routed)           0.826     1.670    design_1_i/custom_logic/inst/mqp_top/vga_controller/rgb_reg[11]_i_14_n_0
    SLICE_X63Y59         LUT6 (Prop_lut6_I5_O)        0.348     2.018 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/rgb_reg[11]_i_8/O
                         net (fo=14, routed)          0.636     2.654    design_1_i/custom_logic/inst/mqp_top/vga_controller/rgb_reg[11]_i_8_n_0
    SLICE_X62Y61         LUT2 (Prop_lut2_I1_O)        0.124     2.778 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_5/O
                         net (fo=1, routed)           1.138     3.916    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[3]
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.558     8.484    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.288     8.773    
                         clock uncertainty           -0.224     8.549    
    RAMB18_X3Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     7.983    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          7.983    
                         arrival time                          -3.916    
  -------------------------------------------------------------------
                         slack                                  4.067    

Slack (MET) :             4.095ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.782ns  (logic 1.080ns (22.585%)  route 3.702ns (77.415%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.717    -0.895    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X64Y57         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[8]/Q
                         net (fo=8, routed)           1.130     0.691    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[8]
    SLICE_X62Y58         LUT2 (Prop_lut2_I1_O)        0.152     0.843 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/rgb_reg[11]_i_14/O
                         net (fo=3, routed)           0.826     1.670    design_1_i/custom_logic/inst/mqp_top/vga_controller/rgb_reg[11]_i_14_n_0
    SLICE_X63Y59         LUT6 (Prop_lut6_I5_O)        0.348     2.018 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/rgb_reg[11]_i_8/O
                         net (fo=14, routed)          0.625     2.643    design_1_i/custom_logic/inst/mqp_top/vga_controller/rgb_reg[11]_i_8_n_0
    SLICE_X62Y61         LUT2 (Prop_lut2_I1_O)        0.124     2.767 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_4/O
                         net (fo=1, routed)           1.121     3.887    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[4]
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.558     8.484    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.288     8.773    
                         clock uncertainty           -0.224     8.549    
    RAMB18_X3Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566     7.983    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          7.983    
                         arrival time                          -3.887    
  -------------------------------------------------------------------
                         slack                                  4.095    

Slack (MET) :             4.170ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.708ns  (logic 1.080ns (22.941%)  route 3.628ns (77.059%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.717    -0.895    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X64Y57         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[8]/Q
                         net (fo=8, routed)           1.130     0.691    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[8]
    SLICE_X62Y58         LUT2 (Prop_lut2_I1_O)        0.152     0.843 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/rgb_reg[11]_i_14/O
                         net (fo=3, routed)           0.826     1.670    design_1_i/custom_logic/inst/mqp_top/vga_controller/rgb_reg[11]_i_14_n_0
    SLICE_X63Y59         LUT6 (Prop_lut6_I5_O)        0.348     2.018 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/rgb_reg[11]_i_8/O
                         net (fo=14, routed)          0.530     2.547    design_1_i/custom_logic/inst/mqp_top/vga_controller/rgb_reg[11]_i_8_n_0
    SLICE_X62Y59         LUT3 (Prop_lut3_I2_O)        0.124     2.671 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_3/O
                         net (fo=1, routed)           1.142     3.813    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[5]
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.558     8.484    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.288     8.773    
                         clock uncertainty           -0.224     8.549    
    RAMB18_X3Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566     7.983    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          7.983    
                         arrival time                          -3.813    
  -------------------------------------------------------------------
                         slack                                  4.170    

Slack (MET) :             4.187ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.690ns  (logic 1.080ns (23.026%)  route 3.610ns (76.974%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.717    -0.895    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X64Y57         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[8]/Q
                         net (fo=8, routed)           1.130     0.691    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[8]
    SLICE_X62Y58         LUT2 (Prop_lut2_I1_O)        0.152     0.843 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/rgb_reg[11]_i_14/O
                         net (fo=3, routed)           0.826     1.670    design_1_i/custom_logic/inst/mqp_top/vga_controller/rgb_reg[11]_i_14_n_0
    SLICE_X63Y59         LUT6 (Prop_lut6_I5_O)        0.348     2.018 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/rgb_reg[11]_i_8/O
                         net (fo=14, routed)          0.446     2.464    design_1_i/custom_logic/inst/mqp_top/vga_controller/rgb_reg[11]_i_8_n_0
    SLICE_X62Y60         LUT2 (Prop_lut2_I1_O)        0.124     2.588 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_7/O
                         net (fo=1, routed)           1.208     3.796    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[1]
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.558     8.484    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.288     8.773    
                         clock uncertainty           -0.224     8.549    
    RAMB18_X3Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566     7.983    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          7.983    
                         arrival time                          -3.796    
  -------------------------------------------------------------------
                         slack                                  4.187    

Slack (MET) :             5.448ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.431ns  (logic 0.642ns (18.714%)  route 2.789ns (81.286%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.716    -0.896    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X62Y57         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y57         FDRE (Prop_fdre_C_Q)         0.518    -0.378 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/Q
                         net (fo=8, routed)           1.405     1.027    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[10]
    SLICE_X62Y59         LUT6 (Prop_lut6_I1_O)        0.124     1.151 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_2/O
                         net (fo=1, routed)           1.384     2.535    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[6]
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.558     8.484    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.288     8.773    
                         clock uncertainty           -0.224     8.549    
    RAMB18_X3Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     7.983    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          7.983    
                         arrival time                          -2.535    
  -------------------------------------------------------------------
                         slack                                  5.448    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.912ns  (logic 0.186ns (20.386%)  route 0.726ns (79.614%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.580    -0.599    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X63Y57         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[3]/Q
                         net (fo=7, routed)           0.283    -0.174    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[3]
    SLICE_X62Y61         LUT2 (Prop_lut2_I0_O)        0.045    -0.129 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_5/O
                         net (fo=1, routed)           0.443     0.314    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[3]
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.874    -0.810    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.556    -0.255    
                         clock uncertainty            0.224    -0.031    
    RAMB18_X3Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     0.152    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.152    
                         arrival time                           0.314    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.914ns  (logic 0.186ns (20.339%)  route 0.728ns (79.661%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.580    -0.599    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X63Y57         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[4]/Q
                         net (fo=12, routed)          0.284    -0.173    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[4]
    SLICE_X62Y59         LUT3 (Prop_lut3_I0_O)        0.045    -0.128 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_3/O
                         net (fo=1, routed)           0.444     0.316    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[5]
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.874    -0.810    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.556    -0.255    
                         clock uncertainty            0.224    -0.031    
    RAMB18_X3Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     0.152    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.152    
                         arrival time                           0.316    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.186ns (19.499%)  route 0.768ns (80.501%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.580    -0.599    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X67Y57         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[0]/Q
                         net (fo=10, routed)          0.394    -0.063    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[0]
    SLICE_X62Y61         LUT2 (Prop_lut2_I0_O)        0.045    -0.018 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_8/O
                         net (fo=1, routed)           0.373     0.355    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[0]
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.874    -0.810    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.556    -0.255    
                         clock uncertainty            0.224    -0.031    
    RAMB18_X3Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     0.152    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.152    
                         arrival time                           0.355    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.186ns (18.982%)  route 0.794ns (81.018%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.580    -0.599    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X64Y57         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.458 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/Q
                         net (fo=8, routed)           0.271    -0.187    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[7]
    SLICE_X62Y59         LUT6 (Prop_lut6_I2_O)        0.045    -0.142 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_2/O
                         net (fo=1, routed)           0.523     0.381    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[6]
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.874    -0.810    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.556    -0.255    
                         clock uncertainty            0.224    -0.031    
    RAMB18_X3Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     0.152    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.152    
                         arrival time                           0.381    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.005ns  (logic 0.186ns (18.498%)  route 0.819ns (81.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.580    -0.599    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X63Y58         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[1]/Q
                         net (fo=9, routed)           0.248    -0.210    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[1]
    SLICE_X62Y60         LUT2 (Prop_lut2_I0_O)        0.045    -0.165 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_7/O
                         net (fo=1, routed)           0.572     0.407    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[1]
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.874    -0.810    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.556    -0.255    
                         clock uncertainty            0.224    -0.031    
    RAMB18_X3Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     0.152    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.152    
                         arrival time                           0.407    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.019ns  (logic 0.186ns (18.250%)  route 0.833ns (81.750%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.580    -0.599    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X63Y57         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.458 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[4]/Q
                         net (fo=12, routed)          0.416    -0.042    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[4]
    SLICE_X62Y61         LUT2 (Prop_lut2_I0_O)        0.045     0.003 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_4/O
                         net (fo=1, routed)           0.418     0.421    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[4]
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.874    -0.810    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.556    -0.255    
                         clock uncertainty            0.224    -0.031    
    RAMB18_X3Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     0.152    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.152    
                         arrival time                           0.421    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.143ns  (logic 0.186ns (16.277%)  route 0.957ns (83.723%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.580    -0.599    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X65Y57         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[2]/Q
                         net (fo=8, routed)           0.455    -0.003    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[2]
    SLICE_X62Y61         LUT2 (Prop_lut2_I0_O)        0.045     0.042 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_6/O
                         net (fo=1, routed)           0.502     0.544    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[2]
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.874    -0.810    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.556    -0.255    
                         clock uncertainty            0.224    -0.031    
    RAMB18_X3Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     0.152    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.152    
                         arrival time                           0.544    
  -------------------------------------------------------------------
                         slack                                  0.392    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_clk_wiz_0_1
  To Clock:  clk_100M_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.266ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.420ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.266ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/laddr1/CEA2
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.723ns  (logic 1.242ns (21.702%)  route 4.481ns (78.298%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.656    -0.956    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X42Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.518    -0.438 r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           1.986     1.549    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X50Y63         LUT6 (Prop_lut6_I3_O)        0.124     1.673 r  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.505     2.177    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X51Y63         LUT3 (Prop_lut3_I2_O)        0.150     2.327 f  design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3/O
                         net (fo=8, routed)           0.493     2.820    design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3_n_0
    SLICE_X51Y62         LUT6 (Prop_lut6_I5_O)        0.326     3.146 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_3/O
                         net (fo=3, routed)           0.426     3.572    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_3_n_0
    SLICE_X51Y61         LUT5 (Prop_lut5_I0_O)        0.124     3.696 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_1/O
                         net (fo=10, routed)          1.071     4.767    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_1_n_0
    DSP48_X2Y20          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/disp/laddr1/CEA2
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.573     8.499    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    DSP48_X2Y20          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/disp/laddr1/CLK
                         clock pessimism              0.288     8.788    
                         clock uncertainty           -0.258     8.530    
    DSP48_X2Y20          DSP48E1 (Setup_dsp48e1_CLK_CEA2)
                                                     -0.497     8.033    design_1_i/custom_logic/inst/mqp_top/disp/laddr1
  -------------------------------------------------------------------
                         required time                          8.033    
                         arrival time                          -4.767    
  -------------------------------------------------------------------
                         slack                                  3.266    

Slack (MET) :             3.557ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.403ns  (logic 1.242ns (22.989%)  route 4.161ns (77.011%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.597ns = ( 8.403 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.656    -0.956    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X42Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.518    -0.438 r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           1.986     1.549    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X50Y63         LUT6 (Prop_lut6_I3_O)        0.124     1.673 r  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.505     2.177    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X51Y63         LUT3 (Prop_lut3_I2_O)        0.150     2.327 f  design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3/O
                         net (fo=8, routed)           0.493     2.820    design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3_n_0
    SLICE_X51Y62         LUT6 (Prop_lut6_I5_O)        0.326     3.146 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_3/O
                         net (fo=3, routed)           0.541     3.687    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_3_n_0
    SLICE_X50Y62         LUT5 (Prop_lut5_I0_O)        0.124     3.811 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[8]_i_1/O
                         net (fo=5, routed)           0.636     4.447    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[8]_i_1_n_0
    SLICE_X49Y61         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.477     8.403    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X49Y61         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[3]/C
                         clock pessimism              0.288     8.691    
                         clock uncertainty           -0.258     8.433    
    SLICE_X49Y61         FDRE (Setup_fdre_C_R)       -0.429     8.004    design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[3]
  -------------------------------------------------------------------
                         required time                          8.004    
                         arrival time                          -4.447    
  -------------------------------------------------------------------
                         slack                                  3.557    

Slack (MET) :             3.557ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.403ns  (logic 1.242ns (22.989%)  route 4.161ns (77.011%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.597ns = ( 8.403 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.656    -0.956    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X42Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.518    -0.438 r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           1.986     1.549    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X50Y63         LUT6 (Prop_lut6_I3_O)        0.124     1.673 r  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.505     2.177    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X51Y63         LUT3 (Prop_lut3_I2_O)        0.150     2.327 f  design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3/O
                         net (fo=8, routed)           0.493     2.820    design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3_n_0
    SLICE_X51Y62         LUT6 (Prop_lut6_I5_O)        0.326     3.146 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_3/O
                         net (fo=3, routed)           0.541     3.687    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_3_n_0
    SLICE_X50Y62         LUT5 (Prop_lut5_I0_O)        0.124     3.811 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[8]_i_1/O
                         net (fo=5, routed)           0.636     4.447    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[8]_i_1_n_0
    SLICE_X49Y61         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.477     8.403    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X49Y61         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[4]/C
                         clock pessimism              0.288     8.691    
                         clock uncertainty           -0.258     8.433    
    SLICE_X49Y61         FDRE (Setup_fdre_C_R)       -0.429     8.004    design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[4]
  -------------------------------------------------------------------
                         required time                          8.004    
                         arrival time                          -4.447    
  -------------------------------------------------------------------
                         slack                                  3.557    

Slack (MET) :             3.557ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.403ns  (logic 1.242ns (22.989%)  route 4.161ns (77.011%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.597ns = ( 8.403 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.656    -0.956    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X42Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.518    -0.438 r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           1.986     1.549    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X50Y63         LUT6 (Prop_lut6_I3_O)        0.124     1.673 r  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.505     2.177    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X51Y63         LUT3 (Prop_lut3_I2_O)        0.150     2.327 f  design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3/O
                         net (fo=8, routed)           0.493     2.820    design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3_n_0
    SLICE_X51Y62         LUT6 (Prop_lut6_I5_O)        0.326     3.146 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_3/O
                         net (fo=3, routed)           0.541     3.687    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_3_n_0
    SLICE_X50Y62         LUT5 (Prop_lut5_I0_O)        0.124     3.811 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[8]_i_1/O
                         net (fo=5, routed)           0.636     4.447    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[8]_i_1_n_0
    SLICE_X49Y61         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.477     8.403    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X49Y61         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[5]/C
                         clock pessimism              0.288     8.691    
                         clock uncertainty           -0.258     8.433    
    SLICE_X49Y61         FDRE (Setup_fdre_C_R)       -0.429     8.004    design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[5]
  -------------------------------------------------------------------
                         required time                          8.004    
                         arrival time                          -4.447    
  -------------------------------------------------------------------
                         slack                                  3.557    

Slack (MET) :             3.557ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.403ns  (logic 1.242ns (22.989%)  route 4.161ns (77.011%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.597ns = ( 8.403 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.656    -0.956    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X42Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.518    -0.438 r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           1.986     1.549    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X50Y63         LUT6 (Prop_lut6_I3_O)        0.124     1.673 r  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.505     2.177    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X51Y63         LUT3 (Prop_lut3_I2_O)        0.150     2.327 f  design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3/O
                         net (fo=8, routed)           0.493     2.820    design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3_n_0
    SLICE_X51Y62         LUT6 (Prop_lut6_I5_O)        0.326     3.146 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_3/O
                         net (fo=3, routed)           0.541     3.687    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_3_n_0
    SLICE_X50Y62         LUT5 (Prop_lut5_I0_O)        0.124     3.811 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[8]_i_1/O
                         net (fo=5, routed)           0.636     4.447    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[8]_i_1_n_0
    SLICE_X49Y61         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.477     8.403    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X49Y61         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[8]/C
                         clock pessimism              0.288     8.691    
                         clock uncertainty           -0.258     8.433    
    SLICE_X49Y61         FDRE (Setup_fdre_C_R)       -0.429     8.004    design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[8]
  -------------------------------------------------------------------
                         required time                          8.004    
                         arrival time                          -4.447    
  -------------------------------------------------------------------
                         slack                                  3.557    

Slack (MET) :             3.584ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/laddr1/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.539ns  (logic 1.118ns (20.183%)  route 4.421ns (79.817%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.656    -0.956    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X42Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.518    -0.438 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           1.986     1.549    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X50Y63         LUT6 (Prop_lut6_I3_O)        0.124     1.673 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.505     2.177    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X51Y63         LUT3 (Prop_lut3_I2_O)        0.150     2.327 r  design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3/O
                         net (fo=8, routed)           0.758     3.085    design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3_n_0
    SLICE_X48Y59         LUT2 (Prop_lut2_I0_O)        0.326     3.411 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[0]_i_1/O
                         net (fo=2, routed)           1.172     4.584    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[0]_i_1_n_0
    DSP48_X2Y20          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/disp/laddr1/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.573     8.499    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    DSP48_X2Y20          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/disp/laddr1/CLK
                         clock pessimism              0.288     8.788    
                         clock uncertainty           -0.258     8.530    
    DSP48_X2Y20          DSP48E1 (Setup_dsp48e1_CLK_A[0])
                                                     -0.362     8.168    design_1_i/custom_logic/inst/mqp_top/disp/laddr1
  -------------------------------------------------------------------
                         required time                          8.168    
                         arrival time                          -4.584    
  -------------------------------------------------------------------
                         slack                                  3.584    

Slack (MET) :             3.595ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.259ns  (logic 1.242ns (23.616%)  route 4.017ns (76.384%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.608ns = ( 8.392 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.656    -0.956    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X42Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.518    -0.438 r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           1.986     1.549    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X50Y63         LUT6 (Prop_lut6_I3_O)        0.124     1.673 r  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.505     2.177    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X51Y63         LUT3 (Prop_lut3_I2_O)        0.150     2.327 f  design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3/O
                         net (fo=8, routed)           0.493     2.820    design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3_n_0
    SLICE_X51Y62         LUT6 (Prop_lut6_I5_O)        0.326     3.146 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_3/O
                         net (fo=3, routed)           0.541     3.687    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_3_n_0
    SLICE_X50Y62         LUT5 (Prop_lut5_I0_O)        0.124     3.811 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[8]_i_1/O
                         net (fo=5, routed)           0.492     4.304    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[8]_i_1_n_0
    SLICE_X50Y61         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.466     8.392    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X50Y61         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[6]/C
                         clock pessimism              0.288     8.680    
                         clock uncertainty           -0.258     8.422    
    SLICE_X50Y61         FDRE (Setup_fdre_C_R)       -0.524     7.898    design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[6]
  -------------------------------------------------------------------
                         required time                          7.898    
                         arrival time                          -4.304    
  -------------------------------------------------------------------
                         slack                                  3.595    

Slack (MET) :             3.612ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/laddr1/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.512ns  (logic 1.118ns (20.285%)  route 4.394ns (79.715%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.656    -0.956    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X42Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.518    -0.438 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           1.986     1.549    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X50Y63         LUT6 (Prop_lut6_I3_O)        0.124     1.673 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.505     2.177    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X51Y63         LUT3 (Prop_lut3_I2_O)        0.150     2.327 r  design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3/O
                         net (fo=8, routed)           0.761     3.089    design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3_n_0
    SLICE_X48Y59         LUT4 (Prop_lut4_I0_O)        0.326     3.415 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_1/O
                         net (fo=2, routed)           1.141     4.556    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_1_n_0
    DSP48_X2Y20          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/disp/laddr1/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.573     8.499    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    DSP48_X2Y20          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/disp/laddr1/CLK
                         clock pessimism              0.288     8.788    
                         clock uncertainty           -0.258     8.530    
    DSP48_X2Y20          DSP48E1 (Setup_dsp48e1_CLK_A[2])
                                                     -0.362     8.168    design_1_i/custom_logic/inst/mqp_top/disp/laddr1
  -------------------------------------------------------------------
                         required time                          8.168    
                         arrival time                          -4.556    
  -------------------------------------------------------------------
                         slack                                  3.612    

Slack (MET) :             3.652ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/laddr1/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.472ns  (logic 1.118ns (20.432%)  route 4.354ns (79.568%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.656    -0.956    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X42Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.518    -0.438 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           1.986     1.549    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X50Y63         LUT6 (Prop_lut6_I3_O)        0.124     1.673 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.505     2.177    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X51Y63         LUT3 (Prop_lut3_I2_O)        0.150     2.327 r  design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3/O
                         net (fo=8, routed)           0.758     3.086    design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3_n_0
    SLICE_X48Y59         LUT3 (Prop_lut3_I0_O)        0.326     3.412 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[1]_i_1/O
                         net (fo=2, routed)           1.105     4.516    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[1]_i_1_n_0
    DSP48_X2Y20          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/disp/laddr1/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.573     8.499    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    DSP48_X2Y20          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/disp/laddr1/CLK
                         clock pessimism              0.288     8.788    
                         clock uncertainty           -0.258     8.530    
    DSP48_X2Y20          DSP48E1 (Setup_dsp48e1_CLK_A[1])
                                                     -0.362     8.168    design_1_i/custom_logic/inst/mqp_top/disp/laddr1
  -------------------------------------------------------------------
                         required time                          8.168    
                         arrival time                          -4.516    
  -------------------------------------------------------------------
                         slack                                  3.652    

Slack (MET) :             3.695ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.720ns  (logic 1.262ns (22.065%)  route 4.458ns (77.935%))
  Logic Levels:           6  (LUT2=2 LUT6=4)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.600ns = ( 8.400 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.656    -0.956    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X42Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.518    -0.438 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           1.986     1.549    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X50Y63         LUT6 (Prop_lut6_I3_O)        0.124     1.673 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.505     2.177    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X51Y63         LUT2 (Prop_lut2_I1_O)        0.124     2.301 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4/O
                         net (fo=2, routed)           0.428     2.729    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4_n_0
    SLICE_X50Y64         LUT2 (Prop_lut2_I1_O)        0.124     2.853 f  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2/O
                         net (fo=10, routed)          0.621     3.474    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2_n_0
    SLICE_X50Y66         LUT6 (Prop_lut6_I0_O)        0.124     3.598 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3/O
                         net (fo=4, routed)           0.465     4.063    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3_n_0
    SLICE_X50Y65         LUT6 (Prop_lut6_I0_O)        0.124     4.187 r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_3/O
                         net (fo=3, routed)           0.453     4.640    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_3_n_0
    SLICE_X49Y65         LUT6 (Prop_lut6_I4_O)        0.124     4.764 r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[0]_i_1/O
                         net (fo=1, routed)           0.000     4.764    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[0]_i_1_n_0
    SLICE_X49Y65         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.474     8.400    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X49Y65         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[0]/C
                         clock pessimism              0.288     8.688    
                         clock uncertainty           -0.258     8.430    
    SLICE_X49Y65         FDRE (Setup_fdre_C_D)        0.029     8.459    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.459    
                         arrival time                          -4.764    
  -------------------------------------------------------------------
                         slack                                  3.695    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.061ns  (logic 0.209ns (19.702%)  route 0.852ns (80.298%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.554    -0.625    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X42Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.784     0.324    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X50Y63         LUT6 (Prop_lut6_I3_O)        0.045     0.369 r  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.068     0.436    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X51Y63         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.817    -0.868    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X51Y63         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/C
                         clock pessimism              0.556    -0.312    
                         clock uncertainty            0.258    -0.054    
    SLICE_X51Y63         FDRE (Hold_fdre_C_D)         0.070     0.016    design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.016    
                         arrival time                           0.436    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.946ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.606ns  (logic 0.358ns (22.290%)  route 1.248ns (77.710%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.554    -0.625    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X42Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.461 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.784     0.324    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X50Y63         LUT6 (Prop_lut6_I3_O)        0.045     0.369 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.168     0.536    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X51Y63         LUT3 (Prop_lut3_I2_O)        0.042     0.578 r  design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3/O
                         net (fo=8, routed)           0.296     0.874    design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3_n_0
    SLICE_X51Y66         LUT6 (Prop_lut6_I3_O)        0.107     0.981 r  design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_1/O
                         net (fo=1, routed)           0.000     0.981    design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_1_n_0
    SLICE_X51Y66         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.815    -0.870    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X51Y66         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/pipe_reg[0]/C
                         clock pessimism              0.556    -0.314    
                         clock uncertainty            0.258    -0.056    
    SLICE_X51Y66         FDRE (Hold_fdre_C_D)         0.092     0.036    design_1_i/custom_logic/inst/mqp_top/disp/pipe_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.036    
                         arrival time                           0.981    
  -------------------------------------------------------------------
                         slack                                  0.946    

Slack (MET) :             1.009ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.673ns  (logic 0.344ns (20.561%)  route 1.329ns (79.439%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.554    -0.625    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X42Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.784     0.324    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X50Y63         LUT6 (Prop_lut6_I3_O)        0.045     0.369 r  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.168     0.536    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X51Y63         LUT2 (Prop_lut2_I1_O)        0.045     0.581 f  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4/O
                         net (fo=2, routed)           0.154     0.735    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4_n_0
    SLICE_X50Y64         LUT2 (Prop_lut2_I1_O)        0.045     0.780 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2/O
                         net (fo=10, routed)          0.224     1.003    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2_n_0
    SLICE_X49Y65         LUT6 (Prop_lut6_I3_O)        0.045     1.048 r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.048    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[0]_i_1_n_0
    SLICE_X49Y65         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.820    -0.865    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X49Y65         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[0]/C
                         clock pessimism              0.556    -0.309    
                         clock uncertainty            0.258    -0.051    
    SLICE_X49Y65         FDRE (Hold_fdre_C_D)         0.091     0.040    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.040    
                         arrival time                           1.048    
  -------------------------------------------------------------------
                         slack                                  1.009    

Slack (MET) :             1.061ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.726ns  (logic 0.344ns (19.930%)  route 1.382ns (80.070%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.554    -0.625    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X42Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.784     0.324    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X50Y63         LUT6 (Prop_lut6_I3_O)        0.045     0.369 r  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.168     0.536    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X51Y63         LUT2 (Prop_lut2_I1_O)        0.045     0.581 f  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4/O
                         net (fo=2, routed)           0.154     0.735    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4_n_0
    SLICE_X50Y64         LUT2 (Prop_lut2_I1_O)        0.045     0.780 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2/O
                         net (fo=10, routed)          0.277     1.056    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2_n_0
    SLICE_X49Y65         LUT6 (Prop_lut6_I2_O)        0.045     1.101 r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.101    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[1]_i_1_n_0
    SLICE_X49Y65         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.820    -0.865    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X49Y65         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[1]/C
                         clock pessimism              0.556    -0.309    
                         clock uncertainty            0.258    -0.051    
    SLICE_X49Y65         FDRE (Hold_fdre_C_D)         0.092     0.041    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.041    
                         arrival time                           1.101    
  -------------------------------------------------------------------
                         slack                                  1.061    

Slack (MET) :             1.130ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.778ns  (logic 0.358ns (20.134%)  route 1.420ns (79.866%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.554    -0.625    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X42Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.461 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.784     0.324    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X50Y63         LUT6 (Prop_lut6_I3_O)        0.045     0.369 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.168     0.536    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X51Y63         LUT3 (Prop_lut3_I2_O)        0.042     0.578 r  design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3/O
                         net (fo=8, routed)           0.340     0.918    design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3_n_0
    SLICE_X48Y59         LUT3 (Prop_lut3_I0_O)        0.107     1.025 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[1]_i_1/O
                         net (fo=2, routed)           0.128     1.153    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[1]_i_1_n_0
    SLICE_X47Y59         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.825    -0.860    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X47Y59         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[1]/C
                         clock pessimism              0.556    -0.304    
                         clock uncertainty            0.258    -0.046    
    SLICE_X47Y59         FDRE (Hold_fdre_C_D)         0.070     0.024    design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.024    
                         arrival time                           1.153    
  -------------------------------------------------------------------
                         slack                                  1.130    

Slack (MET) :             1.148ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.813ns  (logic 0.344ns (18.973%)  route 1.469ns (81.027%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.554    -0.625    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X42Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.784     0.324    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X50Y63         LUT6 (Prop_lut6_I3_O)        0.045     0.369 r  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.168     0.536    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X51Y63         LUT2 (Prop_lut2_I1_O)        0.045     0.581 f  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4/O
                         net (fo=2, routed)           0.154     0.735    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4_n_0
    SLICE_X50Y64         LUT2 (Prop_lut2_I1_O)        0.045     0.780 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2/O
                         net (fo=10, routed)          0.364     1.143    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2_n_0
    SLICE_X49Y65         LUT6 (Prop_lut6_I1_O)        0.045     1.188 r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.188    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_1_n_0
    SLICE_X49Y65         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.820    -0.865    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X49Y65         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[2]/C
                         clock pessimism              0.556    -0.309    
                         clock uncertainty            0.258    -0.051    
    SLICE_X49Y65         FDRE (Hold_fdre_C_D)         0.092     0.041    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.041    
                         arrival time                           1.188    
  -------------------------------------------------------------------
                         slack                                  1.148    

Slack (MET) :             1.149ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.797ns  (logic 0.358ns (19.919%)  route 1.439ns (80.081%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.554    -0.625    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X42Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.461 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.784     0.324    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X50Y63         LUT6 (Prop_lut6_I3_O)        0.045     0.369 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.168     0.536    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X51Y63         LUT3 (Prop_lut3_I2_O)        0.042     0.578 r  design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3/O
                         net (fo=8, routed)           0.341     0.919    design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3_n_0
    SLICE_X48Y59         LUT2 (Prop_lut2_I0_O)        0.107     1.026 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[0]_i_1/O
                         net (fo=2, routed)           0.146     1.173    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[0]_i_1_n_0
    SLICE_X49Y59         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.825    -0.860    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X49Y59         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[0]/C
                         clock pessimism              0.556    -0.304    
                         clock uncertainty            0.258    -0.046    
    SLICE_X49Y59         FDRE (Hold_fdre_C_D)         0.070     0.024    design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.024    
                         arrival time                           1.173    
  -------------------------------------------------------------------
                         slack                                  1.149    

Slack (MET) :             1.180ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.879ns  (logic 0.402ns (21.393%)  route 1.477ns (78.607%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.554    -0.625    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X42Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.461 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.784     0.324    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X50Y63         LUT6 (Prop_lut6_I3_O)        0.045     0.369 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.168     0.536    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X51Y63         LUT3 (Prop_lut3_I2_O)        0.042     0.578 r  design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3/O
                         net (fo=8, routed)           0.285     0.863    design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3_n_0
    SLICE_X50Y66         LUT5 (Prop_lut5_I4_O)        0.107     0.970 f  design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_2/O
                         net (fo=3, routed)           0.240     1.210    design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_2_n_0
    SLICE_X50Y66         LUT5 (Prop_lut5_I2_O)        0.044     1.254 r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.254    design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_1_n_0
    SLICE_X50Y66         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.815    -0.870    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X50Y66         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[2]/C
                         clock pessimism              0.556    -0.314    
                         clock uncertainty            0.258    -0.056    
    SLICE_X50Y66         FDRE (Hold_fdre_C_D)         0.131     0.075    design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.075    
                         arrival time                           1.254    
  -------------------------------------------------------------------
                         slack                                  1.180    

Slack (MET) :             1.184ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.847ns  (logic 0.344ns (18.622%)  route 1.503ns (81.378%))
  Logic Levels:           4  (LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.554    -0.625    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X42Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.784     0.324    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X50Y63         LUT6 (Prop_lut6_I3_O)        0.045     0.369 r  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.168     0.536    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X51Y63         LUT2 (Prop_lut2_I1_O)        0.045     0.581 f  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4/O
                         net (fo=2, routed)           0.154     0.735    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4_n_0
    SLICE_X50Y64         LUT2 (Prop_lut2_I1_O)        0.045     0.780 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2/O
                         net (fo=10, routed)          0.398     1.178    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2_n_0
    SLICE_X43Y67         LUT3 (Prop_lut3_I0_O)        0.045     1.223 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.223    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[0]_i_1_n_0
    SLICE_X43Y67         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.818    -0.867    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X43Y67         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[0]/C
                         clock pessimism              0.556    -0.311    
                         clock uncertainty            0.258    -0.053    
    SLICE_X43Y67         FDRE (Hold_fdre_C_D)         0.092     0.039    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.039    
                         arrival time                           1.223    
  -------------------------------------------------------------------
                         slack                                  1.184    

Slack (MET) :             1.184ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.828ns  (logic 0.358ns (19.580%)  route 1.470ns (80.420%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.554    -0.625    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X42Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.461 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.784     0.324    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X50Y63         LUT6 (Prop_lut6_I3_O)        0.045     0.369 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.168     0.536    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X51Y63         LUT3 (Prop_lut3_I2_O)        0.042     0.578 r  design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3/O
                         net (fo=8, routed)           0.341     0.919    design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3_n_0
    SLICE_X48Y59         LUT4 (Prop_lut4_I0_O)        0.107     1.026 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_1/O
                         net (fo=2, routed)           0.177     1.204    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_1_n_0
    SLICE_X47Y59         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.825    -0.860    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X47Y59         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[2]/C
                         clock pessimism              0.556    -0.304    
                         clock uncertainty            0.258    -0.046    
    SLICE_X47Y59         FDRE (Hold_fdre_C_D)         0.066     0.020    design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.020    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  1.184    





---------------------------------------------------------------------------------------------------
From Clock:  clk_25M_clk_wiz_0
  To Clock:  clk_100M_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.367ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.159ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.367ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.507ns  (logic 1.080ns (19.610%)  route 4.427ns (80.390%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.717    -0.895    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X64Y57         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[8]/Q
                         net (fo=8, routed)           1.130     0.691    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[8]
    SLICE_X62Y58         LUT2 (Prop_lut2_I1_O)        0.152     0.843 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/rgb_reg[11]_i_14/O
                         net (fo=3, routed)           0.826     1.670    design_1_i/custom_logic/inst/mqp_top/vga_controller/rgb_reg[11]_i_14_n_0
    SLICE_X63Y59         LUT6 (Prop_lut6_I5_O)        0.348     2.018 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/rgb_reg[11]_i_8/O
                         net (fo=14, routed)          1.145     3.163    design_1_i/custom_logic/inst/mqp_top/vga_controller/rgb_reg[11]_i_8_n_0
    SLICE_X62Y61         LUT2 (Prop_lut2_I1_O)        0.124     3.287 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_6/O
                         net (fo=1, routed)           1.326     4.613    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[2]
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.558     8.484    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.288     8.773    
                         clock uncertainty           -0.226     8.546    
    RAMB18_X3Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566     7.980    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          7.980    
                         arrival time                          -4.613    
  -------------------------------------------------------------------
                         slack                                  3.367    

Slack (MET) :             3.810ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.065ns  (logic 1.080ns (21.323%)  route 3.985ns (78.677%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.717    -0.895    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X64Y57         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[8]/Q
                         net (fo=8, routed)           1.130     0.691    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[8]
    SLICE_X62Y58         LUT2 (Prop_lut2_I1_O)        0.152     0.843 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/rgb_reg[11]_i_14/O
                         net (fo=3, routed)           0.826     1.670    design_1_i/custom_logic/inst/mqp_top/vga_controller/rgb_reg[11]_i_14_n_0
    SLICE_X63Y59         LUT6 (Prop_lut6_I5_O)        0.348     2.018 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/rgb_reg[11]_i_8/O
                         net (fo=14, routed)          1.039     3.057    design_1_i/custom_logic/inst/mqp_top/vga_controller/rgb_reg[11]_i_8_n_0
    SLICE_X62Y61         LUT2 (Prop_lut2_I1_O)        0.124     3.181 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_8/O
                         net (fo=1, routed)           0.989     4.170    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[0]
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.558     8.484    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.288     8.773    
                         clock uncertainty           -0.226     8.546    
    RAMB18_X3Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566     7.980    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          7.980    
                         arrival time                          -4.170    
  -------------------------------------------------------------------
                         slack                                  3.810    

Slack (MET) :             4.064ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.811ns  (logic 1.080ns (22.450%)  route 3.731ns (77.550%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.717    -0.895    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X64Y57         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[8]/Q
                         net (fo=8, routed)           1.130     0.691    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[8]
    SLICE_X62Y58         LUT2 (Prop_lut2_I1_O)        0.152     0.843 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/rgb_reg[11]_i_14/O
                         net (fo=3, routed)           0.826     1.670    design_1_i/custom_logic/inst/mqp_top/vga_controller/rgb_reg[11]_i_14_n_0
    SLICE_X63Y59         LUT6 (Prop_lut6_I5_O)        0.348     2.018 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/rgb_reg[11]_i_8/O
                         net (fo=14, routed)          0.636     2.654    design_1_i/custom_logic/inst/mqp_top/vga_controller/rgb_reg[11]_i_8_n_0
    SLICE_X62Y61         LUT2 (Prop_lut2_I1_O)        0.124     2.778 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_5/O
                         net (fo=1, routed)           1.138     3.916    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[3]
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.558     8.484    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.288     8.773    
                         clock uncertainty           -0.226     8.546    
    RAMB18_X3Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     7.980    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          7.980    
                         arrival time                          -3.916    
  -------------------------------------------------------------------
                         slack                                  4.064    

Slack (MET) :             4.093ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.782ns  (logic 1.080ns (22.585%)  route 3.702ns (77.415%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.717    -0.895    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X64Y57         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[8]/Q
                         net (fo=8, routed)           1.130     0.691    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[8]
    SLICE_X62Y58         LUT2 (Prop_lut2_I1_O)        0.152     0.843 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/rgb_reg[11]_i_14/O
                         net (fo=3, routed)           0.826     1.670    design_1_i/custom_logic/inst/mqp_top/vga_controller/rgb_reg[11]_i_14_n_0
    SLICE_X63Y59         LUT6 (Prop_lut6_I5_O)        0.348     2.018 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/rgb_reg[11]_i_8/O
                         net (fo=14, routed)          0.625     2.643    design_1_i/custom_logic/inst/mqp_top/vga_controller/rgb_reg[11]_i_8_n_0
    SLICE_X62Y61         LUT2 (Prop_lut2_I1_O)        0.124     2.767 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_4/O
                         net (fo=1, routed)           1.121     3.887    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[4]
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.558     8.484    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.288     8.773    
                         clock uncertainty           -0.226     8.546    
    RAMB18_X3Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566     7.980    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          7.980    
                         arrival time                          -3.887    
  -------------------------------------------------------------------
                         slack                                  4.093    

Slack (MET) :             4.167ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.708ns  (logic 1.080ns (22.941%)  route 3.628ns (77.059%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.717    -0.895    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X64Y57         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[8]/Q
                         net (fo=8, routed)           1.130     0.691    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[8]
    SLICE_X62Y58         LUT2 (Prop_lut2_I1_O)        0.152     0.843 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/rgb_reg[11]_i_14/O
                         net (fo=3, routed)           0.826     1.670    design_1_i/custom_logic/inst/mqp_top/vga_controller/rgb_reg[11]_i_14_n_0
    SLICE_X63Y59         LUT6 (Prop_lut6_I5_O)        0.348     2.018 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/rgb_reg[11]_i_8/O
                         net (fo=14, routed)          0.530     2.547    design_1_i/custom_logic/inst/mqp_top/vga_controller/rgb_reg[11]_i_8_n_0
    SLICE_X62Y59         LUT3 (Prop_lut3_I2_O)        0.124     2.671 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_3/O
                         net (fo=1, routed)           1.142     3.813    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[5]
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.558     8.484    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.288     8.773    
                         clock uncertainty           -0.226     8.546    
    RAMB18_X3Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566     7.980    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          7.980    
                         arrival time                          -3.813    
  -------------------------------------------------------------------
                         slack                                  4.167    

Slack (MET) :             4.184ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.690ns  (logic 1.080ns (23.026%)  route 3.610ns (76.974%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.717    -0.895    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X64Y57         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[8]/Q
                         net (fo=8, routed)           1.130     0.691    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[8]
    SLICE_X62Y58         LUT2 (Prop_lut2_I1_O)        0.152     0.843 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/rgb_reg[11]_i_14/O
                         net (fo=3, routed)           0.826     1.670    design_1_i/custom_logic/inst/mqp_top/vga_controller/rgb_reg[11]_i_14_n_0
    SLICE_X63Y59         LUT6 (Prop_lut6_I5_O)        0.348     2.018 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/rgb_reg[11]_i_8/O
                         net (fo=14, routed)          0.446     2.464    design_1_i/custom_logic/inst/mqp_top/vga_controller/rgb_reg[11]_i_8_n_0
    SLICE_X62Y60         LUT2 (Prop_lut2_I1_O)        0.124     2.588 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_7/O
                         net (fo=1, routed)           1.208     3.796    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[1]
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.558     8.484    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.288     8.773    
                         clock uncertainty           -0.226     8.546    
    RAMB18_X3Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566     7.980    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          7.980    
                         arrival time                          -3.796    
  -------------------------------------------------------------------
                         slack                                  4.184    

Slack (MET) :             5.445ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.431ns  (logic 0.642ns (18.714%)  route 2.789ns (81.286%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.716    -0.896    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X62Y57         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y57         FDRE (Prop_fdre_C_Q)         0.518    -0.378 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/Q
                         net (fo=8, routed)           1.405     1.027    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[10]
    SLICE_X62Y59         LUT6 (Prop_lut6_I1_O)        0.124     1.151 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_2/O
                         net (fo=1, routed)           1.384     2.535    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[6]
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.558     8.484    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.288     8.773    
                         clock uncertainty           -0.226     8.546    
    RAMB18_X3Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     7.980    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          7.980    
                         arrival time                          -2.535    
  -------------------------------------------------------------------
                         slack                                  5.445    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.912ns  (logic 0.186ns (20.386%)  route 0.726ns (79.614%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.580    -0.599    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X63Y57         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[3]/Q
                         net (fo=7, routed)           0.283    -0.174    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[3]
    SLICE_X62Y61         LUT2 (Prop_lut2_I0_O)        0.045    -0.129 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_5/O
                         net (fo=1, routed)           0.443     0.314    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[3]
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.874    -0.810    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.556    -0.255    
                         clock uncertainty            0.226    -0.028    
    RAMB18_X3Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     0.155    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.155    
                         arrival time                           0.314    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.914ns  (logic 0.186ns (20.339%)  route 0.728ns (79.661%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.580    -0.599    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X63Y57         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[4]/Q
                         net (fo=12, routed)          0.284    -0.173    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[4]
    SLICE_X62Y59         LUT3 (Prop_lut3_I0_O)        0.045    -0.128 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_3/O
                         net (fo=1, routed)           0.444     0.316    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[5]
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.874    -0.810    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.556    -0.255    
                         clock uncertainty            0.226    -0.028    
    RAMB18_X3Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     0.155    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.155    
                         arrival time                           0.316    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.186ns (19.499%)  route 0.768ns (80.501%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.580    -0.599    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X67Y57         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[0]/Q
                         net (fo=10, routed)          0.394    -0.063    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[0]
    SLICE_X62Y61         LUT2 (Prop_lut2_I0_O)        0.045    -0.018 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_8/O
                         net (fo=1, routed)           0.373     0.355    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[0]
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.874    -0.810    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.556    -0.255    
                         clock uncertainty            0.226    -0.028    
    RAMB18_X3Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     0.155    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.155    
                         arrival time                           0.355    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.186ns (18.982%)  route 0.794ns (81.018%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.580    -0.599    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X64Y57         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.458 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[7]/Q
                         net (fo=8, routed)           0.271    -0.187    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[7]
    SLICE_X62Y59         LUT6 (Prop_lut6_I2_O)        0.045    -0.142 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_2/O
                         net (fo=1, routed)           0.523     0.381    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[6]
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.874    -0.810    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.556    -0.255    
                         clock uncertainty            0.226    -0.028    
    RAMB18_X3Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     0.155    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.155    
                         arrival time                           0.381    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.005ns  (logic 0.186ns (18.498%)  route 0.819ns (81.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.580    -0.599    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X63Y58         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[1]/Q
                         net (fo=9, routed)           0.248    -0.210    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[1]
    SLICE_X62Y60         LUT2 (Prop_lut2_I0_O)        0.045    -0.165 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_7/O
                         net (fo=1, routed)           0.572     0.407    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[1]
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.874    -0.810    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.556    -0.255    
                         clock uncertainty            0.226    -0.028    
    RAMB18_X3Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     0.155    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.155    
                         arrival time                           0.407    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.019ns  (logic 0.186ns (18.250%)  route 0.833ns (81.750%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.580    -0.599    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X63Y57         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.458 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[4]/Q
                         net (fo=12, routed)          0.416    -0.042    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[4]
    SLICE_X62Y61         LUT2 (Prop_lut2_I0_O)        0.045     0.003 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_4/O
                         net (fo=1, routed)           0.418     0.421    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[4]
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.874    -0.810    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.556    -0.255    
                         clock uncertainty            0.226    -0.028    
    RAMB18_X3Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     0.155    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.155    
                         arrival time                           0.421    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.143ns  (logic 0.186ns (16.277%)  route 0.957ns (83.723%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.580    -0.599    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X65Y57         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[2]/Q
                         net (fo=8, routed)           0.455    -0.003    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[2]
    SLICE_X62Y61         LUT2 (Prop_lut2_I0_O)        0.045     0.042 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/linebuf_i_6/O
                         net (fo=1, routed)           0.502     0.544    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[2]
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.874    -0.810    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X3Y28         RAMB18E1                                     r  design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.556    -0.255    
                         clock uncertainty            0.226    -0.028    
    RAMB18_X3Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     0.155    design_1_i/custom_logic/inst/mqp_top/disp/linebuf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.155    
                         arrival time                           0.544    
  -------------------------------------------------------------------
                         slack                                  0.390    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_clk_wiz_0
  To Clock:  clk_100M_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.261ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.416ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.261ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/laddr1/CEA2
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.723ns  (logic 1.242ns (21.702%)  route 4.481ns (78.298%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.656    -0.956    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X42Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.518    -0.438 r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           1.986     1.549    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X50Y63         LUT6 (Prop_lut6_I3_O)        0.124     1.673 r  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.505     2.177    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X51Y63         LUT3 (Prop_lut3_I2_O)        0.150     2.327 f  design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3/O
                         net (fo=8, routed)           0.493     2.820    design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3_n_0
    SLICE_X51Y62         LUT6 (Prop_lut6_I5_O)        0.326     3.146 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_3/O
                         net (fo=3, routed)           0.426     3.572    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_3_n_0
    SLICE_X51Y61         LUT5 (Prop_lut5_I0_O)        0.124     3.696 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_1/O
                         net (fo=10, routed)          1.071     4.767    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_1_n_0
    DSP48_X2Y20          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/disp/laddr1/CEA2
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.573     8.499    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    DSP48_X2Y20          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/disp/laddr1/CLK
                         clock pessimism              0.288     8.788    
                         clock uncertainty           -0.262     8.526    
    DSP48_X2Y20          DSP48E1 (Setup_dsp48e1_CLK_CEA2)
                                                     -0.497     8.029    design_1_i/custom_logic/inst/mqp_top/disp/laddr1
  -------------------------------------------------------------------
                         required time                          8.029    
                         arrival time                          -4.767    
  -------------------------------------------------------------------
                         slack                                  3.261    

Slack (MET) :             3.553ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.403ns  (logic 1.242ns (22.989%)  route 4.161ns (77.011%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.597ns = ( 8.403 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.656    -0.956    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X42Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.518    -0.438 r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           1.986     1.549    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X50Y63         LUT6 (Prop_lut6_I3_O)        0.124     1.673 r  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.505     2.177    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X51Y63         LUT3 (Prop_lut3_I2_O)        0.150     2.327 f  design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3/O
                         net (fo=8, routed)           0.493     2.820    design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3_n_0
    SLICE_X51Y62         LUT6 (Prop_lut6_I5_O)        0.326     3.146 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_3/O
                         net (fo=3, routed)           0.541     3.687    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_3_n_0
    SLICE_X50Y62         LUT5 (Prop_lut5_I0_O)        0.124     3.811 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[8]_i_1/O
                         net (fo=5, routed)           0.636     4.447    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[8]_i_1_n_0
    SLICE_X49Y61         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.477     8.403    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X49Y61         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[3]/C
                         clock pessimism              0.288     8.691    
                         clock uncertainty           -0.262     8.429    
    SLICE_X49Y61         FDRE (Setup_fdre_C_R)       -0.429     8.000    design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[3]
  -------------------------------------------------------------------
                         required time                          8.000    
                         arrival time                          -4.447    
  -------------------------------------------------------------------
                         slack                                  3.553    

Slack (MET) :             3.553ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.403ns  (logic 1.242ns (22.989%)  route 4.161ns (77.011%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.597ns = ( 8.403 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.656    -0.956    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X42Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.518    -0.438 r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           1.986     1.549    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X50Y63         LUT6 (Prop_lut6_I3_O)        0.124     1.673 r  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.505     2.177    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X51Y63         LUT3 (Prop_lut3_I2_O)        0.150     2.327 f  design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3/O
                         net (fo=8, routed)           0.493     2.820    design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3_n_0
    SLICE_X51Y62         LUT6 (Prop_lut6_I5_O)        0.326     3.146 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_3/O
                         net (fo=3, routed)           0.541     3.687    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_3_n_0
    SLICE_X50Y62         LUT5 (Prop_lut5_I0_O)        0.124     3.811 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[8]_i_1/O
                         net (fo=5, routed)           0.636     4.447    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[8]_i_1_n_0
    SLICE_X49Y61         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.477     8.403    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X49Y61         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[4]/C
                         clock pessimism              0.288     8.691    
                         clock uncertainty           -0.262     8.429    
    SLICE_X49Y61         FDRE (Setup_fdre_C_R)       -0.429     8.000    design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[4]
  -------------------------------------------------------------------
                         required time                          8.000    
                         arrival time                          -4.447    
  -------------------------------------------------------------------
                         slack                                  3.553    

Slack (MET) :             3.553ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.403ns  (logic 1.242ns (22.989%)  route 4.161ns (77.011%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.597ns = ( 8.403 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.656    -0.956    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X42Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.518    -0.438 r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           1.986     1.549    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X50Y63         LUT6 (Prop_lut6_I3_O)        0.124     1.673 r  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.505     2.177    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X51Y63         LUT3 (Prop_lut3_I2_O)        0.150     2.327 f  design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3/O
                         net (fo=8, routed)           0.493     2.820    design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3_n_0
    SLICE_X51Y62         LUT6 (Prop_lut6_I5_O)        0.326     3.146 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_3/O
                         net (fo=3, routed)           0.541     3.687    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_3_n_0
    SLICE_X50Y62         LUT5 (Prop_lut5_I0_O)        0.124     3.811 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[8]_i_1/O
                         net (fo=5, routed)           0.636     4.447    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[8]_i_1_n_0
    SLICE_X49Y61         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.477     8.403    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X49Y61         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[5]/C
                         clock pessimism              0.288     8.691    
                         clock uncertainty           -0.262     8.429    
    SLICE_X49Y61         FDRE (Setup_fdre_C_R)       -0.429     8.000    design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[5]
  -------------------------------------------------------------------
                         required time                          8.000    
                         arrival time                          -4.447    
  -------------------------------------------------------------------
                         slack                                  3.553    

Slack (MET) :             3.553ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.403ns  (logic 1.242ns (22.989%)  route 4.161ns (77.011%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.597ns = ( 8.403 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.656    -0.956    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X42Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.518    -0.438 r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           1.986     1.549    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X50Y63         LUT6 (Prop_lut6_I3_O)        0.124     1.673 r  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.505     2.177    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X51Y63         LUT3 (Prop_lut3_I2_O)        0.150     2.327 f  design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3/O
                         net (fo=8, routed)           0.493     2.820    design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3_n_0
    SLICE_X51Y62         LUT6 (Prop_lut6_I5_O)        0.326     3.146 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_3/O
                         net (fo=3, routed)           0.541     3.687    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_3_n_0
    SLICE_X50Y62         LUT5 (Prop_lut5_I0_O)        0.124     3.811 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[8]_i_1/O
                         net (fo=5, routed)           0.636     4.447    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[8]_i_1_n_0
    SLICE_X49Y61         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.477     8.403    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X49Y61         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[8]/C
                         clock pessimism              0.288     8.691    
                         clock uncertainty           -0.262     8.429    
    SLICE_X49Y61         FDRE (Setup_fdre_C_R)       -0.429     8.000    design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[8]
  -------------------------------------------------------------------
                         required time                          8.000    
                         arrival time                          -4.447    
  -------------------------------------------------------------------
                         slack                                  3.553    

Slack (MET) :             3.580ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/laddr1/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.539ns  (logic 1.118ns (20.183%)  route 4.421ns (79.817%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.656    -0.956    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X42Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.518    -0.438 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           1.986     1.549    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X50Y63         LUT6 (Prop_lut6_I3_O)        0.124     1.673 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.505     2.177    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X51Y63         LUT3 (Prop_lut3_I2_O)        0.150     2.327 r  design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3/O
                         net (fo=8, routed)           0.758     3.085    design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3_n_0
    SLICE_X48Y59         LUT2 (Prop_lut2_I0_O)        0.326     3.411 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[0]_i_1/O
                         net (fo=2, routed)           1.172     4.584    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[0]_i_1_n_0
    DSP48_X2Y20          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/disp/laddr1/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.573     8.499    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    DSP48_X2Y20          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/disp/laddr1/CLK
                         clock pessimism              0.288     8.788    
                         clock uncertainty           -0.262     8.526    
    DSP48_X2Y20          DSP48E1 (Setup_dsp48e1_CLK_A[0])
                                                     -0.362     8.164    design_1_i/custom_logic/inst/mqp_top/disp/laddr1
  -------------------------------------------------------------------
                         required time                          8.164    
                         arrival time                          -4.584    
  -------------------------------------------------------------------
                         slack                                  3.580    

Slack (MET) :             3.590ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.259ns  (logic 1.242ns (23.616%)  route 4.017ns (76.384%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.608ns = ( 8.392 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.656    -0.956    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X42Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.518    -0.438 r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           1.986     1.549    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X50Y63         LUT6 (Prop_lut6_I3_O)        0.124     1.673 r  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.505     2.177    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X51Y63         LUT3 (Prop_lut3_I2_O)        0.150     2.327 f  design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3/O
                         net (fo=8, routed)           0.493     2.820    design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3_n_0
    SLICE_X51Y62         LUT6 (Prop_lut6_I5_O)        0.326     3.146 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_3/O
                         net (fo=3, routed)           0.541     3.687    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[7]_i_3_n_0
    SLICE_X50Y62         LUT5 (Prop_lut5_I0_O)        0.124     3.811 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[8]_i_1/O
                         net (fo=5, routed)           0.492     4.304    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[8]_i_1_n_0
    SLICE_X50Y61         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.466     8.392    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X50Y61         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[6]/C
                         clock pessimism              0.288     8.680    
                         clock uncertainty           -0.262     8.418    
    SLICE_X50Y61         FDRE (Setup_fdre_C_R)       -0.524     7.894    design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[6]
  -------------------------------------------------------------------
                         required time                          7.894    
                         arrival time                          -4.304    
  -------------------------------------------------------------------
                         slack                                  3.590    

Slack (MET) :             3.608ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/laddr1/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.512ns  (logic 1.118ns (20.285%)  route 4.394ns (79.715%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.656    -0.956    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X42Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.518    -0.438 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           1.986     1.549    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X50Y63         LUT6 (Prop_lut6_I3_O)        0.124     1.673 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.505     2.177    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X51Y63         LUT3 (Prop_lut3_I2_O)        0.150     2.327 r  design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3/O
                         net (fo=8, routed)           0.761     3.089    design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3_n_0
    SLICE_X48Y59         LUT4 (Prop_lut4_I0_O)        0.326     3.415 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_1/O
                         net (fo=2, routed)           1.141     4.556    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_1_n_0
    DSP48_X2Y20          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/disp/laddr1/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.573     8.499    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    DSP48_X2Y20          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/disp/laddr1/CLK
                         clock pessimism              0.288     8.788    
                         clock uncertainty           -0.262     8.526    
    DSP48_X2Y20          DSP48E1 (Setup_dsp48e1_CLK_A[2])
                                                     -0.362     8.164    design_1_i/custom_logic/inst/mqp_top/disp/laddr1
  -------------------------------------------------------------------
                         required time                          8.164    
                         arrival time                          -4.556    
  -------------------------------------------------------------------
                         slack                                  3.608    

Slack (MET) :             3.647ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/laddr1/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.472ns  (logic 1.118ns (20.432%)  route 4.354ns (79.568%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.656    -0.956    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X42Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.518    -0.438 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           1.986     1.549    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X50Y63         LUT6 (Prop_lut6_I3_O)        0.124     1.673 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.505     2.177    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X51Y63         LUT3 (Prop_lut3_I2_O)        0.150     2.327 r  design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3/O
                         net (fo=8, routed)           0.758     3.086    design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3_n_0
    SLICE_X48Y59         LUT3 (Prop_lut3_I0_O)        0.326     3.412 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[1]_i_1/O
                         net (fo=2, routed)           1.105     4.516    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[1]_i_1_n_0
    DSP48_X2Y20          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/disp/laddr1/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.573     8.499    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    DSP48_X2Y20          DSP48E1                                      r  design_1_i/custom_logic/inst/mqp_top/disp/laddr1/CLK
                         clock pessimism              0.288     8.788    
                         clock uncertainty           -0.262     8.526    
    DSP48_X2Y20          DSP48E1 (Setup_dsp48e1_CLK_A[1])
                                                     -0.362     8.164    design_1_i/custom_logic/inst/mqp_top/disp/laddr1
  -------------------------------------------------------------------
                         required time                          8.164    
                         arrival time                          -4.516    
  -------------------------------------------------------------------
                         slack                                  3.647    

Slack (MET) :             3.691ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.720ns  (logic 1.262ns (22.065%)  route 4.458ns (77.935%))
  Logic Levels:           6  (LUT2=2 LUT6=4)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.600ns = ( 8.400 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.656    -0.956    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X42Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.518    -0.438 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           1.986     1.549    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X50Y63         LUT6 (Prop_lut6_I3_O)        0.124     1.673 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.505     2.177    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X51Y63         LUT2 (Prop_lut2_I1_O)        0.124     2.301 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4/O
                         net (fo=2, routed)           0.428     2.729    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4_n_0
    SLICE_X50Y64         LUT2 (Prop_lut2_I1_O)        0.124     2.853 f  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2/O
                         net (fo=10, routed)          0.621     3.474    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2_n_0
    SLICE_X50Y66         LUT6 (Prop_lut6_I0_O)        0.124     3.598 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3/O
                         net (fo=4, routed)           0.465     4.063    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_3_n_0
    SLICE_X50Y65         LUT6 (Prop_lut6_I0_O)        0.124     4.187 r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_3/O
                         net (fo=3, routed)           0.453     4.640    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_3_n_0
    SLICE_X49Y65         LUT6 (Prop_lut6_I4_O)        0.124     4.764 r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[0]_i_1/O
                         net (fo=1, routed)           0.000     4.764    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[0]_i_1_n_0
    SLICE_X49Y65         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.474     8.400    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X49Y65         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[0]/C
                         clock pessimism              0.288     8.688    
                         clock uncertainty           -0.262     8.426    
    SLICE_X49Y65         FDRE (Setup_fdre_C_D)        0.029     8.455    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.455    
                         arrival time                          -4.764    
  -------------------------------------------------------------------
                         slack                                  3.691    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.061ns  (logic 0.209ns (19.702%)  route 0.852ns (80.298%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.554    -0.625    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X42Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.784     0.324    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X50Y63         LUT6 (Prop_lut6_I3_O)        0.045     0.369 r  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.068     0.436    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X51Y63         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.817    -0.868    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X51Y63         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/C
                         clock pessimism              0.556    -0.312    
                         clock uncertainty            0.262    -0.050    
    SLICE_X51Y63         FDRE (Hold_fdre_C_D)         0.070     0.020    design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.020    
                         arrival time                           0.436    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.941ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.606ns  (logic 0.358ns (22.290%)  route 1.248ns (77.710%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.554    -0.625    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X42Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.461 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.784     0.324    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X50Y63         LUT6 (Prop_lut6_I3_O)        0.045     0.369 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.168     0.536    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X51Y63         LUT3 (Prop_lut3_I2_O)        0.042     0.578 r  design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3/O
                         net (fo=8, routed)           0.296     0.874    design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3_n_0
    SLICE_X51Y66         LUT6 (Prop_lut6_I3_O)        0.107     0.981 r  design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_1/O
                         net (fo=1, routed)           0.000     0.981    design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_1_n_0
    SLICE_X51Y66         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.815    -0.870    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X51Y66         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/pipe_reg[0]/C
                         clock pessimism              0.556    -0.314    
                         clock uncertainty            0.262    -0.052    
    SLICE_X51Y66         FDRE (Hold_fdre_C_D)         0.092     0.040    design_1_i/custom_logic/inst/mqp_top/disp/pipe_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.040    
                         arrival time                           0.981    
  -------------------------------------------------------------------
                         slack                                  0.941    

Slack (MET) :             1.004ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.673ns  (logic 0.344ns (20.561%)  route 1.329ns (79.439%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.554    -0.625    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X42Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.784     0.324    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X50Y63         LUT6 (Prop_lut6_I3_O)        0.045     0.369 r  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.168     0.536    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X51Y63         LUT2 (Prop_lut2_I1_O)        0.045     0.581 f  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4/O
                         net (fo=2, routed)           0.154     0.735    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4_n_0
    SLICE_X50Y64         LUT2 (Prop_lut2_I1_O)        0.045     0.780 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2/O
                         net (fo=10, routed)          0.224     1.003    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2_n_0
    SLICE_X49Y65         LUT6 (Prop_lut6_I3_O)        0.045     1.048 r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.048    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[0]_i_1_n_0
    SLICE_X49Y65         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.820    -0.865    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X49Y65         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[0]/C
                         clock pessimism              0.556    -0.309    
                         clock uncertainty            0.262    -0.047    
    SLICE_X49Y65         FDRE (Hold_fdre_C_D)         0.091     0.044    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.044    
                         arrival time                           1.048    
  -------------------------------------------------------------------
                         slack                                  1.004    

Slack (MET) :             1.056ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.726ns  (logic 0.344ns (19.930%)  route 1.382ns (80.070%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.554    -0.625    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X42Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.784     0.324    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X50Y63         LUT6 (Prop_lut6_I3_O)        0.045     0.369 r  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.168     0.536    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X51Y63         LUT2 (Prop_lut2_I1_O)        0.045     0.581 f  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4/O
                         net (fo=2, routed)           0.154     0.735    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4_n_0
    SLICE_X50Y64         LUT2 (Prop_lut2_I1_O)        0.045     0.780 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2/O
                         net (fo=10, routed)          0.277     1.056    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2_n_0
    SLICE_X49Y65         LUT6 (Prop_lut6_I2_O)        0.045     1.101 r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.101    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[1]_i_1_n_0
    SLICE_X49Y65         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.820    -0.865    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X49Y65         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[1]/C
                         clock pessimism              0.556    -0.309    
                         clock uncertainty            0.262    -0.047    
    SLICE_X49Y65         FDRE (Hold_fdre_C_D)         0.092     0.045    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.045    
                         arrival time                           1.101    
  -------------------------------------------------------------------
                         slack                                  1.056    

Slack (MET) :             1.125ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.778ns  (logic 0.358ns (20.134%)  route 1.420ns (79.866%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.554    -0.625    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X42Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.461 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.784     0.324    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X50Y63         LUT6 (Prop_lut6_I3_O)        0.045     0.369 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.168     0.536    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X51Y63         LUT3 (Prop_lut3_I2_O)        0.042     0.578 r  design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3/O
                         net (fo=8, routed)           0.340     0.918    design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3_n_0
    SLICE_X48Y59         LUT3 (Prop_lut3_I0_O)        0.107     1.025 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[1]_i_1/O
                         net (fo=2, routed)           0.128     1.153    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[1]_i_1_n_0
    SLICE_X47Y59         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.825    -0.860    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X47Y59         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[1]/C
                         clock pessimism              0.556    -0.304    
                         clock uncertainty            0.262    -0.042    
    SLICE_X47Y59         FDRE (Hold_fdre_C_D)         0.070     0.028    design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.028    
                         arrival time                           1.153    
  -------------------------------------------------------------------
                         slack                                  1.125    

Slack (MET) :             1.143ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.813ns  (logic 0.344ns (18.973%)  route 1.469ns (81.027%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.554    -0.625    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X42Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.784     0.324    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X50Y63         LUT6 (Prop_lut6_I3_O)        0.045     0.369 r  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.168     0.536    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X51Y63         LUT2 (Prop_lut2_I1_O)        0.045     0.581 f  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4/O
                         net (fo=2, routed)           0.154     0.735    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4_n_0
    SLICE_X50Y64         LUT2 (Prop_lut2_I1_O)        0.045     0.780 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2/O
                         net (fo=10, routed)          0.364     1.143    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2_n_0
    SLICE_X49Y65         LUT6 (Prop_lut6_I1_O)        0.045     1.188 r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.188    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt[2]_i_1_n_0
    SLICE_X49Y65         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.820    -0.865    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X49Y65         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[2]/C
                         clock pessimism              0.556    -0.309    
                         clock uncertainty            0.262    -0.047    
    SLICE_X49Y65         FDRE (Hold_fdre_C_D)         0.092     0.045    design_1_i/custom_logic/inst/mqp_top/disp/rdcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.045    
                         arrival time                           1.188    
  -------------------------------------------------------------------
                         slack                                  1.143    

Slack (MET) :             1.145ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.797ns  (logic 0.358ns (19.919%)  route 1.439ns (80.081%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.554    -0.625    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X42Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.461 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.784     0.324    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X50Y63         LUT6 (Prop_lut6_I3_O)        0.045     0.369 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.168     0.536    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X51Y63         LUT3 (Prop_lut3_I2_O)        0.042     0.578 r  design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3/O
                         net (fo=8, routed)           0.341     0.919    design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3_n_0
    SLICE_X48Y59         LUT2 (Prop_lut2_I0_O)        0.107     1.026 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[0]_i_1/O
                         net (fo=2, routed)           0.146     1.173    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[0]_i_1_n_0
    SLICE_X49Y59         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.825    -0.860    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X49Y59         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[0]/C
                         clock pessimism              0.556    -0.304    
                         clock uncertainty            0.262    -0.042    
    SLICE_X49Y59         FDRE (Hold_fdre_C_D)         0.070     0.028    design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.028    
                         arrival time                           1.173    
  -------------------------------------------------------------------
                         slack                                  1.145    

Slack (MET) :             1.175ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.879ns  (logic 0.402ns (21.393%)  route 1.477ns (78.607%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.554    -0.625    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X42Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.461 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.784     0.324    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X50Y63         LUT6 (Prop_lut6_I3_O)        0.045     0.369 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.168     0.536    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X51Y63         LUT3 (Prop_lut3_I2_O)        0.042     0.578 r  design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3/O
                         net (fo=8, routed)           0.285     0.863    design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3_n_0
    SLICE_X50Y66         LUT5 (Prop_lut5_I4_O)        0.107     0.970 f  design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_2/O
                         net (fo=3, routed)           0.240     1.210    design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_2_n_0
    SLICE_X50Y66         LUT5 (Prop_lut5_I2_O)        0.044     1.254 r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.254    design_1_i/custom_logic/inst/mqp_top/disp/ccnt[2]_i_1_n_0
    SLICE_X50Y66         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.815    -0.870    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X50Y66         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[2]/C
                         clock pessimism              0.556    -0.314    
                         clock uncertainty            0.262    -0.052    
    SLICE_X50Y66         FDRE (Hold_fdre_C_D)         0.131     0.079    design_1_i/custom_logic/inst/mqp_top/disp/ccnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.079    
                         arrival time                           1.254    
  -------------------------------------------------------------------
                         slack                                  1.175    

Slack (MET) :             1.180ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.847ns  (logic 0.344ns (18.622%)  route 1.503ns (81.378%))
  Logic Levels:           4  (LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.554    -0.625    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X42Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.784     0.324    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X50Y63         LUT6 (Prop_lut6_I3_O)        0.045     0.369 r  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.168     0.536    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X51Y63         LUT2 (Prop_lut2_I1_O)        0.045     0.581 f  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4/O
                         net (fo=2, routed)           0.154     0.735    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_4_n_0
    SLICE_X50Y64         LUT2 (Prop_lut2_I1_O)        0.045     0.780 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2/O
                         net (fo=10, routed)          0.398     1.178    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[2]_i_2_n_0
    SLICE_X43Y67         LUT3 (Prop_lut3_I0_O)        0.045     1.223 r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.223    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt[0]_i_1_n_0
    SLICE_X43Y67         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.818    -0.867    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X43Y67         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[0]/C
                         clock pessimism              0.556    -0.311    
                         clock uncertainty            0.262    -0.049    
    SLICE_X43Y67         FDRE (Hold_fdre_C_D)         0.092     0.043    design_1_i/custom_logic/inst/mqp_top/disp/cdcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           1.223    
  -------------------------------------------------------------------
                         slack                                  1.180    

Slack (MET) :             1.180ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.828ns  (logic 0.358ns (19.580%)  route 1.470ns (80.420%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.554    -0.625    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X42Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.461 f  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.784     0.324    design_1_i/custom_logic/inst/mqp_top/disp/buffer_ready
    SLICE_X50Y63         LUT6 (Prop_lut6_I3_O)        0.045     0.369 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state[0]_i_1/O
                         net (fo=3, routed)           0.168     0.536    design_1_i/custom_logic/inst/mqp_top/disp/next_state[0]
    SLICE_X51Y63         LUT3 (Prop_lut3_I2_O)        0.042     0.578 r  design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3/O
                         net (fo=8, routed)           0.341     0.919    design_1_i/custom_logic/inst/mqp_top/disp/pipe[0]_i_3_n_0
    SLICE_X48Y59         LUT4 (Prop_lut4_I0_O)        0.107     1.026 r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_1/O
                         net (fo=2, routed)           0.177     1.204    design_1_i/custom_logic/inst/mqp_top/disp/rcnt[2]_i_1_n_0
    SLICE_X47Y59         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.825    -0.860    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X47Y59         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[2]/C
                         clock pessimism              0.556    -0.304    
                         clock uncertainty            0.262    -0.042    
    SLICE_X47Y59         FDRE (Hold_fdre_C_D)         0.066     0.024    design_1_i/custom_logic/inst/mqp_top/disp/rcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.024    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  1.180    





---------------------------------------------------------------------------------------------------
From Clock:  clk_25M_clk_wiz_0_1
  To Clock:  clk_25M_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       20.905ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.905ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.490ns  (logic 7.281ns (39.378%)  route 11.209ns (60.622%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.268ns = ( 38.732 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.876    -0.736    design_1_i/custom_logic/clk_25M
    DSP48_X3Y22          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.779 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.781    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X3Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     6.299 r  design_1_i/custom_logic/p_1_out/P[13]
                         net (fo=61, routed)          4.237    10.536    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_init.ram/addrb[13]
    SLICE_X62Y91         LUT2 (Prop_lut2_I0_O)        0.124    10.660 f  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=12, routed)          6.031    16.691    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/p_1_out
    SLICE_X104Y118       LUT6 (Prop_lut6_I5_O)        0.124    16.815 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__9/O
                         net (fo=1, routed)           0.939    17.754    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/enb_array[11]
    RAMB36_X5Y25         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.805    38.732    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clkb
    RAMB36_X5Y25         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.208    
                         clock uncertainty           -0.106    39.102    
    RAMB36_X5Y25         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.659    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.659    
                         arrival time                         -17.754    
  -------------------------------------------------------------------
                         slack                                 20.905    

Slack (MET) :             21.359ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.912ns  (logic 7.281ns (40.649%)  route 10.631ns (59.351%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 38.608 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.876    -0.736    design_1_i/custom_logic/clk_25M
    DSP48_X3Y22          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.779 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.781    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X3Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     6.299 f  design_1_i/custom_logic/p_1_out/P[16]
                         net (fo=56, routed)          4.352    10.651    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/addrb[16]
    SLICE_X66Y97         LUT2 (Prop_lut2_I1_O)        0.124    10.775 f  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__1/O
                         net (fo=21, routed)          5.738    16.513    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_init.ram/p_1_out
    SLICE_X38Y132        LUT6 (Prop_lut6_I0_O)        0.124    16.637 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__49/O
                         net (fo=1, routed)           0.539    17.176    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_init.ram/enb_array[69]
    RAMB36_X2Y26         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.681    38.608    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_init.ram/clkb
    RAMB36_X2Y26         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.084    
                         clock uncertainty           -0.106    38.978    
    RAMB36_X2Y26         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.535    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.535    
                         arrival time                         -17.176    
  -------------------------------------------------------------------
                         slack                                 21.359    

Slack (MET) :             21.380ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.853ns  (logic 7.281ns (40.783%)  route 10.572ns (59.217%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 38.584 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.876    -0.736    design_1_i/custom_logic/clk_25M
    DSP48_X3Y22          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.779 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.781    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X3Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     6.299 f  design_1_i/custom_logic/p_1_out/P[14]
                         net (fo=60, routed)          5.572    11.871    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/addrb[14]
    SLICE_X66Y92         LUT2 (Prop_lut2_I1_O)        0.124    11.995 f  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__18/O
                         net (fo=14, routed)          4.373    16.369    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/p_1_out
    SLICE_X104Y45        LUT6 (Prop_lut6_I2_O)        0.124    16.493 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__53/O
                         net (fo=1, routed)           0.625    17.117    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/enb_array[25]
    RAMB36_X5Y8          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.658    38.584    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/clkb
    RAMB36_X5Y8          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    39.046    
                         clock uncertainty           -0.106    38.940    
    RAMB36_X5Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.497    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.497    
                         arrival time                         -17.117    
  -------------------------------------------------------------------
                         slack                                 21.380    

Slack (MET) :             21.673ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.737ns  (logic 7.281ns (41.051%)  route 10.456ns (58.949%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 38.747 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.876    -0.736    design_1_i/custom_logic/clk_25M
    DSP48_X3Y22          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.779 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.781    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X3Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     6.299 f  design_1_i/custom_logic/p_1_out/P[16]
                         net (fo=56, routed)          4.352    10.651    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/addrb[16]
    SLICE_X66Y97         LUT2 (Prop_lut2_I1_O)        0.124    10.775 f  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__1/O
                         net (fo=21, routed)          5.516    16.292    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/p_1_out
    SLICE_X106Y112       LUT6 (Prop_lut6_I0_O)        0.124    16.416 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__1/O
                         net (fo=1, routed)           0.585    17.000    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/enb_array[6]
    RAMB36_X5Y22         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.820    38.747    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clkb
    RAMB36_X5Y22         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.223    
                         clock uncertainty           -0.106    39.117    
    RAMB36_X5Y22         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.674    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.674    
                         arrival time                         -17.000    
  -------------------------------------------------------------------
                         slack                                 21.673    

Slack (MET) :             21.755ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.657ns  (logic 7.281ns (41.236%)  route 10.376ns (58.764%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 38.749 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.876    -0.736    design_1_i/custom_logic/clk_25M
    DSP48_X3Y22          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.779 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.781    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X3Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     6.299 f  design_1_i/custom_logic/p_1_out/P[16]
                         net (fo=56, routed)          4.352    10.651    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/addrb[16]
    SLICE_X66Y97         LUT2 (Prop_lut2_I1_O)        0.124    10.775 f  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__1/O
                         net (fo=21, routed)          5.437    16.212    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/p_1_out
    SLICE_X106Y107       LUT6 (Prop_lut6_I0_O)        0.124    16.336 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__0/O
                         net (fo=1, routed)           0.585    16.921    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/enb_array[2]
    RAMB36_X5Y21         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.822    38.749    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB36_X5Y21         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.225    
                         clock uncertainty           -0.106    39.119    
    RAMB36_X5Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.676    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.676    
                         arrival time                         -16.921    
  -------------------------------------------------------------------
                         slack                                 21.755    

Slack (MET) :             21.764ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.627ns  (logic 7.281ns (41.306%)  route 10.346ns (58.694%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.272ns = ( 38.728 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.876    -0.736    design_1_i/custom_logic/clk_25M
    DSP48_X3Y22          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.779 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.781    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X3Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     6.299 r  design_1_i/custom_logic/p_1_out/P[13]
                         net (fo=61, routed)          4.237    10.536    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_init.ram/addrb[13]
    SLICE_X62Y91         LUT2 (Prop_lut2_I0_O)        0.124    10.660 f  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=12, routed)          5.001    15.661    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/p_1_out
    SLICE_X90Y118        LUT6 (Prop_lut6_I3_O)        0.124    15.785 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__23/O
                         net (fo=1, routed)           1.106    16.891    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/enb_array[15]
    RAMB36_X4Y25         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.801    38.728    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clkb
    RAMB36_X4Y25         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.204    
                         clock uncertainty           -0.106    39.098    
    RAMB36_X4Y25         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.655    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.655    
                         arrival time                         -16.891    
  -------------------------------------------------------------------
                         slack                                 21.764    

Slack (MET) :             21.820ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.406ns  (logic 7.281ns (41.831%)  route 10.125ns (58.169%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 38.577 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.876    -0.736    design_1_i/custom_logic/clk_25M
    DSP48_X3Y22          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.779 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.781    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X3Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     6.299 f  design_1_i/custom_logic/p_1_out/P[14]
                         net (fo=60, routed)          5.572    11.871    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/addrb[14]
    SLICE_X66Y92         LUT2 (Prop_lut2_I1_O)        0.124    11.995 f  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__18/O
                         net (fo=14, routed)          3.853    15.848    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/p_1_out
    SLICE_X90Y45         LUT6 (Prop_lut6_I2_O)        0.124    15.972 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__28/O
                         net (fo=1, routed)           0.698    16.670    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/enb_array[24]
    RAMB36_X4Y7          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.651    38.577    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/clkb
    RAMB36_X4Y7          RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    39.039    
                         clock uncertainty           -0.106    38.933    
    RAMB36_X4Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.490    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.490    
                         arrival time                         -16.670    
  -------------------------------------------------------------------
                         slack                                 21.820    

Slack (MET) :             21.932ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.469ns  (logic 7.281ns (41.680%)  route 10.188ns (58.320%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 38.738 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.876    -0.736    design_1_i/custom_logic/clk_25M
    DSP48_X3Y22          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.779 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.781    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X3Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     6.299 f  design_1_i/custom_logic/p_1_out/P[16]
                         net (fo=56, routed)          4.352    10.651    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/addrb[16]
    SLICE_X66Y97         LUT2 (Prop_lut2_I1_O)        0.124    10.775 f  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__1/O
                         net (fo=21, routed)          5.249    16.024    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/p_1_out
    SLICE_X106Y122       LUT6 (Prop_lut6_I0_O)        0.124    16.148 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2/O
                         net (fo=1, routed)           0.585    16.733    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/enb_array[14]
    RAMB36_X5Y24         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.811    38.738    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clkb
    RAMB36_X5Y24         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.214    
                         clock uncertainty           -0.106    39.108    
    RAMB36_X5Y24         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.665    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.665    
                         arrival time                         -16.733    
  -------------------------------------------------------------------
                         slack                                 21.932    

Slack (MET) :             21.961ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.373ns  (logic 7.281ns (41.909%)  route 10.092ns (58.091%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 38.571 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.876    -0.736    design_1_i/custom_logic/clk_25M
    DSP48_X3Y22          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.779 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.781    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X3Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     6.299 f  design_1_i/custom_logic/p_1_out/P[18]
                         net (fo=46, routed)          4.437    10.736    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/addrb[18]
    SLICE_X62Y88         LUT2 (Prop_lut2_I0_O)        0.124    10.860 f  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__0/O
                         net (fo=15, routed)          5.160    16.020    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/p_1_out
    SLICE_X90Y54         LUT6 (Prop_lut6_I1_O)        0.124    16.144 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__32/O
                         net (fo=1, routed)           0.493    16.637    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/enb_array[23]
    RAMB36_X4Y10         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.645    38.571    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/clkb
    RAMB36_X4Y10         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.576    39.148    
                         clock uncertainty           -0.106    39.041    
    RAMB36_X4Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.598    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.598    
                         arrival time                         -16.637    
  -------------------------------------------------------------------
                         slack                                 21.961    

Slack (MET) :             21.999ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/p_0_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.278ns  (logic 7.281ns (42.140%)  route 9.997ns (57.860%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 38.614 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.876    -0.736    design_1_i/custom_logic/clk_25M
    DSP48_X3Y22          DSP48E1                                      r  design_1_i/custom_logic/p_0_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      5.515     4.779 r  design_1_i/custom_logic/p_0_out/PCOUT[47]
                         net (fo=1, routed)           0.002     4.781    design_1_i/custom_logic/p_0_out_n_106
    DSP48_X3Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     6.299 f  design_1_i/custom_logic/p_1_out/P[16]
                         net (fo=56, routed)          4.352    10.651    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/addrb[16]
    SLICE_X66Y97         LUT2 (Prop_lut2_I1_O)        0.124    10.775 f  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__1/O
                         net (fo=21, routed)          5.104    15.879    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_init.ram/p_1_out
    SLICE_X38Y137        LUT6 (Prop_lut6_I0_O)        0.124    16.003 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__43/O
                         net (fo=1, routed)           0.539    16.542    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_init.ram/enb_array[68]
    RAMB36_X2Y27         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         1.687    38.614    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_init.ram/clkb
    RAMB36_X2Y27         RAMB36E1                                     r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.090    
                         clock uncertainty           -0.106    38.984    
    RAMB36_X2Y27         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.541    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.541    
                         arrival time                         -16.542    
  -------------------------------------------------------------------
                         slack                                 21.999    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.577    -0.602    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X58Y88         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y88         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.116    -0.321    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X59Y88         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.847    -0.838    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X59Y88         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.249    -0.589    
                         clock uncertainty            0.106    -0.482    
    SLICE_X59Y88         FDRE (Hold_fdre_C_D)         0.070    -0.412    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.577    -0.602    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X58Y88         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y88         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.116    -0.321    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X59Y88         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.847    -0.838    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X59Y88         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.249    -0.589    
                         clock uncertainty            0.106    -0.482    
    SLICE_X59Y88         FDRE (Hold_fdre_C_D)         0.066    -0.416    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.577    -0.602    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X58Y88         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y88         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=1, routed)           0.112    -0.326    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X58Y88         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.847    -0.838    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X58Y88         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.236    -0.602    
                         clock uncertainty            0.106    -0.495    
    SLICE_X58Y88         FDRE (Hold_fdre_C_D)         0.059    -0.436    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.106%)  route 0.128ns (43.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.577    -0.602    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X66Y85         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/Q
                         net (fo=11, routed)          0.128    -0.309    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[5]
    SLICE_X66Y85         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.845    -0.840    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X66Y85         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
                         clock pessimism              0.238    -0.602    
                         clock uncertainty            0.106    -0.495    
    SLICE_X66Y85         FDRE (Hold_fdre_C_D)         0.052    -0.443    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/VS_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.308%)  route 0.191ns (50.692%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.580    -0.599    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X65Y58         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/vcounter_reg[10]/Q
                         net (fo=7, routed)           0.191    -0.266    design_1_i/custom_logic/inst/mqp_top/vga_controller/vcount[10]
    SLICE_X67Y58         LUT6 (Prop_lut6_I4_O)        0.045    -0.221 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/VS_i_1/O
                         net (fo=1, routed)           0.000    -0.221    design_1_i/custom_logic/inst/mqp_top/vga_controller/VS_i_1_n_0
    SLICE_X67Y58         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/VS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.849    -0.836    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X67Y58         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/VS_reg/C
                         clock pessimism              0.253    -0.583    
                         clock uncertainty            0.106    -0.476    
    SLICE_X67Y58         FDRE (Hold_fdre_C_D)         0.091    -0.385    design_1_i/custom_logic/inst/mqp_top/vga_controller/VS_reg
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.580    -0.599    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X67Y57         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.458 f  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[0]/Q
                         net (fo=10, routed)          0.180    -0.277    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[0]
    SLICE_X67Y57         LUT1 (Prop_lut1_I0_O)        0.045    -0.232 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/p_1_out_i_12/O
                         net (fo=2, routed)           0.000    -0.232    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]_0[0]
    SLICE_X67Y57         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.849    -0.836    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X67Y57         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[0]/C
                         clock pessimism              0.237    -0.599    
                         clock uncertainty            0.106    -0.492    
    SLICE_X67Y57         FDRE (Hold_fdre_C_D)         0.091    -0.401    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/blank_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.209ns (51.245%)  route 0.199ns (48.755%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.580    -0.599    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X62Y57         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y57         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]/Q
                         net (fo=8, routed)           0.199    -0.236    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[10]
    SLICE_X64Y58         LUT6 (Prop_lut6_I1_O)        0.045    -0.191 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/blank_i_1/O
                         net (fo=1, routed)           0.000    -0.191    design_1_i/custom_logic/inst/mqp_top/vga_controller/blank_i_1_n_0
    SLICE_X64Y58         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/blank_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.849    -0.836    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X64Y58         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/blank_reg/C
                         clock pessimism              0.272    -0.564    
                         clock uncertainty            0.106    -0.457    
    SLICE_X64Y58         FDRE (Hold_fdre_C_D)         0.091    -0.366    design_1_i/custom_logic/inst/mqp_top/vga_controller/blank_reg
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.186ns (46.674%)  route 0.213ns (53.326%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.580    -0.599    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X67Y57         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[0]/Q
                         net (fo=10, routed)          0.213    -0.245    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[0]
    SLICE_X65Y57         LUT3 (Prop_lut3_I2_O)        0.045    -0.200 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/p_1_out_i_10/O
                         net (fo=2, routed)           0.000    -0.200    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]_0[2]
    SLICE_X65Y57         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.849    -0.836    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X65Y57         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[2]/C
                         clock pessimism              0.253    -0.583    
                         clock uncertainty            0.106    -0.476    
    SLICE_X65Y57         FDRE (Hold_fdre_C_D)         0.091    -0.385    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.186ns (44.865%)  route 0.229ns (55.135%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.580    -0.599    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X63Y57         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[4]/Q
                         net (fo=12, routed)          0.101    -0.357    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcount[4]
    SLICE_X62Y57         LUT4 (Prop_lut4_I1_O)        0.045    -0.312 r  design_1_i/custom_logic/inst/mqp_top/vga_controller/p_1_out_i_6/O
                         net (fo=2, routed)           0.128    -0.184    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[10]_0[6]
    SLICE_X62Y57         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.849    -0.836    design_1_i/custom_logic/inst/mqp_top/vga_controller/clk_25M
    SLICE_X62Y57         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[6]/C
                         clock pessimism              0.250    -0.586    
                         clock uncertainty            0.106    -0.479    
    SLICE_X62Y57         FDRE (Hold_fdre_C_D)         0.052    -0.427    design_1_i/custom_logic/inst/mqp_top/vga_controller/hcounter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.164ns (39.963%)  route 0.246ns (60.037%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.579    -0.600    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X66Y88         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y88         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=11, routed)          0.246    -0.189    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[3]
    SLICE_X66Y88         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout2_buf/O
                         net (fo=116, routed)         0.848    -0.837    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X66Y88         FDRE                                         r  design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism              0.237    -0.600    
                         clock uncertainty            0.106    -0.493    
    SLICE_X66Y88         FDRE (Hold_fdre_C_D)         0.059    -0.434    design_1_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.245    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0_1
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       39.564ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             39.564ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0 rise@41.667ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.802ns  (logic 0.642ns (35.630%)  route 1.160ns (64.370%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 40.280 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.866    -0.746    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y59        FDRE (Prop_fdre_C_Q)         0.518    -0.228 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/Q
                         net (fo=5, routed)           0.818     0.591    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[1]
    SLICE_X112Y59        LUT5 (Prop_lut5_I4_O)        0.124     0.715 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.341     1.056    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X112Y60        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.687    40.280    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y60        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                         clock pessimism              0.616    40.896    
                         clock uncertainty           -0.107    40.789    
    SLICE_X112Y60        FDRE (Setup_fdre_C_CE)      -0.169    40.620    design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]
  -------------------------------------------------------------------
                         required time                         40.620    
                         arrival time                          -1.056    
  -------------------------------------------------------------------
                         slack                                 39.564    

Slack (MET) :             39.688ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0 rise@41.667ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.678ns  (logic 0.642ns (38.260%)  route 1.036ns (61.740%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 40.280 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.866    -0.746    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y60        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y60        FDRE (Prop_fdre_C_Q)         0.518    -0.228 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/Q
                         net (fo=6, routed)           0.834     0.607    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[0]
    SLICE_X112Y59        LUT5 (Prop_lut5_I2_O)        0.124     0.731 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.202     0.932    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.687    40.280    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                         clock pessimism              0.616    40.896    
                         clock uncertainty           -0.107    40.789    
    SLICE_X112Y59        FDRE (Setup_fdre_C_CE)      -0.169    40.620    design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]
  -------------------------------------------------------------------
                         required time                         40.620    
                         arrival time                          -0.932    
  -------------------------------------------------------------------
                         slack                                 39.688    

Slack (MET) :             39.688ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0 rise@41.667ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.678ns  (logic 0.642ns (38.260%)  route 1.036ns (61.740%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 40.280 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.866    -0.746    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y60        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y60        FDRE (Prop_fdre_C_Q)         0.518    -0.228 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/Q
                         net (fo=6, routed)           0.834     0.607    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[0]
    SLICE_X112Y59        LUT5 (Prop_lut5_I2_O)        0.124     0.731 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.202     0.932    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.687    40.280    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
                         clock pessimism              0.616    40.896    
                         clock uncertainty           -0.107    40.789    
    SLICE_X112Y59        FDRE (Setup_fdre_C_CE)      -0.169    40.620    design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]
  -------------------------------------------------------------------
                         required time                         40.620    
                         arrival time                          -0.932    
  -------------------------------------------------------------------
                         slack                                 39.688    

Slack (MET) :             39.688ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0 rise@41.667ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.678ns  (logic 0.642ns (38.260%)  route 1.036ns (61.740%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 40.280 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.866    -0.746    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y60        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y60        FDRE (Prop_fdre_C_Q)         0.518    -0.228 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/Q
                         net (fo=6, routed)           0.834     0.607    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[0]
    SLICE_X112Y59        LUT5 (Prop_lut5_I2_O)        0.124     0.731 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.202     0.932    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.687    40.280    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
                         clock pessimism              0.616    40.896    
                         clock uncertainty           -0.107    40.789    
    SLICE_X112Y59        FDRE (Setup_fdre_C_CE)      -0.169    40.620    design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]
  -------------------------------------------------------------------
                         required time                         40.620    
                         arrival time                          -0.932    
  -------------------------------------------------------------------
                         slack                                 39.688    

Slack (MET) :             39.688ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0 rise@41.667ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.678ns  (logic 0.642ns (38.260%)  route 1.036ns (61.740%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 40.280 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.866    -0.746    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y60        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y60        FDRE (Prop_fdre_C_Q)         0.518    -0.228 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/Q
                         net (fo=6, routed)           0.834     0.607    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[0]
    SLICE_X112Y59        LUT5 (Prop_lut5_I2_O)        0.124     0.731 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.202     0.932    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.687    40.280    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                         clock pessimism              0.616    40.896    
                         clock uncertainty           -0.107    40.789    
    SLICE_X112Y59        FDRE (Setup_fdre_C_CE)      -0.169    40.620    design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]
  -------------------------------------------------------------------
                         required time                         40.620    
                         arrival time                          -0.932    
  -------------------------------------------------------------------
                         slack                                 39.688    

Slack (MET) :             40.167ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0 rise@41.667ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.510ns  (logic 0.807ns (53.433%)  route 0.703ns (46.567%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 40.280 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.866    -0.746    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y59        FDRE (Prop_fdre_C_Q)         0.478    -0.268 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/Q
                         net (fo=3, routed)           0.703     0.436    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[4]
    SLICE_X112Y59        LUT5 (Prop_lut5_I4_O)        0.329     0.765 r  design_1_i/custom_logic/inst/mqp_top/init_count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.765    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[4]
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.687    40.280    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                         clock pessimism              0.641    40.921    
                         clock uncertainty           -0.107    40.814    
    SLICE_X112Y59        FDRE (Setup_fdre_C_D)        0.118    40.932    design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]
  -------------------------------------------------------------------
                         required time                         40.932    
                         arrival time                          -0.765    
  -------------------------------------------------------------------
                         slack                                 40.167    

Slack (MET) :             40.335ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0 rise@41.667ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.306ns  (logic 0.642ns (49.158%)  route 0.664ns (50.842%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 40.280 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.866    -0.746    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y59        FDRE (Prop_fdre_C_Q)         0.518    -0.228 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/Q
                         net (fo=4, routed)           0.664     0.436    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[3]
    SLICE_X112Y59        LUT4 (Prop_lut4_I3_O)        0.124     0.560 r  design_1_i/custom_logic/inst/mqp_top/init_count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.560    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[3]
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.687    40.280    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
                         clock pessimism              0.641    40.921    
                         clock uncertainty           -0.107    40.814    
    SLICE_X112Y59        FDRE (Setup_fdre_C_D)        0.081    40.895    design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]
  -------------------------------------------------------------------
                         required time                         40.895    
                         arrival time                          -0.560    
  -------------------------------------------------------------------
                         slack                                 40.335    

Slack (MET) :             40.343ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0 rise@41.667ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.268ns  (logic 0.642ns (50.613%)  route 0.626ns (49.387%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 40.280 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.866    -0.746    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y60        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y60        FDRE (Prop_fdre_C_Q)         0.518    -0.228 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/Q
                         net (fo=6, routed)           0.626     0.399    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[0]
    SLICE_X112Y59        LUT2 (Prop_lut2_I0_O)        0.124     0.523 r  design_1_i/custom_logic/inst/mqp_top/init_count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.523    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[1]
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.687    40.280    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                         clock pessimism              0.616    40.896    
                         clock uncertainty           -0.107    40.789    
    SLICE_X112Y59        FDRE (Setup_fdre_C_D)        0.077    40.866    design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]
  -------------------------------------------------------------------
                         required time                         40.866    
                         arrival time                          -0.523    
  -------------------------------------------------------------------
                         slack                                 40.343    

Slack (MET) :             40.358ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0 rise@41.667ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.294ns  (logic 0.668ns (51.605%)  route 0.626ns (48.395%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 40.280 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.866    -0.746    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y60        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y60        FDRE (Prop_fdre_C_Q)         0.518    -0.228 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/Q
                         net (fo=6, routed)           0.626     0.399    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[0]
    SLICE_X112Y59        LUT3 (Prop_lut3_I0_O)        0.150     0.549 r  design_1_i/custom_logic/inst/mqp_top/init_count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.549    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[2]
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.687    40.280    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
                         clock pessimism              0.616    40.896    
                         clock uncertainty           -0.107    40.789    
    SLICE_X112Y59        FDRE (Setup_fdre_C_D)        0.118    40.907    design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]
  -------------------------------------------------------------------
                         required time                         40.907    
                         arrival time                          -0.549    
  -------------------------------------------------------------------
                         slack                                 40.358    

Slack (MET) :             40.449ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out3_clk_wiz_0 rise@41.667ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.187ns  (logic 0.642ns (54.069%)  route 0.545ns (45.931%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 40.280 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.866    -0.746    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y60        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y60        FDRE (Prop_fdre_C_Q)         0.518    -0.228 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/Q
                         net (fo=6, routed)           0.545     0.318    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[0]
    SLICE_X112Y60        LUT1 (Prop_lut1_I0_O)        0.124     0.442 r  design_1_i/custom_logic/inst/mqp_top/init_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.442    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[0]
    SLICE_X112Y60        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  fpga_clk (IN)
                         net (fo=0)                   0.000    41.667    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           1.687    40.280    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y60        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                         clock pessimism              0.641    40.921    
                         clock uncertainty           -0.107    40.814    
    SLICE_X112Y60        FDRE (Setup_fdre_C_D)        0.077    40.891    design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]
  -------------------------------------------------------------------
                         required time                         40.891    
                         arrival time                          -0.442    
  -------------------------------------------------------------------
                         slack                                 40.449    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.637    -0.542    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y59        FDRE (Prop_fdre_C_Q)         0.164    -0.378 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/Q
                         net (fo=5, routed)           0.186    -0.191    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[1]
    SLICE_X112Y59        LUT3 (Prop_lut3_I1_O)        0.043    -0.148 r  design_1_i/custom_logic/inst/mqp_top/init_count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.148    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[2]
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.909    -0.776    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
                         clock pessimism              0.234    -0.542    
                         clock uncertainty            0.107    -0.434    
    SLICE_X112Y59        FDRE (Hold_fdre_C_D)         0.131    -0.303    design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.637    -0.542    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y59        FDRE (Prop_fdre_C_Q)         0.164    -0.378 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/Q
                         net (fo=5, routed)           0.186    -0.191    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[1]
    SLICE_X112Y59        LUT5 (Prop_lut5_I2_O)        0.043    -0.148 r  design_1_i/custom_logic/inst/mqp_top/init_count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.148    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[4]
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.909    -0.776    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                         clock pessimism              0.234    -0.542    
                         clock uncertainty            0.107    -0.434    
    SLICE_X112Y59        FDRE (Hold_fdre_C_D)         0.131    -0.303    design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.637    -0.542    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y59        FDRE (Prop_fdre_C_Q)         0.164    -0.378 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/Q
                         net (fo=5, routed)           0.186    -0.191    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[1]
    SLICE_X112Y59        LUT4 (Prop_lut4_I0_O)        0.045    -0.146 r  design_1_i/custom_logic/inst/mqp_top/init_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.146    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[3]
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.909    -0.776    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
                         clock pessimism              0.234    -0.542    
                         clock uncertainty            0.107    -0.434    
    SLICE_X112Y59        FDRE (Hold_fdre_C_D)         0.121    -0.313    design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.637    -0.542    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y59        FDRE (Prop_fdre_C_Q)         0.164    -0.378 r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/Q
                         net (fo=5, routed)           0.186    -0.191    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[1]
    SLICE_X112Y59        LUT2 (Prop_lut2_I1_O)        0.045    -0.146 r  design_1_i/custom_logic/inst/mqp_top/init_count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.146    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[1]
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.909    -0.776    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                         clock pessimism              0.234    -0.542    
                         clock uncertainty            0.107    -0.434    
    SLICE_X112Y59        FDRE (Hold_fdre_C_D)         0.120    -0.314    design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.728%)  route 0.187ns (47.272%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y60        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y60        FDRE (Prop_fdre_C_Q)         0.164    -0.379 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/Q
                         net (fo=6, routed)           0.187    -0.191    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[0]
    SLICE_X112Y60        LUT1 (Prop_lut1_I0_O)        0.045    -0.146 r  design_1_i/custom_logic/inst/mqp_top/init_count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.146    design_1_i/custom_logic/inst/mqp_top/p_0_in__1[0]
    SLICE_X112Y60        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y60        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                         clock pessimism              0.234    -0.543    
                         clock uncertainty            0.107    -0.435    
    SLICE_X112Y60        FDRE (Hold_fdre_C_D)         0.120    -0.315    design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.247ns (56.535%)  route 0.190ns (43.465%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.637    -0.542    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y59        FDRE (Prop_fdre_C_Q)         0.148    -0.394 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/Q
                         net (fo=3, routed)           0.122    -0.271    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[4]
    SLICE_X112Y59        LUT5 (Prop_lut5_I1_O)        0.099    -0.172 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.068    -0.105    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.909    -0.776    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]/C
                         clock pessimism              0.234    -0.542    
                         clock uncertainty            0.107    -0.434    
    SLICE_X112Y59        FDRE (Hold_fdre_C_CE)       -0.016    -0.450    design_1_i/custom_logic/inst/mqp_top/init_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.105    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.247ns (56.535%)  route 0.190ns (43.465%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.637    -0.542    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y59        FDRE (Prop_fdre_C_Q)         0.148    -0.394 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/Q
                         net (fo=3, routed)           0.122    -0.271    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[4]
    SLICE_X112Y59        LUT5 (Prop_lut5_I1_O)        0.099    -0.172 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.068    -0.105    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.909    -0.776    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]/C
                         clock pessimism              0.234    -0.542    
                         clock uncertainty            0.107    -0.434    
    SLICE_X112Y59        FDRE (Hold_fdre_C_CE)       -0.016    -0.450    design_1_i/custom_logic/inst/mqp_top/init_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.105    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.247ns (56.535%)  route 0.190ns (43.465%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.637    -0.542    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y59        FDRE (Prop_fdre_C_Q)         0.148    -0.394 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/Q
                         net (fo=3, routed)           0.122    -0.271    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[4]
    SLICE_X112Y59        LUT5 (Prop_lut5_I1_O)        0.099    -0.172 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.068    -0.105    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.909    -0.776    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]/C
                         clock pessimism              0.234    -0.542    
                         clock uncertainty            0.107    -0.434    
    SLICE_X112Y59        FDRE (Hold_fdre_C_CE)       -0.016    -0.450    design_1_i/custom_logic/inst/mqp_top/init_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.105    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.247ns (56.535%)  route 0.190ns (43.465%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.637    -0.542    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y59        FDRE (Prop_fdre_C_Q)         0.148    -0.394 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/Q
                         net (fo=3, routed)           0.122    -0.271    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[4]
    SLICE_X112Y59        LUT5 (Prop_lut5_I1_O)        0.099    -0.172 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.068    -0.105    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.909    -0.776    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                         clock pessimism              0.234    -0.542    
                         clock uncertainty            0.107    -0.434    
    SLICE_X112Y59        FDRE (Hold_fdre_C_CE)       -0.016    -0.450    design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.105    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.247ns (50.227%)  route 0.245ns (49.773%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.637    -0.542    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y59        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y59        FDRE (Prop_fdre_C_Q)         0.148    -0.394 f  design_1_i/custom_logic/inst/mqp_top/init_count_reg[4]/Q
                         net (fo=3, routed)           0.122    -0.271    design_1_i/custom_logic/inst/mqp_top/init_count_reg__0[4]
    SLICE_X112Y59        LUT5 (Prop_lut5_I1_O)        0.099    -0.172 r  design_1_i/custom_logic/inst/mqp_top/init_count0/O
                         net (fo=5, routed)           0.122    -0.050    design_1_i/custom_logic/inst/mqp_top/sel
    SLICE_X112Y60        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    design_1_i/custom_logic/inst/mqp_top/cam_sysclk
    SLICE_X112Y60        FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]/C
                         clock pessimism              0.250    -0.527    
                         clock uncertainty            0.107    -0.419    
    SLICE_X112Y60        FDRE (Hold_fdre_C_CE)       -0.016    -0.435    design_1_i/custom_logic/inst/mqp_top/init_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  0.386    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100M_clk_wiz_0_1
  To Clock:  clk_out4_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.793ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.661ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.793ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@200.000ns - clk_100M_clk_wiz_0_1 rise@190.000ns)
  Data Path Delay:        3.577ns  (logic 0.642ns (17.949%)  route 2.935ns (82.051%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.588ns = ( 198.412 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.903ns = ( 189.097 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                    190.000   190.000 r  
    Y9                                                0.000   190.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   190.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   191.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   192.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343   185.432 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855   187.287    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   187.388 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.709   189.097    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X54Y63         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y63         FDRE (Prop_fdre_C_Q)         0.518   189.615 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[2]/Q
                         net (fo=47, routed)          2.935   192.550    design_1_i/custom_logic/inst/mqp_top/disp/Q[2]
    SLICE_X40Y33         LUT6 (Prop_lut6_I0_O)        0.124   192.674 r  design_1_i/custom_logic/inst/mqp_top/disp/trigger_i_1/O
                         net (fo=1, routed)           0.000   192.674    design_1_i/custom_logic/inst/mqp_top/camctl/current_state_reg[2]
    SLICE_X40Y33         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.485   198.412    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X40Y33         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/C
                         clock pessimism              0.288   198.700    
                         clock uncertainty           -0.262   198.438    
    SLICE_X40Y33         FDRE (Setup_fdre_C_D)        0.029   198.467    design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg
  -------------------------------------------------------------------
                         required time                        198.467    
                         arrival time                        -192.674    
  -------------------------------------------------------------------
                         slack                                  5.793    

Slack (MET) :             6.053ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@200.000ns - clk_100M_clk_wiz_0_1 rise@190.000ns)
  Data Path Delay:        3.437ns  (logic 0.580ns (16.878%)  route 2.857ns (83.122%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.588ns = ( 198.412 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.975ns = ( 189.025 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                    190.000   190.000 r  
    Y9                                                0.000   190.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   190.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   191.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   192.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343   185.432 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855   187.287    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   187.388 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.637   189.025    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X51Y63         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y63         FDRE (Prop_fdre_C_Q)         0.456   189.481 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/Q
                         net (fo=57, routed)          2.857   192.338    design_1_i/custom_logic/inst/mqp_top/camctl/current_state_reg[2]_0[0]
    SLICE_X42Y33         LUT6 (Prop_lut6_I4_O)        0.124   192.462 r  design_1_i/custom_logic/inst/mqp_top/camctl/state[0]_i_1/O
                         net (fo=1, routed)           0.000   192.462    design_1_i/custom_logic/inst/mqp_top/camctl/next_state[0]
    SLICE_X42Y33         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.485   198.412    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X42Y33         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/C
                         clock pessimism              0.288   198.700    
                         clock uncertainty           -0.262   198.438    
    SLICE_X42Y33         FDRE (Setup_fdre_C_D)        0.077   198.515    design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]
  -------------------------------------------------------------------
                         required time                        198.515    
                         arrival time                        -192.462    
  -------------------------------------------------------------------
                         slack                                  6.053    

Slack (MET) :             6.067ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@200.000ns - clk_100M_clk_wiz_0_1 rise@190.000ns)
  Data Path Delay:        3.427ns  (logic 0.580ns (16.927%)  route 2.847ns (83.073%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.588ns = ( 198.412 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.975ns = ( 189.025 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                    190.000   190.000 r  
    Y9                                                0.000   190.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   190.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   191.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   192.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343   185.432 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855   187.287    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   187.388 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.637   189.025    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X51Y63         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y63         FDRE (Prop_fdre_C_Q)         0.456   189.481 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/Q
                         net (fo=57, routed)          2.847   192.328    design_1_i/custom_logic/inst/mqp_top/camctl/current_state_reg[2]_0[0]
    SLICE_X42Y33         LUT6 (Prop_lut6_I4_O)        0.124   192.452 r  design_1_i/custom_logic/inst/mqp_top/camctl/state[1]_i_1/O
                         net (fo=1, routed)           0.000   192.452    design_1_i/custom_logic/inst/mqp_top/camctl/next_state[1]
    SLICE_X42Y33         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.485   198.412    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X42Y33         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/C
                         clock pessimism              0.288   198.700    
                         clock uncertainty           -0.262   198.438    
    SLICE_X42Y33         FDRE (Setup_fdre_C_D)        0.081   198.519    design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]
  -------------------------------------------------------------------
                         required time                        198.519    
                         arrival time                        -192.452    
  -------------------------------------------------------------------
                         slack                                  6.067    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.661ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.334ns  (logic 0.186ns (13.945%)  route 1.148ns (86.055%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.550    -0.629    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X51Y63         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.488 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/Q
                         net (fo=57, routed)          1.148     0.660    design_1_i/custom_logic/inst/mqp_top/disp/Q[0]
    SLICE_X40Y33         LUT6 (Prop_lut6_I1_O)        0.045     0.705 r  design_1_i/custom_logic/inst/mqp_top/disp/trigger_i_1/O
                         net (fo=1, routed)           0.000     0.705    design_1_i/custom_logic/inst/mqp_top/camctl/current_state_reg[2]
    SLICE_X40Y33         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.820    -0.865    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X40Y33         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/C
                         clock pessimism              0.556    -0.309    
                         clock uncertainty            0.262    -0.047    
    SLICE_X40Y33         FDRE (Hold_fdre_C_D)         0.091     0.044    design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg
  -------------------------------------------------------------------
                         required time                         -0.044    
                         arrival time                           0.705    
  -------------------------------------------------------------------
                         slack                                  0.661    

Slack (MET) :             0.673ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.376ns  (logic 0.186ns (13.522%)  route 1.190ns (86.478%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.550    -0.629    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X51Y63         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.488 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/Q
                         net (fo=57, routed)          1.190     0.702    design_1_i/custom_logic/inst/mqp_top/camctl/current_state_reg[2]_0[0]
    SLICE_X42Y33         LUT6 (Prop_lut6_I4_O)        0.045     0.747 r  design_1_i/custom_logic/inst/mqp_top/camctl/state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.747    design_1_i/custom_logic/inst/mqp_top/camctl/next_state[1]
    SLICE_X42Y33         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.820    -0.865    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X42Y33         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/C
                         clock pessimism              0.556    -0.309    
                         clock uncertainty            0.262    -0.047    
    SLICE_X42Y33         FDRE (Hold_fdre_C_D)         0.121     0.074    design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.074    
                         arrival time                           0.747    
  -------------------------------------------------------------------
                         slack                                  0.673    

Slack (MET) :             0.679ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.381ns  (logic 0.186ns (13.473%)  route 1.195ns (86.527%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.550    -0.629    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X51Y63         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.488 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/Q
                         net (fo=57, routed)          1.195     0.707    design_1_i/custom_logic/inst/mqp_top/camctl/current_state_reg[2]_0[0]
    SLICE_X42Y33         LUT6 (Prop_lut6_I4_O)        0.045     0.752 r  design_1_i/custom_logic/inst/mqp_top/camctl/state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.752    design_1_i/custom_logic/inst/mqp_top/camctl/next_state[0]
    SLICE_X42Y33         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.820    -0.865    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X42Y33         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/C
                         clock pessimism              0.556    -0.309    
                         clock uncertainty            0.262    -0.047    
    SLICE_X42Y33         FDRE (Hold_fdre_C_D)         0.120     0.073    design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.073    
                         arrival time                           0.752    
  -------------------------------------------------------------------
                         slack                                  0.679    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_clk_wiz_0_1
  To Clock:  clk_out4_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      182.729ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             182.729ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0 rise@200.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.701ns  (logic 7.489ns (44.841%)  route 9.212ns (55.159%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.658    -0.954    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X36Y16         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDRE (Prop_fdre_C_Q)         0.518    -0.436 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.828     0.392    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[8]
    SLICE_X37Y17         LUT1 (Prop_lut1_I0_O)        0.124     0.516 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.516    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.048 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.048    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.382 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.572     1.954    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X2Y6           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.169 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.171    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518     7.689 f  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[15]
                         net (fo=1, routed)           0.983     8.673    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_90
    SLICE_X35Y18         LUT2 (Prop_lut2_I0_O)        0.124     8.797 f  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_2/O
                         net (fo=54, routed)          6.386    15.182    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[3]
    SLICE_X106Y2         LUT6 (Prop_lut6_I1_O)        0.124    15.306 r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__20/O
                         net (fo=1, routed)           0.441    15.748    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y0          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.660   198.586    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y0          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.062    
                         clock uncertainty           -0.142   198.920    
    RAMB36_X5Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.477    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.477    
                         arrival time                         -15.748    
  -------------------------------------------------------------------
                         slack                                182.729    

Slack (MET) :             182.782ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0 rise@200.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.643ns  (logic 7.692ns (46.217%)  route 8.951ns (53.783%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 198.581 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.658    -0.954    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X36Y16         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDRE (Prop_fdre_C_Q)         0.518    -0.436 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.828     0.392    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[8]
    SLICE_X37Y17         LUT1 (Prop_lut1_I0_O)        0.124     0.516 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.516    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.048 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.048    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.382 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.572     1.954    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X2Y6           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.169 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.171    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.689 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[13]
                         net (fo=1, routed)           0.592     8.282    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_92
    SLICE_X35Y18         LUT2 (Prop_lut2_I0_O)        0.119     8.401 r  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_4/O
                         net (fo=54, routed)          6.516    14.916    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X106Y12        LUT6 (Prop_lut6_I2_O)        0.332    15.248 r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__18/O
                         net (fo=1, routed)           0.441    15.690    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y2          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.655   198.581    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y2          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.057    
                         clock uncertainty           -0.142   198.915    
    RAMB36_X5Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.472    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.472    
                         arrival time                         -15.690    
  -------------------------------------------------------------------
                         slack                                182.782    

Slack (MET) :             182.859ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0 rise@200.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.569ns  (logic 7.489ns (45.199%)  route 9.080ns (54.801%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.658    -0.954    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X36Y16         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDRE (Prop_fdre_C_Q)         0.518    -0.436 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.828     0.392    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[8]
    SLICE_X37Y17         LUT1 (Prop_lut1_I0_O)        0.124     0.516 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.516    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.048 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.048    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.382 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.572     1.954    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X2Y6           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.169 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.171    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518     7.689 f  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[15]
                         net (fo=1, routed)           0.983     8.673    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_90
    SLICE_X35Y18         LUT2 (Prop_lut2_I0_O)        0.124     8.797 f  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_2/O
                         net (fo=54, routed)          6.253    15.050    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/addra[15]
    SLICE_X106Y7         LUT6 (Prop_lut6_I1_O)        0.124    15.174 r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=1, routed)           0.441    15.616    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/ena_array[23]
    RAMB36_X5Y1          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.658   198.584    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y1          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.060    
                         clock uncertainty           -0.142   198.918    
    RAMB36_X5Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.475    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.475    
                         arrival time                         -15.616    
  -------------------------------------------------------------------
                         slack                                182.859    

Slack (MET) :             182.982ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0 rise@200.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.443ns  (logic 7.719ns (46.945%)  route 8.724ns (53.055%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 198.580 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.658    -0.954    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X36Y16         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDRE (Prop_fdre_C_Q)         0.518    -0.436 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.828     0.392    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[8]
    SLICE_X37Y17         LUT1 (Prop_lut1_I0_O)        0.124     0.516 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.516    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.048 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.048    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.382 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.572     1.954    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X2Y6           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.169 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.171    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518     7.689 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[12]
                         net (fo=1, routed)           0.993     8.683    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_93
    SLICE_X35Y18         LUT2 (Prop_lut2_I0_O)        0.152     8.835 r  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_5/O
                         net (fo=54, routed)          5.777    14.611    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X104Y32        LUT6 (Prop_lut6_I3_O)        0.326    14.937 r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__24/O
                         net (fo=1, routed)           0.552    15.489    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y6          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.654   198.580    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y6          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.056    
                         clock uncertainty           -0.142   198.914    
    RAMB36_X5Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.471    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.471    
                         arrival time                         -15.489    
  -------------------------------------------------------------------
                         slack                                182.982    

Slack (MET) :             183.111ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0 rise@200.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.308ns  (logic 7.692ns (47.166%)  route 8.616ns (52.834%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 198.575 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.658    -0.954    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X36Y16         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDRE (Prop_fdre_C_Q)         0.518    -0.436 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.828     0.392    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[8]
    SLICE_X37Y17         LUT1 (Prop_lut1_I0_O)        0.124     0.516 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.516    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.048 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.048    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.382 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.572     1.954    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X2Y6           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.169 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.171    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.689 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[13]
                         net (fo=1, routed)           0.592     8.282    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_92
    SLICE_X35Y18         LUT2 (Prop_lut2_I0_O)        0.119     8.401 r  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_4/O
                         net (fo=54, routed)          6.181    14.581    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X106Y17        LUT6 (Prop_lut6_I2_O)        0.332    14.913 r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__21/O
                         net (fo=1, routed)           0.441    15.355    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y3          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.649   198.575    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y3          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.051    
                         clock uncertainty           -0.142   198.909    
    RAMB36_X5Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.466    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.466    
                         arrival time                         -15.355    
  -------------------------------------------------------------------
                         slack                                183.111    

Slack (MET) :             183.677ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0 rise@200.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.749ns  (logic 7.692ns (48.840%)  route 8.057ns (51.160%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 198.582 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.658    -0.954    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X36Y16         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDRE (Prop_fdre_C_Q)         0.518    -0.436 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.828     0.392    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[8]
    SLICE_X37Y17         LUT1 (Prop_lut1_I0_O)        0.124     0.516 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.516    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.048 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.048    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.382 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.572     1.954    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X2Y6           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.169 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.171    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.689 f  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[13]
                         net (fo=1, routed)           0.592     8.282    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_92
    SLICE_X35Y18         LUT2 (Prop_lut2_I0_O)        0.119     8.401 f  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_4/O
                         net (fo=54, routed)          5.721    14.121    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X90Y2          LUT6 (Prop_lut6_I0_O)        0.332    14.453 r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__16/O
                         net (fo=1, routed)           0.343    14.796    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X4Y0          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.656   198.582    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y0          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.058    
                         clock uncertainty           -0.142   198.916    
    RAMB36_X4Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.473    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.473    
                         arrival time                         -14.796    
  -------------------------------------------------------------------
                         slack                                183.677    

Slack (MET) :             183.750ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0 rise@200.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.675ns  (logic 7.489ns (47.777%)  route 8.186ns (52.223%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 198.580 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.658    -0.954    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X36Y16         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDRE (Prop_fdre_C_Q)         0.518    -0.436 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.828     0.392    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[8]
    SLICE_X37Y17         LUT1 (Prop_lut1_I0_O)        0.124     0.516 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.516    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.048 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.048    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.382 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.572     1.954    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X2Y6           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.169 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.171    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518     7.689 f  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[15]
                         net (fo=1, routed)           0.983     8.673    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_90
    SLICE_X35Y18         LUT2 (Prop_lut2_I0_O)        0.124     8.797 f  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_2/O
                         net (fo=54, routed)          5.458    14.255    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[3]
    SLICE_X90Y7          LUT6 (Prop_lut6_I4_O)        0.124    14.379 r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__19/O
                         net (fo=1, routed)           0.343    14.721    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X4Y1          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.654   198.580    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y1          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.056    
                         clock uncertainty           -0.142   198.914    
    RAMB36_X4Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.471    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.471    
                         arrival time                         -14.721    
  -------------------------------------------------------------------
                         slack                                183.750    

Slack (MET) :             183.790ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0 rise@200.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.631ns  (logic 7.692ns (49.208%)  route 7.939ns (50.792%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 198.577 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.658    -0.954    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X36Y16         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDRE (Prop_fdre_C_Q)         0.518    -0.436 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.828     0.392    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[8]
    SLICE_X37Y17         LUT1 (Prop_lut1_I0_O)        0.124     0.516 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.516    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.048 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.048    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.382 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.572     1.954    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X2Y6           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.169 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.171    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.689 f  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[13]
                         net (fo=1, routed)           0.592     8.282    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_92
    SLICE_X35Y18         LUT2 (Prop_lut2_I0_O)        0.119     8.401 f  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_4/O
                         net (fo=54, routed)          5.603    14.003    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X90Y12         LUT6 (Prop_lut6_I1_O)        0.332    14.335 r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__15/O
                         net (fo=1, routed)           0.343    14.678    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X4Y2          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.651   198.577    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y2          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.053    
                         clock uncertainty           -0.142   198.911    
    RAMB36_X4Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.468    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.468    
                         arrival time                         -14.678    
  -------------------------------------------------------------------
                         slack                                183.790    

Slack (MET) :             183.973ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0 rise@200.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.443ns  (logic 7.692ns (49.811%)  route 7.751ns (50.189%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 198.571 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.658    -0.954    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X36Y16         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDRE (Prop_fdre_C_Q)         0.518    -0.436 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.828     0.392    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[8]
    SLICE_X37Y17         LUT1 (Prop_lut1_I0_O)        0.124     0.516 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.516    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.048 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.048    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.382 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.572     1.954    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X2Y6           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.169 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.171    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.689 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[13]
                         net (fo=1, routed)           0.592     8.282    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_92
    SLICE_X35Y18         LUT2 (Prop_lut2_I0_O)        0.119     8.401 r  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_4/O
                         net (fo=54, routed)          5.414    13.814    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X90Y17         LUT6 (Prop_lut6_I2_O)        0.332    14.146 r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__17/O
                         net (fo=1, routed)           0.343    14.489    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X4Y3          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.645   198.571    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y3          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.047    
                         clock uncertainty           -0.142   198.905    
    RAMB36_X4Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.462    design_1_i/custom_logic/inst/mqp_top/camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.462    
                         arrival time                         -14.489    
  -------------------------------------------------------------------
                         slack                                183.973    

Slack (MET) :             184.496ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out4_clk_wiz_0 rise@200.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.914ns  (logic 7.692ns (51.577%)  route 7.222ns (48.423%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 198.565 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.658    -0.954    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X36Y16         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDRE (Prop_fdre_C_Q)         0.518    -0.436 f  design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.828     0.392    design_1_i/custom_logic/inst/mqp_top/camctl/num_lines_reg_n_0_[8]
    SLICE_X37Y17         LUT1 (Prop_lut1_I0_O)        0.124     0.516 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.516    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.048 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.048    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__0_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.382 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.572     1.954    design_1_i/custom_logic/inst/mqp_top/camctl/A[13]
    DSP48_X2Y6           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.169 r  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.171    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite1_n_106
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.689 f  design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0/P[13]
                         net (fo=1, routed)           0.592     8.282    design_1_i/custom_logic/inst/mqp_top/camctl/lwrite0_n_92
    SLICE_X35Y18         LUT2 (Prop_lut2_I0_O)        0.119     8.401 f  design_1_i/custom_logic/inst/mqp_top/camctl/left_i_4/O
                         net (fo=54, routed)          4.885    13.286    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X90Y22         LUT6 (Prop_lut6_I4_O)        0.332    13.618 r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__23/O
                         net (fo=1, routed)           0.343    13.960    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X4Y4          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.639   198.565    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y4          RAMB36E1                                     r  design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.041    
                         clock uncertainty           -0.142   198.899    
    RAMB36_X4Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.456    design_1_i/custom_logic/inst/mqp_top/camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.456    
                         arrival time                         -13.960    
  -------------------------------------------------------------------
                         slack                                184.496    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.609%)  route 0.148ns (44.391%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.555    -0.624    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X47Y16         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[1]/Q
                         net (fo=12, routed)          0.148    -0.334    design_1_i/custom_logic/inst/mqp_top/camctl/pixel[1]
    SLICE_X46Y16         LUT6 (Prop_lut6_I1_O)        0.045    -0.289 r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.289    design_1_i/custom_logic/inst/mqp_top/camctl/pixel[5]_i_1_n_0
    SLICE_X46Y16         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.820    -0.865    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X46Y16         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[5]/C
                         clock pessimism              0.254    -0.611    
                         clock uncertainty            0.142    -0.469    
    SLICE_X46Y16         FDRE (Hold_fdre_C_D)         0.121    -0.348    design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[5]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.209ns (57.853%)  route 0.152ns (42.147%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.555    -0.624    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X42Y33         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDRE (Prop_fdre_C_Q)         0.164    -0.460 f  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/Q
                         net (fo=16, routed)          0.152    -0.307    design_1_i/custom_logic/inst/mqp_top/disp/state_reg[1][1]
    SLICE_X40Y33         LUT6 (Prop_lut6_I4_O)        0.045    -0.262 r  design_1_i/custom_logic/inst/mqp_top/disp/trigger_i_1/O
                         net (fo=1, routed)           0.000    -0.262    design_1_i/custom_logic/inst/mqp_top/camctl/current_state_reg[2]
    SLICE_X40Y33         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.820    -0.865    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X40Y33         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/C
                         clock pessimism              0.255    -0.610    
                         clock uncertainty            0.142    -0.468    
    SLICE_X40Y33         FDRE (Hold_fdre_C_D)         0.091    -0.377    design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/image_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/image_sel_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.554    -0.625    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X41Y17         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/image_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  design_1_i/custom_logic/inst/mqp_top/camctl/image_sel_reg/Q
                         net (fo=10, routed)          0.179    -0.304    design_1_i/custom_logic/inst/mqp_top/camctl/image_sel
    SLICE_X41Y17         LUT5 (Prop_lut5_I2_O)        0.042    -0.262 r  design_1_i/custom_logic/inst/mqp_top/camctl/image_sel_i_1/O
                         net (fo=1, routed)           0.000    -0.262    design_1_i/custom_logic/inst/mqp_top/camctl/image_sel_i_1_n_0
    SLICE_X41Y17         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/image_sel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.819    -0.866    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X41Y17         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/image_sel_reg/C
                         clock pessimism              0.241    -0.625    
                         clock uncertainty            0.142    -0.483    
    SLICE_X41Y17         FDRE (Hold_fdre_C_D)         0.105    -0.378    design_1_i/custom_logic/inst/mqp_top/camctl/image_sel_reg
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.209ns (53.378%)  route 0.183ns (46.622%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.555    -0.624    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X46Y16         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y16         FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[5]/Q
                         net (fo=11, routed)          0.183    -0.277    design_1_i/custom_logic/inst/mqp_top/camctl/pixel[5]
    SLICE_X46Y17         LUT3 (Prop_lut3_I1_O)        0.045    -0.232 r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.232    design_1_i/custom_logic/inst/mqp_top/camctl/pixel[6]_i_1_n_0
    SLICE_X46Y17         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.819    -0.866    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X46Y17         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[6]/C
                         clock pessimism              0.255    -0.611    
                         clock uncertainty            0.142    -0.469    
    SLICE_X46Y17         FDRE (Hold_fdre_C_D)         0.120    -0.349    design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[6]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.554    -0.625    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X42Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.175    -0.285    design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready
    SLICE_X42Y32         LUT3 (Prop_lut3_I2_O)        0.045    -0.240 r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_i_1/O
                         net (fo=1, routed)           0.000    -0.240    design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_i_1_n_0
    SLICE_X42Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.819    -0.866    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X42Y32         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg/C
                         clock pessimism              0.241    -0.625    
                         clock uncertainty            0.142    -0.483    
    SLICE_X42Y32         FDRE (Hold_fdre_C_D)         0.120    -0.363    design_1_i/custom_logic/inst/mqp_top/camctl/buffer_ready_reg
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.209ns (55.321%)  route 0.169ns (44.679%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.555    -0.624    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X46Y16         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y16         FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[5]/Q
                         net (fo=11, routed)          0.169    -0.291    design_1_i/custom_logic/inst/mqp_top/camctl/pixel[5]
    SLICE_X45Y17         LUT6 (Prop_lut6_I0_O)        0.045    -0.246 r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel[9]_i_3/O
                         net (fo=1, routed)           0.000    -0.246    design_1_i/custom_logic/inst/mqp_top/camctl/pixel[9]_i_3_n_0
    SLICE_X45Y17         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.819    -0.866    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X45Y17         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[9]/C
                         clock pessimism              0.255    -0.611    
                         clock uncertainty            0.142    -0.469    
    SLICE_X45Y17         FDRE (Hold_fdre_C_D)         0.091    -0.378    design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[9]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.186ns (46.555%)  route 0.214ns (53.445%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.554    -0.625    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X48Y16         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[0]/Q
                         net (fo=14, routed)          0.214    -0.270    design_1_i/custom_logic/inst/mqp_top/camctl/pixel[0]
    SLICE_X47Y16         LUT5 (Prop_lut5_I1_O)        0.045    -0.225 r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.225    design_1_i/custom_logic/inst/mqp_top/camctl/pixel[4]_i_1_n_0
    SLICE_X47Y16         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.820    -0.865    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X47Y16         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[4]/C
                         clock pessimism              0.273    -0.592    
                         clock uncertainty            0.142    -0.450    
    SLICE_X47Y16         FDRE (Hold_fdre_C_D)         0.092    -0.358    design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[4]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.554    -0.625    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X42Y17         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y17         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[8]/Q
                         net (fo=7, routed)           0.186    -0.274    design_1_i/custom_logic/inst/mqp_top/camctl/pixel[8]
    SLICE_X42Y17         LUT6 (Prop_lut6_I3_O)        0.045    -0.229 r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    design_1_i/custom_logic/inst/mqp_top/camctl/pixel[8]_i_1_n_0
    SLICE_X42Y17         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.819    -0.866    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X42Y17         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[8]/C
                         clock pessimism              0.241    -0.625    
                         clock uncertainty            0.142    -0.483    
    SLICE_X42Y17         FDRE (Hold_fdre_C_D)         0.120    -0.363    design_1_i/custom_logic/inst/mqp_top/camctl/pixel_reg[8]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/image_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/wen_l_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.805%)  route 0.195ns (51.195%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.554    -0.625    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X41Y17         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/image_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.484 f  design_1_i/custom_logic/inst/mqp_top/camctl/image_sel_reg/Q
                         net (fo=10, routed)          0.195    -0.289    design_1_i/custom_logic/inst/mqp_top/camctl/image_sel
    SLICE_X40Y18         LUT5 (Prop_lut5_I0_O)        0.045    -0.244 r  design_1_i/custom_logic/inst/mqp_top/camctl/wen_l_i_1/O
                         net (fo=1, routed)           0.000    -0.244    design_1_i/custom_logic/inst/mqp_top/camctl/wen_l_i_1_n_0
    SLICE_X40Y18         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/wen_l_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.818    -0.867    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X40Y18         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/wen_l_reg/C
                         clock pessimism              0.255    -0.612    
                         clock uncertainty            0.142    -0.470    
    SLICE_X40Y18         FDRE (Hold_fdre_C_D)         0.092    -0.378    design_1_i/custom_logic/inst/mqp_top/camctl/wen_l_reg
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/camctl/image_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (48.933%)  route 0.194ns (51.067%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.554    -0.625    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X41Y17         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/image_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  design_1_i/custom_logic/inst/mqp_top/camctl/image_sel_reg/Q
                         net (fo=10, routed)          0.194    -0.290    design_1_i/custom_logic/inst/mqp_top/camctl/image_sel
    SLICE_X40Y18         LUT6 (Prop_lut6_I2_O)        0.045    -0.245 r  design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst_i_1/O
                         net (fo=1, routed)           0.000    -0.245    design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst_i_1_n_0
    SLICE_X40Y18         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.818    -0.867    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X40Y18         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst_reg/C
                         clock pessimism              0.255    -0.612    
                         clock uncertainty            0.142    -0.470    
    SLICE_X40Y18         FDRE (Hold_fdre_C_D)         0.091    -0.379    design_1_i/custom_logic/inst/mqp_top/camctl/fifo_rrst_reg
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.134    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100M_clk_wiz_0
  To Clock:  clk_out4_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.793ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.661ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.793ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@200.000ns - clk_100M_clk_wiz_0 rise@190.000ns)
  Data Path Delay:        3.577ns  (logic 0.642ns (17.949%)  route 2.935ns (82.051%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.588ns = ( 198.412 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.903ns = ( 189.097 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                    190.000   190.000 r  
    Y9                                                0.000   190.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   190.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   191.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   192.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343   185.432 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855   187.287    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   187.388 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.709   189.097    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X54Y63         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y63         FDRE (Prop_fdre_C_Q)         0.518   189.615 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[2]/Q
                         net (fo=47, routed)          2.935   192.550    design_1_i/custom_logic/inst/mqp_top/disp/Q[2]
    SLICE_X40Y33         LUT6 (Prop_lut6_I0_O)        0.124   192.674 r  design_1_i/custom_logic/inst/mqp_top/disp/trigger_i_1/O
                         net (fo=1, routed)           0.000   192.674    design_1_i/custom_logic/inst/mqp_top/camctl/current_state_reg[2]
    SLICE_X40Y33         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.485   198.412    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X40Y33         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/C
                         clock pessimism              0.288   198.700    
                         clock uncertainty           -0.262   198.438    
    SLICE_X40Y33         FDRE (Setup_fdre_C_D)        0.029   198.467    design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg
  -------------------------------------------------------------------
                         required time                        198.467    
                         arrival time                        -192.674    
  -------------------------------------------------------------------
                         slack                                  5.793    

Slack (MET) :             6.053ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@200.000ns - clk_100M_clk_wiz_0 rise@190.000ns)
  Data Path Delay:        3.437ns  (logic 0.580ns (16.878%)  route 2.857ns (83.122%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.588ns = ( 198.412 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.975ns = ( 189.025 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                    190.000   190.000 r  
    Y9                                                0.000   190.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   190.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   191.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   192.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343   185.432 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855   187.287    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   187.388 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.637   189.025    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X51Y63         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y63         FDRE (Prop_fdre_C_Q)         0.456   189.481 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/Q
                         net (fo=57, routed)          2.857   192.338    design_1_i/custom_logic/inst/mqp_top/camctl/current_state_reg[2]_0[0]
    SLICE_X42Y33         LUT6 (Prop_lut6_I4_O)        0.124   192.462 r  design_1_i/custom_logic/inst/mqp_top/camctl/state[0]_i_1/O
                         net (fo=1, routed)           0.000   192.462    design_1_i/custom_logic/inst/mqp_top/camctl/next_state[0]
    SLICE_X42Y33         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.485   198.412    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X42Y33         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/C
                         clock pessimism              0.288   198.700    
                         clock uncertainty           -0.262   198.438    
    SLICE_X42Y33         FDRE (Setup_fdre_C_D)        0.077   198.515    design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]
  -------------------------------------------------------------------
                         required time                        198.515    
                         arrival time                        -192.462    
  -------------------------------------------------------------------
                         slack                                  6.053    

Slack (MET) :             6.067ns  (required time - arrival time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@200.000ns - clk_100M_clk_wiz_0 rise@190.000ns)
  Data Path Delay:        3.427ns  (logic 0.580ns (16.927%)  route 2.847ns (83.073%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.588ns = ( 198.412 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.975ns = ( 189.025 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                    190.000   190.000 r  
    Y9                                                0.000   190.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   190.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   191.490 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   192.775    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343   185.432 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855   187.287    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   187.388 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        1.637   189.025    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X51Y63         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y63         FDRE (Prop_fdre_C_Q)         0.456   189.481 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/Q
                         net (fo=57, routed)          2.847   192.328    design_1_i/custom_logic/inst/mqp_top/camctl/current_state_reg[2]_0[0]
    SLICE_X42Y33         LUT6 (Prop_lut6_I4_O)        0.124   192.452 r  design_1_i/custom_logic/inst/mqp_top/camctl/state[1]_i_1/O
                         net (fo=1, routed)           0.000   192.452    design_1_i/custom_logic/inst/mqp_top/camctl/next_state[1]
    SLICE_X42Y33         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          1.485   198.412    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X42Y33         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/C
                         clock pessimism              0.288   198.700    
                         clock uncertainty           -0.262   198.438    
    SLICE_X42Y33         FDRE (Setup_fdre_C_D)        0.081   198.519    design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]
  -------------------------------------------------------------------
                         required time                        198.519    
                         arrival time                        -192.452    
  -------------------------------------------------------------------
                         slack                                  6.067    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.661ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.334ns  (logic 0.186ns (13.945%)  route 1.148ns (86.055%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.550    -0.629    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X51Y63         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.488 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/Q
                         net (fo=57, routed)          1.148     0.660    design_1_i/custom_logic/inst/mqp_top/disp/Q[0]
    SLICE_X40Y33         LUT6 (Prop_lut6_I1_O)        0.045     0.705 r  design_1_i/custom_logic/inst/mqp_top/disp/trigger_i_1/O
                         net (fo=1, routed)           0.000     0.705    design_1_i/custom_logic/inst/mqp_top/camctl/current_state_reg[2]
    SLICE_X40Y33         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.820    -0.865    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X40Y33         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg/C
                         clock pessimism              0.556    -0.309    
                         clock uncertainty            0.262    -0.047    
    SLICE_X40Y33         FDRE (Hold_fdre_C_D)         0.091     0.044    design_1_i/custom_logic/inst/mqp_top/camctl/trigger_reg
  -------------------------------------------------------------------
                         required time                         -0.044    
                         arrival time                           0.705    
  -------------------------------------------------------------------
                         slack                                  0.661    

Slack (MET) :             0.673ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.376ns  (logic 0.186ns (13.522%)  route 1.190ns (86.478%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.550    -0.629    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X51Y63         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.488 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/Q
                         net (fo=57, routed)          1.190     0.702    design_1_i/custom_logic/inst/mqp_top/camctl/current_state_reg[2]_0[0]
    SLICE_X42Y33         LUT6 (Prop_lut6_I4_O)        0.045     0.747 r  design_1_i/custom_logic/inst/mqp_top/camctl/state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.747    design_1_i/custom_logic/inst/mqp_top/camctl/next_state[1]
    SLICE_X42Y33         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.820    -0.865    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X42Y33         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]/C
                         clock pessimism              0.556    -0.309    
                         clock uncertainty            0.262    -0.047    
    SLICE_X42Y33         FDRE (Hold_fdre_C_D)         0.121     0.074    design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.074    
                         arrival time                           0.747    
  -------------------------------------------------------------------
                         slack                                  0.673    

Slack (MET) :             0.679ns  (arrival time - required time)
  Source:                 design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_100M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.381ns  (logic 0.186ns (13.473%)  route 1.195ns (86.527%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_100M_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout1_buf/O
                         net (fo=1355, routed)        0.550    -0.629    design_1_i/custom_logic/inst/mqp_top/disp/clk_100M
    SLICE_X51Y63         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.488 f  design_1_i/custom_logic/inst/mqp_top/disp/current_state_reg[0]/Q
                         net (fo=57, routed)          1.195     0.707    design_1_i/custom_logic/inst/mqp_top/camctl/current_state_reg[2]_0[0]
    SLICE_X42Y33         LUT6 (Prop_lut6_I4_O)        0.045     0.752 r  design_1_i/custom_logic/inst/mqp_top/camctl/state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.752    design_1_i/custom_logic/inst/mqp_top/camctl/next_state[0]
    SLICE_X42Y33         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/custom_logic/inst/mqp_top/mmcm/inst/clkout4_buf/O
                         net (fo=91, routed)          0.820    -0.865    design_1_i/custom_logic/inst/mqp_top/camctl/clk_out4
    SLICE_X42Y33         FDRE                                         r  design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]/C
                         clock pessimism              0.556    -0.309    
                         clock uncertainty            0.262    -0.047    
    SLICE_X42Y33         FDRE (Hold_fdre_C_D)         0.120     0.073    design_1_i/custom_logic/inst/mqp_top/camctl/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.073    
                         arrival time                           0.752    
  -------------------------------------------------------------------
                         slack                                  0.679    





