// Seed: 235210818
module module_0 (
    input wand id_0,
    input supply1 id_1,
    output supply0 id_2,
    input supply1 id_3,
    input tri id_4,
    output wor id_5,
    input tri1 id_6,
    input tri id_7,
    input supply0 id_8,
    output wor id_9,
    output wire id_10,
    input wand id_11,
    input tri id_12,
    input uwire id_13,
    input uwire id_14,
    input wor id_15,
    input wor id_16,
    input uwire id_17,
    output supply1 id_18,
    input wand id_19,
    input supply1 id_20,
    input wand id_21
);
endmodule
module module_1 (
    output tri0 id_0,
    input supply1 id_1,
    input wor id_2,
    output wand id_3,
    input uwire id_4,
    output wand id_5,
    input wand id_6,
    output wire id_7
);
  tri id_9, id_10, id_11;
  assign id_10 = id_1;
  xor (id_7, id_4, id_2, id_6, id_10);
  module_0(
      id_11,
      id_6,
      id_0,
      id_9,
      id_6,
      id_11,
      id_10,
      id_9,
      id_2,
      id_10,
      id_10,
      id_9,
      id_9,
      id_2,
      id_1,
      id_9,
      id_10,
      id_6,
      id_3,
      id_2,
      id_10,
      id_9
  );
endmodule
