$date
	Tue Nov 22 16:54:56 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module register_en_4_tb $end
$var wire 4 ! l_q [3:0] $end
$var reg 1 " l_clk $end
$var reg 4 # l_d [3:0] $end
$var reg 1 $ l_en $end
$scope module m_dut $end
$var wire 1 " i_clk $end
$var wire 4 % i_d [3:0] $end
$var wire 1 $ i_en $end
$var wire 4 & o_q [3:0] $end
$scope module m_dffen_0 $end
$var wire 1 " i_clk $end
$var wire 1 ' i_d $end
$var wire 1 $ i_en $end
$var wire 1 ( o_qn $end
$var wire 1 ) o_q $end
$var wire 1 * l_mux $end
$scope module d_flip_flop_0 $end
$var wire 1 " i_clk $end
$var wire 1 + l_clkn $end
$var wire 1 ( o_qn $end
$var wire 1 ) o_q $end
$var wire 1 , l_x $end
$var wire 1 * i_d $end
$scope module m_d_latch_0 $end
$var wire 1 + i_clk $end
$var wire 1 - l_dn $end
$var wire 1 . l_r $end
$var wire 1 / l_s $end
$var wire 1 0 o_qn $end
$var wire 1 , o_q $end
$var wire 1 * i_d $end
$scope module m_sr_latch_0 $end
$var wire 1 . i_r $end
$var wire 1 / i_s $end
$var wire 1 , o_q $end
$var wire 1 0 o_qn $end
$upscope $end
$upscope $end
$scope module m_d_latch_1 $end
$var wire 1 " i_clk $end
$var wire 1 , i_d $end
$var wire 1 1 l_dn $end
$var wire 1 2 l_r $end
$var wire 1 3 l_s $end
$var wire 1 ( o_qn $end
$var wire 1 ) o_q $end
$scope module m_sr_latch_0 $end
$var wire 1 2 i_r $end
$var wire 1 3 i_s $end
$var wire 1 ) o_q $end
$var wire 1 ( o_qn $end
$upscope $end
$upscope $end
$upscope $end
$scope module m_mux_2_0 $end
$var wire 1 ) i_in0 $end
$var wire 1 ' i_in1 $end
$var wire 1 $ i_s $end
$var reg 1 * o_out $end
$upscope $end
$upscope $end
$scope module m_dffen_1 $end
$var wire 1 " i_clk $end
$var wire 1 4 i_d $end
$var wire 1 $ i_en $end
$var wire 1 5 o_qn $end
$var wire 1 6 o_q $end
$var wire 1 7 l_mux $end
$scope module d_flip_flop_0 $end
$var wire 1 " i_clk $end
$var wire 1 8 l_clkn $end
$var wire 1 5 o_qn $end
$var wire 1 6 o_q $end
$var wire 1 9 l_x $end
$var wire 1 7 i_d $end
$scope module m_d_latch_0 $end
$var wire 1 8 i_clk $end
$var wire 1 : l_dn $end
$var wire 1 ; l_r $end
$var wire 1 < l_s $end
$var wire 1 = o_qn $end
$var wire 1 9 o_q $end
$var wire 1 7 i_d $end
$scope module m_sr_latch_0 $end
$var wire 1 ; i_r $end
$var wire 1 < i_s $end
$var wire 1 9 o_q $end
$var wire 1 = o_qn $end
$upscope $end
$upscope $end
$scope module m_d_latch_1 $end
$var wire 1 " i_clk $end
$var wire 1 9 i_d $end
$var wire 1 > l_dn $end
$var wire 1 ? l_r $end
$var wire 1 @ l_s $end
$var wire 1 5 o_qn $end
$var wire 1 6 o_q $end
$scope module m_sr_latch_0 $end
$var wire 1 ? i_r $end
$var wire 1 @ i_s $end
$var wire 1 6 o_q $end
$var wire 1 5 o_qn $end
$upscope $end
$upscope $end
$upscope $end
$scope module m_mux_2_0 $end
$var wire 1 6 i_in0 $end
$var wire 1 4 i_in1 $end
$var wire 1 $ i_s $end
$var reg 1 7 o_out $end
$upscope $end
$upscope $end
$scope module m_dffen_2 $end
$var wire 1 " i_clk $end
$var wire 1 A i_d $end
$var wire 1 $ i_en $end
$var wire 1 B o_qn $end
$var wire 1 C o_q $end
$var wire 1 D l_mux $end
$scope module d_flip_flop_0 $end
$var wire 1 " i_clk $end
$var wire 1 E l_clkn $end
$var wire 1 B o_qn $end
$var wire 1 C o_q $end
$var wire 1 F l_x $end
$var wire 1 D i_d $end
$scope module m_d_latch_0 $end
$var wire 1 E i_clk $end
$var wire 1 G l_dn $end
$var wire 1 H l_r $end
$var wire 1 I l_s $end
$var wire 1 J o_qn $end
$var wire 1 F o_q $end
$var wire 1 D i_d $end
$scope module m_sr_latch_0 $end
$var wire 1 H i_r $end
$var wire 1 I i_s $end
$var wire 1 F o_q $end
$var wire 1 J o_qn $end
$upscope $end
$upscope $end
$scope module m_d_latch_1 $end
$var wire 1 " i_clk $end
$var wire 1 F i_d $end
$var wire 1 K l_dn $end
$var wire 1 L l_r $end
$var wire 1 M l_s $end
$var wire 1 B o_qn $end
$var wire 1 C o_q $end
$scope module m_sr_latch_0 $end
$var wire 1 L i_r $end
$var wire 1 M i_s $end
$var wire 1 C o_q $end
$var wire 1 B o_qn $end
$upscope $end
$upscope $end
$upscope $end
$scope module m_mux_2_0 $end
$var wire 1 C i_in0 $end
$var wire 1 A i_in1 $end
$var wire 1 $ i_s $end
$var reg 1 D o_out $end
$upscope $end
$upscope $end
$scope module m_dffen_3 $end
$var wire 1 " i_clk $end
$var wire 1 N i_d $end
$var wire 1 $ i_en $end
$var wire 1 O o_qn $end
$var wire 1 P o_q $end
$var wire 1 Q l_mux $end
$scope module d_flip_flop_0 $end
$var wire 1 " i_clk $end
$var wire 1 R l_clkn $end
$var wire 1 O o_qn $end
$var wire 1 P o_q $end
$var wire 1 S l_x $end
$var wire 1 Q i_d $end
$scope module m_d_latch_0 $end
$var wire 1 R i_clk $end
$var wire 1 T l_dn $end
$var wire 1 U l_r $end
$var wire 1 V l_s $end
$var wire 1 W o_qn $end
$var wire 1 S o_q $end
$var wire 1 Q i_d $end
$scope module m_sr_latch_0 $end
$var wire 1 U i_r $end
$var wire 1 V i_s $end
$var wire 1 S o_q $end
$var wire 1 W o_qn $end
$upscope $end
$upscope $end
$scope module m_d_latch_1 $end
$var wire 1 " i_clk $end
$var wire 1 S i_d $end
$var wire 1 X l_dn $end
$var wire 1 Y l_r $end
$var wire 1 Z l_s $end
$var wire 1 O o_qn $end
$var wire 1 P o_q $end
$scope module m_sr_latch_0 $end
$var wire 1 Y i_r $end
$var wire 1 Z i_s $end
$var wire 1 P o_q $end
$var wire 1 O o_qn $end
$upscope $end
$upscope $end
$upscope $end
$scope module m_mux_2_0 $end
$var wire 1 P i_in0 $end
$var wire 1 N i_in1 $end
$var wire 1 $ i_s $end
$var reg 1 Q o_out $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
xZ
xY
xX
xW
0V
0U
0T
xS
0R
1Q
xP
xO
1N
xM
xL
xK
xJ
0I
0H
0G
xF
0E
1D
xC
xB
1A
x@
x?
x>
x=
0<
0;
0:
x9
08
17
x6
x5
14
x3
x2
x1
x0
0/
0.
0-
x,
0+
1*
x)
x(
1'
bx &
b1111 %
1$
b1111 #
1"
bx !
$end
#5
01
0>
0K
0X
1,
19
1F
1S
00
0=
0J
0W
1/
1<
1I
1V
1+
02
03
18
0?
0@
1E
0L
0M
1R
0Y
0Z
0"
#10
1)
16
1C
b1111 !
b1111 &
1P
0/
0(
0<
05
0I
0B
0V
0O
0+
13
08
1@
0E
1M
0R
1Z
1"
#11
0$
#12
0'
04
0A
0N
b0 #
b0 %
#15
1/
1<
1I
1V
1+
03
18
0@
1E
0M
1R
0Z
0"
#20
0/
0<
0I
0V
0+
13
08
1@
0E
1M
0R
1Z
1"
#21
1-
1:
1G
1T
0*
07
0D
0Q
1$
#25
10
11
1=
1>
1J
1K
1W
1X
0,
09
0F
0S
1.
1;
1H
1U
1+
03
18
0@
1E
0M
1R
0Z
0"
#30
1(
15
1B
1O
0.
0)
0;
06
0H
0C
0U
b0 !
b0 &
0P
0+
12
08
1?
0E
1L
0R
1Y
1"
#31
