#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Mar 11 10:56:23 2024
# Process ID: 66458
# Current directory: /home/jrvv/Prog_dir/study/FPGA_pract/fpga-pract-miet/lr1/demoproject/demoproject_vivado/demoproject_vivado.runs/synth_1
# Command line: vivado -log demo_wrapper_nexys_a7.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source demo_wrapper_nexys_a7.tcl
# Log file: /home/jrvv/Prog_dir/study/FPGA_pract/fpga-pract-miet/lr1/demoproject/demoproject_vivado/demoproject_vivado.runs/synth_1/demo_wrapper_nexys_a7.vds
# Journal file: /home/jrvv/Prog_dir/study/FPGA_pract/fpga-pract-miet/lr1/demoproject/demoproject_vivado/demoproject_vivado.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source demo_wrapper_nexys_a7.tcl -notrace
Command: synth_design -top demo_wrapper_nexys_a7 -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 66633 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 1795.508 ; gain = 202.688 ; free physical = 228 ; free virtual = 3035
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'demo_wrapper_nexys_a7' [/home/jrvv/Prog_dir/study/FPGA_pract/fpga-pract-miet/lr1/demoproject/rtl/demo_wrapper_nexys_a7.sv:1]
INFO: [Synth 8-6157] synthesizing module 'demo' [/home/jrvv/Prog_dir/study/FPGA_pract/fpga-pract-miet/lr1/demoproject/rtl/demo.sv:1]
	Parameter TIMER_TICK bound to: 20000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'demo' (1#1) [/home/jrvv/Prog_dir/study/FPGA_pract/fpga-pract-miet/lr1/demoproject/rtl/demo.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'demo_wrapper_nexys_a7' (2#1) [/home/jrvv/Prog_dir/study/FPGA_pract/fpga-pract-miet/lr1/demoproject/rtl/demo_wrapper_nexys_a7.sv:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 1857.258 ; gain = 264.438 ; free physical = 288 ; free virtual = 3078
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 1860.227 ; gain = 267.406 ; free physical = 274 ; free virtual = 3066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 1860.227 ; gain = 267.406 ; free physical = 274 ; free virtual = 3066
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1860.227 ; gain = 0.000 ; free physical = 268 ; free virtual = 3062
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/jrvv/Prog_dir/study/FPGA_pract/fpga-pract-miet/lr1/demoproject/xdc/Nexys-A7-100T-Master.xdc]
Finished Parsing XDC File [/home/jrvv/Prog_dir/study/FPGA_pract/fpga-pract-miet/lr1/demoproject/xdc/Nexys-A7-100T-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/jrvv/Prog_dir/study/FPGA_pract/fpga-pract-miet/lr1/demoproject/xdc/Nexys-A7-100T-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/demo_wrapper_nexys_a7_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/demo_wrapper_nexys_a7_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1999.039 ; gain = 0.000 ; free physical = 272 ; free virtual = 3011
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1999.039 ; gain = 0.000 ; free physical = 272 ; free virtual = 3011
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:35 ; elapsed = 00:00:50 . Memory (MB): peak = 1999.039 ; gain = 406.219 ; free physical = 307 ; free virtual = 3050
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:35 ; elapsed = 00:00:50 . Memory (MB): peak = 1999.039 ; gain = 406.219 ; free physical = 307 ; free virtual = 3050
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:50 . Memory (MB): peak = 1999.039 ; gain = 406.219 ; free physical = 307 ; free virtual = 3050
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:35 ; elapsed = 00:00:51 . Memory (MB): peak = 1999.039 ; gain = 406.219 ; free physical = 302 ; free virtual = 3046
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module demo 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:53 . Memory (MB): peak = 1999.039 ; gain = 406.219 ; free physical = 289 ; free virtual = 3039
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:56 ; elapsed = 00:01:19 . Memory (MB): peak = 1999.039 ; gain = 406.219 ; free physical = 222 ; free virtual = 2926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:56 ; elapsed = 00:01:19 . Memory (MB): peak = 1999.039 ; gain = 406.219 ; free physical = 218 ; free virtual = 2923
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:56 ; elapsed = 00:01:20 . Memory (MB): peak = 1999.039 ; gain = 406.219 ; free physical = 216 ; free virtual = 2921
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:07 ; elapsed = 00:01:30 . Memory (MB): peak = 1999.039 ; gain = 406.219 ; free physical = 210 ; free virtual = 2919
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:07 ; elapsed = 00:01:30 . Memory (MB): peak = 1999.039 ; gain = 406.219 ; free physical = 210 ; free virtual = 2919
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:07 ; elapsed = 00:01:30 . Memory (MB): peak = 1999.039 ; gain = 406.219 ; free physical = 210 ; free virtual = 2919
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:07 ; elapsed = 00:01:30 . Memory (MB): peak = 1999.039 ; gain = 406.219 ; free physical = 210 ; free virtual = 2919
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:07 ; elapsed = 00:01:30 . Memory (MB): peak = 1999.039 ; gain = 406.219 ; free physical = 210 ; free virtual = 2919
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:07 ; elapsed = 00:01:30 . Memory (MB): peak = 1999.039 ; gain = 406.219 ; free physical = 210 ; free virtual = 2919
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT2   |    16|
|4     |LUT4   |     5|
|5     |LUT5   |    37|
|6     |FDCE   |    47|
|7     |FDPE   |     1|
|8     |IBUF   |    18|
|9     |OBUF   |    16|
+------+-------+------+

Report Instance Areas: 
+------+------------+-------+------+
|      |Instance    |Module |Cells |
+------+------------+-------+------+
|1     |top         |       |   149|
|2     |  demo_inst |demo   |   114|
+------+------------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:07 ; elapsed = 00:01:30 . Memory (MB): peak = 1999.039 ; gain = 406.219 ; free physical = 209 ; free virtual = 2919
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:01 ; elapsed = 00:01:23 . Memory (MB): peak = 1999.039 ; gain = 267.406 ; free physical = 254 ; free virtual = 2963
Synthesis Optimization Complete : Time (s): cpu = 00:01:07 ; elapsed = 00:01:31 . Memory (MB): peak = 1999.039 ; gain = 406.219 ; free physical = 254 ; free virtual = 2963
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1999.039 ; gain = 0.000 ; free physical = 324 ; free virtual = 3041
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1999.039 ; gain = 0.000 ; free physical = 213 ; free virtual = 2990
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:31 ; elapsed = 00:01:55 . Memory (MB): peak = 1999.039 ; gain = 562.656 ; free physical = 335 ; free virtual = 3112
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1999.039 ; gain = 0.000 ; free physical = 335 ; free virtual = 3112
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/jrvv/Prog_dir/study/FPGA_pract/fpga-pract-miet/lr1/demoproject/demoproject_vivado/demoproject_vivado.runs/synth_1/demo_wrapper_nexys_a7.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file demo_wrapper_nexys_a7_utilization_synth.rpt -pb demo_wrapper_nexys_a7_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Mar 11 10:58:44 2024...
