<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>AArch64LoadStoreOptimizer.cpp source code [llvm/llvm/lib/Target/AArch64/AArch64LoadStoreOptimizer.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/AArch64/AArch64LoadStoreOptimizer.cpp'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>AArch64</a>/<a href='AArch64LoadStoreOptimizer.cpp.html'>AArch64LoadStoreOptimizer.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- AArch64LoadStoreOptimizer.cpp - AArch64 load/store opt. pass -------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file contains a pass that performs load / store related peephole</i></td></tr>
<tr><th id="10">10</th><td><i>// optimizations. This pass should be run after register allocation.</i></td></tr>
<tr><th id="11">11</th><td><i>//</i></td></tr>
<tr><th id="12">12</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="13">13</th><td></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="AArch64InstrInfo.h.html">"AArch64InstrInfo.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="AArch64Subtarget.h.html">"AArch64Subtarget.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="MCTargetDesc/AArch64AddressingModes.h.html">"MCTargetDesc/AArch64AddressingModes.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../../../include/llvm/ADT/BitVector.h.html">"llvm/ADT/BitVector.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../../include/llvm/ADT/SmallVector.h.html">"llvm/ADT/SmallVector.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../../include/llvm/ADT/Statistic.h.html">"llvm/ADT/Statistic.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../include/llvm/ADT/StringRef.h.html">"llvm/ADT/StringRef.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../include/llvm/ADT/iterator_range.h.html">"llvm/ADT/iterator_range.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../include/llvm/Analysis/AliasAnalysis.h.html">"llvm/Analysis/AliasAnalysis.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html">"llvm/CodeGen/MachineBasicBlock.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunction.h.html">"llvm/CodeGen/MachineFunction.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html">"llvm/CodeGen/MachineFunctionPass.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstr.h.html">"llvm/CodeGen/MachineInstr.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html">"llvm/CodeGen/MachineInstrBuilder.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineOperand.h.html">"llvm/CodeGen/MachineOperand.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html">"llvm/CodeGen/TargetRegisterInfo.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../../include/llvm/IR/DebugLoc.h.html">"llvm/IR/DebugLoc.h"</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../../include/llvm/MC/MCRegisterInfo.h.html">"llvm/MC/MCRegisterInfo.h"</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="../../../include/llvm/Pass.h.html">"llvm/Pass.h"</a></u></td></tr>
<tr><th id="33">33</th><td><u>#include <a href="../../../include/llvm/Support/CommandLine.h.html">"llvm/Support/CommandLine.h"</a></u></td></tr>
<tr><th id="34">34</th><td><u>#include <a href="../../../include/llvm/Support/Debug.h.html">"llvm/Support/Debug.h"</a></u></td></tr>
<tr><th id="35">35</th><td><u>#include <a href="../../../include/llvm/Support/ErrorHandling.h.html">"llvm/Support/ErrorHandling.h"</a></u></td></tr>
<tr><th id="36">36</th><td><u>#include <a href="../../../include/llvm/Support/raw_ostream.h.html">"llvm/Support/raw_ostream.h"</a></u></td></tr>
<tr><th id="37">37</th><td><u>#include <a href="../../../../../include/c++/7/cassert.html">&lt;cassert&gt;</a></u></td></tr>
<tr><th id="38">38</th><td><u>#include <a href="../../../../../include/c++/7/cstdint.html">&lt;cstdint&gt;</a></u></td></tr>
<tr><th id="39">39</th><td><u>#include <a href="../../../../../include/c++/7/iterator.html">&lt;iterator&gt;</a></u></td></tr>
<tr><th id="40">40</th><td><u>#include <a href="../../../../../include/c++/7/limits.html">&lt;limits&gt;</a></u></td></tr>
<tr><th id="41">41</th><td></td></tr>
<tr><th id="42">42</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="43">43</th><td></td></tr>
<tr><th id="44">44</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> "aarch64-ldst-opt"</u></td></tr>
<tr><th id="45">45</th><td></td></tr>
<tr><th id="46">46</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumPairCreated = {&quot;aarch64-ldst-opt&quot;, &quot;NumPairCreated&quot;, &quot;Number of load/store pair instructions generated&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumPairCreated" title='NumPairCreated' data-ref="NumPairCreated">NumPairCreated</dfn>, <q>"Number of load/store pair instructions generated"</q>);</td></tr>
<tr><th id="47">47</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumPostFolded = {&quot;aarch64-ldst-opt&quot;, &quot;NumPostFolded&quot;, &quot;Number of post-index updates folded&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumPostFolded" title='NumPostFolded' data-ref="NumPostFolded">NumPostFolded</dfn>, <q>"Number of post-index updates folded"</q>);</td></tr>
<tr><th id="48">48</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumPreFolded = {&quot;aarch64-ldst-opt&quot;, &quot;NumPreFolded&quot;, &quot;Number of pre-index updates folded&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumPreFolded" title='NumPreFolded' data-ref="NumPreFolded">NumPreFolded</dfn>, <q>"Number of pre-index updates folded"</q>);</td></tr>
<tr><th id="49">49</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumUnscaledPairCreated = {&quot;aarch64-ldst-opt&quot;, &quot;NumUnscaledPairCreated&quot;, &quot;Number of load/store from unscaled generated&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumUnscaledPairCreated" title='NumUnscaledPairCreated' data-ref="NumUnscaledPairCreated">NumUnscaledPairCreated</dfn>,</td></tr>
<tr><th id="50">50</th><td>          <q>"Number of load/store from unscaled generated"</q>);</td></tr>
<tr><th id="51">51</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumZeroStoresPromoted = {&quot;aarch64-ldst-opt&quot;, &quot;NumZeroStoresPromoted&quot;, &quot;Number of narrow zero stores promoted&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumZeroStoresPromoted" title='NumZeroStoresPromoted' data-ref="NumZeroStoresPromoted">NumZeroStoresPromoted</dfn>, <q>"Number of narrow zero stores promoted"</q>);</td></tr>
<tr><th id="52">52</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumLoadsFromStoresPromoted = {&quot;aarch64-ldst-opt&quot;, &quot;NumLoadsFromStoresPromoted&quot;, &quot;Number of loads from stores promoted&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumLoadsFromStoresPromoted" title='NumLoadsFromStoresPromoted' data-ref="NumLoadsFromStoresPromoted">NumLoadsFromStoresPromoted</dfn>, <q>"Number of loads from stores promoted"</q>);</td></tr>
<tr><th id="53">53</th><td></td></tr>
<tr><th id="54">54</th><td><i  data-doc="LdStLimit">// The LdStLimit limits how far we search for load/store pairs.</i></td></tr>
<tr><th id="55">55</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>unsigned</em>&gt; <dfn class="tu decl def" id="LdStLimit" title='LdStLimit' data-type='cl::opt&lt;unsigned int&gt;' data-ref="LdStLimit">LdStLimit</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"aarch64-load-store-scan-limit"</q>,</td></tr>
<tr><th id="56">56</th><td>                                   <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<var>20</var>), <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>);</td></tr>
<tr><th id="57">57</th><td></td></tr>
<tr><th id="58">58</th><td><i  data-doc="UpdateLimit">// The UpdateLimit limits how far we search for update instructions when we form</i></td></tr>
<tr><th id="59">59</th><td><i  data-doc="UpdateLimit">// pre-/post-index instructions.</i></td></tr>
<tr><th id="60">60</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>unsigned</em>&gt; <dfn class="tu decl def" id="UpdateLimit" title='UpdateLimit' data-type='cl::opt&lt;unsigned int&gt;' data-ref="UpdateLimit">UpdateLimit</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"aarch64-update-scan-limit"</q>, <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<var>100</var>),</td></tr>
<tr><th id="61">61</th><td>                                     <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>);</td></tr>
<tr><th id="62">62</th><td></td></tr>
<tr><th id="63">63</th><td><u>#define <dfn class="macro" id="_M/AARCH64_LOAD_STORE_OPT_NAME" data-ref="_M/AARCH64_LOAD_STORE_OPT_NAME">AARCH64_LOAD_STORE_OPT_NAME</dfn> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a>"AArch64 load / store optimization pass"</u></td></tr>
<tr><th id="64">64</th><td></td></tr>
<tr><th id="65">65</th><td><b>namespace</b> {</td></tr>
<tr><th id="66">66</th><td></td></tr>
<tr><th id="67">67</th><td><b>using</b> LdStPairFlags = <b>struct</b> <dfn class="tu type def" id="(anonymousnamespace)::LdStPairFlags" title='(anonymous namespace)::LdStPairFlags' data-ref="(anonymousnamespace)::LdStPairFlags">LdStPairFlags</dfn> {</td></tr>
<tr><th id="68">68</th><td>  <i  data-doc="(anonymousnamespace)::LdStPairFlags::MergeForward">// If a matching instruction is found, MergeForward is set to true if the</i></td></tr>
<tr><th id="69">69</th><td><i  data-doc="(anonymousnamespace)::LdStPairFlags::MergeForward">  // merge is to remove the first instruction and replace the second with</i></td></tr>
<tr><th id="70">70</th><td><i  data-doc="(anonymousnamespace)::LdStPairFlags::MergeForward">  // a pair-wise insn, and false if the reverse is true.</i></td></tr>
<tr><th id="71">71</th><td>  <em>bool</em> <dfn class="tu decl" id="(anonymousnamespace)::LdStPairFlags::MergeForward" title='(anonymous namespace)::LdStPairFlags::MergeForward' data-type='bool' data-ref="(anonymousnamespace)::LdStPairFlags::MergeForward">MergeForward</dfn> = <b>false</b>;</td></tr>
<tr><th id="72">72</th><td></td></tr>
<tr><th id="73">73</th><td>  <i  data-doc="(anonymousnamespace)::LdStPairFlags::SExtIdx">// SExtIdx gives the index of the result of the load pair that must be</i></td></tr>
<tr><th id="74">74</th><td><i  data-doc="(anonymousnamespace)::LdStPairFlags::SExtIdx">  // extended. The value of SExtIdx assumes that the paired load produces the</i></td></tr>
<tr><th id="75">75</th><td><i  data-doc="(anonymousnamespace)::LdStPairFlags::SExtIdx">  // value in this order: (I, returned iterator), i.e., -1 means no value has</i></td></tr>
<tr><th id="76">76</th><td><i  data-doc="(anonymousnamespace)::LdStPairFlags::SExtIdx">  // to be extended, 0 means I, and 1 means the returned iterator.</i></td></tr>
<tr><th id="77">77</th><td>  <em>int</em> <dfn class="tu decl" id="(anonymousnamespace)::LdStPairFlags::SExtIdx" title='(anonymous namespace)::LdStPairFlags::SExtIdx' data-type='int' data-ref="(anonymousnamespace)::LdStPairFlags::SExtIdx">SExtIdx</dfn> = -<var>1</var>;</td></tr>
<tr><th id="78">78</th><td></td></tr>
<tr><th id="79">79</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_113LdStPairFlagsC1Ev" title='(anonymous namespace)::LdStPairFlags::LdStPairFlags' data-type='void (anonymous namespace)::LdStPairFlags::LdStPairFlags()' data-ref="_ZN12_GLOBAL__N_113LdStPairFlagsC1Ev">LdStPairFlags</dfn>() = <b>default</b>;</td></tr>
<tr><th id="80">80</th><td></td></tr>
<tr><th id="81">81</th><td>  <em>void</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_113LdStPairFlags15setMergeForwardEb" title='(anonymous namespace)::LdStPairFlags::setMergeForward' data-type='void (anonymous namespace)::LdStPairFlags::setMergeForward(bool V = true)' data-ref="_ZN12_GLOBAL__N_113LdStPairFlags15setMergeForwardEb">setMergeForward</dfn>(<em>bool</em> <dfn class="local col1 decl" id="1V" title='V' data-type='bool' data-ref="1V">V</dfn> = <b>true</b>) { <a class="tu member" href="#(anonymousnamespace)::LdStPairFlags::MergeForward" title='(anonymous namespace)::LdStPairFlags::MergeForward' data-use='w' data-ref="(anonymousnamespace)::LdStPairFlags::MergeForward">MergeForward</a> = <a class="local col1 ref" href="#1V" title='V' data-ref="1V">V</a>; }</td></tr>
<tr><th id="82">82</th><td>  <em>bool</em> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_113LdStPairFlags15getMergeForwardEv" title='(anonymous namespace)::LdStPairFlags::getMergeForward' data-type='bool (anonymous namespace)::LdStPairFlags::getMergeForward() const' data-ref="_ZNK12_GLOBAL__N_113LdStPairFlags15getMergeForwardEv">getMergeForward</dfn>() <em>const</em> { <b>return</b> <a class="tu member" href="#(anonymousnamespace)::LdStPairFlags::MergeForward" title='(anonymous namespace)::LdStPairFlags::MergeForward' data-use='r' data-ref="(anonymousnamespace)::LdStPairFlags::MergeForward">MergeForward</a>; }</td></tr>
<tr><th id="83">83</th><td></td></tr>
<tr><th id="84">84</th><td>  <em>void</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_113LdStPairFlags10setSExtIdxEi" title='(anonymous namespace)::LdStPairFlags::setSExtIdx' data-type='void (anonymous namespace)::LdStPairFlags::setSExtIdx(int V)' data-ref="_ZN12_GLOBAL__N_113LdStPairFlags10setSExtIdxEi">setSExtIdx</dfn>(<em>int</em> <dfn class="local col2 decl" id="2V" title='V' data-type='int' data-ref="2V">V</dfn>) { <a class="tu member" href="#(anonymousnamespace)::LdStPairFlags::SExtIdx" title='(anonymous namespace)::LdStPairFlags::SExtIdx' data-use='w' data-ref="(anonymousnamespace)::LdStPairFlags::SExtIdx">SExtIdx</a> = <a class="local col2 ref" href="#2V" title='V' data-ref="2V">V</a>; }</td></tr>
<tr><th id="85">85</th><td>  <em>int</em> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_113LdStPairFlags10getSExtIdxEv" title='(anonymous namespace)::LdStPairFlags::getSExtIdx' data-type='int (anonymous namespace)::LdStPairFlags::getSExtIdx() const' data-ref="_ZNK12_GLOBAL__N_113LdStPairFlags10getSExtIdxEv">getSExtIdx</dfn>() <em>const</em> { <b>return</b> <a class="tu member" href="#(anonymousnamespace)::LdStPairFlags::SExtIdx" title='(anonymous namespace)::LdStPairFlags::SExtIdx' data-use='r' data-ref="(anonymousnamespace)::LdStPairFlags::SExtIdx">SExtIdx</a>; }</td></tr>
<tr><th id="86">86</th><td>};</td></tr>
<tr><th id="87">87</th><td></td></tr>
<tr><th id="88">88</th><td><b>struct</b> <dfn class="tu type def" id="(anonymousnamespace)::AArch64LoadStoreOpt" title='(anonymous namespace)::AArch64LoadStoreOpt' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt">AArch64LoadStoreOpt</dfn> : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a> {</td></tr>
<tr><th id="89">89</th><td>  <em>static</em> <em>char</em> <dfn class="tu decl" id="(anonymousnamespace)::AArch64LoadStoreOpt::ID" title='(anonymous namespace)::AArch64LoadStoreOpt::ID' data-type='char' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::ID">ID</dfn>;</td></tr>
<tr><th id="90">90</th><td></td></tr>
<tr><th id="91">91</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_119AArch64LoadStoreOptC1Ev" title='(anonymous namespace)::AArch64LoadStoreOpt::AArch64LoadStoreOpt' data-type='void (anonymous namespace)::AArch64LoadStoreOpt::AArch64LoadStoreOpt()' data-ref="_ZN12_GLOBAL__N_119AArch64LoadStoreOptC1Ev">AArch64LoadStoreOpt</dfn>() : <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a><a class="ref" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZN4llvm19MachineFunctionPassC1ERc" title='llvm::MachineFunctionPass::MachineFunctionPass' data-ref="_ZN4llvm19MachineFunctionPassC1ERc">(</a><a class="tu member" href="#(anonymousnamespace)::AArch64LoadStoreOpt::ID" title='(anonymous namespace)::AArch64LoadStoreOpt::ID' data-use='a' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::ID">ID</a>) {</td></tr>
<tr><th id="92">92</th><td>    <a class="ref" href="#189" title='llvm::initializeAArch64LoadStoreOptPass' data-ref="_ZN4llvm33initializeAArch64LoadStoreOptPassERNS_12PassRegistryE">initializeAArch64LoadStoreOptPass</a>(<span class='refarg'>*<a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry">PassRegistry</a>::<a class="ref" href="../../../include/llvm/PassRegistry.h.html#_ZN4llvm12PassRegistry15getPassRegistryEv" title='llvm::PassRegistry::getPassRegistry' data-ref="_ZN4llvm12PassRegistry15getPassRegistryEv">getPassRegistry</a>()</span>);</td></tr>
<tr><th id="93">93</th><td>  }</td></tr>
<tr><th id="94">94</th><td></td></tr>
<tr><th id="95">95</th><td>  <a class="typedef" href="../../../include/llvm/Analysis/AliasAnalysis.h.html#llvm::AliasAnalysis" title='llvm::AliasAnalysis' data-type='llvm::AAResults' data-ref="llvm::AliasAnalysis">AliasAnalysis</a> *<dfn class="tu decl" id="(anonymousnamespace)::AArch64LoadStoreOpt::AA" title='(anonymous namespace)::AArch64LoadStoreOpt::AA' data-type='AliasAnalysis *' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::AA">AA</dfn>;</td></tr>
<tr><th id="96">96</th><td>  <em>const</em> <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo">AArch64InstrInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::AArch64LoadStoreOpt::TII" title='(anonymous namespace)::AArch64LoadStoreOpt::TII' data-type='const llvm::AArch64InstrInfo *' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::TII">TII</dfn>;</td></tr>
<tr><th id="97">97</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::AArch64LoadStoreOpt::TRI" title='(anonymous namespace)::AArch64LoadStoreOpt::TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::TRI">TRI</dfn>;</td></tr>
<tr><th id="98">98</th><td>  <em>const</em> <a class="type" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget" title='llvm::AArch64Subtarget' data-ref="llvm::AArch64Subtarget">AArch64Subtarget</a> *<dfn class="tu decl" id="(anonymousnamespace)::AArch64LoadStoreOpt::Subtarget" title='(anonymous namespace)::AArch64LoadStoreOpt::Subtarget' data-type='const llvm::AArch64Subtarget *' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::Subtarget">Subtarget</dfn>;</td></tr>
<tr><th id="99">99</th><td></td></tr>
<tr><th id="100">100</th><td>  <i>// Track which register units have been modified and used.</i></td></tr>
<tr><th id="101">101</th><td>  <a class="type" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#llvm::LiveRegUnits" title='llvm::LiveRegUnits' data-ref="llvm::LiveRegUnits">LiveRegUnits</a> <dfn class="tu decl" id="(anonymousnamespace)::AArch64LoadStoreOpt::ModifiedRegUnits" title='(anonymous namespace)::AArch64LoadStoreOpt::ModifiedRegUnits' data-type='llvm::LiveRegUnits' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::ModifiedRegUnits">ModifiedRegUnits</dfn>, <dfn class="tu decl" id="(anonymousnamespace)::AArch64LoadStoreOpt::UsedRegUnits" title='(anonymous namespace)::AArch64LoadStoreOpt::UsedRegUnits' data-type='llvm::LiveRegUnits' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::UsedRegUnits">UsedRegUnits</dfn>;</td></tr>
<tr><th id="102">102</th><td></td></tr>
<tr><th id="103">103</th><td>  <em>void</em> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_119AArch64LoadStoreOpt16getAnalysisUsageERN4llvm13AnalysisUsageE" title='(anonymous namespace)::AArch64LoadStoreOpt::getAnalysisUsage' data-type='void (anonymous namespace)::AArch64LoadStoreOpt::getAnalysisUsage(llvm::AnalysisUsage &amp; AU) const' data-ref="_ZNK12_GLOBAL__N_119AArch64LoadStoreOpt16getAnalysisUsageERN4llvm13AnalysisUsageE">getAnalysisUsage</dfn>(<a class="type" href="../../../include/llvm/PassAnalysisSupport.h.html#llvm::AnalysisUsage" title='llvm::AnalysisUsage' data-ref="llvm::AnalysisUsage">AnalysisUsage</a> &amp;<dfn class="local col3 decl" id="3AU" title='AU' data-type='llvm::AnalysisUsage &amp;' data-ref="3AU">AU</dfn>) <em>const</em> override {</td></tr>
<tr><th id="104">104</th><td>    <a class="local col3 ref" href="#3AU" title='AU' data-ref="3AU">AU</a>.<a class="ref" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="../../../include/llvm/Analysis/AliasAnalysis.h.html#llvm::AAResultsWrapperPass" title='llvm::AAResultsWrapperPass' data-ref="llvm::AAResultsWrapperPass">AAResultsWrapperPass</a>&gt;();</td></tr>
<tr><th id="105">105</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a>::<a class="virtual member" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE" title='llvm::MachineFunctionPass::getAnalysisUsage' data-ref="_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE">getAnalysisUsage</a>(<span class='refarg'><a class="local col3 ref" href="#3AU" title='AU' data-ref="3AU">AU</a></span>);</td></tr>
<tr><th id="106">106</th><td>  }</td></tr>
<tr><th id="107">107</th><td></td></tr>
<tr><th id="108">108</th><td>  <i  data-doc="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt16findMatchingInsnEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS_13LdStPairFlagsEjb">// Scan the instructions looking for a load/store that can be combined</i></td></tr>
<tr><th id="109">109</th><td><i  data-doc="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt16findMatchingInsnEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS_13LdStPairFlagsEjb">  // with the current instruction into a load/store pair.</i></td></tr>
<tr><th id="110">110</th><td><i  data-doc="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt16findMatchingInsnEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS_13LdStPairFlagsEjb">  // Return the matching instruction if one is found, else MBB-&gt;end().</i></td></tr>
<tr><th id="111">111</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <a class="tu decl" href="#_ZN12_GLOBAL__N_119AArch64LoadStoreOpt16findMatchingInsnEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS_13LdStPairFlagsEjb" title='(anonymous namespace)::AArch64LoadStoreOpt::findMatchingInsn' data-type='MachineBasicBlock::iterator (anonymous namespace)::AArch64LoadStoreOpt::findMatchingInsn(MachineBasicBlock::iterator I, (anonymous namespace)::LdStPairFlags &amp; Flags, unsigned int Limit, bool FindNarrowMerge)' data-ref="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt16findMatchingInsnEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS_13LdStPairFlagsEjb">findMatchingInsn</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col4 decl" id="4I" title='I' data-type='MachineBasicBlock::iterator' data-ref="4I">I</dfn>,</td></tr>
<tr><th id="112">112</th><td>                                               <a class="tu type" href="#(anonymousnamespace)::LdStPairFlags" title='(anonymous namespace)::LdStPairFlags' data-ref="(anonymousnamespace)::LdStPairFlags">LdStPairFlags</a> &amp;<dfn class="local col5 decl" id="5Flags" title='Flags' data-type='(anonymous namespace)::LdStPairFlags &amp;' data-ref="5Flags">Flags</dfn>,</td></tr>
<tr><th id="113">113</th><td>                                               <em>unsigned</em> <dfn class="local col6 decl" id="6Limit" title='Limit' data-type='unsigned int' data-ref="6Limit">Limit</dfn>,</td></tr>
<tr><th id="114">114</th><td>                                               <em>bool</em> <dfn class="local col7 decl" id="7FindNarrowMerge" title='FindNarrowMerge' data-type='bool' data-ref="7FindNarrowMerge">FindNarrowMerge</dfn>);</td></tr>
<tr><th id="115">115</th><td></td></tr>
<tr><th id="116">116</th><td>  <i  data-doc="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt17findMatchingStoreEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjRS4_">// Scan the instructions looking for a store that writes to the address from</i></td></tr>
<tr><th id="117">117</th><td><i  data-doc="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt17findMatchingStoreEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjRS4_">  // which the current load instruction reads. Return true if one is found.</i></td></tr>
<tr><th id="118">118</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_119AArch64LoadStoreOpt17findMatchingStoreEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjRS4_" title='(anonymous namespace)::AArch64LoadStoreOpt::findMatchingStore' data-type='bool (anonymous namespace)::AArch64LoadStoreOpt::findMatchingStore(MachineBasicBlock::iterator I, unsigned int Limit, MachineBasicBlock::iterator &amp; StoreI)' data-ref="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt17findMatchingStoreEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjRS4_">findMatchingStore</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col8 decl" id="8I" title='I' data-type='MachineBasicBlock::iterator' data-ref="8I">I</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="9Limit" title='Limit' data-type='unsigned int' data-ref="9Limit">Limit</dfn>,</td></tr>
<tr><th id="119">119</th><td>                         <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col0 decl" id="10StoreI" title='StoreI' data-type='MachineBasicBlock::iterator &amp;' data-ref="10StoreI">StoreI</dfn>);</td></tr>
<tr><th id="120">120</th><td></td></tr>
<tr><th id="121">121</th><td>  <i  data-doc="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt21mergeNarrowZeroStoresEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES4_RKNS_13LdStPairFlagsE">// Merge the two instructions indicated into a wider narrow store instruction.</i></td></tr>
<tr><th id="122">122</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a></td></tr>
<tr><th id="123">123</th><td>  <a class="tu decl" href="#_ZN12_GLOBAL__N_119AArch64LoadStoreOpt21mergeNarrowZeroStoresEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES4_RKNS_13LdStPairFlagsE" title='(anonymous namespace)::AArch64LoadStoreOpt::mergeNarrowZeroStores' data-type='MachineBasicBlock::iterator (anonymous namespace)::AArch64LoadStoreOpt::mergeNarrowZeroStores(MachineBasicBlock::iterator I, MachineBasicBlock::iterator MergeMI, const (anonymous namespace)::LdStPairFlags &amp; Flags)' data-ref="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt21mergeNarrowZeroStoresEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES4_RKNS_13LdStPairFlagsE">mergeNarrowZeroStores</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col1 decl" id="11I" title='I' data-type='MachineBasicBlock::iterator' data-ref="11I">I</dfn>,</td></tr>
<tr><th id="124">124</th><td>                        <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col2 decl" id="12MergeMI" title='MergeMI' data-type='MachineBasicBlock::iterator' data-ref="12MergeMI">MergeMI</dfn>,</td></tr>
<tr><th id="125">125</th><td>                        <em>const</em> <a class="tu type" href="#(anonymousnamespace)::LdStPairFlags" title='(anonymous namespace)::LdStPairFlags' data-ref="(anonymousnamespace)::LdStPairFlags">LdStPairFlags</a> &amp;<dfn class="local col3 decl" id="13Flags" title='Flags' data-type='const (anonymous namespace)::LdStPairFlags &amp;' data-ref="13Flags">Flags</dfn>);</td></tr>
<tr><th id="126">126</th><td></td></tr>
<tr><th id="127">127</th><td>  <i  data-doc="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt16mergePairedInsnsEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES4_RKNS_13LdStPairFlagsE">// Merge the two instructions indicated into a single pair-wise instruction.</i></td></tr>
<tr><th id="128">128</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a></td></tr>
<tr><th id="129">129</th><td>  <a class="tu decl" href="#_ZN12_GLOBAL__N_119AArch64LoadStoreOpt16mergePairedInsnsEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES4_RKNS_13LdStPairFlagsE" title='(anonymous namespace)::AArch64LoadStoreOpt::mergePairedInsns' data-type='MachineBasicBlock::iterator (anonymous namespace)::AArch64LoadStoreOpt::mergePairedInsns(MachineBasicBlock::iterator I, MachineBasicBlock::iterator Paired, const (anonymous namespace)::LdStPairFlags &amp; Flags)' data-ref="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt16mergePairedInsnsEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES4_RKNS_13LdStPairFlagsE">mergePairedInsns</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col4 decl" id="14I" title='I' data-type='MachineBasicBlock::iterator' data-ref="14I">I</dfn>,</td></tr>
<tr><th id="130">130</th><td>                   <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col5 decl" id="15Paired" title='Paired' data-type='MachineBasicBlock::iterator' data-ref="15Paired">Paired</dfn>,</td></tr>
<tr><th id="131">131</th><td>                   <em>const</em> <a class="tu type" href="#(anonymousnamespace)::LdStPairFlags" title='(anonymous namespace)::LdStPairFlags' data-ref="(anonymousnamespace)::LdStPairFlags">LdStPairFlags</a> &amp;<dfn class="local col6 decl" id="16Flags" title='Flags' data-type='const (anonymous namespace)::LdStPairFlags &amp;' data-ref="16Flags">Flags</dfn>);</td></tr>
<tr><th id="132">132</th><td></td></tr>
<tr><th id="133">133</th><td>  <i  data-doc="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt20promoteLoadFromStoreEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES4_">// Promote the load that reads directly from the address stored to.</i></td></tr>
<tr><th id="134">134</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a></td></tr>
<tr><th id="135">135</th><td>  <a class="tu decl" href="#_ZN12_GLOBAL__N_119AArch64LoadStoreOpt20promoteLoadFromStoreEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES4_" title='(anonymous namespace)::AArch64LoadStoreOpt::promoteLoadFromStore' data-type='MachineBasicBlock::iterator (anonymous namespace)::AArch64LoadStoreOpt::promoteLoadFromStore(MachineBasicBlock::iterator LoadI, MachineBasicBlock::iterator StoreI)' data-ref="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt20promoteLoadFromStoreEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES4_">promoteLoadFromStore</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col7 decl" id="17LoadI" title='LoadI' data-type='MachineBasicBlock::iterator' data-ref="17LoadI">LoadI</dfn>,</td></tr>
<tr><th id="136">136</th><td>                       <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col8 decl" id="18StoreI" title='StoreI' data-type='MachineBasicBlock::iterator' data-ref="18StoreI">StoreI</dfn>);</td></tr>
<tr><th id="137">137</th><td></td></tr>
<tr><th id="138">138</th><td>  <i  data-doc="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt29findMatchingUpdateInsnForwardEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEij">// Scan the instruction list to find a base register update that can</i></td></tr>
<tr><th id="139">139</th><td><i  data-doc="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt29findMatchingUpdateInsnForwardEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEij">  // be combined with the current instruction (a load or store) using</i></td></tr>
<tr><th id="140">140</th><td><i  data-doc="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt29findMatchingUpdateInsnForwardEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEij">  // pre or post indexed addressing with writeback. Scan forwards.</i></td></tr>
<tr><th id="141">141</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a></td></tr>
<tr><th id="142">142</th><td>  <a class="tu decl" href="#_ZN12_GLOBAL__N_119AArch64LoadStoreOpt29findMatchingUpdateInsnForwardEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEij" title='(anonymous namespace)::AArch64LoadStoreOpt::findMatchingUpdateInsnForward' data-type='MachineBasicBlock::iterator (anonymous namespace)::AArch64LoadStoreOpt::findMatchingUpdateInsnForward(MachineBasicBlock::iterator I, int UnscaledOffset, unsigned int Limit)' data-ref="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt29findMatchingUpdateInsnForwardEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEij">findMatchingUpdateInsnForward</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col9 decl" id="19I" title='I' data-type='MachineBasicBlock::iterator' data-ref="19I">I</dfn>,</td></tr>
<tr><th id="143">143</th><td>                                <em>int</em> <dfn class="local col0 decl" id="20UnscaledOffset" title='UnscaledOffset' data-type='int' data-ref="20UnscaledOffset">UnscaledOffset</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="21Limit" title='Limit' data-type='unsigned int' data-ref="21Limit">Limit</dfn>);</td></tr>
<tr><th id="144">144</th><td></td></tr>
<tr><th id="145">145</th><td>  <i  data-doc="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt30findMatchingUpdateInsnBackwardEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEj">// Scan the instruction list to find a base register update that can</i></td></tr>
<tr><th id="146">146</th><td><i  data-doc="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt30findMatchingUpdateInsnBackwardEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEj">  // be combined with the current instruction (a load or store) using</i></td></tr>
<tr><th id="147">147</th><td><i  data-doc="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt30findMatchingUpdateInsnBackwardEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEj">  // pre or post indexed addressing with writeback. Scan backwards.</i></td></tr>
<tr><th id="148">148</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a></td></tr>
<tr><th id="149">149</th><td>  <a class="tu decl" href="#_ZN12_GLOBAL__N_119AArch64LoadStoreOpt30findMatchingUpdateInsnBackwardEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEj" title='(anonymous namespace)::AArch64LoadStoreOpt::findMatchingUpdateInsnBackward' data-type='MachineBasicBlock::iterator (anonymous namespace)::AArch64LoadStoreOpt::findMatchingUpdateInsnBackward(MachineBasicBlock::iterator I, unsigned int Limit)' data-ref="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt30findMatchingUpdateInsnBackwardEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEj">findMatchingUpdateInsnBackward</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col2 decl" id="22I" title='I' data-type='MachineBasicBlock::iterator' data-ref="22I">I</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="23Limit" title='Limit' data-type='unsigned int' data-ref="23Limit">Limit</dfn>);</td></tr>
<tr><th id="150">150</th><td></td></tr>
<tr><th id="151">151</th><td>  <i  data-doc="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt20isMatchingUpdateInsnERN4llvm12MachineInstrES3_ji">// Find an instruction that updates the base register of the ld/st</i></td></tr>
<tr><th id="152">152</th><td><i  data-doc="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt20isMatchingUpdateInsnERN4llvm12MachineInstrES3_ji">  // instruction.</i></td></tr>
<tr><th id="153">153</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_119AArch64LoadStoreOpt20isMatchingUpdateInsnERN4llvm12MachineInstrES3_ji" title='(anonymous namespace)::AArch64LoadStoreOpt::isMatchingUpdateInsn' data-type='bool (anonymous namespace)::AArch64LoadStoreOpt::isMatchingUpdateInsn(llvm::MachineInstr &amp; MemMI, llvm::MachineInstr &amp; MI, unsigned int BaseReg, int Offset)' data-ref="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt20isMatchingUpdateInsnERN4llvm12MachineInstrES3_ji">isMatchingUpdateInsn</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="24MemMI" title='MemMI' data-type='llvm::MachineInstr &amp;' data-ref="24MemMI">MemMI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="25MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="25MI">MI</dfn>,</td></tr>
<tr><th id="154">154</th><td>                            <em>unsigned</em> <dfn class="local col6 decl" id="26BaseReg" title='BaseReg' data-type='unsigned int' data-ref="26BaseReg">BaseReg</dfn>, <em>int</em> <dfn class="local col7 decl" id="27Offset" title='Offset' data-type='int' data-ref="27Offset">Offset</dfn>);</td></tr>
<tr><th id="155">155</th><td></td></tr>
<tr><th id="156">156</th><td>  <i  data-doc="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt15mergeUpdateInsnEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES4_b">// Merge a pre- or post-index base register update into a ld/st instruction.</i></td></tr>
<tr><th id="157">157</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a></td></tr>
<tr><th id="158">158</th><td>  <a class="tu decl" href="#_ZN12_GLOBAL__N_119AArch64LoadStoreOpt15mergeUpdateInsnEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES4_b" title='(anonymous namespace)::AArch64LoadStoreOpt::mergeUpdateInsn' data-type='MachineBasicBlock::iterator (anonymous namespace)::AArch64LoadStoreOpt::mergeUpdateInsn(MachineBasicBlock::iterator I, MachineBasicBlock::iterator Update, bool IsPreIdx)' data-ref="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt15mergeUpdateInsnEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES4_b">mergeUpdateInsn</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col8 decl" id="28I" title='I' data-type='MachineBasicBlock::iterator' data-ref="28I">I</dfn>,</td></tr>
<tr><th id="159">159</th><td>                  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col9 decl" id="29Update" title='Update' data-type='MachineBasicBlock::iterator' data-ref="29Update">Update</dfn>, <em>bool</em> <dfn class="local col0 decl" id="30IsPreIdx" title='IsPreIdx' data-type='bool' data-ref="30IsPreIdx">IsPreIdx</dfn>);</td></tr>
<tr><th id="160">160</th><td></td></tr>
<tr><th id="161">161</th><td>  <i  data-doc="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt20tryToMergeZeroStInstERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">// Find and merge zero store instructions.</i></td></tr>
<tr><th id="162">162</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_119AArch64LoadStoreOpt20tryToMergeZeroStInstERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" title='(anonymous namespace)::AArch64LoadStoreOpt::tryToMergeZeroStInst' data-type='bool (anonymous namespace)::AArch64LoadStoreOpt::tryToMergeZeroStInst(MachineBasicBlock::iterator &amp; MBBI)' data-ref="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt20tryToMergeZeroStInstERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">tryToMergeZeroStInst</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col1 decl" id="31MBBI" title='MBBI' data-type='MachineBasicBlock::iterator &amp;' data-ref="31MBBI">MBBI</dfn>);</td></tr>
<tr><th id="163">163</th><td></td></tr>
<tr><th id="164">164</th><td>  <i  data-doc="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt17tryToPairLdStInstERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">// Find and pair ldr/str instructions.</i></td></tr>
<tr><th id="165">165</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_119AArch64LoadStoreOpt17tryToPairLdStInstERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" title='(anonymous namespace)::AArch64LoadStoreOpt::tryToPairLdStInst' data-type='bool (anonymous namespace)::AArch64LoadStoreOpt::tryToPairLdStInst(MachineBasicBlock::iterator &amp; MBBI)' data-ref="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt17tryToPairLdStInstERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">tryToPairLdStInst</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col2 decl" id="32MBBI" title='MBBI' data-type='MachineBasicBlock::iterator &amp;' data-ref="32MBBI">MBBI</dfn>);</td></tr>
<tr><th id="166">166</th><td></td></tr>
<tr><th id="167">167</th><td>  <i  data-doc="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt25tryToPromoteLoadFromStoreERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">// Find and promote load instructions which read directly from store.</i></td></tr>
<tr><th id="168">168</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_119AArch64LoadStoreOpt25tryToPromoteLoadFromStoreERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" title='(anonymous namespace)::AArch64LoadStoreOpt::tryToPromoteLoadFromStore' data-type='bool (anonymous namespace)::AArch64LoadStoreOpt::tryToPromoteLoadFromStore(MachineBasicBlock::iterator &amp; MBBI)' data-ref="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt25tryToPromoteLoadFromStoreERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">tryToPromoteLoadFromStore</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col3 decl" id="33MBBI" title='MBBI' data-type='MachineBasicBlock::iterator &amp;' data-ref="33MBBI">MBBI</dfn>);</td></tr>
<tr><th id="169">169</th><td></td></tr>
<tr><th id="170">170</th><td>  <i  data-doc="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt20tryToMergeLdStUpdateERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">// Find and merge a base register updates before or after a ld/st instruction.</i></td></tr>
<tr><th id="171">171</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_119AArch64LoadStoreOpt20tryToMergeLdStUpdateERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" title='(anonymous namespace)::AArch64LoadStoreOpt::tryToMergeLdStUpdate' data-type='bool (anonymous namespace)::AArch64LoadStoreOpt::tryToMergeLdStUpdate(MachineBasicBlock::iterator &amp; MBBI)' data-ref="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt20tryToMergeLdStUpdateERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">tryToMergeLdStUpdate</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col4 decl" id="34MBBI" title='MBBI' data-type='MachineBasicBlock::iterator &amp;' data-ref="34MBBI">MBBI</dfn>);</td></tr>
<tr><th id="172">172</th><td></td></tr>
<tr><th id="173">173</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_119AArch64LoadStoreOpt13optimizeBlockERN4llvm17MachineBasicBlockEb" title='(anonymous namespace)::AArch64LoadStoreOpt::optimizeBlock' data-type='bool (anonymous namespace)::AArch64LoadStoreOpt::optimizeBlock(llvm::MachineBasicBlock &amp; MBB, bool EnableNarrowZeroStOpt)' data-ref="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt13optimizeBlockERN4llvm17MachineBasicBlockEb">optimizeBlock</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="35MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="35MBB">MBB</dfn>, <em>bool</em> <dfn class="local col6 decl" id="36EnableNarrowZeroStOpt" title='EnableNarrowZeroStOpt' data-type='bool' data-ref="36EnableNarrowZeroStOpt">EnableNarrowZeroStOpt</dfn>);</td></tr>
<tr><th id="174">174</th><td></td></tr>
<tr><th id="175">175</th><td>  <em>bool</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_119AArch64LoadStoreOpt20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::AArch64LoadStoreOpt::runOnMachineFunction' data-type='bool (anonymous namespace)::AArch64LoadStoreOpt::runOnMachineFunction(llvm::MachineFunction &amp; Fn)' data-ref="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="37Fn" title='Fn' data-type='llvm::MachineFunction &amp;' data-ref="37Fn">Fn</dfn>) override;</td></tr>
<tr><th id="176">176</th><td></td></tr>
<tr><th id="177">177</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties" title='llvm::MachineFunctionProperties' data-ref="llvm::MachineFunctionProperties">MachineFunctionProperties</a> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_119AArch64LoadStoreOpt21getRequiredPropertiesEv" title='(anonymous namespace)::AArch64LoadStoreOpt::getRequiredProperties' data-type='llvm::MachineFunctionProperties (anonymous namespace)::AArch64LoadStoreOpt::getRequiredProperties() const' data-ref="_ZNK12_GLOBAL__N_119AArch64LoadStoreOpt21getRequiredPropertiesEv">getRequiredProperties</dfn>() <em>const</em> override {</td></tr>
<tr><th id="178">178</th><td>    <b>return</b> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineFunction.h.html#109" title='llvm::MachineFunctionProperties::MachineFunctionProperties' data-ref="_ZN4llvm25MachineFunctionPropertiesC1ERKS0_"></a><a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties" title='llvm::MachineFunctionProperties' data-ref="llvm::MachineFunctionProperties">MachineFunctionProperties</a><a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#109" title='llvm::MachineFunctionProperties::MachineFunctionProperties' data-ref="_ZN4llvm25MachineFunctionPropertiesC1Ev">(</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm25MachineFunctionProperties3setENS0_8PropertyE" title='llvm::MachineFunctionProperties::set' data-ref="_ZN4llvm25MachineFunctionProperties3setENS0_8PropertyE">set</a>(</td></tr>
<tr><th id="179">179</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties" title='llvm::MachineFunctionProperties' data-ref="llvm::MachineFunctionProperties">MachineFunctionProperties</a>::<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties::Property" title='llvm::MachineFunctionProperties::Property' data-ref="llvm::MachineFunctionProperties::Property">Property</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties::Property::NoVRegs" title='llvm::MachineFunctionProperties::Property::NoVRegs' data-ref="llvm::MachineFunctionProperties::Property::NoVRegs">NoVRegs</a>);</td></tr>
<tr><th id="180">180</th><td>  }</td></tr>
<tr><th id="181">181</th><td></td></tr>
<tr><th id="182">182</th><td>  <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_119AArch64LoadStoreOpt11getPassNameEv" title='(anonymous namespace)::AArch64LoadStoreOpt::getPassName' data-type='llvm::StringRef (anonymous namespace)::AArch64LoadStoreOpt::getPassName() const' data-ref="_ZNK12_GLOBAL__N_119AArch64LoadStoreOpt11getPassNameEv">getPassName</dfn>() <em>const</em> override { <b>return</b> <a class="macro" href="#63" title="&quot;AArch64 load / store optimization pass&quot;" data-ref="_M/AARCH64_LOAD_STORE_OPT_NAME">AARCH64_LOAD_STORE_OPT_NAME</a>; }</td></tr>
<tr><th id="183">183</th><td>};</td></tr>
<tr><th id="184">184</th><td></td></tr>
<tr><th id="185">185</th><td><em>char</em> <a class="tu type" href="#(anonymousnamespace)::AArch64LoadStoreOpt" title='(anonymous namespace)::AArch64LoadStoreOpt' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt">AArch64LoadStoreOpt</a>::<dfn class="tu decl def" id="(anonymousnamespace)::AArch64LoadStoreOpt::ID" title='(anonymous namespace)::AArch64LoadStoreOpt::ID' data-type='char' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::ID">ID</dfn> = <var>0</var>;</td></tr>
<tr><th id="186">186</th><td></td></tr>
<tr><th id="187">187</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="188">188</th><td></td></tr>
<tr><th id="189">189</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#33" title="static void *initializeAArch64LoadStoreOptPassOnce(PassRegistry &amp;Registry) { PassInfo *PI = new PassInfo( &quot;AArch64 load / store optimization pass&quot;, &quot;aarch64-ldst-opt&quot;, &amp;AArch64LoadStoreOpt::ID, PassInfo::NormalCtor_t(callDefaultCtor&lt;AArch64LoadStoreOpt&gt;), false, false); Registry.registerPass(*PI, true); return PI; } static llvm::once_flag InitializeAArch64LoadStoreOptPassFlag; void llvm::initializeAArch64LoadStoreOptPass(PassRegistry &amp;Registry) { llvm::call_once(InitializeAArch64LoadStoreOptPassFlag, initializeAArch64LoadStoreOptPassOnce, std::ref(Registry)); }" data-ref="_M/INITIALIZE_PASS">INITIALIZE_PASS</a>(<a class="tu type" href="#(anonymousnamespace)::AArch64LoadStoreOpt" title='(anonymous namespace)::AArch64LoadStoreOpt' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt">AArch64LoadStoreOpt</a>, <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"aarch64-ldst-opt"</q>,</td></tr>
<tr><th id="190">190</th><td>                <a class="macro" href="#63" title="&quot;AArch64 load / store optimization pass&quot;" data-ref="_M/AARCH64_LOAD_STORE_OPT_NAME">AARCH64_LOAD_STORE_OPT_NAME</a>, <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="191">191</th><td></td></tr>
<tr><th id="192">192</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL13isNarrowStorej" title='isNarrowStore' data-type='bool isNarrowStore(unsigned int Opc)' data-ref="_ZL13isNarrowStorej">isNarrowStore</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="38Opc" title='Opc' data-type='unsigned int' data-ref="38Opc">Opc</dfn>) {</td></tr>
<tr><th id="193">193</th><td>  <b>switch</b> (<a class="local col8 ref" href="#38Opc" title='Opc' data-ref="38Opc">Opc</a>) {</td></tr>
<tr><th id="194">194</th><td>  <b>default</b>:</td></tr>
<tr><th id="195">195</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="196">196</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STRBBui&apos; in namespace &apos;llvm::AArch64&apos;">STRBBui</span>:</td></tr>
<tr><th id="197">197</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STURBBi&apos; in namespace &apos;llvm::AArch64&apos;">STURBBi</span>:</td></tr>
<tr><th id="198">198</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STRHHui&apos; in namespace &apos;llvm::AArch64&apos;">STRHHui</span>:</td></tr>
<tr><th id="199">199</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STURHHi&apos; in namespace &apos;llvm::AArch64&apos;">STURHHi</span>:</td></tr>
<tr><th id="200">200</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="201">201</th><td>  }</td></tr>
<tr><th id="202">202</th><td>}</td></tr>
<tr><th id="203">203</th><td></td></tr>
<tr><th id="204">204</th><td><i  data-doc="_ZL11getMemScaleRN4llvm12MachineInstrE">// Scaling factor for unscaled load or store.</i></td></tr>
<tr><th id="205">205</th><td><em>static</em> <em>int</em> <dfn class="tu decl def" id="_ZL11getMemScaleRN4llvm12MachineInstrE" title='getMemScale' data-type='int getMemScale(llvm::MachineInstr &amp; MI)' data-ref="_ZL11getMemScaleRN4llvm12MachineInstrE">getMemScale</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="39MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="39MI">MI</dfn>) {</td></tr>
<tr><th id="206">206</th><td>  <b>switch</b> (<a class="local col9 ref" href="#39MI" title='MI' data-ref="39MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="207">207</th><td>  <b>default</b>:</td></tr>
<tr><th id="208">208</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Opcode has unknown scale!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64LoadStoreOptimizer.cpp&quot;, 208)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Opcode has unknown scale!"</q>);</td></tr>
<tr><th id="209">209</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDRBBui&apos; in namespace &apos;llvm::AArch64&apos;">LDRBBui</span>:</td></tr>
<tr><th id="210">210</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDURBBi&apos; in namespace &apos;llvm::AArch64&apos;">LDURBBi</span>:</td></tr>
<tr><th id="211">211</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDRSBWui&apos; in namespace &apos;llvm::AArch64&apos;">LDRSBWui</span>:</td></tr>
<tr><th id="212">212</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDURSBWi&apos; in namespace &apos;llvm::AArch64&apos;">LDURSBWi</span>:</td></tr>
<tr><th id="213">213</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STRBBui&apos; in namespace &apos;llvm::AArch64&apos;">STRBBui</span>:</td></tr>
<tr><th id="214">214</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STURBBi&apos; in namespace &apos;llvm::AArch64&apos;">STURBBi</span>:</td></tr>
<tr><th id="215">215</th><td>    <b>return</b> <var>1</var>;</td></tr>
<tr><th id="216">216</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDRHHui&apos; in namespace &apos;llvm::AArch64&apos;">LDRHHui</span>:</td></tr>
<tr><th id="217">217</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDURHHi&apos; in namespace &apos;llvm::AArch64&apos;">LDURHHi</span>:</td></tr>
<tr><th id="218">218</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDRSHWui&apos; in namespace &apos;llvm::AArch64&apos;">LDRSHWui</span>:</td></tr>
<tr><th id="219">219</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDURSHWi&apos; in namespace &apos;llvm::AArch64&apos;">LDURSHWi</span>:</td></tr>
<tr><th id="220">220</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STRHHui&apos; in namespace &apos;llvm::AArch64&apos;">STRHHui</span>:</td></tr>
<tr><th id="221">221</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STURHHi&apos; in namespace &apos;llvm::AArch64&apos;">STURHHi</span>:</td></tr>
<tr><th id="222">222</th><td>    <b>return</b> <var>2</var>;</td></tr>
<tr><th id="223">223</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDRSui&apos; in namespace &apos;llvm::AArch64&apos;">LDRSui</span>:</td></tr>
<tr><th id="224">224</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDURSi&apos; in namespace &apos;llvm::AArch64&apos;">LDURSi</span>:</td></tr>
<tr><th id="225">225</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDRSWui&apos; in namespace &apos;llvm::AArch64&apos;">LDRSWui</span>:</td></tr>
<tr><th id="226">226</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDURSWi&apos; in namespace &apos;llvm::AArch64&apos;">LDURSWi</span>:</td></tr>
<tr><th id="227">227</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDRWui&apos; in namespace &apos;llvm::AArch64&apos;">LDRWui</span>:</td></tr>
<tr><th id="228">228</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDURWi&apos; in namespace &apos;llvm::AArch64&apos;">LDURWi</span>:</td></tr>
<tr><th id="229">229</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STRSui&apos; in namespace &apos;llvm::AArch64&apos;">STRSui</span>:</td></tr>
<tr><th id="230">230</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STURSi&apos; in namespace &apos;llvm::AArch64&apos;">STURSi</span>:</td></tr>
<tr><th id="231">231</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STRWui&apos; in namespace &apos;llvm::AArch64&apos;">STRWui</span>:</td></tr>
<tr><th id="232">232</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STURWi&apos; in namespace &apos;llvm::AArch64&apos;">STURWi</span>:</td></tr>
<tr><th id="233">233</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDPSi&apos; in namespace &apos;llvm::AArch64&apos;">LDPSi</span>:</td></tr>
<tr><th id="234">234</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDPSWi&apos; in namespace &apos;llvm::AArch64&apos;">LDPSWi</span>:</td></tr>
<tr><th id="235">235</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDPWi&apos; in namespace &apos;llvm::AArch64&apos;">LDPWi</span>:</td></tr>
<tr><th id="236">236</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STPSi&apos; in namespace &apos;llvm::AArch64&apos;">STPSi</span>:</td></tr>
<tr><th id="237">237</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STPWi&apos; in namespace &apos;llvm::AArch64&apos;">STPWi</span>:</td></tr>
<tr><th id="238">238</th><td>    <b>return</b> <var>4</var>;</td></tr>
<tr><th id="239">239</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDRDui&apos; in namespace &apos;llvm::AArch64&apos;">LDRDui</span>:</td></tr>
<tr><th id="240">240</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDURDi&apos; in namespace &apos;llvm::AArch64&apos;">LDURDi</span>:</td></tr>
<tr><th id="241">241</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDRXui&apos; in namespace &apos;llvm::AArch64&apos;">LDRXui</span>:</td></tr>
<tr><th id="242">242</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDURXi&apos; in namespace &apos;llvm::AArch64&apos;">LDURXi</span>:</td></tr>
<tr><th id="243">243</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STRDui&apos; in namespace &apos;llvm::AArch64&apos;">STRDui</span>:</td></tr>
<tr><th id="244">244</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STURDi&apos; in namespace &apos;llvm::AArch64&apos;">STURDi</span>:</td></tr>
<tr><th id="245">245</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STRXui&apos; in namespace &apos;llvm::AArch64&apos;">STRXui</span>:</td></tr>
<tr><th id="246">246</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STURXi&apos; in namespace &apos;llvm::AArch64&apos;">STURXi</span>:</td></tr>
<tr><th id="247">247</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDPDi&apos; in namespace &apos;llvm::AArch64&apos;">LDPDi</span>:</td></tr>
<tr><th id="248">248</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDPXi&apos; in namespace &apos;llvm::AArch64&apos;">LDPXi</span>:</td></tr>
<tr><th id="249">249</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STPDi&apos; in namespace &apos;llvm::AArch64&apos;">STPDi</span>:</td></tr>
<tr><th id="250">250</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STPXi&apos; in namespace &apos;llvm::AArch64&apos;">STPXi</span>:</td></tr>
<tr><th id="251">251</th><td>    <b>return</b> <var>8</var>;</td></tr>
<tr><th id="252">252</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDRQui&apos; in namespace &apos;llvm::AArch64&apos;">LDRQui</span>:</td></tr>
<tr><th id="253">253</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDURQi&apos; in namespace &apos;llvm::AArch64&apos;">LDURQi</span>:</td></tr>
<tr><th id="254">254</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STRQui&apos; in namespace &apos;llvm::AArch64&apos;">STRQui</span>:</td></tr>
<tr><th id="255">255</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STURQi&apos; in namespace &apos;llvm::AArch64&apos;">STURQi</span>:</td></tr>
<tr><th id="256">256</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDPQi&apos; in namespace &apos;llvm::AArch64&apos;">LDPQi</span>:</td></tr>
<tr><th id="257">257</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STPQi&apos; in namespace &apos;llvm::AArch64&apos;">STPQi</span>:</td></tr>
<tr><th id="258">258</th><td>    <b>return</b> <var>16</var>;</td></tr>
<tr><th id="259">259</th><td>  }</td></tr>
<tr><th id="260">260</th><td>}</td></tr>
<tr><th id="261">261</th><td></td></tr>
<tr><th id="262">262</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def" id="_ZL24getMatchingNonSExtOpcodejPb" title='getMatchingNonSExtOpcode' data-type='unsigned int getMatchingNonSExtOpcode(unsigned int Opc, bool * IsValidLdStrOpc = nullptr)' data-ref="_ZL24getMatchingNonSExtOpcodejPb">getMatchingNonSExtOpcode</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="40Opc" title='Opc' data-type='unsigned int' data-ref="40Opc">Opc</dfn>,</td></tr>
<tr><th id="263">263</th><td>                                         <em>bool</em> *<dfn class="local col1 decl" id="41IsValidLdStrOpc" title='IsValidLdStrOpc' data-type='bool *' data-ref="41IsValidLdStrOpc">IsValidLdStrOpc</dfn> = <b>nullptr</b>) {</td></tr>
<tr><th id="264">264</th><td>  <b>if</b> (<a class="local col1 ref" href="#41IsValidLdStrOpc" title='IsValidLdStrOpc' data-ref="41IsValidLdStrOpc">IsValidLdStrOpc</a>)</td></tr>
<tr><th id="265">265</th><td>    *<a class="local col1 ref" href="#41IsValidLdStrOpc" title='IsValidLdStrOpc' data-ref="41IsValidLdStrOpc">IsValidLdStrOpc</a> = <b>true</b>;</td></tr>
<tr><th id="266">266</th><td>  <b>switch</b> (<a class="local col0 ref" href="#40Opc" title='Opc' data-ref="40Opc">Opc</a>) {</td></tr>
<tr><th id="267">267</th><td>  <b>default</b>:</td></tr>
<tr><th id="268">268</th><td>    <b>if</b> (<a class="local col1 ref" href="#41IsValidLdStrOpc" title='IsValidLdStrOpc' data-ref="41IsValidLdStrOpc">IsValidLdStrOpc</a>)</td></tr>
<tr><th id="269">269</th><td>      *<a class="local col1 ref" href="#41IsValidLdStrOpc" title='IsValidLdStrOpc' data-ref="41IsValidLdStrOpc">IsValidLdStrOpc</a> = <b>false</b>;</td></tr>
<tr><th id="270">270</th><td>    <b>return</b> <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/limits.html#std::numeric_limits" title='std::numeric_limits' data-ref="std::numeric_limits">numeric_limits</a>&lt;<em>unsigned</em>&gt;::<a class="ref" href="../../../../../include/c++/7/limits.html#_ZNSt14numeric_limitsIjE3maxEv" title='std::numeric_limits&lt;unsigned int&gt;::max' data-ref="_ZNSt14numeric_limitsIjE3maxEv">max</a>();</td></tr>
<tr><th id="271">271</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STRDui&apos; in namespace &apos;llvm::AArch64&apos;">STRDui</span>:</td></tr>
<tr><th id="272">272</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STURDi&apos; in namespace &apos;llvm::AArch64&apos;">STURDi</span>:</td></tr>
<tr><th id="273">273</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STRQui&apos; in namespace &apos;llvm::AArch64&apos;">STRQui</span>:</td></tr>
<tr><th id="274">274</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STURQi&apos; in namespace &apos;llvm::AArch64&apos;">STURQi</span>:</td></tr>
<tr><th id="275">275</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STRBBui&apos; in namespace &apos;llvm::AArch64&apos;">STRBBui</span>:</td></tr>
<tr><th id="276">276</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STURBBi&apos; in namespace &apos;llvm::AArch64&apos;">STURBBi</span>:</td></tr>
<tr><th id="277">277</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STRHHui&apos; in namespace &apos;llvm::AArch64&apos;">STRHHui</span>:</td></tr>
<tr><th id="278">278</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STURHHi&apos; in namespace &apos;llvm::AArch64&apos;">STURHHi</span>:</td></tr>
<tr><th id="279">279</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STRWui&apos; in namespace &apos;llvm::AArch64&apos;">STRWui</span>:</td></tr>
<tr><th id="280">280</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STURWi&apos; in namespace &apos;llvm::AArch64&apos;">STURWi</span>:</td></tr>
<tr><th id="281">281</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STRXui&apos; in namespace &apos;llvm::AArch64&apos;">STRXui</span>:</td></tr>
<tr><th id="282">282</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STURXi&apos; in namespace &apos;llvm::AArch64&apos;">STURXi</span>:</td></tr>
<tr><th id="283">283</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDRDui&apos; in namespace &apos;llvm::AArch64&apos;">LDRDui</span>:</td></tr>
<tr><th id="284">284</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDURDi&apos; in namespace &apos;llvm::AArch64&apos;">LDURDi</span>:</td></tr>
<tr><th id="285">285</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDRQui&apos; in namespace &apos;llvm::AArch64&apos;">LDRQui</span>:</td></tr>
<tr><th id="286">286</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDURQi&apos; in namespace &apos;llvm::AArch64&apos;">LDURQi</span>:</td></tr>
<tr><th id="287">287</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDRWui&apos; in namespace &apos;llvm::AArch64&apos;">LDRWui</span>:</td></tr>
<tr><th id="288">288</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDURWi&apos; in namespace &apos;llvm::AArch64&apos;">LDURWi</span>:</td></tr>
<tr><th id="289">289</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDRXui&apos; in namespace &apos;llvm::AArch64&apos;">LDRXui</span>:</td></tr>
<tr><th id="290">290</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDURXi&apos; in namespace &apos;llvm::AArch64&apos;">LDURXi</span>:</td></tr>
<tr><th id="291">291</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STRSui&apos; in namespace &apos;llvm::AArch64&apos;">STRSui</span>:</td></tr>
<tr><th id="292">292</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STURSi&apos; in namespace &apos;llvm::AArch64&apos;">STURSi</span>:</td></tr>
<tr><th id="293">293</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDRSui&apos; in namespace &apos;llvm::AArch64&apos;">LDRSui</span>:</td></tr>
<tr><th id="294">294</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDURSi&apos; in namespace &apos;llvm::AArch64&apos;">LDURSi</span>:</td></tr>
<tr><th id="295">295</th><td>    <b>return</b> Opc;</td></tr>
<tr><th id="296">296</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDRSWui&apos; in namespace &apos;llvm::AArch64&apos;">LDRSWui</span>:</td></tr>
<tr><th id="297">297</th><td>    <b>return</b> AArch64::<span class='error' title="no member named &apos;LDRWui&apos; in namespace &apos;llvm::AArch64&apos;">LDRWui</span>;</td></tr>
<tr><th id="298">298</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDURSWi&apos; in namespace &apos;llvm::AArch64&apos;">LDURSWi</span>:</td></tr>
<tr><th id="299">299</th><td>    <b>return</b> AArch64::<span class='error' title="no member named &apos;LDURWi&apos; in namespace &apos;llvm::AArch64&apos;">LDURWi</span>;</td></tr>
<tr><th id="300">300</th><td>  }</td></tr>
<tr><th id="301">301</th><td>}</td></tr>
<tr><th id="302">302</th><td></td></tr>
<tr><th id="303">303</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def" id="_ZL21getMatchingWideOpcodej" title='getMatchingWideOpcode' data-type='unsigned int getMatchingWideOpcode(unsigned int Opc)' data-ref="_ZL21getMatchingWideOpcodej">getMatchingWideOpcode</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="42Opc" title='Opc' data-type='unsigned int' data-ref="42Opc">Opc</dfn>) {</td></tr>
<tr><th id="304">304</th><td>  <b>switch</b> (<a class="local col2 ref" href="#42Opc" title='Opc' data-ref="42Opc">Opc</a>) {</td></tr>
<tr><th id="305">305</th><td>  <b>default</b>:</td></tr>
<tr><th id="306">306</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Opcode has no wide equivalent!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64LoadStoreOptimizer.cpp&quot;, 306)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Opcode has no wide equivalent!"</q>);</td></tr>
<tr><th id="307">307</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STRBBui&apos; in namespace &apos;llvm::AArch64&apos;">STRBBui</span>:</td></tr>
<tr><th id="308">308</th><td>    <b>return</b> AArch64::<span class='error' title="no member named &apos;STRHHui&apos; in namespace &apos;llvm::AArch64&apos;">STRHHui</span>;</td></tr>
<tr><th id="309">309</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STRHHui&apos; in namespace &apos;llvm::AArch64&apos;">STRHHui</span>:</td></tr>
<tr><th id="310">310</th><td>    <b>return</b> AArch64::<span class='error' title="no member named &apos;STRWui&apos; in namespace &apos;llvm::AArch64&apos;">STRWui</span>;</td></tr>
<tr><th id="311">311</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STURBBi&apos; in namespace &apos;llvm::AArch64&apos;">STURBBi</span>:</td></tr>
<tr><th id="312">312</th><td>    <b>return</b> AArch64::<span class='error' title="no member named &apos;STURHHi&apos; in namespace &apos;llvm::AArch64&apos;">STURHHi</span>;</td></tr>
<tr><th id="313">313</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STURHHi&apos; in namespace &apos;llvm::AArch64&apos;">STURHHi</span>:</td></tr>
<tr><th id="314">314</th><td>    <b>return</b> AArch64::<span class='error' title="no member named &apos;STURWi&apos; in namespace &apos;llvm::AArch64&apos;">STURWi</span>;</td></tr>
<tr><th id="315">315</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STURWi&apos; in namespace &apos;llvm::AArch64&apos;">STURWi</span>:</td></tr>
<tr><th id="316">316</th><td>    <b>return</b> AArch64::<span class='error' title="no member named &apos;STURXi&apos; in namespace &apos;llvm::AArch64&apos;">STURXi</span>;</td></tr>
<tr><th id="317">317</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STRWui&apos; in namespace &apos;llvm::AArch64&apos;">STRWui</span>:</td></tr>
<tr><th id="318">318</th><td>    <b>return</b> AArch64::<span class='error' title="no member named &apos;STRXui&apos; in namespace &apos;llvm::AArch64&apos;">STRXui</span>;</td></tr>
<tr><th id="319">319</th><td>  }</td></tr>
<tr><th id="320">320</th><td>}</td></tr>
<tr><th id="321">321</th><td></td></tr>
<tr><th id="322">322</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def" id="_ZL21getMatchingPairOpcodej" title='getMatchingPairOpcode' data-type='unsigned int getMatchingPairOpcode(unsigned int Opc)' data-ref="_ZL21getMatchingPairOpcodej">getMatchingPairOpcode</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="43Opc" title='Opc' data-type='unsigned int' data-ref="43Opc">Opc</dfn>) {</td></tr>
<tr><th id="323">323</th><td>  <b>switch</b> (<a class="local col3 ref" href="#43Opc" title='Opc' data-ref="43Opc">Opc</a>) {</td></tr>
<tr><th id="324">324</th><td>  <b>default</b>:</td></tr>
<tr><th id="325">325</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Opcode has no pairwise equivalent!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64LoadStoreOptimizer.cpp&quot;, 325)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Opcode has no pairwise equivalent!"</q>);</td></tr>
<tr><th id="326">326</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STRSui&apos; in namespace &apos;llvm::AArch64&apos;">STRSui</span>:</td></tr>
<tr><th id="327">327</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STURSi&apos; in namespace &apos;llvm::AArch64&apos;">STURSi</span>:</td></tr>
<tr><th id="328">328</th><td>    <b>return</b> AArch64::<span class='error' title="no member named &apos;STPSi&apos; in namespace &apos;llvm::AArch64&apos;">STPSi</span>;</td></tr>
<tr><th id="329">329</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STRDui&apos; in namespace &apos;llvm::AArch64&apos;">STRDui</span>:</td></tr>
<tr><th id="330">330</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STURDi&apos; in namespace &apos;llvm::AArch64&apos;">STURDi</span>:</td></tr>
<tr><th id="331">331</th><td>    <b>return</b> AArch64::<span class='error' title="no member named &apos;STPDi&apos; in namespace &apos;llvm::AArch64&apos;">STPDi</span>;</td></tr>
<tr><th id="332">332</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STRQui&apos; in namespace &apos;llvm::AArch64&apos;">STRQui</span>:</td></tr>
<tr><th id="333">333</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STURQi&apos; in namespace &apos;llvm::AArch64&apos;">STURQi</span>:</td></tr>
<tr><th id="334">334</th><td>    <b>return</b> AArch64::<span class='error' title="no member named &apos;STPQi&apos; in namespace &apos;llvm::AArch64&apos;">STPQi</span>;</td></tr>
<tr><th id="335">335</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STRWui&apos; in namespace &apos;llvm::AArch64&apos;">STRWui</span>:</td></tr>
<tr><th id="336">336</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STURWi&apos; in namespace &apos;llvm::AArch64&apos;">STURWi</span>:</td></tr>
<tr><th id="337">337</th><td>    <b>return</b> AArch64::<span class='error' title="no member named &apos;STPWi&apos; in namespace &apos;llvm::AArch64&apos;">STPWi</span>;</td></tr>
<tr><th id="338">338</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STRXui&apos; in namespace &apos;llvm::AArch64&apos;">STRXui</span>:</td></tr>
<tr><th id="339">339</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STURXi&apos; in namespace &apos;llvm::AArch64&apos;">STURXi</span>:</td></tr>
<tr><th id="340">340</th><td>    <b>return</b> AArch64::<span class='error' title="no member named &apos;STPXi&apos; in namespace &apos;llvm::AArch64&apos;">STPXi</span>;</td></tr>
<tr><th id="341">341</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDRSui&apos; in namespace &apos;llvm::AArch64&apos;">LDRSui</span>:</td></tr>
<tr><th id="342">342</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDURSi&apos; in namespace &apos;llvm::AArch64&apos;">LDURSi</span>:</td></tr>
<tr><th id="343">343</th><td>    <b>return</b> AArch64::<span class='error' title="no member named &apos;LDPSi&apos; in namespace &apos;llvm::AArch64&apos;">LDPSi</span>;</td></tr>
<tr><th id="344">344</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDRDui&apos; in namespace &apos;llvm::AArch64&apos;">LDRDui</span>:</td></tr>
<tr><th id="345">345</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDURDi&apos; in namespace &apos;llvm::AArch64&apos;">LDURDi</span>:</td></tr>
<tr><th id="346">346</th><td>    <b>return</b> AArch64::<span class='error' title="no member named &apos;LDPDi&apos; in namespace &apos;llvm::AArch64&apos;">LDPDi</span>;</td></tr>
<tr><th id="347">347</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDRQui&apos; in namespace &apos;llvm::AArch64&apos;">LDRQui</span>:</td></tr>
<tr><th id="348">348</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDURQi&apos; in namespace &apos;llvm::AArch64&apos;">LDURQi</span>:</td></tr>
<tr><th id="349">349</th><td>    <b>return</b> AArch64::<span class='error' title="no member named &apos;LDPQi&apos; in namespace &apos;llvm::AArch64&apos;">LDPQi</span>;</td></tr>
<tr><th id="350">350</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDRWui&apos; in namespace &apos;llvm::AArch64&apos;">LDRWui</span>:</td></tr>
<tr><th id="351">351</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDURWi&apos; in namespace &apos;llvm::AArch64&apos;">LDURWi</span>:</td></tr>
<tr><th id="352">352</th><td>    <b>return</b> AArch64::<span class='error' title="no member named &apos;LDPWi&apos; in namespace &apos;llvm::AArch64&apos;">LDPWi</span>;</td></tr>
<tr><th id="353">353</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDRXui&apos; in namespace &apos;llvm::AArch64&apos;">LDRXui</span>:</td></tr>
<tr><th id="354">354</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDURXi&apos; in namespace &apos;llvm::AArch64&apos;">LDURXi</span>:</td></tr>
<tr><th id="355">355</th><td>    <b>return</b> AArch64::<span class='error' title="no member named &apos;LDPXi&apos; in namespace &apos;llvm::AArch64&apos;">LDPXi</span>;</td></tr>
<tr><th id="356">356</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDRSWui&apos; in namespace &apos;llvm::AArch64&apos;">LDRSWui</span>:</td></tr>
<tr><th id="357">357</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDURSWi&apos; in namespace &apos;llvm::AArch64&apos;">LDURSWi</span>:</td></tr>
<tr><th id="358">358</th><td>    <b>return</b> AArch64::<span class='error' title="no member named &apos;LDPSWi&apos; in namespace &apos;llvm::AArch64&apos;">LDPSWi</span>;</td></tr>
<tr><th id="359">359</th><td>  }</td></tr>
<tr><th id="360">360</th><td>}</td></tr>
<tr><th id="361">361</th><td></td></tr>
<tr><th id="362">362</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def" id="_ZL15isMatchingStoreRN4llvm12MachineInstrES1_" title='isMatchingStore' data-type='unsigned int isMatchingStore(llvm::MachineInstr &amp; LoadInst, llvm::MachineInstr &amp; StoreInst)' data-ref="_ZL15isMatchingStoreRN4llvm12MachineInstrES1_">isMatchingStore</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="44LoadInst" title='LoadInst' data-type='llvm::MachineInstr &amp;' data-ref="44LoadInst">LoadInst</dfn>,</td></tr>
<tr><th id="363">363</th><td>                                <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="45StoreInst" title='StoreInst' data-type='llvm::MachineInstr &amp;' data-ref="45StoreInst">StoreInst</dfn>) {</td></tr>
<tr><th id="364">364</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="46LdOpc" title='LdOpc' data-type='unsigned int' data-ref="46LdOpc">LdOpc</dfn> = <a class="local col4 ref" href="#44LoadInst" title='LoadInst' data-ref="44LoadInst">LoadInst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="365">365</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="47StOpc" title='StOpc' data-type='unsigned int' data-ref="47StOpc">StOpc</dfn> = <a class="local col5 ref" href="#45StoreInst" title='StoreInst' data-ref="45StoreInst">StoreInst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="366">366</th><td>  <b>switch</b> (<a class="local col6 ref" href="#46LdOpc" title='LdOpc' data-ref="46LdOpc">LdOpc</a>) {</td></tr>
<tr><th id="367">367</th><td>  <b>default</b>:</td></tr>
<tr><th id="368">368</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unsupported load instruction!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64LoadStoreOptimizer.cpp&quot;, 368)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unsupported load instruction!"</q>);</td></tr>
<tr><th id="369">369</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDRBBui&apos; in namespace &apos;llvm::AArch64&apos;">LDRBBui</span>:</td></tr>
<tr><th id="370">370</th><td>    <b>return</b> StOpc == AArch64::<span class='error' title="no member named &apos;STRBBui&apos; in namespace &apos;llvm::AArch64&apos;">STRBBui</span> || StOpc == AArch64::<span class='error' title="no member named &apos;STRHHui&apos; in namespace &apos;llvm::AArch64&apos;">STRHHui</span> ||</td></tr>
<tr><th id="371">371</th><td>           StOpc == AArch64::<span class='error' title="no member named &apos;STRWui&apos; in namespace &apos;llvm::AArch64&apos;">STRWui</span> || StOpc == AArch64::<span class='error' title="no member named &apos;STRXui&apos; in namespace &apos;llvm::AArch64&apos;">STRXui</span>;</td></tr>
<tr><th id="372">372</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDURBBi&apos; in namespace &apos;llvm::AArch64&apos;">LDURBBi</span>:</td></tr>
<tr><th id="373">373</th><td>    <b>return</b> StOpc == AArch64::<span class='error' title="no member named &apos;STURBBi&apos; in namespace &apos;llvm::AArch64&apos;">STURBBi</span> || StOpc == AArch64::<span class='error' title="no member named &apos;STURHHi&apos; in namespace &apos;llvm::AArch64&apos;">STURHHi</span> ||</td></tr>
<tr><th id="374">374</th><td>           StOpc == AArch64::<span class='error' title="no member named &apos;STURWi&apos; in namespace &apos;llvm::AArch64&apos;">STURWi</span> || StOpc == AArch64::<span class='error' title="no member named &apos;STURXi&apos; in namespace &apos;llvm::AArch64&apos;">STURXi</span>;</td></tr>
<tr><th id="375">375</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDRHHui&apos; in namespace &apos;llvm::AArch64&apos;">LDRHHui</span>:</td></tr>
<tr><th id="376">376</th><td>    <b>return</b> StOpc == AArch64::<span class='error' title="no member named &apos;STRHHui&apos; in namespace &apos;llvm::AArch64&apos;">STRHHui</span> || StOpc == AArch64::<span class='error' title="no member named &apos;STRWui&apos; in namespace &apos;llvm::AArch64&apos;">STRWui</span> ||</td></tr>
<tr><th id="377">377</th><td>           StOpc == AArch64::<span class='error' title="no member named &apos;STRXui&apos; in namespace &apos;llvm::AArch64&apos;">STRXui</span>;</td></tr>
<tr><th id="378">378</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDURHHi&apos; in namespace &apos;llvm::AArch64&apos;">LDURHHi</span>:</td></tr>
<tr><th id="379">379</th><td>    <b>return</b> StOpc == AArch64::<span class='error' title="no member named &apos;STURHHi&apos; in namespace &apos;llvm::AArch64&apos;">STURHHi</span> || StOpc == AArch64::<span class='error' title="no member named &apos;STURWi&apos; in namespace &apos;llvm::AArch64&apos;">STURWi</span> ||</td></tr>
<tr><th id="380">380</th><td>           StOpc == AArch64::<span class='error' title="no member named &apos;STURXi&apos; in namespace &apos;llvm::AArch64&apos;">STURXi</span>;</td></tr>
<tr><th id="381">381</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDRWui&apos; in namespace &apos;llvm::AArch64&apos;">LDRWui</span>:</td></tr>
<tr><th id="382">382</th><td>    <b>return</b> StOpc == AArch64::<span class='error' title="no member named &apos;STRWui&apos; in namespace &apos;llvm::AArch64&apos;">STRWui</span> || StOpc == AArch64::<span class='error' title="no member named &apos;STRXui&apos; in namespace &apos;llvm::AArch64&apos;">STRXui</span>;</td></tr>
<tr><th id="383">383</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDURWi&apos; in namespace &apos;llvm::AArch64&apos;">LDURWi</span>:</td></tr>
<tr><th id="384">384</th><td>    <b>return</b> StOpc == AArch64::<span class='error' title="no member named &apos;STURWi&apos; in namespace &apos;llvm::AArch64&apos;">STURWi</span> || StOpc == AArch64::<span class='error' title="no member named &apos;STURXi&apos; in namespace &apos;llvm::AArch64&apos;">STURXi</span>;</td></tr>
<tr><th id="385">385</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDRXui&apos; in namespace &apos;llvm::AArch64&apos;">LDRXui</span>:</td></tr>
<tr><th id="386">386</th><td>    <b>return</b> StOpc == AArch64::<span class='error' title="no member named &apos;STRXui&apos; in namespace &apos;llvm::AArch64&apos;">STRXui</span>;</td></tr>
<tr><th id="387">387</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDURXi&apos; in namespace &apos;llvm::AArch64&apos;">LDURXi</span>:</td></tr>
<tr><th id="388">388</th><td>    <b>return</b> StOpc == AArch64::<span class='error' title="no member named &apos;STURXi&apos; in namespace &apos;llvm::AArch64&apos;">STURXi</span>;</td></tr>
<tr><th id="389">389</th><td>  }</td></tr>
<tr><th id="390">390</th><td>}</td></tr>
<tr><th id="391">391</th><td></td></tr>
<tr><th id="392">392</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def" id="_ZL19getPreIndexedOpcodej" title='getPreIndexedOpcode' data-type='unsigned int getPreIndexedOpcode(unsigned int Opc)' data-ref="_ZL19getPreIndexedOpcodej">getPreIndexedOpcode</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="48Opc" title='Opc' data-type='unsigned int' data-ref="48Opc">Opc</dfn>) {</td></tr>
<tr><th id="393">393</th><td>  <i>// FIXME: We don't currently support creating pre-indexed loads/stores when</i></td></tr>
<tr><th id="394">394</th><td><i>  // the load or store is the unscaled version.  If we decide to perform such an</i></td></tr>
<tr><th id="395">395</th><td><i>  // optimization in the future the cases for the unscaled loads/stores will</i></td></tr>
<tr><th id="396">396</th><td><i>  // need to be added here.</i></td></tr>
<tr><th id="397">397</th><td>  <b>switch</b> (<a class="local col8 ref" href="#48Opc" title='Opc' data-ref="48Opc">Opc</a>) {</td></tr>
<tr><th id="398">398</th><td>  <b>default</b>:</td></tr>
<tr><th id="399">399</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Opcode has no pre-indexed equivalent!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64LoadStoreOptimizer.cpp&quot;, 399)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Opcode has no pre-indexed equivalent!"</q>);</td></tr>
<tr><th id="400">400</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STRSui&apos; in namespace &apos;llvm::AArch64&apos;">STRSui</span>:</td></tr>
<tr><th id="401">401</th><td>    <b>return</b> AArch64::<span class='error' title="no member named &apos;STRSpre&apos; in namespace &apos;llvm::AArch64&apos;">STRSpre</span>;</td></tr>
<tr><th id="402">402</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STRDui&apos; in namespace &apos;llvm::AArch64&apos;">STRDui</span>:</td></tr>
<tr><th id="403">403</th><td>    <b>return</b> AArch64::<span class='error' title="no member named &apos;STRDpre&apos; in namespace &apos;llvm::AArch64&apos;">STRDpre</span>;</td></tr>
<tr><th id="404">404</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STRQui&apos; in namespace &apos;llvm::AArch64&apos;">STRQui</span>:</td></tr>
<tr><th id="405">405</th><td>    <b>return</b> AArch64::<span class='error' title="no member named &apos;STRQpre&apos; in namespace &apos;llvm::AArch64&apos;">STRQpre</span>;</td></tr>
<tr><th id="406">406</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STRBBui&apos; in namespace &apos;llvm::AArch64&apos;">STRBBui</span>:</td></tr>
<tr><th id="407">407</th><td>    <b>return</b> AArch64::<span class='error' title="no member named &apos;STRBBpre&apos; in namespace &apos;llvm::AArch64&apos;">STRBBpre</span>;</td></tr>
<tr><th id="408">408</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STRHHui&apos; in namespace &apos;llvm::AArch64&apos;">STRHHui</span>:</td></tr>
<tr><th id="409">409</th><td>    <b>return</b> AArch64::<span class='error' title="no member named &apos;STRHHpre&apos; in namespace &apos;llvm::AArch64&apos;">STRHHpre</span>;</td></tr>
<tr><th id="410">410</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STRWui&apos; in namespace &apos;llvm::AArch64&apos;">STRWui</span>:</td></tr>
<tr><th id="411">411</th><td>    <b>return</b> AArch64::<span class='error' title="no member named &apos;STRWpre&apos; in namespace &apos;llvm::AArch64&apos;">STRWpre</span>;</td></tr>
<tr><th id="412">412</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STRXui&apos; in namespace &apos;llvm::AArch64&apos;">STRXui</span>:</td></tr>
<tr><th id="413">413</th><td>    <b>return</b> AArch64::<span class='error' title="no member named &apos;STRXpre&apos; in namespace &apos;llvm::AArch64&apos;">STRXpre</span>;</td></tr>
<tr><th id="414">414</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDRSui&apos; in namespace &apos;llvm::AArch64&apos;">LDRSui</span>:</td></tr>
<tr><th id="415">415</th><td>    <b>return</b> AArch64::<span class='error' title="no member named &apos;LDRSpre&apos; in namespace &apos;llvm::AArch64&apos;">LDRSpre</span>;</td></tr>
<tr><th id="416">416</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDRDui&apos; in namespace &apos;llvm::AArch64&apos;">LDRDui</span>:</td></tr>
<tr><th id="417">417</th><td>    <b>return</b> AArch64::<span class='error' title="no member named &apos;LDRDpre&apos; in namespace &apos;llvm::AArch64&apos;">LDRDpre</span>;</td></tr>
<tr><th id="418">418</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDRQui&apos; in namespace &apos;llvm::AArch64&apos;">LDRQui</span>:</td></tr>
<tr><th id="419">419</th><td>    <b>return</b> AArch64::<span class='error' title="no member named &apos;LDRQpre&apos; in namespace &apos;llvm::AArch64&apos;">LDRQpre</span>;</td></tr>
<tr><th id="420">420</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDRBBui&apos; in namespace &apos;llvm::AArch64&apos;">LDRBBui</span>:</td></tr>
<tr><th id="421">421</th><td>    <b>return</b> AArch64::<span class='error' title="no member named &apos;LDRBBpre&apos; in namespace &apos;llvm::AArch64&apos;">LDRBBpre</span>;</td></tr>
<tr><th id="422">422</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDRHHui&apos; in namespace &apos;llvm::AArch64&apos;">LDRHHui</span>:</td></tr>
<tr><th id="423">423</th><td>    <b>return</b> AArch64::<span class='error' title="no member named &apos;LDRHHpre&apos; in namespace &apos;llvm::AArch64&apos;">LDRHHpre</span>;</td></tr>
<tr><th id="424">424</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDRWui&apos; in namespace &apos;llvm::AArch64&apos;">LDRWui</span>:</td></tr>
<tr><th id="425">425</th><td>    <b>return</b> AArch64::<span class='error' title="no member named &apos;LDRWpre&apos; in namespace &apos;llvm::AArch64&apos;">LDRWpre</span>;</td></tr>
<tr><th id="426">426</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDRXui&apos; in namespace &apos;llvm::AArch64&apos;">LDRXui</span>:</td></tr>
<tr><th id="427">427</th><td>    <b>return</b> AArch64::<span class='error' title="no member named &apos;LDRXpre&apos; in namespace &apos;llvm::AArch64&apos;">LDRXpre</span>;</td></tr>
<tr><th id="428">428</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDRSWui&apos; in namespace &apos;llvm::AArch64&apos;">LDRSWui</span>:</td></tr>
<tr><th id="429">429</th><td>    <b>return</b> AArch64::<span class='error' title="no member named &apos;LDRSWpre&apos; in namespace &apos;llvm::AArch64&apos;">LDRSWpre</span>;</td></tr>
<tr><th id="430">430</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDPSi&apos; in namespace &apos;llvm::AArch64&apos;">LDPSi</span>:</td></tr>
<tr><th id="431">431</th><td>    <b>return</b> AArch64::<span class='error' title="no member named &apos;LDPSpre&apos; in namespace &apos;llvm::AArch64&apos;">LDPSpre</span>;</td></tr>
<tr><th id="432">432</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDPSWi&apos; in namespace &apos;llvm::AArch64&apos;">LDPSWi</span>:</td></tr>
<tr><th id="433">433</th><td>    <b>return</b> AArch64::<span class='error' title="no member named &apos;LDPSWpre&apos; in namespace &apos;llvm::AArch64&apos;">LDPSWpre</span>;</td></tr>
<tr><th id="434">434</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDPDi&apos; in namespace &apos;llvm::AArch64&apos;">LDPDi</span>:</td></tr>
<tr><th id="435">435</th><td>    <b>return</b> AArch64::<span class='error' title="no member named &apos;LDPDpre&apos; in namespace &apos;llvm::AArch64&apos;">LDPDpre</span>;</td></tr>
<tr><th id="436">436</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDPQi&apos; in namespace &apos;llvm::AArch64&apos;">LDPQi</span>:</td></tr>
<tr><th id="437">437</th><td>    <b>return</b> AArch64::<span class='error' title="no member named &apos;LDPQpre&apos; in namespace &apos;llvm::AArch64&apos;">LDPQpre</span>;</td></tr>
<tr><th id="438">438</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDPWi&apos; in namespace &apos;llvm::AArch64&apos;">LDPWi</span>:</td></tr>
<tr><th id="439">439</th><td>    <b>return</b> AArch64::<span class='error' title="no member named &apos;LDPWpre&apos; in namespace &apos;llvm::AArch64&apos;">LDPWpre</span>;</td></tr>
<tr><th id="440">440</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDPXi&apos; in namespace &apos;llvm::AArch64&apos;">LDPXi</span>:</td></tr>
<tr><th id="441">441</th><td>    <b>return</b> AArch64::<span class='error' title="no member named &apos;LDPXpre&apos; in namespace &apos;llvm::AArch64&apos;">LDPXpre</span>;</td></tr>
<tr><th id="442">442</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STPSi&apos; in namespace &apos;llvm::AArch64&apos;">STPSi</span>:</td></tr>
<tr><th id="443">443</th><td>    <b>return</b> AArch64::<span class='error' title="no member named &apos;STPSpre&apos; in namespace &apos;llvm::AArch64&apos;">STPSpre</span>;</td></tr>
<tr><th id="444">444</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STPDi&apos; in namespace &apos;llvm::AArch64&apos;">STPDi</span>:</td></tr>
<tr><th id="445">445</th><td>    <b>return</b> AArch64::<span class='error' title="no member named &apos;STPDpre&apos; in namespace &apos;llvm::AArch64&apos;">STPDpre</span>;</td></tr>
<tr><th id="446">446</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STPQi&apos; in namespace &apos;llvm::AArch64&apos;">STPQi</span>:</td></tr>
<tr><th id="447">447</th><td>    <b>return</b> AArch64::<span class='error' title="no member named &apos;STPQpre&apos; in namespace &apos;llvm::AArch64&apos;">STPQpre</span>;</td></tr>
<tr><th id="448">448</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STPWi&apos; in namespace &apos;llvm::AArch64&apos;">STPWi</span>:</td></tr>
<tr><th id="449">449</th><td>    <b>return</b> AArch64::<span class='error' title="no member named &apos;STPWpre&apos; in namespace &apos;llvm::AArch64&apos;">STPWpre</span>;</td></tr>
<tr><th id="450">450</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STPXi&apos; in namespace &apos;llvm::AArch64&apos;">STPXi</span>:</td></tr>
<tr><th id="451">451</th><td>    <b>return</b> AArch64::<span class='error' title="no member named &apos;STPXpre&apos; in namespace &apos;llvm::AArch64&apos;">STPXpre</span>;</td></tr>
<tr><th id="452">452</th><td>  }</td></tr>
<tr><th id="453">453</th><td>}</td></tr>
<tr><th id="454">454</th><td></td></tr>
<tr><th id="455">455</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def" id="_ZL20getPostIndexedOpcodej" title='getPostIndexedOpcode' data-type='unsigned int getPostIndexedOpcode(unsigned int Opc)' data-ref="_ZL20getPostIndexedOpcodej">getPostIndexedOpcode</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="49Opc" title='Opc' data-type='unsigned int' data-ref="49Opc">Opc</dfn>) {</td></tr>
<tr><th id="456">456</th><td>  <b>switch</b> (<a class="local col9 ref" href="#49Opc" title='Opc' data-ref="49Opc">Opc</a>) {</td></tr>
<tr><th id="457">457</th><td>  <b>default</b>:</td></tr>
<tr><th id="458">458</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Opcode has no post-indexed wise equivalent!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64LoadStoreOptimizer.cpp&quot;, 458)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Opcode has no post-indexed wise equivalent!"</q>);</td></tr>
<tr><th id="459">459</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STRSui&apos; in namespace &apos;llvm::AArch64&apos;">STRSui</span>:</td></tr>
<tr><th id="460">460</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STURSi&apos; in namespace &apos;llvm::AArch64&apos;">STURSi</span>:</td></tr>
<tr><th id="461">461</th><td>    <b>return</b> AArch64::<span class='error' title="no member named &apos;STRSpost&apos; in namespace &apos;llvm::AArch64&apos;">STRSpost</span>;</td></tr>
<tr><th id="462">462</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STRDui&apos; in namespace &apos;llvm::AArch64&apos;">STRDui</span>:</td></tr>
<tr><th id="463">463</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STURDi&apos; in namespace &apos;llvm::AArch64&apos;">STURDi</span>:</td></tr>
<tr><th id="464">464</th><td>    <b>return</b> AArch64::<span class='error' title="no member named &apos;STRDpost&apos; in namespace &apos;llvm::AArch64&apos;">STRDpost</span>;</td></tr>
<tr><th id="465">465</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STRQui&apos; in namespace &apos;llvm::AArch64&apos;">STRQui</span>:</td></tr>
<tr><th id="466">466</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STURQi&apos; in namespace &apos;llvm::AArch64&apos;">STURQi</span>:</td></tr>
<tr><th id="467">467</th><td>    <b>return</b> AArch64::<span class='error' title="no member named &apos;STRQpost&apos; in namespace &apos;llvm::AArch64&apos;">STRQpost</span>;</td></tr>
<tr><th id="468">468</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STRBBui&apos; in namespace &apos;llvm::AArch64&apos;">STRBBui</span>:</td></tr>
<tr><th id="469">469</th><td>    <b>return</b> AArch64::<span class='error' title="no member named &apos;STRBBpost&apos; in namespace &apos;llvm::AArch64&apos;">STRBBpost</span>;</td></tr>
<tr><th id="470">470</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STRHHui&apos; in namespace &apos;llvm::AArch64&apos;">STRHHui</span>:</td></tr>
<tr><th id="471">471</th><td>    <b>return</b> AArch64::<span class='error' title="no member named &apos;STRHHpost&apos; in namespace &apos;llvm::AArch64&apos;">STRHHpost</span>;</td></tr>
<tr><th id="472">472</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STRWui&apos; in namespace &apos;llvm::AArch64&apos;">STRWui</span>:</td></tr>
<tr><th id="473">473</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STURWi&apos; in namespace &apos;llvm::AArch64&apos;">STURWi</span>:</td></tr>
<tr><th id="474">474</th><td>    <b>return</b> AArch64::<span class='error' title="no member named &apos;STRWpost&apos; in namespace &apos;llvm::AArch64&apos;">STRWpost</span>;</td></tr>
<tr><th id="475">475</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STRXui&apos; in namespace &apos;llvm::AArch64&apos;">STRXui</span>:</td></tr>
<tr><th id="476">476</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STURXi&apos; in namespace &apos;llvm::AArch64&apos;">STURXi</span>:</td></tr>
<tr><th id="477">477</th><td>    <b>return</b> AArch64::<span class='error' title="no member named &apos;STRXpost&apos; in namespace &apos;llvm::AArch64&apos;">STRXpost</span>;</td></tr>
<tr><th id="478">478</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDRSui&apos; in namespace &apos;llvm::AArch64&apos;">LDRSui</span>:</td></tr>
<tr><th id="479">479</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDURSi&apos; in namespace &apos;llvm::AArch64&apos;">LDURSi</span>:</td></tr>
<tr><th id="480">480</th><td>    <b>return</b> AArch64::<span class='error' title="no member named &apos;LDRSpost&apos; in namespace &apos;llvm::AArch64&apos;">LDRSpost</span>;</td></tr>
<tr><th id="481">481</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDRDui&apos; in namespace &apos;llvm::AArch64&apos;">LDRDui</span>:</td></tr>
<tr><th id="482">482</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDURDi&apos; in namespace &apos;llvm::AArch64&apos;">LDURDi</span>:</td></tr>
<tr><th id="483">483</th><td>    <b>return</b> AArch64::<span class='error' title="no member named &apos;LDRDpost&apos; in namespace &apos;llvm::AArch64&apos;">LDRDpost</span>;</td></tr>
<tr><th id="484">484</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDRQui&apos; in namespace &apos;llvm::AArch64&apos;">LDRQui</span>:</td></tr>
<tr><th id="485">485</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDURQi&apos; in namespace &apos;llvm::AArch64&apos;">LDURQi</span>:</td></tr>
<tr><th id="486">486</th><td>    <b>return</b> AArch64::<span class='error' title="no member named &apos;LDRQpost&apos; in namespace &apos;llvm::AArch64&apos;">LDRQpost</span>;</td></tr>
<tr><th id="487">487</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDRBBui&apos; in namespace &apos;llvm::AArch64&apos;">LDRBBui</span>:</td></tr>
<tr><th id="488">488</th><td>    <b>return</b> AArch64::<span class='error' title="no member named &apos;LDRBBpost&apos; in namespace &apos;llvm::AArch64&apos;">LDRBBpost</span>;</td></tr>
<tr><th id="489">489</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDRHHui&apos; in namespace &apos;llvm::AArch64&apos;">LDRHHui</span>:</td></tr>
<tr><th id="490">490</th><td>    <b>return</b> AArch64::<span class='error' title="no member named &apos;LDRHHpost&apos; in namespace &apos;llvm::AArch64&apos;">LDRHHpost</span>;</td></tr>
<tr><th id="491">491</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDRWui&apos; in namespace &apos;llvm::AArch64&apos;">LDRWui</span>:</td></tr>
<tr><th id="492">492</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDURWi&apos; in namespace &apos;llvm::AArch64&apos;">LDURWi</span>:</td></tr>
<tr><th id="493">493</th><td>    <b>return</b> AArch64::<span class='error' title="no member named &apos;LDRWpost&apos; in namespace &apos;llvm::AArch64&apos;">LDRWpost</span>;</td></tr>
<tr><th id="494">494</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDRXui&apos; in namespace &apos;llvm::AArch64&apos;">LDRXui</span>:</td></tr>
<tr><th id="495">495</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDURXi&apos; in namespace &apos;llvm::AArch64&apos;">LDURXi</span>:</td></tr>
<tr><th id="496">496</th><td>    <b>return</b> AArch64::<span class='error' title="no member named &apos;LDRXpost&apos; in namespace &apos;llvm::AArch64&apos;">LDRXpost</span>;</td></tr>
<tr><th id="497">497</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDRSWui&apos; in namespace &apos;llvm::AArch64&apos;">LDRSWui</span>:</td></tr>
<tr><th id="498">498</th><td>    <b>return</b> AArch64::<span class='error' title="no member named &apos;LDRSWpost&apos; in namespace &apos;llvm::AArch64&apos;">LDRSWpost</span>;</td></tr>
<tr><th id="499">499</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDPSi&apos; in namespace &apos;llvm::AArch64&apos;">LDPSi</span>:</td></tr>
<tr><th id="500">500</th><td>    <b>return</b> AArch64::<span class='error' title="no member named &apos;LDPSpost&apos; in namespace &apos;llvm::AArch64&apos;">LDPSpost</span>;</td></tr>
<tr><th id="501">501</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDPSWi&apos; in namespace &apos;llvm::AArch64&apos;">LDPSWi</span>:</td></tr>
<tr><th id="502">502</th><td>    <b>return</b> AArch64::<span class='error' title="no member named &apos;LDPSWpost&apos; in namespace &apos;llvm::AArch64&apos;">LDPSWpost</span>;</td></tr>
<tr><th id="503">503</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDPDi&apos; in namespace &apos;llvm::AArch64&apos;">LDPDi</span>:</td></tr>
<tr><th id="504">504</th><td>    <b>return</b> AArch64::<span class='error' title="no member named &apos;LDPDpost&apos; in namespace &apos;llvm::AArch64&apos;">LDPDpost</span>;</td></tr>
<tr><th id="505">505</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDPQi&apos; in namespace &apos;llvm::AArch64&apos;">LDPQi</span>:</td></tr>
<tr><th id="506">506</th><td>    <b>return</b> AArch64::<span class='error' title="no member named &apos;LDPQpost&apos; in namespace &apos;llvm::AArch64&apos;">LDPQpost</span>;</td></tr>
<tr><th id="507">507</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDPWi&apos; in namespace &apos;llvm::AArch64&apos;">LDPWi</span>:</td></tr>
<tr><th id="508">508</th><td>    <b>return</b> AArch64::<span class='error' title="no member named &apos;LDPWpost&apos; in namespace &apos;llvm::AArch64&apos;">LDPWpost</span>;</td></tr>
<tr><th id="509">509</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDPXi&apos; in namespace &apos;llvm::AArch64&apos;">LDPXi</span>:</td></tr>
<tr><th id="510">510</th><td>    <b>return</b> AArch64::<span class='error' title="no member named &apos;LDPXpost&apos; in namespace &apos;llvm::AArch64&apos;">LDPXpost</span>;</td></tr>
<tr><th id="511">511</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STPSi&apos; in namespace &apos;llvm::AArch64&apos;">STPSi</span>:</td></tr>
<tr><th id="512">512</th><td>    <b>return</b> AArch64::<span class='error' title="no member named &apos;STPSpost&apos; in namespace &apos;llvm::AArch64&apos;">STPSpost</span>;</td></tr>
<tr><th id="513">513</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STPDi&apos; in namespace &apos;llvm::AArch64&apos;">STPDi</span>:</td></tr>
<tr><th id="514">514</th><td>    <b>return</b> AArch64::<span class='error' title="no member named &apos;STPDpost&apos; in namespace &apos;llvm::AArch64&apos;">STPDpost</span>;</td></tr>
<tr><th id="515">515</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STPQi&apos; in namespace &apos;llvm::AArch64&apos;">STPQi</span>:</td></tr>
<tr><th id="516">516</th><td>    <b>return</b> AArch64::<span class='error' title="no member named &apos;STPQpost&apos; in namespace &apos;llvm::AArch64&apos;">STPQpost</span>;</td></tr>
<tr><th id="517">517</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STPWi&apos; in namespace &apos;llvm::AArch64&apos;">STPWi</span>:</td></tr>
<tr><th id="518">518</th><td>    <b>return</b> AArch64::<span class='error' title="no member named &apos;STPWpost&apos; in namespace &apos;llvm::AArch64&apos;">STPWpost</span>;</td></tr>
<tr><th id="519">519</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STPXi&apos; in namespace &apos;llvm::AArch64&apos;">STPXi</span>:</td></tr>
<tr><th id="520">520</th><td>    <b>return</b> AArch64::<span class='error' title="no member named &apos;STPXpost&apos; in namespace &apos;llvm::AArch64&apos;">STPXpost</span>;</td></tr>
<tr><th id="521">521</th><td>  }</td></tr>
<tr><th id="522">522</th><td>}</td></tr>
<tr><th id="523">523</th><td></td></tr>
<tr><th id="524">524</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL12isPairedLdStRKN4llvm12MachineInstrE" title='isPairedLdSt' data-type='bool isPairedLdSt(const llvm::MachineInstr &amp; MI)' data-ref="_ZL12isPairedLdStRKN4llvm12MachineInstrE">isPairedLdSt</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="50MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="50MI">MI</dfn>) {</td></tr>
<tr><th id="525">525</th><td>  <b>switch</b> (<a class="local col0 ref" href="#50MI" title='MI' data-ref="50MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="526">526</th><td>  <b>default</b>:</td></tr>
<tr><th id="527">527</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="528">528</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDPSi&apos; in namespace &apos;llvm::AArch64&apos;">LDPSi</span>:</td></tr>
<tr><th id="529">529</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDPSWi&apos; in namespace &apos;llvm::AArch64&apos;">LDPSWi</span>:</td></tr>
<tr><th id="530">530</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDPDi&apos; in namespace &apos;llvm::AArch64&apos;">LDPDi</span>:</td></tr>
<tr><th id="531">531</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDPQi&apos; in namespace &apos;llvm::AArch64&apos;">LDPQi</span>:</td></tr>
<tr><th id="532">532</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDPWi&apos; in namespace &apos;llvm::AArch64&apos;">LDPWi</span>:</td></tr>
<tr><th id="533">533</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDPXi&apos; in namespace &apos;llvm::AArch64&apos;">LDPXi</span>:</td></tr>
<tr><th id="534">534</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STPSi&apos; in namespace &apos;llvm::AArch64&apos;">STPSi</span>:</td></tr>
<tr><th id="535">535</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STPDi&apos; in namespace &apos;llvm::AArch64&apos;">STPDi</span>:</td></tr>
<tr><th id="536">536</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STPQi&apos; in namespace &apos;llvm::AArch64&apos;">STPQi</span>:</td></tr>
<tr><th id="537">537</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STPWi&apos; in namespace &apos;llvm::AArch64&apos;">STPWi</span>:</td></tr>
<tr><th id="538">538</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STPXi&apos; in namespace &apos;llvm::AArch64&apos;">STPXi</span>:</td></tr>
<tr><th id="539">539</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="540">540</th><td>  }</td></tr>
<tr><th id="541">541</th><td>}</td></tr>
<tr><th id="542">542</th><td></td></tr>
<tr><th id="543">543</th><td><em>static</em> <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="tu decl def" id="_ZL12getLdStRegOpRKN4llvm12MachineInstrEj" title='getLdStRegOp' data-type='const llvm::MachineOperand &amp; getLdStRegOp(const llvm::MachineInstr &amp; MI, unsigned int PairedRegOp = 0)' data-ref="_ZL12getLdStRegOpRKN4llvm12MachineInstrEj">getLdStRegOp</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="51MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="51MI">MI</dfn>,</td></tr>
<tr><th id="544">544</th><td>                                          <em>unsigned</em> <dfn class="local col2 decl" id="52PairedRegOp" title='PairedRegOp' data-type='unsigned int' data-ref="52PairedRegOp">PairedRegOp</dfn> = <var>0</var>) {</td></tr>
<tr><th id="545">545</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (PairedRegOp &lt; 2 &amp;&amp; &quot;Unexpected register operand idx.&quot;) ? void (0) : __assert_fail (&quot;PairedRegOp &lt; 2 &amp;&amp; \&quot;Unexpected register operand idx.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64LoadStoreOptimizer.cpp&quot;, 545, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#52PairedRegOp" title='PairedRegOp' data-ref="52PairedRegOp">PairedRegOp</a> &lt; <var>2</var> &amp;&amp; <q>"Unexpected register operand idx."</q>);</td></tr>
<tr><th id="546">546</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="53Idx" title='Idx' data-type='unsigned int' data-ref="53Idx">Idx</dfn> = <a class="tu ref" href="#_ZL12isPairedLdStRKN4llvm12MachineInstrE" title='isPairedLdSt' data-use='c' data-ref="_ZL12isPairedLdStRKN4llvm12MachineInstrE">isPairedLdSt</a>(<a class="local col1 ref" href="#51MI" title='MI' data-ref="51MI">MI</a>) ? <a class="local col2 ref" href="#52PairedRegOp" title='PairedRegOp' data-ref="52PairedRegOp">PairedRegOp</a> : <var>0</var>;</td></tr>
<tr><th id="547">547</th><td>  <b>return</b> <a class="local col1 ref" href="#51MI" title='MI' data-ref="51MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#53Idx" title='Idx' data-ref="53Idx">Idx</a>);</td></tr>
<tr><th id="548">548</th><td>}</td></tr>
<tr><th id="549">549</th><td></td></tr>
<tr><th id="550">550</th><td><em>static</em> <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="tu decl def" id="_ZL13getLdStBaseOpRKN4llvm12MachineInstrE" title='getLdStBaseOp' data-type='const llvm::MachineOperand &amp; getLdStBaseOp(const llvm::MachineInstr &amp; MI)' data-ref="_ZL13getLdStBaseOpRKN4llvm12MachineInstrE">getLdStBaseOp</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="54MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="54MI">MI</dfn>) {</td></tr>
<tr><th id="551">551</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="55Idx" title='Idx' data-type='unsigned int' data-ref="55Idx">Idx</dfn> = <a class="tu ref" href="#_ZL12isPairedLdStRKN4llvm12MachineInstrE" title='isPairedLdSt' data-use='c' data-ref="_ZL12isPairedLdStRKN4llvm12MachineInstrE">isPairedLdSt</a>(<a class="local col4 ref" href="#54MI" title='MI' data-ref="54MI">MI</a>) ? <var>2</var> : <var>1</var>;</td></tr>
<tr><th id="552">552</th><td>  <b>return</b> <a class="local col4 ref" href="#54MI" title='MI' data-ref="54MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#55Idx" title='Idx' data-ref="55Idx">Idx</a>);</td></tr>
<tr><th id="553">553</th><td>}</td></tr>
<tr><th id="554">554</th><td></td></tr>
<tr><th id="555">555</th><td><em>static</em> <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="tu decl def" id="_ZL15getLdStOffsetOpRKN4llvm12MachineInstrE" title='getLdStOffsetOp' data-type='const llvm::MachineOperand &amp; getLdStOffsetOp(const llvm::MachineInstr &amp; MI)' data-ref="_ZL15getLdStOffsetOpRKN4llvm12MachineInstrE">getLdStOffsetOp</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="56MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="56MI">MI</dfn>) {</td></tr>
<tr><th id="556">556</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="57Idx" title='Idx' data-type='unsigned int' data-ref="57Idx">Idx</dfn> = <a class="tu ref" href="#_ZL12isPairedLdStRKN4llvm12MachineInstrE" title='isPairedLdSt' data-use='c' data-ref="_ZL12isPairedLdStRKN4llvm12MachineInstrE">isPairedLdSt</a>(<a class="local col6 ref" href="#56MI" title='MI' data-ref="56MI">MI</a>) ? <var>3</var> : <var>2</var>;</td></tr>
<tr><th id="557">557</th><td>  <b>return</b> <a class="local col6 ref" href="#56MI" title='MI' data-ref="56MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#57Idx" title='Idx' data-ref="57Idx">Idx</a>);</td></tr>
<tr><th id="558">558</th><td>}</td></tr>
<tr><th id="559">559</th><td></td></tr>
<tr><th id="560">560</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL21isLdOffsetInRangeOfStRN4llvm12MachineInstrES1_PKNS_16AArch64InstrInfoE" title='isLdOffsetInRangeOfSt' data-type='bool isLdOffsetInRangeOfSt(llvm::MachineInstr &amp; LoadInst, llvm::MachineInstr &amp; StoreInst, const llvm::AArch64InstrInfo * TII)' data-ref="_ZL21isLdOffsetInRangeOfStRN4llvm12MachineInstrES1_PKNS_16AArch64InstrInfoE">isLdOffsetInRangeOfSt</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="58LoadInst" title='LoadInst' data-type='llvm::MachineInstr &amp;' data-ref="58LoadInst">LoadInst</dfn>,</td></tr>
<tr><th id="561">561</th><td>                                  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="59StoreInst" title='StoreInst' data-type='llvm::MachineInstr &amp;' data-ref="59StoreInst">StoreInst</dfn>,</td></tr>
<tr><th id="562">562</th><td>                                  <em>const</em> <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo">AArch64InstrInfo</a> *<dfn class="local col0 decl" id="60TII" title='TII' data-type='const llvm::AArch64InstrInfo *' data-ref="60TII">TII</dfn>) {</td></tr>
<tr><th id="563">563</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (isMatchingStore(LoadInst, StoreInst) &amp;&amp; &quot;Expect only matched ld/st.&quot;) ? void (0) : __assert_fail (&quot;isMatchingStore(LoadInst, StoreInst) &amp;&amp; \&quot;Expect only matched ld/st.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64LoadStoreOptimizer.cpp&quot;, 563, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="tu ref" href="#_ZL15isMatchingStoreRN4llvm12MachineInstrES1_" title='isMatchingStore' data-use='c' data-ref="_ZL15isMatchingStoreRN4llvm12MachineInstrES1_">isMatchingStore</a>(<span class='refarg'><a class="local col8 ref" href="#58LoadInst" title='LoadInst' data-ref="58LoadInst">LoadInst</a></span>, <span class='refarg'><a class="local col9 ref" href="#59StoreInst" title='StoreInst' data-ref="59StoreInst">StoreInst</a></span>) &amp;&amp; <q>"Expect only matched ld/st."</q>);</td></tr>
<tr><th id="564">564</th><td>  <em>int</em> <dfn class="local col1 decl" id="61LoadSize" title='LoadSize' data-type='int' data-ref="61LoadSize">LoadSize</dfn> = <a class="tu ref" href="#_ZL11getMemScaleRN4llvm12MachineInstrE" title='getMemScale' data-use='c' data-ref="_ZL11getMemScaleRN4llvm12MachineInstrE">getMemScale</a>(<span class='refarg'><a class="local col8 ref" href="#58LoadInst" title='LoadInst' data-ref="58LoadInst">LoadInst</a></span>);</td></tr>
<tr><th id="565">565</th><td>  <em>int</em> <dfn class="local col2 decl" id="62StoreSize" title='StoreSize' data-type='int' data-ref="62StoreSize">StoreSize</dfn> = <a class="tu ref" href="#_ZL11getMemScaleRN4llvm12MachineInstrE" title='getMemScale' data-use='c' data-ref="_ZL11getMemScaleRN4llvm12MachineInstrE">getMemScale</a>(<span class='refarg'><a class="local col9 ref" href="#59StoreInst" title='StoreInst' data-ref="59StoreInst">StoreInst</a></span>);</td></tr>
<tr><th id="566">566</th><td>  <em>int</em> <dfn class="local col3 decl" id="63UnscaledStOffset" title='UnscaledStOffset' data-type='int' data-ref="63UnscaledStOffset">UnscaledStOffset</dfn> = <a class="local col0 ref" href="#60TII" title='TII' data-ref="60TII">TII</a>-&gt;<a class="ref" href="AArch64InstrInfo.h.html#_ZN4llvm16AArch64InstrInfo14isUnscaledLdStERNS_12MachineInstrE" title='llvm::AArch64InstrInfo::isUnscaledLdSt' data-ref="_ZN4llvm16AArch64InstrInfo14isUnscaledLdStERNS_12MachineInstrE">isUnscaledLdSt</a>(<span class='refarg'><a class="local col9 ref" href="#59StoreInst" title='StoreInst' data-ref="59StoreInst">StoreInst</a></span>)</td></tr>
<tr><th id="567">567</th><td>                             ? <a class="tu ref" href="#_ZL15getLdStOffsetOpRKN4llvm12MachineInstrE" title='getLdStOffsetOp' data-use='c' data-ref="_ZL15getLdStOffsetOpRKN4llvm12MachineInstrE">getLdStOffsetOp</a>(<a class="local col9 ref" href="#59StoreInst" title='StoreInst' data-ref="59StoreInst">StoreInst</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>()</td></tr>
<tr><th id="568">568</th><td>                             : <a class="tu ref" href="#_ZL15getLdStOffsetOpRKN4llvm12MachineInstrE" title='getLdStOffsetOp' data-use='c' data-ref="_ZL15getLdStOffsetOpRKN4llvm12MachineInstrE">getLdStOffsetOp</a>(<a class="local col9 ref" href="#59StoreInst" title='StoreInst' data-ref="59StoreInst">StoreInst</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() * <a class="local col2 ref" href="#62StoreSize" title='StoreSize' data-ref="62StoreSize">StoreSize</a>;</td></tr>
<tr><th id="569">569</th><td>  <em>int</em> <dfn class="local col4 decl" id="64UnscaledLdOffset" title='UnscaledLdOffset' data-type='int' data-ref="64UnscaledLdOffset">UnscaledLdOffset</dfn> = <a class="local col0 ref" href="#60TII" title='TII' data-ref="60TII">TII</a>-&gt;<a class="ref" href="AArch64InstrInfo.h.html#_ZN4llvm16AArch64InstrInfo14isUnscaledLdStERNS_12MachineInstrE" title='llvm::AArch64InstrInfo::isUnscaledLdSt' data-ref="_ZN4llvm16AArch64InstrInfo14isUnscaledLdStERNS_12MachineInstrE">isUnscaledLdSt</a>(<span class='refarg'><a class="local col8 ref" href="#58LoadInst" title='LoadInst' data-ref="58LoadInst">LoadInst</a></span>)</td></tr>
<tr><th id="570">570</th><td>                             ? <a class="tu ref" href="#_ZL15getLdStOffsetOpRKN4llvm12MachineInstrE" title='getLdStOffsetOp' data-use='c' data-ref="_ZL15getLdStOffsetOpRKN4llvm12MachineInstrE">getLdStOffsetOp</a>(<a class="local col8 ref" href="#58LoadInst" title='LoadInst' data-ref="58LoadInst">LoadInst</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>()</td></tr>
<tr><th id="571">571</th><td>                             : <a class="tu ref" href="#_ZL15getLdStOffsetOpRKN4llvm12MachineInstrE" title='getLdStOffsetOp' data-use='c' data-ref="_ZL15getLdStOffsetOpRKN4llvm12MachineInstrE">getLdStOffsetOp</a>(<a class="local col8 ref" href="#58LoadInst" title='LoadInst' data-ref="58LoadInst">LoadInst</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() * <a class="local col1 ref" href="#61LoadSize" title='LoadSize' data-ref="61LoadSize">LoadSize</a>;</td></tr>
<tr><th id="572">572</th><td>  <b>return</b> (<a class="local col3 ref" href="#63UnscaledStOffset" title='UnscaledStOffset' data-ref="63UnscaledStOffset">UnscaledStOffset</a> &lt;= <a class="local col4 ref" href="#64UnscaledLdOffset" title='UnscaledLdOffset' data-ref="64UnscaledLdOffset">UnscaledLdOffset</a>) &amp;&amp;</td></tr>
<tr><th id="573">573</th><td>         (<a class="local col4 ref" href="#64UnscaledLdOffset" title='UnscaledLdOffset' data-ref="64UnscaledLdOffset">UnscaledLdOffset</a> + <a class="local col1 ref" href="#61LoadSize" title='LoadSize' data-ref="61LoadSize">LoadSize</a> &lt;= (<a class="local col3 ref" href="#63UnscaledStOffset" title='UnscaledStOffset' data-ref="63UnscaledStOffset">UnscaledStOffset</a> + <a class="local col2 ref" href="#62StoreSize" title='StoreSize' data-ref="62StoreSize">StoreSize</a>));</td></tr>
<tr><th id="574">574</th><td>}</td></tr>
<tr><th id="575">575</th><td></td></tr>
<tr><th id="576">576</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL25isPromotableZeroStoreInstRN4llvm12MachineInstrE" title='isPromotableZeroStoreInst' data-type='bool isPromotableZeroStoreInst(llvm::MachineInstr &amp; MI)' data-ref="_ZL25isPromotableZeroStoreInstRN4llvm12MachineInstrE">isPromotableZeroStoreInst</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="65MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="65MI">MI</dfn>) {</td></tr>
<tr><th id="577">577</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="66Opc" title='Opc' data-type='unsigned int' data-ref="66Opc">Opc</dfn> = <a class="local col5 ref" href="#65MI" title='MI' data-ref="65MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="578">578</th><td>  <b>return</b> (Opc == AArch64::<span class='error' title="no member named &apos;STRWui&apos; in namespace &apos;llvm::AArch64&apos;">STRWui</span> || Opc == AArch64::<span class='error' title="no member named &apos;STURWi&apos; in namespace &apos;llvm::AArch64&apos;">STURWi</span> ||</td></tr>
<tr><th id="579">579</th><td>          isNarrowStore(Opc)) &amp;&amp;</td></tr>
<tr><th id="580">580</th><td>         getLdStRegOp(MI).getReg() == AArch64::<span class='error' title="no member named &apos;WZR&apos; in namespace &apos;llvm::AArch64&apos;">WZR</span>;</td></tr>
<tr><th id="581">581</th><td>}</td></tr>
<tr><th id="582">582</th><td></td></tr>
<tr><th id="583">583</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL25isPromotableLoadFromStoreRN4llvm12MachineInstrE" title='isPromotableLoadFromStore' data-type='bool isPromotableLoadFromStore(llvm::MachineInstr &amp; MI)' data-ref="_ZL25isPromotableLoadFromStoreRN4llvm12MachineInstrE">isPromotableLoadFromStore</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="67MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="67MI">MI</dfn>) {</td></tr>
<tr><th id="584">584</th><td>  <b>switch</b> (<a class="local col7 ref" href="#67MI" title='MI' data-ref="67MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="585">585</th><td>  <b>default</b>:</td></tr>
<tr><th id="586">586</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="587">587</th><td>  <i>// Scaled instructions.</i></td></tr>
<tr><th id="588">588</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDRBBui&apos; in namespace &apos;llvm::AArch64&apos;">LDRBBui</span>:</td></tr>
<tr><th id="589">589</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDRHHui&apos; in namespace &apos;llvm::AArch64&apos;">LDRHHui</span>:</td></tr>
<tr><th id="590">590</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDRWui&apos; in namespace &apos;llvm::AArch64&apos;">LDRWui</span>:</td></tr>
<tr><th id="591">591</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDRXui&apos; in namespace &apos;llvm::AArch64&apos;">LDRXui</span>:</td></tr>
<tr><th id="592">592</th><td>  <i>// Unscaled instructions.</i></td></tr>
<tr><th id="593">593</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDURBBi&apos; in namespace &apos;llvm::AArch64&apos;">LDURBBi</span>:</td></tr>
<tr><th id="594">594</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDURHHi&apos; in namespace &apos;llvm::AArch64&apos;">LDURHHi</span>:</td></tr>
<tr><th id="595">595</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDURWi&apos; in namespace &apos;llvm::AArch64&apos;">LDURWi</span>:</td></tr>
<tr><th id="596">596</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDURXi&apos; in namespace &apos;llvm::AArch64&apos;">LDURXi</span>:</td></tr>
<tr><th id="597">597</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="598">598</th><td>  }</td></tr>
<tr><th id="599">599</th><td>}</td></tr>
<tr><th id="600">600</th><td></td></tr>
<tr><th id="601">601</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL21isMergeableLdStUpdateRN4llvm12MachineInstrE" title='isMergeableLdStUpdate' data-type='bool isMergeableLdStUpdate(llvm::MachineInstr &amp; MI)' data-ref="_ZL21isMergeableLdStUpdateRN4llvm12MachineInstrE">isMergeableLdStUpdate</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="68MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="68MI">MI</dfn>) {</td></tr>
<tr><th id="602">602</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="69Opc" title='Opc' data-type='unsigned int' data-ref="69Opc">Opc</dfn> = <a class="local col8 ref" href="#68MI" title='MI' data-ref="68MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="603">603</th><td>  <b>switch</b> (<a class="local col9 ref" href="#69Opc" title='Opc' data-ref="69Opc">Opc</a>) {</td></tr>
<tr><th id="604">604</th><td>  <b>default</b>:</td></tr>
<tr><th id="605">605</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="606">606</th><td>  <i>// Scaled instructions.</i></td></tr>
<tr><th id="607">607</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STRSui&apos; in namespace &apos;llvm::AArch64&apos;">STRSui</span>:</td></tr>
<tr><th id="608">608</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STRDui&apos; in namespace &apos;llvm::AArch64&apos;">STRDui</span>:</td></tr>
<tr><th id="609">609</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STRQui&apos; in namespace &apos;llvm::AArch64&apos;">STRQui</span>:</td></tr>
<tr><th id="610">610</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STRXui&apos; in namespace &apos;llvm::AArch64&apos;">STRXui</span>:</td></tr>
<tr><th id="611">611</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STRWui&apos; in namespace &apos;llvm::AArch64&apos;">STRWui</span>:</td></tr>
<tr><th id="612">612</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STRHHui&apos; in namespace &apos;llvm::AArch64&apos;">STRHHui</span>:</td></tr>
<tr><th id="613">613</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STRBBui&apos; in namespace &apos;llvm::AArch64&apos;">STRBBui</span>:</td></tr>
<tr><th id="614">614</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDRSui&apos; in namespace &apos;llvm::AArch64&apos;">LDRSui</span>:</td></tr>
<tr><th id="615">615</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDRDui&apos; in namespace &apos;llvm::AArch64&apos;">LDRDui</span>:</td></tr>
<tr><th id="616">616</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDRQui&apos; in namespace &apos;llvm::AArch64&apos;">LDRQui</span>:</td></tr>
<tr><th id="617">617</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDRXui&apos; in namespace &apos;llvm::AArch64&apos;">LDRXui</span>:</td></tr>
<tr><th id="618">618</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDRWui&apos; in namespace &apos;llvm::AArch64&apos;">LDRWui</span>:</td></tr>
<tr><th id="619">619</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDRHHui&apos; in namespace &apos;llvm::AArch64&apos;">LDRHHui</span>:</td></tr>
<tr><th id="620">620</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDRBBui&apos; in namespace &apos;llvm::AArch64&apos;">LDRBBui</span>:</td></tr>
<tr><th id="621">621</th><td>  <i>// Unscaled instructions.</i></td></tr>
<tr><th id="622">622</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STURSi&apos; in namespace &apos;llvm::AArch64&apos;">STURSi</span>:</td></tr>
<tr><th id="623">623</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STURDi&apos; in namespace &apos;llvm::AArch64&apos;">STURDi</span>:</td></tr>
<tr><th id="624">624</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STURQi&apos; in namespace &apos;llvm::AArch64&apos;">STURQi</span>:</td></tr>
<tr><th id="625">625</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STURWi&apos; in namespace &apos;llvm::AArch64&apos;">STURWi</span>:</td></tr>
<tr><th id="626">626</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STURXi&apos; in namespace &apos;llvm::AArch64&apos;">STURXi</span>:</td></tr>
<tr><th id="627">627</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDURSi&apos; in namespace &apos;llvm::AArch64&apos;">LDURSi</span>:</td></tr>
<tr><th id="628">628</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDURDi&apos; in namespace &apos;llvm::AArch64&apos;">LDURDi</span>:</td></tr>
<tr><th id="629">629</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDURQi&apos; in namespace &apos;llvm::AArch64&apos;">LDURQi</span>:</td></tr>
<tr><th id="630">630</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDURWi&apos; in namespace &apos;llvm::AArch64&apos;">LDURWi</span>:</td></tr>
<tr><th id="631">631</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDURXi&apos; in namespace &apos;llvm::AArch64&apos;">LDURXi</span>:</td></tr>
<tr><th id="632">632</th><td>  <i>// Paired instructions.</i></td></tr>
<tr><th id="633">633</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDPSi&apos; in namespace &apos;llvm::AArch64&apos;">LDPSi</span>:</td></tr>
<tr><th id="634">634</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDPSWi&apos; in namespace &apos;llvm::AArch64&apos;">LDPSWi</span>:</td></tr>
<tr><th id="635">635</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDPDi&apos; in namespace &apos;llvm::AArch64&apos;">LDPDi</span>:</td></tr>
<tr><th id="636">636</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDPQi&apos; in namespace &apos;llvm::AArch64&apos;">LDPQi</span>:</td></tr>
<tr><th id="637">637</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDPWi&apos; in namespace &apos;llvm::AArch64&apos;">LDPWi</span>:</td></tr>
<tr><th id="638">638</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDPXi&apos; in namespace &apos;llvm::AArch64&apos;">LDPXi</span>:</td></tr>
<tr><th id="639">639</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STPSi&apos; in namespace &apos;llvm::AArch64&apos;">STPSi</span>:</td></tr>
<tr><th id="640">640</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STPDi&apos; in namespace &apos;llvm::AArch64&apos;">STPDi</span>:</td></tr>
<tr><th id="641">641</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STPQi&apos; in namespace &apos;llvm::AArch64&apos;">STPQi</span>:</td></tr>
<tr><th id="642">642</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STPWi&apos; in namespace &apos;llvm::AArch64&apos;">STPWi</span>:</td></tr>
<tr><th id="643">643</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STPXi&apos; in namespace &apos;llvm::AArch64&apos;">STPXi</span>:</td></tr>
<tr><th id="644">644</th><td>    <i>// Make sure this is a reg+imm (as opposed to an address reloc).</i></td></tr>
<tr><th id="645">645</th><td>    <b>if</b> (!getLdStOffsetOp(MI).isImm())</td></tr>
<tr><th id="646">646</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="647">647</th><td></td></tr>
<tr><th id="648">648</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="649">649</th><td>  }</td></tr>
<tr><th id="650">650</th><td>}</td></tr>
<tr><th id="651">651</th><td></td></tr>
<tr><th id="652">652</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a></td></tr>
<tr><th id="653">653</th><td><a class="tu type" href="#(anonymousnamespace)::AArch64LoadStoreOpt" title='(anonymous namespace)::AArch64LoadStoreOpt' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt">AArch64LoadStoreOpt</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt21mergeNarrowZeroStoresEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES4_RKNS_13LdStPairFlagsE" title='(anonymous namespace)::AArch64LoadStoreOpt::mergeNarrowZeroStores' data-type='MachineBasicBlock::iterator (anonymous namespace)::AArch64LoadStoreOpt::mergeNarrowZeroStores(MachineBasicBlock::iterator I, MachineBasicBlock::iterator MergeMI, const (anonymous namespace)::LdStPairFlags &amp; Flags)' data-ref="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt21mergeNarrowZeroStoresEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES4_RKNS_13LdStPairFlagsE">mergeNarrowZeroStores</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col0 decl" id="70I" title='I' data-type='MachineBasicBlock::iterator' data-ref="70I">I</dfn>,</td></tr>
<tr><th id="654">654</th><td>                                           <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col1 decl" id="71MergeMI" title='MergeMI' data-type='MachineBasicBlock::iterator' data-ref="71MergeMI">MergeMI</dfn>,</td></tr>
<tr><th id="655">655</th><td>                                           <em>const</em> <a class="tu type" href="#(anonymousnamespace)::LdStPairFlags" title='(anonymous namespace)::LdStPairFlags' data-ref="(anonymousnamespace)::LdStPairFlags">LdStPairFlags</a> &amp;<dfn class="local col2 decl" id="72Flags" title='Flags' data-type='const (anonymous namespace)::LdStPairFlags &amp;' data-ref="72Flags">Flags</dfn>) {</td></tr>
<tr><th id="656">656</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (isPromotableZeroStoreInst(*I) &amp;&amp; isPromotableZeroStoreInst(*MergeMI) &amp;&amp; &quot;Expected promotable zero stores.&quot;) ? void (0) : __assert_fail (&quot;isPromotableZeroStoreInst(*I) &amp;&amp; isPromotableZeroStoreInst(*MergeMI) &amp;&amp; \&quot;Expected promotable zero stores.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64LoadStoreOptimizer.cpp&quot;, 657, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="tu ref" href="#_ZL25isPromotableZeroStoreInstRN4llvm12MachineInstrE" title='isPromotableZeroStoreInst' data-use='c' data-ref="_ZL25isPromotableZeroStoreInstRN4llvm12MachineInstrE">isPromotableZeroStoreInst</a>(<span class='refarg'><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a></span><a class="local col0 ref" href="#70I" title='I' data-ref="70I">I</a>) &amp;&amp; <a class="tu ref" href="#_ZL25isPromotableZeroStoreInstRN4llvm12MachineInstrE" title='isPromotableZeroStoreInst' data-use='c' data-ref="_ZL25isPromotableZeroStoreInstRN4llvm12MachineInstrE">isPromotableZeroStoreInst</a>(<span class='refarg'><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a></span><a class="local col1 ref" href="#71MergeMI" title='MergeMI' data-ref="71MergeMI">MergeMI</a>) &amp;&amp;</td></tr>
<tr><th id="657">657</th><td>         <q>"Expected promotable zero stores."</q>);</td></tr>
<tr><th id="658">658</th><td></td></tr>
<tr><th id="659">659</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col3 decl" id="73NextI" title='NextI' data-type='MachineBasicBlock::iterator' data-ref="73NextI">NextI</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#70I" title='I' data-ref="70I">I</a>;</td></tr>
<tr><th id="660">660</th><td>  <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col3 ref" href="#73NextI" title='NextI' data-ref="73NextI">NextI</a>;</td></tr>
<tr><th id="661">661</th><td>  <i>// If NextI is the second of the two instructions to be merged, we need</i></td></tr>
<tr><th id="662">662</th><td><i>  // to skip one further. Either way we merge will invalidate the iterator,</i></td></tr>
<tr><th id="663">663</th><td><i>  // and we don't need to scan the new instruction, as it's a pairwise</i></td></tr>
<tr><th id="664">664</th><td><i>  // instruction, which we're not considering for further action anyway.</i></td></tr>
<tr><th id="665">665</th><td>  <b>if</b> (<a class="local col3 ref" href="#73NextI" title='NextI' data-ref="73NextI">NextI</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col1 ref" href="#71MergeMI" title='MergeMI' data-ref="71MergeMI">MergeMI</a>)</td></tr>
<tr><th id="666">666</th><td>    <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col3 ref" href="#73NextI" title='NextI' data-ref="73NextI">NextI</a>;</td></tr>
<tr><th id="667">667</th><td></td></tr>
<tr><th id="668">668</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="74Opc" title='Opc' data-type='unsigned int' data-ref="74Opc">Opc</dfn> = <a class="local col0 ref" href="#70I" title='I' data-ref="70I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="669">669</th><td>  <em>bool</em> <dfn class="local col5 decl" id="75IsScaled" title='IsScaled' data-type='bool' data-ref="75IsScaled">IsScaled</dfn> = !<a class="tu member" href="#(anonymousnamespace)::AArch64LoadStoreOpt::TII" title='(anonymous namespace)::AArch64LoadStoreOpt::TII' data-use='r' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::TII">TII</a>-&gt;<a class="ref" href="AArch64InstrInfo.h.html#_ZN4llvm16AArch64InstrInfo14isUnscaledLdStEj" title='llvm::AArch64InstrInfo::isUnscaledLdSt' data-ref="_ZN4llvm16AArch64InstrInfo14isUnscaledLdStEj">isUnscaledLdSt</a>(<a class="local col4 ref" href="#74Opc" title='Opc' data-ref="74Opc">Opc</a>);</td></tr>
<tr><th id="670">670</th><td>  <em>int</em> <dfn class="local col6 decl" id="76OffsetStride" title='OffsetStride' data-type='int' data-ref="76OffsetStride">OffsetStride</dfn> = <a class="local col5 ref" href="#75IsScaled" title='IsScaled' data-ref="75IsScaled">IsScaled</a> ? <var>1</var> : <a class="tu ref" href="#_ZL11getMemScaleRN4llvm12MachineInstrE" title='getMemScale' data-use='c' data-ref="_ZL11getMemScaleRN4llvm12MachineInstrE">getMemScale</a>(<span class='refarg'><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col0 ref" href="#70I" title='I' data-ref="70I">I</a></span>);</td></tr>
<tr><th id="671">671</th><td></td></tr>
<tr><th id="672">672</th><td>  <em>bool</em> <dfn class="local col7 decl" id="77MergeForward" title='MergeForward' data-type='bool' data-ref="77MergeForward">MergeForward</dfn> = <a class="local col2 ref" href="#72Flags" title='Flags' data-ref="72Flags">Flags</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_113LdStPairFlags15getMergeForwardEv" title='(anonymous namespace)::LdStPairFlags::getMergeForward' data-use='c' data-ref="_ZNK12_GLOBAL__N_113LdStPairFlags15getMergeForwardEv">getMergeForward</a>();</td></tr>
<tr><th id="673">673</th><td>  <i>// Insert our new paired instruction after whichever of the paired</i></td></tr>
<tr><th id="674">674</th><td><i>  // instructions MergeForward indicates.</i></td></tr>
<tr><th id="675">675</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col8 decl" id="78InsertionPoint" title='InsertionPoint' data-type='MachineBasicBlock::iterator' data-ref="78InsertionPoint">InsertionPoint</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#77MergeForward" title='MergeForward' data-ref="77MergeForward">MergeForward</a> ? <a class="local col1 ref" href="#71MergeMI" title='MergeMI' data-ref="71MergeMI">MergeMI</a> : <a class="local col0 ref" href="#70I" title='I' data-ref="70I">I</a>;</td></tr>
<tr><th id="676">676</th><td>  <i>// Also based on MergeForward is from where we copy the base register operand</i></td></tr>
<tr><th id="677">677</th><td><i>  // so we get the flags compatible with the input code.</i></td></tr>
<tr><th id="678">678</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="79BaseRegOp" title='BaseRegOp' data-type='const llvm::MachineOperand &amp;' data-ref="79BaseRegOp">BaseRegOp</dfn> =</td></tr>
<tr><th id="679">679</th><td>      <a class="local col7 ref" href="#77MergeForward" title='MergeForward' data-ref="77MergeForward">MergeForward</a> ? <a class="tu ref" href="#_ZL13getLdStBaseOpRKN4llvm12MachineInstrE" title='getLdStBaseOp' data-use='c' data-ref="_ZL13getLdStBaseOpRKN4llvm12MachineInstrE">getLdStBaseOp</a>(<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col1 ref" href="#71MergeMI" title='MergeMI' data-ref="71MergeMI">MergeMI</a>) : <a class="tu ref" href="#_ZL13getLdStBaseOpRKN4llvm12MachineInstrE" title='getLdStBaseOp' data-use='c' data-ref="_ZL13getLdStBaseOpRKN4llvm12MachineInstrE">getLdStBaseOp</a>(<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col0 ref" href="#70I" title='I' data-ref="70I">I</a>);</td></tr>
<tr><th id="680">680</th><td></td></tr>
<tr><th id="681">681</th><td>  <i>// Which register is Rt and which is Rt2 depends on the offset order.</i></td></tr>
<tr><th id="682">682</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="80RtMI" title='RtMI' data-type='llvm::MachineInstr *' data-ref="80RtMI">RtMI</dfn>;</td></tr>
<tr><th id="683">683</th><td>  <b>if</b> (<a class="tu ref" href="#_ZL15getLdStOffsetOpRKN4llvm12MachineInstrE" title='getLdStOffsetOp' data-use='c' data-ref="_ZL15getLdStOffsetOpRKN4llvm12MachineInstrE">getLdStOffsetOp</a>(<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col0 ref" href="#70I" title='I' data-ref="70I">I</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() ==</td></tr>
<tr><th id="684">684</th><td>      <a class="tu ref" href="#_ZL15getLdStOffsetOpRKN4llvm12MachineInstrE" title='getLdStOffsetOp' data-use='c' data-ref="_ZL15getLdStOffsetOpRKN4llvm12MachineInstrE">getLdStOffsetOp</a>(<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col1 ref" href="#71MergeMI" title='MergeMI' data-ref="71MergeMI">MergeMI</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() + <a class="local col6 ref" href="#76OffsetStride" title='OffsetStride' data-ref="76OffsetStride">OffsetStride</a>)</td></tr>
<tr><th id="685">685</th><td>    <a class="local col0 ref" href="#80RtMI" title='RtMI' data-ref="80RtMI">RtMI</a> = &amp;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col1 ref" href="#71MergeMI" title='MergeMI' data-ref="71MergeMI">MergeMI</a>;</td></tr>
<tr><th id="686">686</th><td>  <b>else</b></td></tr>
<tr><th id="687">687</th><td>    <a class="local col0 ref" href="#80RtMI" title='RtMI' data-ref="80RtMI">RtMI</a> = &amp;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col0 ref" href="#70I" title='I' data-ref="70I">I</a>;</td></tr>
<tr><th id="688">688</th><td></td></tr>
<tr><th id="689">689</th><td>  <em>int</em> <dfn class="local col1 decl" id="81OffsetImm" title='OffsetImm' data-type='int' data-ref="81OffsetImm">OffsetImm</dfn> = <a class="tu ref" href="#_ZL15getLdStOffsetOpRKN4llvm12MachineInstrE" title='getLdStOffsetOp' data-use='c' data-ref="_ZL15getLdStOffsetOpRKN4llvm12MachineInstrE">getLdStOffsetOp</a>(*<a class="local col0 ref" href="#80RtMI" title='RtMI' data-ref="80RtMI">RtMI</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="690">690</th><td>  <i>// Change the scaled offset from small to large type.</i></td></tr>
<tr><th id="691">691</th><td>  <b>if</b> (<a class="local col5 ref" href="#75IsScaled" title='IsScaled' data-ref="75IsScaled">IsScaled</a>) {</td></tr>
<tr><th id="692">692</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (((OffsetImm &amp; 1) == 0) &amp;&amp; &quot;Unexpected offset to merge&quot;) ? void (0) : __assert_fail (&quot;((OffsetImm &amp; 1) == 0) &amp;&amp; \&quot;Unexpected offset to merge\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64LoadStoreOptimizer.cpp&quot;, 692, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(((<a class="local col1 ref" href="#81OffsetImm" title='OffsetImm' data-ref="81OffsetImm">OffsetImm</a> &amp; <var>1</var>) == <var>0</var>) &amp;&amp; <q>"Unexpected offset to merge"</q>);</td></tr>
<tr><th id="693">693</th><td>    <a class="local col1 ref" href="#81OffsetImm" title='OffsetImm' data-ref="81OffsetImm">OffsetImm</a> /= <var>2</var>;</td></tr>
<tr><th id="694">694</th><td>  }</td></tr>
<tr><th id="695">695</th><td></td></tr>
<tr><th id="696">696</th><td>  <i>// Construct the new instruction.</i></td></tr>
<tr><th id="697">697</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col2 decl" id="82DL" title='DL' data-type='llvm::DebugLoc' data-ref="82DL">DL</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col0 ref" href="#70I" title='I' data-ref="70I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="698">698</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col3 decl" id="83MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="83MBB">MBB</dfn> = <a class="local col0 ref" href="#70I" title='I' data-ref="70I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="699">699</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm19MachineInstrBuilderC1Ev" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1Ev"></a><dfn class="local col4 decl" id="84MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="84MIB">MIB</dfn>;</td></tr>
<tr><th id="700">700</th><td>  MIB = BuildMI(*MBB, InsertionPoint, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::AArch64InstrInfo&apos;">get</span>(getMatchingWideOpcode(Opc)))</td></tr>
<tr><th id="701">701</th><td>            .addReg(isNarrowStore(Opc) ? AArch64::<span class='error' title="no member named &apos;WZR&apos; in namespace &apos;llvm::AArch64&apos;">WZR</span> : AArch64::<span class='error' title="no member named &apos;XZR&apos; in namespace &apos;llvm::AArch64&apos;">XZR</span>)</td></tr>
<tr><th id="702">702</th><td>            .add(BaseRegOp)</td></tr>
<tr><th id="703">703</th><td>            .addImm(OffsetImm)</td></tr>
<tr><th id="704">704</th><td>            .cloneMergedMemRefs({&amp;*I, &amp;*MergeMI})</td></tr>
<tr><th id="705">705</th><td>            .setMIFlags(I-&gt;mergeFlagsWith(*MergeMI));</td></tr>
<tr><th id="706">706</th><td>  (<em>void</em>)<a class="local col4 ref" href="#84MIB" title='MIB' data-ref="84MIB">MIB</a>;</td></tr>
<tr><th id="707">707</th><td></td></tr>
<tr><th id="708">708</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-ldst-opt&quot;)) { dbgs() &lt;&lt; &quot;Creating wider store. Replacing instructions:\n    &quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Creating wider store. Replacing instructions:\n    "</q>);</td></tr>
<tr><th id="709">709</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-ldst-opt&quot;)) { I-&gt;print(dbgs()); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="local col0 ref" href="#70I" title='I' data-ref="70I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5printERNS_11raw_ostreamEbbbbPKNS_15TargetInstrInfoE" title='llvm::MachineInstr::print' data-ref="_ZNK4llvm12MachineInstr5printERNS_11raw_ostreamEbbbbPKNS_15TargetInstrInfoE">print</a>(<span class='refarg'><a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a></span>()));</td></tr>
<tr><th id="710">710</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-ldst-opt&quot;)) { dbgs() &lt;&lt; &quot;    &quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"    "</q>);</td></tr>
<tr><th id="711">711</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-ldst-opt&quot;)) { MergeMI-&gt;print(dbgs()); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="local col1 ref" href="#71MergeMI" title='MergeMI' data-ref="71MergeMI">MergeMI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5printERNS_11raw_ostreamEbbbbPKNS_15TargetInstrInfoE" title='llvm::MachineInstr::print' data-ref="_ZNK4llvm12MachineInstr5printERNS_11raw_ostreamEbbbbPKNS_15TargetInstrInfoE">print</a>(<span class='refarg'><a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a></span>()));</td></tr>
<tr><th id="712">712</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-ldst-opt&quot;)) { dbgs() &lt;&lt; &quot;  with instruction:\n    &quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  with instruction:\n    "</q>);</td></tr>
<tr><th id="713">713</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-ldst-opt&quot;)) { ((MachineInstr *)MIB)-&gt;print(dbgs()); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(((<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *)<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col4 ref" href="#84MIB" title='MIB' data-ref="84MIB">MIB</a>)-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5printERNS_11raw_ostreamEbbbbPKNS_15TargetInstrInfoE" title='llvm::MachineInstr::print' data-ref="_ZNK4llvm12MachineInstr5printERNS_11raw_ostreamEbbbbPKNS_15TargetInstrInfoE">print</a>(<span class='refarg'><a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a></span>()));</td></tr>
<tr><th id="714">714</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-ldst-opt&quot;)) { dbgs() &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="715">715</th><td></td></tr>
<tr><th id="716">716</th><td>  <i>// Erase the old instructions.</i></td></tr>
<tr><th id="717">717</th><td>  <a class="local col0 ref" href="#70I" title='I' data-ref="70I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="718">718</th><td>  <a class="local col1 ref" href="#71MergeMI" title='MergeMI' data-ref="71MergeMI">MergeMI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="719">719</th><td>  <b>return</b> <a class="local col3 ref" href="#73NextI" title='NextI' data-ref="73NextI">NextI</a>;</td></tr>
<tr><th id="720">720</th><td>}</td></tr>
<tr><th id="721">721</th><td></td></tr>
<tr><th id="722">722</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a></td></tr>
<tr><th id="723">723</th><td><a class="tu type" href="#(anonymousnamespace)::AArch64LoadStoreOpt" title='(anonymous namespace)::AArch64LoadStoreOpt' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt">AArch64LoadStoreOpt</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt16mergePairedInsnsEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES4_RKNS_13LdStPairFlagsE" title='(anonymous namespace)::AArch64LoadStoreOpt::mergePairedInsns' data-type='MachineBasicBlock::iterator (anonymous namespace)::AArch64LoadStoreOpt::mergePairedInsns(MachineBasicBlock::iterator I, MachineBasicBlock::iterator Paired, const (anonymous namespace)::LdStPairFlags &amp; Flags)' data-ref="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt16mergePairedInsnsEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES4_RKNS_13LdStPairFlagsE">mergePairedInsns</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col5 decl" id="85I" title='I' data-type='MachineBasicBlock::iterator' data-ref="85I">I</dfn>,</td></tr>
<tr><th id="724">724</th><td>                                      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col6 decl" id="86Paired" title='Paired' data-type='MachineBasicBlock::iterator' data-ref="86Paired">Paired</dfn>,</td></tr>
<tr><th id="725">725</th><td>                                      <em>const</em> <a class="tu type" href="#(anonymousnamespace)::LdStPairFlags" title='(anonymous namespace)::LdStPairFlags' data-ref="(anonymousnamespace)::LdStPairFlags">LdStPairFlags</a> &amp;<dfn class="local col7 decl" id="87Flags" title='Flags' data-type='const (anonymous namespace)::LdStPairFlags &amp;' data-ref="87Flags">Flags</dfn>) {</td></tr>
<tr><th id="726">726</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col8 decl" id="88NextI" title='NextI' data-type='MachineBasicBlock::iterator' data-ref="88NextI">NextI</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#85I" title='I' data-ref="85I">I</a>;</td></tr>
<tr><th id="727">727</th><td>  <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col8 ref" href="#88NextI" title='NextI' data-ref="88NextI">NextI</a>;</td></tr>
<tr><th id="728">728</th><td>  <i>// If NextI is the second of the two instructions to be merged, we need</i></td></tr>
<tr><th id="729">729</th><td><i>  // to skip one further. Either way we merge will invalidate the iterator,</i></td></tr>
<tr><th id="730">730</th><td><i>  // and we don't need to scan the new instruction, as it's a pairwise</i></td></tr>
<tr><th id="731">731</th><td><i>  // instruction, which we're not considering for further action anyway.</i></td></tr>
<tr><th id="732">732</th><td>  <b>if</b> (<a class="local col8 ref" href="#88NextI" title='NextI' data-ref="88NextI">NextI</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col6 ref" href="#86Paired" title='Paired' data-ref="86Paired">Paired</a>)</td></tr>
<tr><th id="733">733</th><td>    <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col8 ref" href="#88NextI" title='NextI' data-ref="88NextI">NextI</a>;</td></tr>
<tr><th id="734">734</th><td></td></tr>
<tr><th id="735">735</th><td>  <em>int</em> <dfn class="local col9 decl" id="89SExtIdx" title='SExtIdx' data-type='int' data-ref="89SExtIdx">SExtIdx</dfn> = <a class="local col7 ref" href="#87Flags" title='Flags' data-ref="87Flags">Flags</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_113LdStPairFlags10getSExtIdxEv" title='(anonymous namespace)::LdStPairFlags::getSExtIdx' data-use='c' data-ref="_ZNK12_GLOBAL__N_113LdStPairFlags10getSExtIdxEv">getSExtIdx</a>();</td></tr>
<tr><th id="736">736</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="90Opc" title='Opc' data-type='unsigned int' data-ref="90Opc">Opc</dfn> =</td></tr>
<tr><th id="737">737</th><td>      <a class="local col9 ref" href="#89SExtIdx" title='SExtIdx' data-ref="89SExtIdx">SExtIdx</a> == -<var>1</var> ? <a class="local col5 ref" href="#85I" title='I' data-ref="85I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() : <a class="tu ref" href="#_ZL24getMatchingNonSExtOpcodejPb" title='getMatchingNonSExtOpcode' data-use='c' data-ref="_ZL24getMatchingNonSExtOpcodejPb">getMatchingNonSExtOpcode</a>(<a class="local col5 ref" href="#85I" title='I' data-ref="85I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>());</td></tr>
<tr><th id="738">738</th><td>  <em>bool</em> <dfn class="local col1 decl" id="91IsUnscaled" title='IsUnscaled' data-type='bool' data-ref="91IsUnscaled">IsUnscaled</dfn> = <a class="tu member" href="#(anonymousnamespace)::AArch64LoadStoreOpt::TII" title='(anonymous namespace)::AArch64LoadStoreOpt::TII' data-use='r' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::TII">TII</a>-&gt;<a class="ref" href="AArch64InstrInfo.h.html#_ZN4llvm16AArch64InstrInfo14isUnscaledLdStEj" title='llvm::AArch64InstrInfo::isUnscaledLdSt' data-ref="_ZN4llvm16AArch64InstrInfo14isUnscaledLdStEj">isUnscaledLdSt</a>(<a class="local col0 ref" href="#90Opc" title='Opc' data-ref="90Opc">Opc</a>);</td></tr>
<tr><th id="739">739</th><td>  <em>int</em> <dfn class="local col2 decl" id="92OffsetStride" title='OffsetStride' data-type='int' data-ref="92OffsetStride">OffsetStride</dfn> = <a class="local col1 ref" href="#91IsUnscaled" title='IsUnscaled' data-ref="91IsUnscaled">IsUnscaled</a> ? <a class="tu ref" href="#_ZL11getMemScaleRN4llvm12MachineInstrE" title='getMemScale' data-use='c' data-ref="_ZL11getMemScaleRN4llvm12MachineInstrE">getMemScale</a>(<span class='refarg'><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col5 ref" href="#85I" title='I' data-ref="85I">I</a></span>) : <var>1</var>;</td></tr>
<tr><th id="740">740</th><td></td></tr>
<tr><th id="741">741</th><td>  <em>bool</em> <dfn class="local col3 decl" id="93MergeForward" title='MergeForward' data-type='bool' data-ref="93MergeForward">MergeForward</dfn> = <a class="local col7 ref" href="#87Flags" title='Flags' data-ref="87Flags">Flags</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_113LdStPairFlags15getMergeForwardEv" title='(anonymous namespace)::LdStPairFlags::getMergeForward' data-use='c' data-ref="_ZNK12_GLOBAL__N_113LdStPairFlags15getMergeForwardEv">getMergeForward</a>();</td></tr>
<tr><th id="742">742</th><td>  <i>// Insert our new paired instruction after whichever of the paired</i></td></tr>
<tr><th id="743">743</th><td><i>  // instructions MergeForward indicates.</i></td></tr>
<tr><th id="744">744</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col4 decl" id="94InsertionPoint" title='InsertionPoint' data-type='MachineBasicBlock::iterator' data-ref="94InsertionPoint">InsertionPoint</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col3 ref" href="#93MergeForward" title='MergeForward' data-ref="93MergeForward">MergeForward</a> ? <a class="local col6 ref" href="#86Paired" title='Paired' data-ref="86Paired">Paired</a> : <a class="local col5 ref" href="#85I" title='I' data-ref="85I">I</a>;</td></tr>
<tr><th id="745">745</th><td>  <i>// Also based on MergeForward is from where we copy the base register operand</i></td></tr>
<tr><th id="746">746</th><td><i>  // so we get the flags compatible with the input code.</i></td></tr>
<tr><th id="747">747</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="95BaseRegOp" title='BaseRegOp' data-type='const llvm::MachineOperand &amp;' data-ref="95BaseRegOp">BaseRegOp</dfn> =</td></tr>
<tr><th id="748">748</th><td>      <a class="local col3 ref" href="#93MergeForward" title='MergeForward' data-ref="93MergeForward">MergeForward</a> ? <a class="tu ref" href="#_ZL13getLdStBaseOpRKN4llvm12MachineInstrE" title='getLdStBaseOp' data-use='c' data-ref="_ZL13getLdStBaseOpRKN4llvm12MachineInstrE">getLdStBaseOp</a>(<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col6 ref" href="#86Paired" title='Paired' data-ref="86Paired">Paired</a>) : <a class="tu ref" href="#_ZL13getLdStBaseOpRKN4llvm12MachineInstrE" title='getLdStBaseOp' data-use='c' data-ref="_ZL13getLdStBaseOpRKN4llvm12MachineInstrE">getLdStBaseOp</a>(<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col5 ref" href="#85I" title='I' data-ref="85I">I</a>);</td></tr>
<tr><th id="749">749</th><td></td></tr>
<tr><th id="750">750</th><td>  <em>int</em> <dfn class="local col6 decl" id="96Offset" title='Offset' data-type='int' data-ref="96Offset">Offset</dfn> = <a class="tu ref" href="#_ZL15getLdStOffsetOpRKN4llvm12MachineInstrE" title='getLdStOffsetOp' data-use='c' data-ref="_ZL15getLdStOffsetOpRKN4llvm12MachineInstrE">getLdStOffsetOp</a>(<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col5 ref" href="#85I" title='I' data-ref="85I">I</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="751">751</th><td>  <em>int</em> <dfn class="local col7 decl" id="97PairedOffset" title='PairedOffset' data-type='int' data-ref="97PairedOffset">PairedOffset</dfn> = <a class="tu ref" href="#_ZL15getLdStOffsetOpRKN4llvm12MachineInstrE" title='getLdStOffsetOp' data-use='c' data-ref="_ZL15getLdStOffsetOpRKN4llvm12MachineInstrE">getLdStOffsetOp</a>(<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col6 ref" href="#86Paired" title='Paired' data-ref="86Paired">Paired</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="752">752</th><td>  <em>bool</em> <dfn class="local col8 decl" id="98PairedIsUnscaled" title='PairedIsUnscaled' data-type='bool' data-ref="98PairedIsUnscaled">PairedIsUnscaled</dfn> = <a class="tu member" href="#(anonymousnamespace)::AArch64LoadStoreOpt::TII" title='(anonymous namespace)::AArch64LoadStoreOpt::TII' data-use='r' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::TII">TII</a>-&gt;<a class="ref" href="AArch64InstrInfo.h.html#_ZN4llvm16AArch64InstrInfo14isUnscaledLdStEj" title='llvm::AArch64InstrInfo::isUnscaledLdSt' data-ref="_ZN4llvm16AArch64InstrInfo14isUnscaledLdStEj">isUnscaledLdSt</a>(<a class="local col6 ref" href="#86Paired" title='Paired' data-ref="86Paired">Paired</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>());</td></tr>
<tr><th id="753">753</th><td>  <b>if</b> (<a class="local col1 ref" href="#91IsUnscaled" title='IsUnscaled' data-ref="91IsUnscaled">IsUnscaled</a> != <a class="local col8 ref" href="#98PairedIsUnscaled" title='PairedIsUnscaled' data-ref="98PairedIsUnscaled">PairedIsUnscaled</a>) {</td></tr>
<tr><th id="754">754</th><td>    <i>// We're trying to pair instructions that differ in how they are scaled.  If</i></td></tr>
<tr><th id="755">755</th><td><i>    // I is scaled then scale the offset of Paired accordingly.  Otherwise, do</i></td></tr>
<tr><th id="756">756</th><td><i>    // the opposite (i.e., make Paired's offset unscaled).</i></td></tr>
<tr><th id="757">757</th><td>    <em>int</em> <dfn class="local col9 decl" id="99MemSize" title='MemSize' data-type='int' data-ref="99MemSize">MemSize</dfn> = <a class="tu ref" href="#_ZL11getMemScaleRN4llvm12MachineInstrE" title='getMemScale' data-use='c' data-ref="_ZL11getMemScaleRN4llvm12MachineInstrE">getMemScale</a>(<span class='refarg'><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col6 ref" href="#86Paired" title='Paired' data-ref="86Paired">Paired</a></span>);</td></tr>
<tr><th id="758">758</th><td>    <b>if</b> (<a class="local col8 ref" href="#98PairedIsUnscaled" title='PairedIsUnscaled' data-ref="98PairedIsUnscaled">PairedIsUnscaled</a>) {</td></tr>
<tr><th id="759">759</th><td>      <i>// If the unscaled offset isn't a multiple of the MemSize, we can't</i></td></tr>
<tr><th id="760">760</th><td><i>      // pair the operations together.</i></td></tr>
<tr><th id="761">761</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!(PairedOffset % getMemScale(*Paired)) &amp;&amp; &quot;Offset should be a multiple of the stride!&quot;) ? void (0) : __assert_fail (&quot;!(PairedOffset % getMemScale(*Paired)) &amp;&amp; \&quot;Offset should be a multiple of the stride!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64LoadStoreOptimizer.cpp&quot;, 762, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!(<a class="local col7 ref" href="#97PairedOffset" title='PairedOffset' data-ref="97PairedOffset">PairedOffset</a> % <a class="tu ref" href="#_ZL11getMemScaleRN4llvm12MachineInstrE" title='getMemScale' data-use='c' data-ref="_ZL11getMemScaleRN4llvm12MachineInstrE">getMemScale</a>(<span class='refarg'><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a></span><a class="local col6 ref" href="#86Paired" title='Paired' data-ref="86Paired">Paired</a>)) &amp;&amp;</td></tr>
<tr><th id="762">762</th><td>             <q>"Offset should be a multiple of the stride!"</q>);</td></tr>
<tr><th id="763">763</th><td>      <a class="local col7 ref" href="#97PairedOffset" title='PairedOffset' data-ref="97PairedOffset">PairedOffset</a> /= <a class="local col9 ref" href="#99MemSize" title='MemSize' data-ref="99MemSize">MemSize</a>;</td></tr>
<tr><th id="764">764</th><td>    } <b>else</b> {</td></tr>
<tr><th id="765">765</th><td>      <a class="local col7 ref" href="#97PairedOffset" title='PairedOffset' data-ref="97PairedOffset">PairedOffset</a> *= <a class="local col9 ref" href="#99MemSize" title='MemSize' data-ref="99MemSize">MemSize</a>;</td></tr>
<tr><th id="766">766</th><td>    }</td></tr>
<tr><th id="767">767</th><td>  }</td></tr>
<tr><th id="768">768</th><td></td></tr>
<tr><th id="769">769</th><td>  <i>// Which register is Rt and which is Rt2 depends on the offset order.</i></td></tr>
<tr><th id="770">770</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="100RtMI" title='RtMI' data-type='llvm::MachineInstr *' data-ref="100RtMI">RtMI</dfn>, *<dfn class="local col1 decl" id="101Rt2MI" title='Rt2MI' data-type='llvm::MachineInstr *' data-ref="101Rt2MI">Rt2MI</dfn>;</td></tr>
<tr><th id="771">771</th><td>  <b>if</b> (<a class="local col6 ref" href="#96Offset" title='Offset' data-ref="96Offset">Offset</a> == <a class="local col7 ref" href="#97PairedOffset" title='PairedOffset' data-ref="97PairedOffset">PairedOffset</a> + <a class="local col2 ref" href="#92OffsetStride" title='OffsetStride' data-ref="92OffsetStride">OffsetStride</a>) {</td></tr>
<tr><th id="772">772</th><td>    <a class="local col0 ref" href="#100RtMI" title='RtMI' data-ref="100RtMI">RtMI</a> = &amp;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col6 ref" href="#86Paired" title='Paired' data-ref="86Paired">Paired</a>;</td></tr>
<tr><th id="773">773</th><td>    <a class="local col1 ref" href="#101Rt2MI" title='Rt2MI' data-ref="101Rt2MI">Rt2MI</a> = &amp;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col5 ref" href="#85I" title='I' data-ref="85I">I</a>;</td></tr>
<tr><th id="774">774</th><td>    <i>// Here we swapped the assumption made for SExtIdx.</i></td></tr>
<tr><th id="775">775</th><td><i>    // I.e., we turn ldp I, Paired into ldp Paired, I.</i></td></tr>
<tr><th id="776">776</th><td><i>    // Update the index accordingly.</i></td></tr>
<tr><th id="777">777</th><td>    <b>if</b> (<a class="local col9 ref" href="#89SExtIdx" title='SExtIdx' data-ref="89SExtIdx">SExtIdx</a> != -<var>1</var>)</td></tr>
<tr><th id="778">778</th><td>      <a class="local col9 ref" href="#89SExtIdx" title='SExtIdx' data-ref="89SExtIdx">SExtIdx</a> = (<a class="local col9 ref" href="#89SExtIdx" title='SExtIdx' data-ref="89SExtIdx">SExtIdx</a> + <var>1</var>) % <var>2</var>;</td></tr>
<tr><th id="779">779</th><td>  } <b>else</b> {</td></tr>
<tr><th id="780">780</th><td>    <a class="local col0 ref" href="#100RtMI" title='RtMI' data-ref="100RtMI">RtMI</a> = &amp;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col5 ref" href="#85I" title='I' data-ref="85I">I</a>;</td></tr>
<tr><th id="781">781</th><td>    <a class="local col1 ref" href="#101Rt2MI" title='Rt2MI' data-ref="101Rt2MI">Rt2MI</a> = &amp;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col6 ref" href="#86Paired" title='Paired' data-ref="86Paired">Paired</a>;</td></tr>
<tr><th id="782">782</th><td>  }</td></tr>
<tr><th id="783">783</th><td>  <em>int</em> <dfn class="local col2 decl" id="102OffsetImm" title='OffsetImm' data-type='int' data-ref="102OffsetImm">OffsetImm</dfn> = <a class="tu ref" href="#_ZL15getLdStOffsetOpRKN4llvm12MachineInstrE" title='getLdStOffsetOp' data-use='c' data-ref="_ZL15getLdStOffsetOpRKN4llvm12MachineInstrE">getLdStOffsetOp</a>(*<a class="local col0 ref" href="#100RtMI" title='RtMI' data-ref="100RtMI">RtMI</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="784">784</th><td>  <i>// Scale the immediate offset, if necessary.</i></td></tr>
<tr><th id="785">785</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::AArch64LoadStoreOpt::TII" title='(anonymous namespace)::AArch64LoadStoreOpt::TII' data-use='r' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::TII">TII</a>-&gt;<a class="ref" href="AArch64InstrInfo.h.html#_ZN4llvm16AArch64InstrInfo14isUnscaledLdStEj" title='llvm::AArch64InstrInfo::isUnscaledLdSt' data-ref="_ZN4llvm16AArch64InstrInfo14isUnscaledLdStEj">isUnscaledLdSt</a>(<a class="local col0 ref" href="#100RtMI" title='RtMI' data-ref="100RtMI">RtMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>())) {</td></tr>
<tr><th id="786">786</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!(OffsetImm % getMemScale(*RtMI)) &amp;&amp; &quot;Unscaled offset cannot be scaled.&quot;) ? void (0) : __assert_fail (&quot;!(OffsetImm % getMemScale(*RtMI)) &amp;&amp; \&quot;Unscaled offset cannot be scaled.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64LoadStoreOptimizer.cpp&quot;, 787, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!(<a class="local col2 ref" href="#102OffsetImm" title='OffsetImm' data-ref="102OffsetImm">OffsetImm</a> % <a class="tu ref" href="#_ZL11getMemScaleRN4llvm12MachineInstrE" title='getMemScale' data-use='c' data-ref="_ZL11getMemScaleRN4llvm12MachineInstrE">getMemScale</a>(<span class='refarg'>*</span><a class="local col0 ref" href="#100RtMI" title='RtMI' data-ref="100RtMI">RtMI</a>)) &amp;&amp;</td></tr>
<tr><th id="787">787</th><td>           <q>"Unscaled offset cannot be scaled."</q>);</td></tr>
<tr><th id="788">788</th><td>    <a class="local col2 ref" href="#102OffsetImm" title='OffsetImm' data-ref="102OffsetImm">OffsetImm</a> /= <a class="tu ref" href="#_ZL11getMemScaleRN4llvm12MachineInstrE" title='getMemScale' data-use='c' data-ref="_ZL11getMemScaleRN4llvm12MachineInstrE">getMemScale</a>(<span class='refarg'>*<a class="local col0 ref" href="#100RtMI" title='RtMI' data-ref="100RtMI">RtMI</a></span>);</td></tr>
<tr><th id="789">789</th><td>  }</td></tr>
<tr><th id="790">790</th><td></td></tr>
<tr><th id="791">791</th><td>  <i>// Construct the new instruction.</i></td></tr>
<tr><th id="792">792</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm19MachineInstrBuilderC1Ev" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1Ev"></a><dfn class="local col3 decl" id="103MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="103MIB">MIB</dfn>;</td></tr>
<tr><th id="793">793</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col4 decl" id="104DL" title='DL' data-type='llvm::DebugLoc' data-ref="104DL">DL</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col5 ref" href="#85I" title='I' data-ref="85I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="794">794</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col5 decl" id="105MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="105MBB">MBB</dfn> = <a class="local col5 ref" href="#85I" title='I' data-ref="85I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="795">795</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> <dfn class="local col6 decl" id="106RegOp0" title='RegOp0' data-type='llvm::MachineOperand' data-ref="106RegOp0">RegOp0</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineOperand.h.html#48" title='llvm::MachineOperand::MachineOperand' data-ref="_ZN4llvm14MachineOperandC1ERKS0_"></a><a class="tu ref" href="#_ZL12getLdStRegOpRKN4llvm12MachineInstrEj" title='getLdStRegOp' data-use='c' data-ref="_ZL12getLdStRegOpRKN4llvm12MachineInstrEj">getLdStRegOp</a>(*<a class="local col0 ref" href="#100RtMI" title='RtMI' data-ref="100RtMI">RtMI</a>);</td></tr>
<tr><th id="796">796</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> <dfn class="local col7 decl" id="107RegOp1" title='RegOp1' data-type='llvm::MachineOperand' data-ref="107RegOp1">RegOp1</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineOperand.h.html#48" title='llvm::MachineOperand::MachineOperand' data-ref="_ZN4llvm14MachineOperandC1ERKS0_"></a><a class="tu ref" href="#_ZL12getLdStRegOpRKN4llvm12MachineInstrEj" title='getLdStRegOp' data-use='c' data-ref="_ZL12getLdStRegOpRKN4llvm12MachineInstrEj">getLdStRegOp</a>(*<a class="local col1 ref" href="#101Rt2MI" title='Rt2MI' data-ref="101Rt2MI">Rt2MI</a>);</td></tr>
<tr><th id="797">797</th><td>  <i>// Kill flags may become invalid when moving stores for pairing.</i></td></tr>
<tr><th id="798">798</th><td>  <b>if</b> (<a class="local col6 ref" href="#106RegOp0" title='RegOp0' data-ref="106RegOp0">RegOp0</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>()) {</td></tr>
<tr><th id="799">799</th><td>    <b>if</b> (!<a class="local col3 ref" href="#93MergeForward" title='MergeForward' data-ref="93MergeForward">MergeForward</a>) {</td></tr>
<tr><th id="800">800</th><td>      <i>// Clear kill flags on store if moving upwards. Example:</i></td></tr>
<tr><th id="801">801</th><td><i>      //   STRWui %w0, ...</i></td></tr>
<tr><th id="802">802</th><td><i>      //   USE %w1</i></td></tr>
<tr><th id="803">803</th><td><i>      //   STRWui kill %w1  ; need to clear kill flag when moving STRWui upwards</i></td></tr>
<tr><th id="804">804</th><td>      <a class="local col6 ref" href="#106RegOp0" title='RegOp0' data-ref="106RegOp0">RegOp0</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsKillEb" title='llvm::MachineOperand::setIsKill' data-ref="_ZN4llvm14MachineOperand9setIsKillEb">setIsKill</a>(<b>false</b>);</td></tr>
<tr><th id="805">805</th><td>      <a class="local col7 ref" href="#107RegOp1" title='RegOp1' data-ref="107RegOp1">RegOp1</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsKillEb" title='llvm::MachineOperand::setIsKill' data-ref="_ZN4llvm14MachineOperand9setIsKillEb">setIsKill</a>(<b>false</b>);</td></tr>
<tr><th id="806">806</th><td>    } <b>else</b> {</td></tr>
<tr><th id="807">807</th><td>      <i>// Clear kill flags of the first stores register. Example:</i></td></tr>
<tr><th id="808">808</th><td><i>      //   STRWui %w1, ...</i></td></tr>
<tr><th id="809">809</th><td><i>      //   USE kill %w1   ; need to clear kill flag when moving STRWui downwards</i></td></tr>
<tr><th id="810">810</th><td><i>      //   STRW %w0</i></td></tr>
<tr><th id="811">811</th><td>      <em>unsigned</em> <dfn class="local col8 decl" id="108Reg" title='Reg' data-type='unsigned int' data-ref="108Reg">Reg</dfn> = <a class="tu ref" href="#_ZL12getLdStRegOpRKN4llvm12MachineInstrEj" title='getLdStRegOp' data-use='c' data-ref="_ZL12getLdStRegOpRKN4llvm12MachineInstrEj">getLdStRegOp</a>(<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col5 ref" href="#85I" title='I' data-ref="85I">I</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="812">812</th><td>      <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="109MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="109MI">MI</dfn> : <a class="ref" href="../../../include/llvm/ADT/iterator_range.h.html#_ZN4llvm10make_rangeET_S0_" title='llvm::make_range' data-ref="_ZN4llvm10make_rangeET_S0_">make_range</a>(<span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#85I" title='I' data-ref="85I">I</a>), <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#86Paired" title='Paired' data-ref="86Paired">Paired</a>))</td></tr>
<tr><th id="813">813</th><td>        <a class="local col9 ref" href="#109MI" title='MI' data-ref="109MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr18clearRegisterKillsEjPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::clearRegisterKills' data-ref="_ZN4llvm12MachineInstr18clearRegisterKillsEjPKNS_18TargetRegisterInfoE">clearRegisterKills</a>(<a class="local col8 ref" href="#108Reg" title='Reg' data-ref="108Reg">Reg</a>, <a class="tu member" href="#(anonymousnamespace)::AArch64LoadStoreOpt::TRI" title='(anonymous namespace)::AArch64LoadStoreOpt::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::TRI">TRI</a>);</td></tr>
<tr><th id="814">814</th><td>    }</td></tr>
<tr><th id="815">815</th><td>  }</td></tr>
<tr><th id="816">816</th><td>  MIB = BuildMI(*MBB, InsertionPoint, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::AArch64InstrInfo&apos;">get</span>(getMatchingPairOpcode(Opc)))</td></tr>
<tr><th id="817">817</th><td>            .add(RegOp0)</td></tr>
<tr><th id="818">818</th><td>            .add(RegOp1)</td></tr>
<tr><th id="819">819</th><td>            .add(BaseRegOp)</td></tr>
<tr><th id="820">820</th><td>            .addImm(OffsetImm)</td></tr>
<tr><th id="821">821</th><td>            .cloneMergedMemRefs({&amp;*I, &amp;*Paired})</td></tr>
<tr><th id="822">822</th><td>            .setMIFlags(I-&gt;mergeFlagsWith(*Paired));</td></tr>
<tr><th id="823">823</th><td></td></tr>
<tr><th id="824">824</th><td>  (<em>void</em>)<a class="local col3 ref" href="#103MIB" title='MIB' data-ref="103MIB">MIB</a>;</td></tr>
<tr><th id="825">825</th><td></td></tr>
<tr><th id="826">826</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-ldst-opt&quot;)) { dbgs() &lt;&lt; &quot;Creating pair load/store. Replacing instructions:\n    &quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(</td></tr>
<tr><th id="827">827</th><td>      <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Creating pair load/store. Replacing instructions:\n    "</q>);</td></tr>
<tr><th id="828">828</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-ldst-opt&quot;)) { I-&gt;print(dbgs()); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="local col5 ref" href="#85I" title='I' data-ref="85I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5printERNS_11raw_ostreamEbbbbPKNS_15TargetInstrInfoE" title='llvm::MachineInstr::print' data-ref="_ZNK4llvm12MachineInstr5printERNS_11raw_ostreamEbbbbPKNS_15TargetInstrInfoE">print</a>(<span class='refarg'><a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a></span>()));</td></tr>
<tr><th id="829">829</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-ldst-opt&quot;)) { dbgs() &lt;&lt; &quot;    &quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"    "</q>);</td></tr>
<tr><th id="830">830</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-ldst-opt&quot;)) { Paired-&gt;print(dbgs()); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="local col6 ref" href="#86Paired" title='Paired' data-ref="86Paired">Paired</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5printERNS_11raw_ostreamEbbbbPKNS_15TargetInstrInfoE" title='llvm::MachineInstr::print' data-ref="_ZNK4llvm12MachineInstr5printERNS_11raw_ostreamEbbbbPKNS_15TargetInstrInfoE">print</a>(<span class='refarg'><a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a></span>()));</td></tr>
<tr><th id="831">831</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-ldst-opt&quot;)) { dbgs() &lt;&lt; &quot;  with instruction:\n    &quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  with instruction:\n    "</q>);</td></tr>
<tr><th id="832">832</th><td>  <b>if</b> (<a class="local col9 ref" href="#89SExtIdx" title='SExtIdx' data-ref="89SExtIdx">SExtIdx</a> != -<var>1</var>) {</td></tr>
<tr><th id="833">833</th><td>    <i>// Generate the sign extension for the proper result of the ldp.</i></td></tr>
<tr><th id="834">834</th><td><i>    // I.e., with X1, that would be:</i></td></tr>
<tr><th id="835">835</th><td><i>    // %w1 = KILL %w1, implicit-def %x1</i></td></tr>
<tr><th id="836">836</th><td><i>    // %x1 = SBFMXri killed %x1, 0, 31</i></td></tr>
<tr><th id="837">837</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="110DstMO" title='DstMO' data-type='llvm::MachineOperand &amp;' data-ref="110DstMO">DstMO</dfn> = <a class="local col3 ref" href="#103MIB" title='MIB' data-ref="103MIB">MIB</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#89SExtIdx" title='SExtIdx' data-ref="89SExtIdx">SExtIdx</a>);</td></tr>
<tr><th id="838">838</th><td>    <i>// Right now, DstMO has the extended register, since it comes from an</i></td></tr>
<tr><th id="839">839</th><td><i>    // extended opcode.</i></td></tr>
<tr><th id="840">840</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="111DstRegX" title='DstRegX' data-type='unsigned int' data-ref="111DstRegX">DstRegX</dfn> = <a class="local col0 ref" href="#110DstMO" title='DstMO' data-ref="110DstMO">DstMO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="841">841</th><td>    <i>// Get the W variant of that register.</i></td></tr>
<tr><th id="842">842</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="112DstRegW" title='DstRegW' data-type='unsigned int' data-ref="112DstRegW">DstRegW</dfn> = TRI-&gt;getSubReg(DstRegX, AArch64::<span class='error' title="no member named &apos;sub_32&apos; in namespace &apos;llvm::AArch64&apos;">sub_32</span>);</td></tr>
<tr><th id="843">843</th><td>    <i>// Update the result of LDP to use the W instead of the X variant.</i></td></tr>
<tr><th id="844">844</th><td>    <a class="local col0 ref" href="#110DstMO" title='DstMO' data-ref="110DstMO">DstMO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegEj" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegEj">setReg</a>(<a class="local col2 ref" href="#112DstRegW" title='DstRegW' data-ref="112DstRegW">DstRegW</a>);</td></tr>
<tr><th id="845">845</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-ldst-opt&quot;)) { ((MachineInstr *)MIB)-&gt;print(dbgs()); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(((<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *)<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col3 ref" href="#103MIB" title='MIB' data-ref="103MIB">MIB</a>)-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5printERNS_11raw_ostreamEbbbbPKNS_15TargetInstrInfoE" title='llvm::MachineInstr::print' data-ref="_ZNK4llvm12MachineInstr5printERNS_11raw_ostreamEbbbbPKNS_15TargetInstrInfoE">print</a>(<span class='refarg'><a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a></span>()));</td></tr>
<tr><th id="846">846</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-ldst-opt&quot;)) { dbgs() &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="847">847</th><td>    <i>// Make the machine verifier happy by providing a definition for</i></td></tr>
<tr><th id="848">848</th><td><i>    // the X register.</i></td></tr>
<tr><th id="849">849</th><td><i>    // Insert this definition right after the generated LDP, i.e., before</i></td></tr>
<tr><th id="850">850</th><td><i>    // InsertionPoint.</i></td></tr>
<tr><th id="851">851</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col3 decl" id="113MIBKill" title='MIBKill' data-type='llvm::MachineInstrBuilder' data-ref="113MIBKill">MIBKill</dfn> =</td></tr>
<tr><th id="852">852</th><td>        BuildMI(*MBB, InsertionPoint, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::AArch64InstrInfo&apos;">get</span>(TargetOpcode::KILL), DstRegW)</td></tr>
<tr><th id="853">853</th><td>            .addReg(DstRegW)</td></tr>
<tr><th id="854">854</th><td>            .addReg(DstRegX, RegState::Define);</td></tr>
<tr><th id="855">855</th><td>    <a class="local col3 ref" href="#113MIBKill" title='MIBKill' data-ref="113MIBKill">MIBKill</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand11setImplicitEb" title='llvm::MachineOperand::setImplicit' data-ref="_ZN4llvm14MachineOperand11setImplicitEb">setImplicit</a>();</td></tr>
<tr><th id="856">856</th><td>    <i>// Create the sign extension.</i></td></tr>
<tr><th id="857">857</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col4 decl" id="114MIBSXTW" title='MIBSXTW' data-type='llvm::MachineInstrBuilder' data-ref="114MIBSXTW">MIBSXTW</dfn> =</td></tr>
<tr><th id="858">858</th><td>        BuildMI(*MBB, InsertionPoint, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::AArch64InstrInfo&apos;">get</span>(AArch64::<span class='error' title="no member named &apos;SBFMXri&apos; in namespace &apos;llvm::AArch64&apos;">SBFMXri</span>), DstRegX)</td></tr>
<tr><th id="859">859</th><td>            .addReg(DstRegX)</td></tr>
<tr><th id="860">860</th><td>            .addImm(<var>0</var>)</td></tr>
<tr><th id="861">861</th><td>            .addImm(<var>31</var>);</td></tr>
<tr><th id="862">862</th><td>    (<em>void</em>)<a class="local col4 ref" href="#114MIBSXTW" title='MIBSXTW' data-ref="114MIBSXTW">MIBSXTW</a>;</td></tr>
<tr><th id="863">863</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-ldst-opt&quot;)) { dbgs() &lt;&lt; &quot;  Extend operand:\n    &quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  Extend operand:\n    "</q>);</td></tr>
<tr><th id="864">864</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-ldst-opt&quot;)) { ((MachineInstr *)MIBSXTW)-&gt;print(dbgs()); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(((<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *)<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col4 ref" href="#114MIBSXTW" title='MIBSXTW' data-ref="114MIBSXTW">MIBSXTW</a>)-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5printERNS_11raw_ostreamEbbbbPKNS_15TargetInstrInfoE" title='llvm::MachineInstr::print' data-ref="_ZNK4llvm12MachineInstr5printERNS_11raw_ostreamEbbbbPKNS_15TargetInstrInfoE">print</a>(<span class='refarg'><a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a></span>()));</td></tr>
<tr><th id="865">865</th><td>  } <b>else</b> {</td></tr>
<tr><th id="866">866</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-ldst-opt&quot;)) { ((MachineInstr *)MIB)-&gt;print(dbgs()); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(((<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *)<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col3 ref" href="#103MIB" title='MIB' data-ref="103MIB">MIB</a>)-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5printERNS_11raw_ostreamEbbbbPKNS_15TargetInstrInfoE" title='llvm::MachineInstr::print' data-ref="_ZNK4llvm12MachineInstr5printERNS_11raw_ostreamEbbbbPKNS_15TargetInstrInfoE">print</a>(<span class='refarg'><a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a></span>()));</td></tr>
<tr><th id="867">867</th><td>  }</td></tr>
<tr><th id="868">868</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-ldst-opt&quot;)) { dbgs() &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="869">869</th><td></td></tr>
<tr><th id="870">870</th><td>  <i>// Erase the old instructions.</i></td></tr>
<tr><th id="871">871</th><td>  <a class="local col5 ref" href="#85I" title='I' data-ref="85I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="872">872</th><td>  <a class="local col6 ref" href="#86Paired" title='Paired' data-ref="86Paired">Paired</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="873">873</th><td></td></tr>
<tr><th id="874">874</th><td>  <b>return</b> <a class="local col8 ref" href="#88NextI" title='NextI' data-ref="88NextI">NextI</a>;</td></tr>
<tr><th id="875">875</th><td>}</td></tr>
<tr><th id="876">876</th><td></td></tr>
<tr><th id="877">877</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a></td></tr>
<tr><th id="878">878</th><td><a class="tu type" href="#(anonymousnamespace)::AArch64LoadStoreOpt" title='(anonymous namespace)::AArch64LoadStoreOpt' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt">AArch64LoadStoreOpt</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt20promoteLoadFromStoreEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES4_" title='(anonymous namespace)::AArch64LoadStoreOpt::promoteLoadFromStore' data-type='MachineBasicBlock::iterator (anonymous namespace)::AArch64LoadStoreOpt::promoteLoadFromStore(MachineBasicBlock::iterator LoadI, MachineBasicBlock::iterator StoreI)' data-ref="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt20promoteLoadFromStoreEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES4_">promoteLoadFromStore</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col5 decl" id="115LoadI" title='LoadI' data-type='MachineBasicBlock::iterator' data-ref="115LoadI">LoadI</dfn>,</td></tr>
<tr><th id="879">879</th><td>                                          <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col6 decl" id="116StoreI" title='StoreI' data-type='MachineBasicBlock::iterator' data-ref="116StoreI">StoreI</dfn>) {</td></tr>
<tr><th id="880">880</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col7 decl" id="117NextI" title='NextI' data-type='MachineBasicBlock::iterator' data-ref="117NextI">NextI</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#115LoadI" title='LoadI' data-ref="115LoadI">LoadI</a>;</td></tr>
<tr><th id="881">881</th><td>  <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col7 ref" href="#117NextI" title='NextI' data-ref="117NextI">NextI</a>;</td></tr>
<tr><th id="882">882</th><td></td></tr>
<tr><th id="883">883</th><td>  <em>int</em> <dfn class="local col8 decl" id="118LoadSize" title='LoadSize' data-type='int' data-ref="118LoadSize">LoadSize</dfn> = <a class="tu ref" href="#_ZL11getMemScaleRN4llvm12MachineInstrE" title='getMemScale' data-use='c' data-ref="_ZL11getMemScaleRN4llvm12MachineInstrE">getMemScale</a>(<span class='refarg'><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col5 ref" href="#115LoadI" title='LoadI' data-ref="115LoadI">LoadI</a></span>);</td></tr>
<tr><th id="884">884</th><td>  <em>int</em> <dfn class="local col9 decl" id="119StoreSize" title='StoreSize' data-type='int' data-ref="119StoreSize">StoreSize</dfn> = <a class="tu ref" href="#_ZL11getMemScaleRN4llvm12MachineInstrE" title='getMemScale' data-use='c' data-ref="_ZL11getMemScaleRN4llvm12MachineInstrE">getMemScale</a>(<span class='refarg'><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col6 ref" href="#116StoreI" title='StoreI' data-ref="116StoreI">StoreI</a></span>);</td></tr>
<tr><th id="885">885</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="120LdRt" title='LdRt' data-type='unsigned int' data-ref="120LdRt">LdRt</dfn> = <a class="tu ref" href="#_ZL12getLdStRegOpRKN4llvm12MachineInstrEj" title='getLdStRegOp' data-use='c' data-ref="_ZL12getLdStRegOpRKN4llvm12MachineInstrEj">getLdStRegOp</a>(<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col5 ref" href="#115LoadI" title='LoadI' data-ref="115LoadI">LoadI</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="886">886</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="121StMO" title='StMO' data-type='const llvm::MachineOperand &amp;' data-ref="121StMO">StMO</dfn> = <a class="tu ref" href="#_ZL12getLdStRegOpRKN4llvm12MachineInstrEj" title='getLdStRegOp' data-use='c' data-ref="_ZL12getLdStRegOpRKN4llvm12MachineInstrEj">getLdStRegOp</a>(<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col6 ref" href="#116StoreI" title='StoreI' data-ref="116StoreI">StoreI</a>);</td></tr>
<tr><th id="887">887</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="122StRt" title='StRt' data-type='unsigned int' data-ref="122StRt">StRt</dfn> = <a class="tu ref" href="#_ZL12getLdStRegOpRKN4llvm12MachineInstrEj" title='getLdStRegOp' data-use='c' data-ref="_ZL12getLdStRegOpRKN4llvm12MachineInstrEj">getLdStRegOp</a>(<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col6 ref" href="#116StoreI" title='StoreI' data-ref="116StoreI">StoreI</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="888">888</th><td>  <em>bool</em> <dfn class="local col3 decl" id="123IsStoreXReg" title='IsStoreXReg' data-type='bool' data-ref="123IsStoreXReg">IsStoreXReg</dfn> = TRI-&gt;getRegClass(AArch64::<span class='error' title="no member named &apos;GPR64RegClassID&apos; in namespace &apos;llvm::AArch64&apos;">GPR64RegClassID</span>)-&gt;contains(StRt);</td></tr>
<tr><th id="889">889</th><td></td></tr>
<tr><th id="890">890</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((IsStoreXReg || TRI-&gt;getRegClass(AArch64::GPR32RegClassID)-&gt;contains(StRt)) &amp;&amp; &quot;Unexpected RegClass&quot;) ? void (0) : __assert_fail (&quot;(IsStoreXReg || TRI-&gt;getRegClass(AArch64::GPR32RegClassID)-&gt;contains(StRt)) &amp;&amp; \&quot;Unexpected RegClass\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64LoadStoreOptimizer.cpp&quot;, 892, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((IsStoreXReg ||</td></tr>
<tr><th id="891">891</th><td>          TRI-&gt;getRegClass(AArch64::<span class='error' title="no member named &apos;GPR32RegClassID&apos; in namespace &apos;llvm::AArch64&apos;">GPR32RegClassID</span>)-&gt;contains(StRt)) &amp;&amp;</td></tr>
<tr><th id="892">892</th><td>         <q>"Unexpected RegClass"</q>);</td></tr>
<tr><th id="893">893</th><td></td></tr>
<tr><th id="894">894</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="124BitExtMI" title='BitExtMI' data-type='llvm::MachineInstr *' data-ref="124BitExtMI">BitExtMI</dfn>;</td></tr>
<tr><th id="895">895</th><td>  <b>if</b> (<a class="local col8 ref" href="#118LoadSize" title='LoadSize' data-ref="118LoadSize">LoadSize</a> == <a class="local col9 ref" href="#119StoreSize" title='StoreSize' data-ref="119StoreSize">StoreSize</a> &amp;&amp; (<a class="local col8 ref" href="#118LoadSize" title='LoadSize' data-ref="118LoadSize">LoadSize</a> == <var>4</var> || <a class="local col8 ref" href="#118LoadSize" title='LoadSize' data-ref="118LoadSize">LoadSize</a> == <var>8</var>)) {</td></tr>
<tr><th id="896">896</th><td>    <i>// Remove the load, if the destination register of the loads is the same</i></td></tr>
<tr><th id="897">897</th><td><i>    // register for stored value.</i></td></tr>
<tr><th id="898">898</th><td>    <b>if</b> (<a class="local col2 ref" href="#122StRt" title='StRt' data-ref="122StRt">StRt</a> == <a class="local col0 ref" href="#120LdRt" title='LdRt' data-ref="120LdRt">LdRt</a> &amp;&amp; <a class="local col8 ref" href="#118LoadSize" title='LoadSize' data-ref="118LoadSize">LoadSize</a> == <var>8</var>) {</td></tr>
<tr><th id="899">899</th><td>      <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="125MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="125MI">MI</dfn> : <a class="ref" href="../../../include/llvm/ADT/iterator_range.h.html#_ZN4llvm10make_rangeET_S0_" title='llvm::make_range' data-ref="_ZN4llvm10make_rangeET_S0_">make_range</a>(<a class="local col6 ref" href="#116StoreI" title='StoreI' data-ref="116StoreI">StoreI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>(),</td></tr>
<tr><th id="900">900</th><td>                                         <a class="local col5 ref" href="#115LoadI" title='LoadI' data-ref="115LoadI">LoadI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>())) {</td></tr>
<tr><th id="901">901</th><td>        <b>if</b> (<a class="local col5 ref" href="#125MI" title='MI' data-ref="125MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13killsRegisterEjPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::killsRegister' data-ref="_ZNK4llvm12MachineInstr13killsRegisterEjPKNS_18TargetRegisterInfoE">killsRegister</a>(<a class="local col2 ref" href="#122StRt" title='StRt' data-ref="122StRt">StRt</a>, <a class="tu member" href="#(anonymousnamespace)::AArch64LoadStoreOpt::TRI" title='(anonymous namespace)::AArch64LoadStoreOpt::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::TRI">TRI</a>)) {</td></tr>
<tr><th id="902">902</th><td>          <a class="local col5 ref" href="#125MI" title='MI' data-ref="125MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr18clearRegisterKillsEjPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::clearRegisterKills' data-ref="_ZN4llvm12MachineInstr18clearRegisterKillsEjPKNS_18TargetRegisterInfoE">clearRegisterKills</a>(<a class="local col2 ref" href="#122StRt" title='StRt' data-ref="122StRt">StRt</a>, <a class="tu member" href="#(anonymousnamespace)::AArch64LoadStoreOpt::TRI" title='(anonymous namespace)::AArch64LoadStoreOpt::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::TRI">TRI</a>);</td></tr>
<tr><th id="903">903</th><td>          <b>break</b>;</td></tr>
<tr><th id="904">904</th><td>        }</td></tr>
<tr><th id="905">905</th><td>      }</td></tr>
<tr><th id="906">906</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-ldst-opt&quot;)) { dbgs() &lt;&lt; &quot;Remove load instruction:\n    &quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Remove load instruction:\n    "</q>);</td></tr>
<tr><th id="907">907</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-ldst-opt&quot;)) { LoadI-&gt;print(dbgs()); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="local col5 ref" href="#115LoadI" title='LoadI' data-ref="115LoadI">LoadI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5printERNS_11raw_ostreamEbbbbPKNS_15TargetInstrInfoE" title='llvm::MachineInstr::print' data-ref="_ZNK4llvm12MachineInstr5printERNS_11raw_ostreamEbbbbPKNS_15TargetInstrInfoE">print</a>(<span class='refarg'><a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a></span>()));</td></tr>
<tr><th id="908">908</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-ldst-opt&quot;)) { dbgs() &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="909">909</th><td>      <a class="local col5 ref" href="#115LoadI" title='LoadI' data-ref="115LoadI">LoadI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="910">910</th><td>      <b>return</b> <a class="local col7 ref" href="#117NextI" title='NextI' data-ref="117NextI">NextI</a>;</td></tr>
<tr><th id="911">911</th><td>    }</td></tr>
<tr><th id="912">912</th><td>    <i>// Replace the load with a mov if the load and store are in the same size.</i></td></tr>
<tr><th id="913">913</th><td>    BitExtMI =</td></tr>
<tr><th id="914">914</th><td>        BuildMI(*LoadI-&gt;getParent(), LoadI, LoadI-&gt;getDebugLoc(),</td></tr>
<tr><th id="915">915</th><td>                TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::AArch64InstrInfo&apos;">get</span>(IsStoreXReg ? AArch64::<span class='error' title="no member named &apos;ORRXrs&apos; in namespace &apos;llvm::AArch64&apos;">ORRXrs</span> : AArch64::<span class='error' title="no member named &apos;ORRWrs&apos; in namespace &apos;llvm::AArch64&apos;">ORRWrs</span>), LdRt)</td></tr>
<tr><th id="916">916</th><td>            .addReg(IsStoreXReg ? AArch64::<span class='error' title="no member named &apos;XZR&apos; in namespace &apos;llvm::AArch64&apos;">XZR</span> : AArch64::<span class='error' title="no member named &apos;WZR&apos; in namespace &apos;llvm::AArch64&apos;">WZR</span>)</td></tr>
<tr><th id="917">917</th><td>            .add(StMO)</td></tr>
<tr><th id="918">918</th><td>            .addImm(AArch64_AM::getShifterImm(AArch64_AM::LSL, <var>0</var>))</td></tr>
<tr><th id="919">919</th><td>            .setMIFlags(LoadI-&gt;getFlags());</td></tr>
<tr><th id="920">920</th><td>  } <b>else</b> {</td></tr>
<tr><th id="921">921</th><td>    <i>// FIXME: Currently we disable this transformation in big-endian targets as</i></td></tr>
<tr><th id="922">922</th><td><i>    // performance and correctness are verified only in little-endian.</i></td></tr>
<tr><th id="923">923</th><td>    <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::AArch64LoadStoreOpt::Subtarget" title='(anonymous namespace)::AArch64LoadStoreOpt::Subtarget' data-use='r' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::Subtarget">Subtarget</a>-&gt;<a class="ref" href="AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget14isLittleEndianEv" title='llvm::AArch64Subtarget::isLittleEndian' data-ref="_ZNK4llvm16AArch64Subtarget14isLittleEndianEv">isLittleEndian</a>())</td></tr>
<tr><th id="924">924</th><td>      <b>return</b> <a class="local col7 ref" href="#117NextI" title='NextI' data-ref="117NextI">NextI</a>;</td></tr>
<tr><th id="925">925</th><td>    <em>bool</em> <dfn class="local col6 decl" id="126IsUnscaled" title='IsUnscaled' data-type='bool' data-ref="126IsUnscaled">IsUnscaled</dfn> = <a class="tu member" href="#(anonymousnamespace)::AArch64LoadStoreOpt::TII" title='(anonymous namespace)::AArch64LoadStoreOpt::TII' data-use='r' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::TII">TII</a>-&gt;<a class="ref" href="AArch64InstrInfo.h.html#_ZN4llvm16AArch64InstrInfo14isUnscaledLdStERNS_12MachineInstrE" title='llvm::AArch64InstrInfo::isUnscaledLdSt' data-ref="_ZN4llvm16AArch64InstrInfo14isUnscaledLdStERNS_12MachineInstrE">isUnscaledLdSt</a>(<span class='refarg'><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col5 ref" href="#115LoadI" title='LoadI' data-ref="115LoadI">LoadI</a></span>);</td></tr>
<tr><th id="926">926</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (IsUnscaled == TII-&gt;isUnscaledLdSt(*StoreI) &amp;&amp; &quot;Unsupported ld/st match&quot;) ? void (0) : __assert_fail (&quot;IsUnscaled == TII-&gt;isUnscaledLdSt(*StoreI) &amp;&amp; \&quot;Unsupported ld/st match\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64LoadStoreOptimizer.cpp&quot;, 927, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#126IsUnscaled" title='IsUnscaled' data-ref="126IsUnscaled">IsUnscaled</a> == <a class="tu member" href="#(anonymousnamespace)::AArch64LoadStoreOpt::TII" title='(anonymous namespace)::AArch64LoadStoreOpt::TII' data-use='r' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::TII">TII</a>-&gt;<a class="ref" href="AArch64InstrInfo.h.html#_ZN4llvm16AArch64InstrInfo14isUnscaledLdStERNS_12MachineInstrE" title='llvm::AArch64InstrInfo::isUnscaledLdSt' data-ref="_ZN4llvm16AArch64InstrInfo14isUnscaledLdStERNS_12MachineInstrE">isUnscaledLdSt</a>(<span class='refarg'><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a></span><a class="local col6 ref" href="#116StoreI" title='StoreI' data-ref="116StoreI">StoreI</a>) &amp;&amp;</td></tr>
<tr><th id="927">927</th><td>           <q>"Unsupported ld/st match"</q>);</td></tr>
<tr><th id="928">928</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (LoadSize &lt;= StoreSize &amp;&amp; &quot;Invalid load size&quot;) ? void (0) : __assert_fail (&quot;LoadSize &lt;= StoreSize &amp;&amp; \&quot;Invalid load size\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64LoadStoreOptimizer.cpp&quot;, 928, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#118LoadSize" title='LoadSize' data-ref="118LoadSize">LoadSize</a> &lt;= <a class="local col9 ref" href="#119StoreSize" title='StoreSize' data-ref="119StoreSize">StoreSize</a> &amp;&amp; <q>"Invalid load size"</q>);</td></tr>
<tr><th id="929">929</th><td>    <em>int</em> <dfn class="local col7 decl" id="127UnscaledLdOffset" title='UnscaledLdOffset' data-type='int' data-ref="127UnscaledLdOffset">UnscaledLdOffset</dfn> = <a class="local col6 ref" href="#126IsUnscaled" title='IsUnscaled' data-ref="126IsUnscaled">IsUnscaled</a></td></tr>
<tr><th id="930">930</th><td>                               ? <a class="tu ref" href="#_ZL15getLdStOffsetOpRKN4llvm12MachineInstrE" title='getLdStOffsetOp' data-use='c' data-ref="_ZL15getLdStOffsetOpRKN4llvm12MachineInstrE">getLdStOffsetOp</a>(<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col5 ref" href="#115LoadI" title='LoadI' data-ref="115LoadI">LoadI</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>()</td></tr>
<tr><th id="931">931</th><td>                               : <a class="tu ref" href="#_ZL15getLdStOffsetOpRKN4llvm12MachineInstrE" title='getLdStOffsetOp' data-use='c' data-ref="_ZL15getLdStOffsetOpRKN4llvm12MachineInstrE">getLdStOffsetOp</a>(<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col5 ref" href="#115LoadI" title='LoadI' data-ref="115LoadI">LoadI</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() * <a class="local col8 ref" href="#118LoadSize" title='LoadSize' data-ref="118LoadSize">LoadSize</a>;</td></tr>
<tr><th id="932">932</th><td>    <em>int</em> <dfn class="local col8 decl" id="128UnscaledStOffset" title='UnscaledStOffset' data-type='int' data-ref="128UnscaledStOffset">UnscaledStOffset</dfn> = <a class="local col6 ref" href="#126IsUnscaled" title='IsUnscaled' data-ref="126IsUnscaled">IsUnscaled</a></td></tr>
<tr><th id="933">933</th><td>                               ? <a class="tu ref" href="#_ZL15getLdStOffsetOpRKN4llvm12MachineInstrE" title='getLdStOffsetOp' data-use='c' data-ref="_ZL15getLdStOffsetOpRKN4llvm12MachineInstrE">getLdStOffsetOp</a>(<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col6 ref" href="#116StoreI" title='StoreI' data-ref="116StoreI">StoreI</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>()</td></tr>
<tr><th id="934">934</th><td>                               : <a class="tu ref" href="#_ZL15getLdStOffsetOpRKN4llvm12MachineInstrE" title='getLdStOffsetOp' data-use='c' data-ref="_ZL15getLdStOffsetOpRKN4llvm12MachineInstrE">getLdStOffsetOp</a>(<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col6 ref" href="#116StoreI" title='StoreI' data-ref="116StoreI">StoreI</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() * <a class="local col9 ref" href="#119StoreSize" title='StoreSize' data-ref="119StoreSize">StoreSize</a>;</td></tr>
<tr><th id="935">935</th><td>    <em>int</em> <dfn class="local col9 decl" id="129Width" title='Width' data-type='int' data-ref="129Width">Width</dfn> = <a class="local col8 ref" href="#118LoadSize" title='LoadSize' data-ref="118LoadSize">LoadSize</a> * <var>8</var>;</td></tr>
<tr><th id="936">936</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="130DestReg" title='DestReg' data-type='unsigned int' data-ref="130DestReg">DestReg</dfn> = IsStoreXReg</td></tr>
<tr><th id="937">937</th><td>                           ? TRI-&gt;getMatchingSuperReg(LdRt, AArch64::<span class='error' title="no member named &apos;sub_32&apos; in namespace &apos;llvm::AArch64&apos;">sub_32</span>,</td></tr>
<tr><th id="938">938</th><td>                                                      &amp;AArch64::<span class='error' title="no member named &apos;GPR64RegClass&apos; in namespace &apos;llvm::AArch64&apos;">GPR64RegClass</span>)</td></tr>
<tr><th id="939">939</th><td>                           : LdRt;</td></tr>
<tr><th id="940">940</th><td></td></tr>
<tr><th id="941">941</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((UnscaledLdOffset &gt;= UnscaledStOffset &amp;&amp; (UnscaledLdOffset + LoadSize) &lt;= UnscaledStOffset + StoreSize) &amp;&amp; &quot;Invalid offset&quot;) ? void (0) : __assert_fail (&quot;(UnscaledLdOffset &gt;= UnscaledStOffset &amp;&amp; (UnscaledLdOffset + LoadSize) &lt;= UnscaledStOffset + StoreSize) &amp;&amp; \&quot;Invalid offset\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64LoadStoreOptimizer.cpp&quot;, 943, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col7 ref" href="#127UnscaledLdOffset" title='UnscaledLdOffset' data-ref="127UnscaledLdOffset">UnscaledLdOffset</a> &gt;= <a class="local col8 ref" href="#128UnscaledStOffset" title='UnscaledStOffset' data-ref="128UnscaledStOffset">UnscaledStOffset</a> &amp;&amp;</td></tr>
<tr><th id="942">942</th><td>            (<a class="local col7 ref" href="#127UnscaledLdOffset" title='UnscaledLdOffset' data-ref="127UnscaledLdOffset">UnscaledLdOffset</a> + <a class="local col8 ref" href="#118LoadSize" title='LoadSize' data-ref="118LoadSize">LoadSize</a>) &lt;= <a class="local col8 ref" href="#128UnscaledStOffset" title='UnscaledStOffset' data-ref="128UnscaledStOffset">UnscaledStOffset</a> + <a class="local col9 ref" href="#119StoreSize" title='StoreSize' data-ref="119StoreSize">StoreSize</a>) &amp;&amp;</td></tr>
<tr><th id="943">943</th><td>           <q>"Invalid offset"</q>);</td></tr>
<tr><th id="944">944</th><td></td></tr>
<tr><th id="945">945</th><td>    <em>int</em> <dfn class="local col1 decl" id="131Immr" title='Immr' data-type='int' data-ref="131Immr">Immr</dfn> = <var>8</var> * (<a class="local col7 ref" href="#127UnscaledLdOffset" title='UnscaledLdOffset' data-ref="127UnscaledLdOffset">UnscaledLdOffset</a> - <a class="local col8 ref" href="#128UnscaledStOffset" title='UnscaledStOffset' data-ref="128UnscaledStOffset">UnscaledStOffset</a>);</td></tr>
<tr><th id="946">946</th><td>    <em>int</em> <dfn class="local col2 decl" id="132Imms" title='Imms' data-type='int' data-ref="132Imms">Imms</dfn> = <a class="local col1 ref" href="#131Immr" title='Immr' data-ref="131Immr">Immr</a> + <a class="local col9 ref" href="#129Width" title='Width' data-ref="129Width">Width</a> - <var>1</var>;</td></tr>
<tr><th id="947">947</th><td>    <b>if</b> (<a class="local col7 ref" href="#127UnscaledLdOffset" title='UnscaledLdOffset' data-ref="127UnscaledLdOffset">UnscaledLdOffset</a> == <a class="local col8 ref" href="#128UnscaledStOffset" title='UnscaledStOffset' data-ref="128UnscaledStOffset">UnscaledStOffset</a>) {</td></tr>
<tr><th id="948">948</th><td>      <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col3 decl" id="133AndMaskEncoded" title='AndMaskEncoded' data-type='uint32_t' data-ref="133AndMaskEncoded">AndMaskEncoded</dfn> = ((<a class="local col3 ref" href="#123IsStoreXReg" title='IsStoreXReg' data-ref="123IsStoreXReg">IsStoreXReg</a> ? <var>1</var> : <var>0</var>) &lt;&lt; <var>12</var>) <i>// N</i></td></tr>
<tr><th id="949">949</th><td>                                | ((<a class="local col1 ref" href="#131Immr" title='Immr' data-ref="131Immr">Immr</a>) &lt;&lt; <var>6</var>)               <i>// immr</i></td></tr>
<tr><th id="950">950</th><td>                                | ((<a class="local col2 ref" href="#132Imms" title='Imms' data-ref="132Imms">Imms</a>) &lt;&lt; <var>0</var>)               <i>// imms</i></td></tr>
<tr><th id="951">951</th><td>          ;</td></tr>
<tr><th id="952">952</th><td></td></tr>
<tr><th id="953">953</th><td>      BitExtMI =</td></tr>
<tr><th id="954">954</th><td>          BuildMI(*LoadI-&gt;getParent(), LoadI, LoadI-&gt;getDebugLoc(),</td></tr>
<tr><th id="955">955</th><td>                  TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::AArch64InstrInfo&apos;">get</span>(IsStoreXReg ? AArch64::<span class='error' title="no member named &apos;ANDXri&apos; in namespace &apos;llvm::AArch64&apos;">ANDXri</span> : AArch64::<span class='error' title="no member named &apos;ANDWri&apos; in namespace &apos;llvm::AArch64&apos;">ANDWri</span>),</td></tr>
<tr><th id="956">956</th><td>                  DestReg)</td></tr>
<tr><th id="957">957</th><td>              .add(StMO)</td></tr>
<tr><th id="958">958</th><td>              .addImm(AndMaskEncoded)</td></tr>
<tr><th id="959">959</th><td>              .setMIFlags(LoadI-&gt;getFlags());</td></tr>
<tr><th id="960">960</th><td>    } <b>else</b> {</td></tr>
<tr><th id="961">961</th><td>      BitExtMI =</td></tr>
<tr><th id="962">962</th><td>          BuildMI(*LoadI-&gt;getParent(), LoadI, LoadI-&gt;getDebugLoc(),</td></tr>
<tr><th id="963">963</th><td>                  TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::AArch64InstrInfo&apos;">get</span>(IsStoreXReg ? AArch64::<span class='error' title="no member named &apos;UBFMXri&apos; in namespace &apos;llvm::AArch64&apos;">UBFMXri</span> : AArch64::<span class='error' title="no member named &apos;UBFMWri&apos; in namespace &apos;llvm::AArch64&apos;">UBFMWri</span>),</td></tr>
<tr><th id="964">964</th><td>                  DestReg)</td></tr>
<tr><th id="965">965</th><td>              .add(StMO)</td></tr>
<tr><th id="966">966</th><td>              .addImm(Immr)</td></tr>
<tr><th id="967">967</th><td>              .addImm(Imms)</td></tr>
<tr><th id="968">968</th><td>              .setMIFlags(LoadI-&gt;getFlags());</td></tr>
<tr><th id="969">969</th><td>    }</td></tr>
<tr><th id="970">970</th><td>  }</td></tr>
<tr><th id="971">971</th><td></td></tr>
<tr><th id="972">972</th><td>  <i>// Clear kill flags between store and load.</i></td></tr>
<tr><th id="973">973</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="134MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="134MI">MI</dfn> : <a class="ref" href="../../../include/llvm/ADT/iterator_range.h.html#_ZN4llvm10make_rangeET_S0_" title='llvm::make_range' data-ref="_ZN4llvm10make_rangeET_S0_">make_range</a>(<a class="local col6 ref" href="#116StoreI" title='StoreI' data-ref="116StoreI">StoreI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>(),</td></tr>
<tr><th id="974">974</th><td>                                     <a class="local col4 ref" href="#124BitExtMI" title='BitExtMI' data-ref="124BitExtMI">BitExtMI</a>-&gt;<a class="ref" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>()))</td></tr>
<tr><th id="975">975</th><td>    <b>if</b> (<a class="local col4 ref" href="#134MI" title='MI' data-ref="134MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13killsRegisterEjPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::killsRegister' data-ref="_ZNK4llvm12MachineInstr13killsRegisterEjPKNS_18TargetRegisterInfoE">killsRegister</a>(<a class="local col2 ref" href="#122StRt" title='StRt' data-ref="122StRt">StRt</a>, <a class="tu member" href="#(anonymousnamespace)::AArch64LoadStoreOpt::TRI" title='(anonymous namespace)::AArch64LoadStoreOpt::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::TRI">TRI</a>)) {</td></tr>
<tr><th id="976">976</th><td>      <a class="local col4 ref" href="#134MI" title='MI' data-ref="134MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr18clearRegisterKillsEjPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::clearRegisterKills' data-ref="_ZN4llvm12MachineInstr18clearRegisterKillsEjPKNS_18TargetRegisterInfoE">clearRegisterKills</a>(<a class="local col2 ref" href="#122StRt" title='StRt' data-ref="122StRt">StRt</a>, <a class="tu member" href="#(anonymousnamespace)::AArch64LoadStoreOpt::TRI" title='(anonymous namespace)::AArch64LoadStoreOpt::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::TRI">TRI</a>);</td></tr>
<tr><th id="977">977</th><td>      <b>break</b>;</td></tr>
<tr><th id="978">978</th><td>    }</td></tr>
<tr><th id="979">979</th><td></td></tr>
<tr><th id="980">980</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-ldst-opt&quot;)) { dbgs() &lt;&lt; &quot;Promoting load by replacing :\n    &quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Promoting load by replacing :\n    "</q>);</td></tr>
<tr><th id="981">981</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-ldst-opt&quot;)) { StoreI-&gt;print(dbgs()); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="local col6 ref" href="#116StoreI" title='StoreI' data-ref="116StoreI">StoreI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5printERNS_11raw_ostreamEbbbbPKNS_15TargetInstrInfoE" title='llvm::MachineInstr::print' data-ref="_ZNK4llvm12MachineInstr5printERNS_11raw_ostreamEbbbbPKNS_15TargetInstrInfoE">print</a>(<span class='refarg'><a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a></span>()));</td></tr>
<tr><th id="982">982</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-ldst-opt&quot;)) { dbgs() &lt;&lt; &quot;    &quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"    "</q>);</td></tr>
<tr><th id="983">983</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-ldst-opt&quot;)) { LoadI-&gt;print(dbgs()); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="local col5 ref" href="#115LoadI" title='LoadI' data-ref="115LoadI">LoadI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5printERNS_11raw_ostreamEbbbbPKNS_15TargetInstrInfoE" title='llvm::MachineInstr::print' data-ref="_ZNK4llvm12MachineInstr5printERNS_11raw_ostreamEbbbbPKNS_15TargetInstrInfoE">print</a>(<span class='refarg'><a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a></span>()));</td></tr>
<tr><th id="984">984</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-ldst-opt&quot;)) { dbgs() &lt;&lt; &quot;  with instructions:\n    &quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  with instructions:\n    "</q>);</td></tr>
<tr><th id="985">985</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-ldst-opt&quot;)) { StoreI-&gt;print(dbgs()); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="local col6 ref" href="#116StoreI" title='StoreI' data-ref="116StoreI">StoreI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5printERNS_11raw_ostreamEbbbbPKNS_15TargetInstrInfoE" title='llvm::MachineInstr::print' data-ref="_ZNK4llvm12MachineInstr5printERNS_11raw_ostreamEbbbbPKNS_15TargetInstrInfoE">print</a>(<span class='refarg'><a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a></span>()));</td></tr>
<tr><th id="986">986</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-ldst-opt&quot;)) { dbgs() &lt;&lt; &quot;    &quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"    "</q>);</td></tr>
<tr><th id="987">987</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-ldst-opt&quot;)) { (BitExtMI)-&gt;print(dbgs()); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>((<a class="local col4 ref" href="#124BitExtMI" title='BitExtMI' data-ref="124BitExtMI">BitExtMI</a>)-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5printERNS_11raw_ostreamEbbbbPKNS_15TargetInstrInfoE" title='llvm::MachineInstr::print' data-ref="_ZNK4llvm12MachineInstr5printERNS_11raw_ostreamEbbbbPKNS_15TargetInstrInfoE">print</a>(<span class='refarg'><a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a></span>()));</td></tr>
<tr><th id="988">988</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-ldst-opt&quot;)) { dbgs() &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="989">989</th><td></td></tr>
<tr><th id="990">990</th><td>  <i>// Erase the old instructions.</i></td></tr>
<tr><th id="991">991</th><td>  <a class="local col5 ref" href="#115LoadI" title='LoadI' data-ref="115LoadI">LoadI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="992">992</th><td>  <b>return</b> <a class="local col7 ref" href="#117NextI" title='NextI' data-ref="117NextI">NextI</a>;</td></tr>
<tr><th id="993">993</th><td>}</td></tr>
<tr><th id="994">994</th><td></td></tr>
<tr><th id="995">995</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL15inBoundsForPairbii" title='inBoundsForPair' data-type='bool inBoundsForPair(bool IsUnscaled, int Offset, int OffsetStride)' data-ref="_ZL15inBoundsForPairbii">inBoundsForPair</dfn>(<em>bool</em> <dfn class="local col5 decl" id="135IsUnscaled" title='IsUnscaled' data-type='bool' data-ref="135IsUnscaled">IsUnscaled</dfn>, <em>int</em> <dfn class="local col6 decl" id="136Offset" title='Offset' data-type='int' data-ref="136Offset">Offset</dfn>, <em>int</em> <dfn class="local col7 decl" id="137OffsetStride" title='OffsetStride' data-type='int' data-ref="137OffsetStride">OffsetStride</dfn>) {</td></tr>
<tr><th id="996">996</th><td>  <i>// Convert the byte-offset used by unscaled into an "element" offset used</i></td></tr>
<tr><th id="997">997</th><td><i>  // by the scaled pair load/store instructions.</i></td></tr>
<tr><th id="998">998</th><td>  <b>if</b> (<a class="local col5 ref" href="#135IsUnscaled" title='IsUnscaled' data-ref="135IsUnscaled">IsUnscaled</a>) {</td></tr>
<tr><th id="999">999</th><td>    <i>// If the byte-offset isn't a multiple of the stride, there's no point</i></td></tr>
<tr><th id="1000">1000</th><td><i>    // trying to match it.</i></td></tr>
<tr><th id="1001">1001</th><td>    <b>if</b> (<a class="local col6 ref" href="#136Offset" title='Offset' data-ref="136Offset">Offset</a> % <a class="local col7 ref" href="#137OffsetStride" title='OffsetStride' data-ref="137OffsetStride">OffsetStride</a>)</td></tr>
<tr><th id="1002">1002</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1003">1003</th><td>    <a class="local col6 ref" href="#136Offset" title='Offset' data-ref="136Offset">Offset</a> /= <a class="local col7 ref" href="#137OffsetStride" title='OffsetStride' data-ref="137OffsetStride">OffsetStride</a>;</td></tr>
<tr><th id="1004">1004</th><td>  }</td></tr>
<tr><th id="1005">1005</th><td>  <b>return</b> <a class="local col6 ref" href="#136Offset" title='Offset' data-ref="136Offset">Offset</a> &lt;= <var>63</var> &amp;&amp; <a class="local col6 ref" href="#136Offset" title='Offset' data-ref="136Offset">Offset</a> &gt;= -<var>64</var>;</td></tr>
<tr><th id="1006">1006</th><td>}</td></tr>
<tr><th id="1007">1007</th><td></td></tr>
<tr><th id="1008">1008</th><td><i  data-doc="_ZL7alignToii">// Do alignment, specialized to power of 2 and for signed ints,</i></td></tr>
<tr><th id="1009">1009</th><td><i  data-doc="_ZL7alignToii">// avoiding having to do a C-style cast from uint_64t to int when</i></td></tr>
<tr><th id="1010">1010</th><td><i  data-doc="_ZL7alignToii">// using alignTo from include/llvm/Support/MathExtras.h.</i></td></tr>
<tr><th id="1011">1011</th><td><i  data-doc="_ZL7alignToii">// FIXME: Move this function to include/MathExtras.h?</i></td></tr>
<tr><th id="1012">1012</th><td><em>static</em> <em>int</em> <dfn class="tu decl def" id="_ZL7alignToii" title='alignTo' data-type='int alignTo(int Num, int PowOf2)' data-ref="_ZL7alignToii">alignTo</dfn>(<em>int</em> <dfn class="local col8 decl" id="138Num" title='Num' data-type='int' data-ref="138Num">Num</dfn>, <em>int</em> <dfn class="local col9 decl" id="139PowOf2" title='PowOf2' data-type='int' data-ref="139PowOf2">PowOf2</dfn>) {</td></tr>
<tr><th id="1013">1013</th><td>  <b>return</b> (<a class="local col8 ref" href="#138Num" title='Num' data-ref="138Num">Num</a> + <a class="local col9 ref" href="#139PowOf2" title='PowOf2' data-ref="139PowOf2">PowOf2</a> - <var>1</var>) &amp; ~(<a class="local col9 ref" href="#139PowOf2" title='PowOf2' data-ref="139PowOf2">PowOf2</a> - <var>1</var>);</td></tr>
<tr><th id="1014">1014</th><td>}</td></tr>
<tr><th id="1015">1015</th><td></td></tr>
<tr><th id="1016">1016</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL8mayAliasRN4llvm12MachineInstrES1_PNS_9AAResultsE" title='mayAlias' data-type='bool mayAlias(llvm::MachineInstr &amp; MIa, llvm::MachineInstr &amp; MIb, AliasAnalysis * AA)' data-ref="_ZL8mayAliasRN4llvm12MachineInstrES1_PNS_9AAResultsE">mayAlias</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="140MIa" title='MIa' data-type='llvm::MachineInstr &amp;' data-ref="140MIa">MIa</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="141MIb" title='MIb' data-type='llvm::MachineInstr &amp;' data-ref="141MIb">MIb</dfn>,</td></tr>
<tr><th id="1017">1017</th><td>                     <a class="typedef" href="../../../include/llvm/Analysis/AliasAnalysis.h.html#llvm::AliasAnalysis" title='llvm::AliasAnalysis' data-type='llvm::AAResults' data-ref="llvm::AliasAnalysis">AliasAnalysis</a> *<dfn class="local col2 decl" id="142AA" title='AA' data-type='AliasAnalysis *' data-ref="142AA">AA</dfn>) {</td></tr>
<tr><th id="1018">1018</th><td>  <i>// One of the instructions must modify memory.</i></td></tr>
<tr><th id="1019">1019</th><td>  <b>if</b> (!<a class="local col0 ref" href="#140MIa" title='MIa' data-ref="140MIa">MIa</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayStore' data-ref="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE">mayStore</a>() &amp;&amp; !<a class="local col1 ref" href="#141MIb" title='MIb' data-ref="141MIb">MIb</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayStore' data-ref="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE">mayStore</a>())</td></tr>
<tr><th id="1020">1020</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1021">1021</th><td></td></tr>
<tr><th id="1022">1022</th><td>  <i>// Both instructions must be memory operations.</i></td></tr>
<tr><th id="1023">1023</th><td>  <b>if</b> (!<a class="local col0 ref" href="#140MIa" title='MIa' data-ref="140MIa">MIa</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14mayLoadOrStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayLoadOrStore' data-ref="_ZNK4llvm12MachineInstr14mayLoadOrStoreENS0_9QueryTypeE">mayLoadOrStore</a>() &amp;&amp; !<a class="local col1 ref" href="#141MIb" title='MIb' data-ref="141MIb">MIb</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14mayLoadOrStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayLoadOrStore' data-ref="_ZNK4llvm12MachineInstr14mayLoadOrStoreENS0_9QueryTypeE">mayLoadOrStore</a>())</td></tr>
<tr><th id="1024">1024</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1025">1025</th><td></td></tr>
<tr><th id="1026">1026</th><td>  <b>return</b> <a class="local col0 ref" href="#140MIa" title='MIa' data-ref="140MIa">MIa</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8mayAliasEPNS_9AAResultsERKS0_b" title='llvm::MachineInstr::mayAlias' data-ref="_ZNK4llvm12MachineInstr8mayAliasEPNS_9AAResultsERKS0_b">mayAlias</a>(<a class="local col2 ref" href="#142AA" title='AA' data-ref="142AA">AA</a>, <a class="local col1 ref" href="#141MIb" title='MIb' data-ref="141MIb">MIb</a>, <i>/*UseTBAA*/</i><b>false</b>);</td></tr>
<tr><th id="1027">1027</th><td>}</td></tr>
<tr><th id="1028">1028</th><td></td></tr>
<tr><th id="1029">1029</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL8mayAliasRN4llvm12MachineInstrERNS_15SmallVectorImplIPS0_EEPNS_9AAResultsE" title='mayAlias' data-type='bool mayAlias(llvm::MachineInstr &amp; MIa, SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp; MemInsns, AliasAnalysis * AA)' data-ref="_ZL8mayAliasRN4llvm12MachineInstrERNS_15SmallVectorImplIPS0_EEPNS_9AAResultsE">mayAlias</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="143MIa" title='MIa' data-type='llvm::MachineInstr &amp;' data-ref="143MIa">MIa</dfn>,</td></tr>
<tr><th id="1030">1030</th><td>                     <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&gt; &amp;<dfn class="local col4 decl" id="144MemInsns" title='MemInsns' data-type='SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp;' data-ref="144MemInsns">MemInsns</dfn>,</td></tr>
<tr><th id="1031">1031</th><td>                     <a class="typedef" href="../../../include/llvm/Analysis/AliasAnalysis.h.html#llvm::AliasAnalysis" title='llvm::AliasAnalysis' data-type='llvm::AAResults' data-ref="llvm::AliasAnalysis">AliasAnalysis</a> *<dfn class="local col5 decl" id="145AA" title='AA' data-type='AliasAnalysis *' data-ref="145AA">AA</dfn>) {</td></tr>
<tr><th id="1032">1032</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="146MIb" title='MIb' data-type='llvm::MachineInstr *' data-ref="146MIb">MIb</dfn> : <a class="local col4 ref" href="#144MemInsns" title='MemInsns' data-ref="144MemInsns">MemInsns</a>)</td></tr>
<tr><th id="1033">1033</th><td>    <b>if</b> (<a class="tu ref" href="#_ZL8mayAliasRN4llvm12MachineInstrES1_PNS_9AAResultsE" title='mayAlias' data-use='c' data-ref="_ZL8mayAliasRN4llvm12MachineInstrES1_PNS_9AAResultsE">mayAlias</a>(<span class='refarg'><a class="local col3 ref" href="#143MIa" title='MIa' data-ref="143MIa">MIa</a></span>, <span class='refarg'>*<a class="local col6 ref" href="#146MIb" title='MIb' data-ref="146MIb">MIb</a></span>, <a class="local col5 ref" href="#145AA" title='AA' data-ref="145AA">AA</a>))</td></tr>
<tr><th id="1034">1034</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1035">1035</th><td></td></tr>
<tr><th id="1036">1036</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1037">1037</th><td>}</td></tr>
<tr><th id="1038">1038</th><td></td></tr>
<tr><th id="1039">1039</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64LoadStoreOpt" title='(anonymous namespace)::AArch64LoadStoreOpt' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt">AArch64LoadStoreOpt</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt17findMatchingStoreEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjRS4_" title='(anonymous namespace)::AArch64LoadStoreOpt::findMatchingStore' data-type='bool (anonymous namespace)::AArch64LoadStoreOpt::findMatchingStore(MachineBasicBlock::iterator I, unsigned int Limit, MachineBasicBlock::iterator &amp; StoreI)' data-ref="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt17findMatchingStoreEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjRS4_">findMatchingStore</dfn>(</td></tr>
<tr><th id="1040">1040</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col7 decl" id="147I" title='I' data-type='MachineBasicBlock::iterator' data-ref="147I">I</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="148Limit" title='Limit' data-type='unsigned int' data-ref="148Limit">Limit</dfn>,</td></tr>
<tr><th id="1041">1041</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col9 decl" id="149StoreI" title='StoreI' data-type='MachineBasicBlock::iterator &amp;' data-ref="149StoreI">StoreI</dfn>) {</td></tr>
<tr><th id="1042">1042</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col0 decl" id="150B" title='B' data-type='MachineBasicBlock::iterator' data-ref="150B">B</dfn> = <a class="local col7 ref" href="#147I" title='I' data-ref="147I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>();</td></tr>
<tr><th id="1043">1043</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col1 decl" id="151MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="151MBBI">MBBI</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#147I" title='I' data-ref="147I">I</a>;</td></tr>
<tr><th id="1044">1044</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="152LoadMI" title='LoadMI' data-type='llvm::MachineInstr &amp;' data-ref="152LoadMI">LoadMI</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col7 ref" href="#147I" title='I' data-ref="147I">I</a>;</td></tr>
<tr><th id="1045">1045</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="153BaseReg" title='BaseReg' data-type='unsigned int' data-ref="153BaseReg">BaseReg</dfn> = <a class="tu ref" href="#_ZL13getLdStBaseOpRKN4llvm12MachineInstrE" title='getLdStBaseOp' data-use='c' data-ref="_ZL13getLdStBaseOpRKN4llvm12MachineInstrE">getLdStBaseOp</a>(<a class="local col2 ref" href="#152LoadMI" title='LoadMI' data-ref="152LoadMI">LoadMI</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1046">1046</th><td></td></tr>
<tr><th id="1047">1047</th><td>  <i>// If the load is the first instruction in the block, there's obviously</i></td></tr>
<tr><th id="1048">1048</th><td><i>  // not any matching store.</i></td></tr>
<tr><th id="1049">1049</th><td>  <b>if</b> (<a class="local col1 ref" href="#151MBBI" title='MBBI' data-ref="151MBBI">MBBI</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col0 ref" href="#150B" title='B' data-ref="150B">B</a>)</td></tr>
<tr><th id="1050">1050</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1051">1051</th><td></td></tr>
<tr><th id="1052">1052</th><td>  <i>// Track which register units have been modified and used between the first</i></td></tr>
<tr><th id="1053">1053</th><td><i>  // insn and the second insn.</i></td></tr>
<tr><th id="1054">1054</th><td>  <a class="tu member" href="#(anonymousnamespace)::AArch64LoadStoreOpt::ModifiedRegUnits" title='(anonymous namespace)::AArch64LoadStoreOpt::ModifiedRegUnits' data-use='m' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::ModifiedRegUnits">ModifiedRegUnits</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZN4llvm12LiveRegUnits5clearEv" title='llvm::LiveRegUnits::clear' data-ref="_ZN4llvm12LiveRegUnits5clearEv">clear</a>();</td></tr>
<tr><th id="1055">1055</th><td>  <a class="tu member" href="#(anonymousnamespace)::AArch64LoadStoreOpt::UsedRegUnits" title='(anonymous namespace)::AArch64LoadStoreOpt::UsedRegUnits' data-use='m' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::UsedRegUnits">UsedRegUnits</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZN4llvm12LiveRegUnits5clearEv" title='llvm::LiveRegUnits::clear' data-ref="_ZN4llvm12LiveRegUnits5clearEv">clear</a>();</td></tr>
<tr><th id="1056">1056</th><td></td></tr>
<tr><th id="1057">1057</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="154Count" title='Count' data-type='unsigned int' data-ref="154Count">Count</dfn> = <var>0</var>;</td></tr>
<tr><th id="1058">1058</th><td>  <b>do</b> {</td></tr>
<tr><th id="1059">1059</th><td>    <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratormmEv" title='llvm::MachineInstrBundleIterator::operator--' data-ref="_ZN4llvm26MachineInstrBundleIteratormmEv">--</a><a class="local col1 ref" href="#151MBBI" title='MBBI' data-ref="151MBBI">MBBI</a>;</td></tr>
<tr><th id="1060">1060</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="155MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="155MI">MI</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col1 ref" href="#151MBBI" title='MBBI' data-ref="151MBBI">MBBI</a>;</td></tr>
<tr><th id="1061">1061</th><td></td></tr>
<tr><th id="1062">1062</th><td>    <i>// Don't count transient instructions towards the search limit since there</i></td></tr>
<tr><th id="1063">1063</th><td><i>    // may be different numbers of them if e.g. debug information is present.</i></td></tr>
<tr><th id="1064">1064</th><td>    <b>if</b> (!<a class="local col5 ref" href="#155MI" title='MI' data-ref="155MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11isTransientEv" title='llvm::MachineInstr::isTransient' data-ref="_ZNK4llvm12MachineInstr11isTransientEv">isTransient</a>())</td></tr>
<tr><th id="1065">1065</th><td>      ++<a class="local col4 ref" href="#154Count" title='Count' data-ref="154Count">Count</a>;</td></tr>
<tr><th id="1066">1066</th><td></td></tr>
<tr><th id="1067">1067</th><td>    <i>// If the load instruction reads directly from the address to which the</i></td></tr>
<tr><th id="1068">1068</th><td><i>    // store instruction writes and the stored value is not modified, we can</i></td></tr>
<tr><th id="1069">1069</th><td><i>    // promote the load. Since we do not handle stores with pre-/post-index,</i></td></tr>
<tr><th id="1070">1070</th><td><i>    // it's unnecessary to check if BaseReg is modified by the store itself.</i></td></tr>
<tr><th id="1071">1071</th><td>    <b>if</b> (<a class="local col5 ref" href="#155MI" title='MI' data-ref="155MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayStore' data-ref="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE">mayStore</a>() &amp;&amp; <a class="tu ref" href="#_ZL15isMatchingStoreRN4llvm12MachineInstrES1_" title='isMatchingStore' data-use='c' data-ref="_ZL15isMatchingStoreRN4llvm12MachineInstrES1_">isMatchingStore</a>(<span class='refarg'><a class="local col2 ref" href="#152LoadMI" title='LoadMI' data-ref="152LoadMI">LoadMI</a></span>, <span class='refarg'><a class="local col5 ref" href="#155MI" title='MI' data-ref="155MI">MI</a></span>) &amp;&amp;</td></tr>
<tr><th id="1072">1072</th><td>        <a class="local col3 ref" href="#153BaseReg" title='BaseReg' data-ref="153BaseReg">BaseReg</a> == <a class="tu ref" href="#_ZL13getLdStBaseOpRKN4llvm12MachineInstrE" title='getLdStBaseOp' data-use='c' data-ref="_ZL13getLdStBaseOpRKN4llvm12MachineInstrE">getLdStBaseOp</a>(<a class="local col5 ref" href="#155MI" title='MI' data-ref="155MI">MI</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() &amp;&amp;</td></tr>
<tr><th id="1073">1073</th><td>        <a class="tu ref" href="#_ZL21isLdOffsetInRangeOfStRN4llvm12MachineInstrES1_PKNS_16AArch64InstrInfoE" title='isLdOffsetInRangeOfSt' data-use='c' data-ref="_ZL21isLdOffsetInRangeOfStRN4llvm12MachineInstrES1_PKNS_16AArch64InstrInfoE">isLdOffsetInRangeOfSt</a>(<span class='refarg'><a class="local col2 ref" href="#152LoadMI" title='LoadMI' data-ref="152LoadMI">LoadMI</a></span>, <span class='refarg'><a class="local col5 ref" href="#155MI" title='MI' data-ref="155MI">MI</a></span>, <a class="tu member" href="#(anonymousnamespace)::AArch64LoadStoreOpt::TII" title='(anonymous namespace)::AArch64LoadStoreOpt::TII' data-use='r' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::TII">TII</a>) &amp;&amp;</td></tr>
<tr><th id="1074">1074</th><td>        <a class="tu member" href="#(anonymousnamespace)::AArch64LoadStoreOpt::ModifiedRegUnits" title='(anonymous namespace)::AArch64LoadStoreOpt::ModifiedRegUnits' data-use='m' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::ModifiedRegUnits">ModifiedRegUnits</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZNK4llvm12LiveRegUnits9availableEt" title='llvm::LiveRegUnits::available' data-ref="_ZNK4llvm12LiveRegUnits9availableEt">available</a>(<a class="tu ref" href="#_ZL12getLdStRegOpRKN4llvm12MachineInstrEj" title='getLdStRegOp' data-use='c' data-ref="_ZL12getLdStRegOpRKN4llvm12MachineInstrEj">getLdStRegOp</a>(<a class="local col5 ref" href="#155MI" title='MI' data-ref="155MI">MI</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())) {</td></tr>
<tr><th id="1075">1075</th><td>      <a class="local col9 ref" href="#149StoreI" title='StoreI' data-ref="149StoreI">StoreI</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSERKS2_">=</a> <a class="local col1 ref" href="#151MBBI" title='MBBI' data-ref="151MBBI">MBBI</a>;</td></tr>
<tr><th id="1076">1076</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1077">1077</th><td>    }</td></tr>
<tr><th id="1078">1078</th><td></td></tr>
<tr><th id="1079">1079</th><td>    <b>if</b> (<a class="local col5 ref" href="#155MI" title='MI' data-ref="155MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE" title='llvm::MachineInstr::isCall' data-ref="_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE">isCall</a>())</td></tr>
<tr><th id="1080">1080</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1081">1081</th><td></td></tr>
<tr><th id="1082">1082</th><td>    <i>// Update modified / uses register units.</i></td></tr>
<tr><th id="1083">1083</th><td>    <a class="type" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#llvm::LiveRegUnits" title='llvm::LiveRegUnits' data-ref="llvm::LiveRegUnits">LiveRegUnits</a>::<a class="ref" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZN4llvm12LiveRegUnits19accumulateUsedDefedERKNS_12MachineInstrERS0_S4_PKNS_18TargetRegisterInfoE" title='llvm::LiveRegUnits::accumulateUsedDefed' data-ref="_ZN4llvm12LiveRegUnits19accumulateUsedDefedERKNS_12MachineInstrERS0_S4_PKNS_18TargetRegisterInfoE">accumulateUsedDefed</a>(<a class="local col5 ref" href="#155MI" title='MI' data-ref="155MI">MI</a>, <span class='refarg'><a class="tu member" href="#(anonymousnamespace)::AArch64LoadStoreOpt::ModifiedRegUnits" title='(anonymous namespace)::AArch64LoadStoreOpt::ModifiedRegUnits' data-use='a' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::ModifiedRegUnits">ModifiedRegUnits</a></span>, <span class='refarg'><a class="tu member" href="#(anonymousnamespace)::AArch64LoadStoreOpt::UsedRegUnits" title='(anonymous namespace)::AArch64LoadStoreOpt::UsedRegUnits' data-use='a' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::UsedRegUnits">UsedRegUnits</a></span>, <a class="tu member" href="#(anonymousnamespace)::AArch64LoadStoreOpt::TRI" title='(anonymous namespace)::AArch64LoadStoreOpt::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::TRI">TRI</a>);</td></tr>
<tr><th id="1084">1084</th><td></td></tr>
<tr><th id="1085">1085</th><td>    <i>// Otherwise, if the base register is modified, we have no match, so</i></td></tr>
<tr><th id="1086">1086</th><td><i>    // return early.</i></td></tr>
<tr><th id="1087">1087</th><td>    <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::AArch64LoadStoreOpt::ModifiedRegUnits" title='(anonymous namespace)::AArch64LoadStoreOpt::ModifiedRegUnits' data-use='m' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::ModifiedRegUnits">ModifiedRegUnits</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZNK4llvm12LiveRegUnits9availableEt" title='llvm::LiveRegUnits::available' data-ref="_ZNK4llvm12LiveRegUnits9availableEt">available</a>(<a class="local col3 ref" href="#153BaseReg" title='BaseReg' data-ref="153BaseReg">BaseReg</a>))</td></tr>
<tr><th id="1088">1088</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1089">1089</th><td></td></tr>
<tr><th id="1090">1090</th><td>    <i>// If we encounter a store aliased with the load, return early.</i></td></tr>
<tr><th id="1091">1091</th><td>    <b>if</b> (<a class="local col5 ref" href="#155MI" title='MI' data-ref="155MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayStore' data-ref="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE">mayStore</a>() &amp;&amp; <a class="tu ref" href="#_ZL8mayAliasRN4llvm12MachineInstrES1_PNS_9AAResultsE" title='mayAlias' data-use='c' data-ref="_ZL8mayAliasRN4llvm12MachineInstrES1_PNS_9AAResultsE">mayAlias</a>(<span class='refarg'><a class="local col2 ref" href="#152LoadMI" title='LoadMI' data-ref="152LoadMI">LoadMI</a></span>, <span class='refarg'><a class="local col5 ref" href="#155MI" title='MI' data-ref="155MI">MI</a></span>, <a class="tu member" href="#(anonymousnamespace)::AArch64LoadStoreOpt::AA" title='(anonymous namespace)::AArch64LoadStoreOpt::AA' data-use='r' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::AA">AA</a>))</td></tr>
<tr><th id="1092">1092</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1093">1093</th><td>  } <b>while</b> (<a class="local col1 ref" href="#151MBBI" title='MBBI' data-ref="151MBBI">MBBI</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col0 ref" href="#150B" title='B' data-ref="150B">B</a> &amp;&amp; <a class="local col4 ref" href="#154Count" title='Count' data-ref="154Count">Count</a> &lt; <a class="local col8 ref" href="#148Limit" title='Limit' data-ref="148Limit">Limit</a>);</td></tr>
<tr><th id="1094">1094</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1095">1095</th><td>}</td></tr>
<tr><th id="1096">1096</th><td></td></tr>
<tr><th id="1097">1097</th><td><i  data-doc="_ZL26areCandidatesToMergeOrPairRN4llvm12MachineInstrES1_RN12_GLOBAL__N_113LdStPairFlagsEPKNS_16AArch64InstrInfoE">// Returns true if FirstMI and MI are candidates for merging or pairing.</i></td></tr>
<tr><th id="1098">1098</th><td><i  data-doc="_ZL26areCandidatesToMergeOrPairRN4llvm12MachineInstrES1_RN12_GLOBAL__N_113LdStPairFlagsEPKNS_16AArch64InstrInfoE">// Otherwise, returns false.</i></td></tr>
<tr><th id="1099">1099</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL26areCandidatesToMergeOrPairRN4llvm12MachineInstrES1_RN12_GLOBAL__N_113LdStPairFlagsEPKNS_16AArch64InstrInfoE" title='areCandidatesToMergeOrPair' data-type='bool areCandidatesToMergeOrPair(llvm::MachineInstr &amp; FirstMI, llvm::MachineInstr &amp; MI, (anonymous namespace)::LdStPairFlags &amp; Flags, const llvm::AArch64InstrInfo * TII)' data-ref="_ZL26areCandidatesToMergeOrPairRN4llvm12MachineInstrES1_RN12_GLOBAL__N_113LdStPairFlagsEPKNS_16AArch64InstrInfoE">areCandidatesToMergeOrPair</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="156FirstMI" title='FirstMI' data-type='llvm::MachineInstr &amp;' data-ref="156FirstMI">FirstMI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="157MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="157MI">MI</dfn>,</td></tr>
<tr><th id="1100">1100</th><td>                                       <a class="tu type" href="#(anonymousnamespace)::LdStPairFlags" title='(anonymous namespace)::LdStPairFlags' data-ref="(anonymousnamespace)::LdStPairFlags">LdStPairFlags</a> &amp;<dfn class="local col8 decl" id="158Flags" title='Flags' data-type='(anonymous namespace)::LdStPairFlags &amp;' data-ref="158Flags">Flags</dfn>,</td></tr>
<tr><th id="1101">1101</th><td>                                       <em>const</em> <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo">AArch64InstrInfo</a> *<dfn class="local col9 decl" id="159TII" title='TII' data-type='const llvm::AArch64InstrInfo *' data-ref="159TII">TII</dfn>) {</td></tr>
<tr><th id="1102">1102</th><td>  <i>// If this is volatile or if pairing is suppressed, not a candidate.</i></td></tr>
<tr><th id="1103">1103</th><td>  <b>if</b> (<a class="local col7 ref" href="#157MI" title='MI' data-ref="157MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr19hasOrderedMemoryRefEv" title='llvm::MachineInstr::hasOrderedMemoryRef' data-ref="_ZNK4llvm12MachineInstr19hasOrderedMemoryRefEv">hasOrderedMemoryRef</a>() || <a class="local col9 ref" href="#159TII" title='TII' data-ref="159TII">TII</a>-&gt;<a class="ref" href="AArch64InstrInfo.h.html#_ZN4llvm16AArch64InstrInfo20isLdStPairSuppressedERKNS_12MachineInstrE" title='llvm::AArch64InstrInfo::isLdStPairSuppressed' data-ref="_ZN4llvm16AArch64InstrInfo20isLdStPairSuppressedERKNS_12MachineInstrE">isLdStPairSuppressed</a>(<a class="local col7 ref" href="#157MI" title='MI' data-ref="157MI">MI</a>))</td></tr>
<tr><th id="1104">1104</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1105">1105</th><td></td></tr>
<tr><th id="1106">1106</th><td>  <i>// We should have already checked FirstMI for pair suppression and volatility.</i></td></tr>
<tr><th id="1107">1107</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!FirstMI.hasOrderedMemoryRef() &amp;&amp; !TII-&gt;isLdStPairSuppressed(FirstMI) &amp;&amp; &quot;FirstMI shouldn&apos;t get here if either of these checks are true.&quot;) ? void (0) : __assert_fail (&quot;!FirstMI.hasOrderedMemoryRef() &amp;&amp; !TII-&gt;isLdStPairSuppressed(FirstMI) &amp;&amp; \&quot;FirstMI shouldn&apos;t get here if either of these checks are true.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64LoadStoreOptimizer.cpp&quot;, 1109, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col6 ref" href="#156FirstMI" title='FirstMI' data-ref="156FirstMI">FirstMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr19hasOrderedMemoryRefEv" title='llvm::MachineInstr::hasOrderedMemoryRef' data-ref="_ZNK4llvm12MachineInstr19hasOrderedMemoryRefEv">hasOrderedMemoryRef</a>() &amp;&amp;</td></tr>
<tr><th id="1108">1108</th><td>         !<a class="local col9 ref" href="#159TII" title='TII' data-ref="159TII">TII</a>-&gt;<a class="ref" href="AArch64InstrInfo.h.html#_ZN4llvm16AArch64InstrInfo20isLdStPairSuppressedERKNS_12MachineInstrE" title='llvm::AArch64InstrInfo::isLdStPairSuppressed' data-ref="_ZN4llvm16AArch64InstrInfo20isLdStPairSuppressedERKNS_12MachineInstrE">isLdStPairSuppressed</a>(<a class="local col6 ref" href="#156FirstMI" title='FirstMI' data-ref="156FirstMI">FirstMI</a>) &amp;&amp;</td></tr>
<tr><th id="1109">1109</th><td>         <q>"FirstMI shouldn't get here if either of these checks are true."</q>);</td></tr>
<tr><th id="1110">1110</th><td></td></tr>
<tr><th id="1111">1111</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="160OpcA" title='OpcA' data-type='unsigned int' data-ref="160OpcA">OpcA</dfn> = <a class="local col6 ref" href="#156FirstMI" title='FirstMI' data-ref="156FirstMI">FirstMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="1112">1112</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="161OpcB" title='OpcB' data-type='unsigned int' data-ref="161OpcB">OpcB</dfn> = <a class="local col7 ref" href="#157MI" title='MI' data-ref="157MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="1113">1113</th><td></td></tr>
<tr><th id="1114">1114</th><td>  <i>// Opcodes match: nothing more to check.</i></td></tr>
<tr><th id="1115">1115</th><td>  <b>if</b> (<a class="local col0 ref" href="#160OpcA" title='OpcA' data-ref="160OpcA">OpcA</a> == <a class="local col1 ref" href="#161OpcB" title='OpcB' data-ref="161OpcB">OpcB</a>)</td></tr>
<tr><th id="1116">1116</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1117">1117</th><td></td></tr>
<tr><th id="1118">1118</th><td>  <i>// Try to match a sign-extended load/store with a zero-extended load/store.</i></td></tr>
<tr><th id="1119">1119</th><td>  <em>bool</em> <dfn class="local col2 decl" id="162IsValidLdStrOpc" title='IsValidLdStrOpc' data-type='bool' data-ref="162IsValidLdStrOpc">IsValidLdStrOpc</dfn>, <dfn class="local col3 decl" id="163PairIsValidLdStrOpc" title='PairIsValidLdStrOpc' data-type='bool' data-ref="163PairIsValidLdStrOpc">PairIsValidLdStrOpc</dfn>;</td></tr>
<tr><th id="1120">1120</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="164NonSExtOpc" title='NonSExtOpc' data-type='unsigned int' data-ref="164NonSExtOpc">NonSExtOpc</dfn> = <a class="tu ref" href="#_ZL24getMatchingNonSExtOpcodejPb" title='getMatchingNonSExtOpcode' data-use='c' data-ref="_ZL24getMatchingNonSExtOpcodejPb">getMatchingNonSExtOpcode</a>(<a class="local col0 ref" href="#160OpcA" title='OpcA' data-ref="160OpcA">OpcA</a>, &amp;<a class="local col2 ref" href="#162IsValidLdStrOpc" title='IsValidLdStrOpc' data-ref="162IsValidLdStrOpc">IsValidLdStrOpc</a>);</td></tr>
<tr><th id="1121">1121</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (IsValidLdStrOpc &amp;&amp; &quot;Given Opc should be a Load or Store with an immediate&quot;) ? void (0) : __assert_fail (&quot;IsValidLdStrOpc &amp;&amp; \&quot;Given Opc should be a Load or Store with an immediate\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64LoadStoreOptimizer.cpp&quot;, 1122, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#162IsValidLdStrOpc" title='IsValidLdStrOpc' data-ref="162IsValidLdStrOpc">IsValidLdStrOpc</a> &amp;&amp;</td></tr>
<tr><th id="1122">1122</th><td>         <q>"Given Opc should be a Load or Store with an immediate"</q>);</td></tr>
<tr><th id="1123">1123</th><td>  <i>// OpcA will be the first instruction in the pair.</i></td></tr>
<tr><th id="1124">1124</th><td>  <b>if</b> (<a class="local col4 ref" href="#164NonSExtOpc" title='NonSExtOpc' data-ref="164NonSExtOpc">NonSExtOpc</a> == <a class="tu ref" href="#_ZL24getMatchingNonSExtOpcodejPb" title='getMatchingNonSExtOpcode' data-use='c' data-ref="_ZL24getMatchingNonSExtOpcodejPb">getMatchingNonSExtOpcode</a>(<a class="local col1 ref" href="#161OpcB" title='OpcB' data-ref="161OpcB">OpcB</a>, &amp;<a class="local col3 ref" href="#163PairIsValidLdStrOpc" title='PairIsValidLdStrOpc' data-ref="163PairIsValidLdStrOpc">PairIsValidLdStrOpc</a>)) {</td></tr>
<tr><th id="1125">1125</th><td>    <a class="local col8 ref" href="#158Flags" title='Flags' data-ref="158Flags">Flags</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_113LdStPairFlags10setSExtIdxEi" title='(anonymous namespace)::LdStPairFlags::setSExtIdx' data-use='c' data-ref="_ZN12_GLOBAL__N_113LdStPairFlags10setSExtIdxEi">setSExtIdx</a>(<a class="local col4 ref" href="#164NonSExtOpc" title='NonSExtOpc' data-ref="164NonSExtOpc">NonSExtOpc</a> == (<em>unsigned</em>)<a class="local col0 ref" href="#160OpcA" title='OpcA' data-ref="160OpcA">OpcA</a> ? <var>1</var> : <var>0</var>);</td></tr>
<tr><th id="1126">1126</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1127">1127</th><td>  }</td></tr>
<tr><th id="1128">1128</th><td></td></tr>
<tr><th id="1129">1129</th><td>  <i>// If the second instruction isn't even a mergable/pairable load/store, bail</i></td></tr>
<tr><th id="1130">1130</th><td><i>  // out.</i></td></tr>
<tr><th id="1131">1131</th><td>  <b>if</b> (!<a class="local col3 ref" href="#163PairIsValidLdStrOpc" title='PairIsValidLdStrOpc' data-ref="163PairIsValidLdStrOpc">PairIsValidLdStrOpc</a>)</td></tr>
<tr><th id="1132">1132</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1133">1133</th><td></td></tr>
<tr><th id="1134">1134</th><td>  <i>// FIXME: We don't support merging narrow stores with mixed scaled/unscaled</i></td></tr>
<tr><th id="1135">1135</th><td><i>  // offsets.</i></td></tr>
<tr><th id="1136">1136</th><td>  <b>if</b> (<a class="tu ref" href="#_ZL13isNarrowStorej" title='isNarrowStore' data-use='c' data-ref="_ZL13isNarrowStorej">isNarrowStore</a>(<a class="local col0 ref" href="#160OpcA" title='OpcA' data-ref="160OpcA">OpcA</a>) || <a class="tu ref" href="#_ZL13isNarrowStorej" title='isNarrowStore' data-use='c' data-ref="_ZL13isNarrowStorej">isNarrowStore</a>(<a class="local col1 ref" href="#161OpcB" title='OpcB' data-ref="161OpcB">OpcB</a>))</td></tr>
<tr><th id="1137">1137</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1138">1138</th><td></td></tr>
<tr><th id="1139">1139</th><td>  <i>// Try to match an unscaled load/store with a scaled load/store.</i></td></tr>
<tr><th id="1140">1140</th><td>  <b>return</b> <a class="local col9 ref" href="#159TII" title='TII' data-ref="159TII">TII</a>-&gt;<a class="ref" href="AArch64InstrInfo.h.html#_ZN4llvm16AArch64InstrInfo14isUnscaledLdStEj" title='llvm::AArch64InstrInfo::isUnscaledLdSt' data-ref="_ZN4llvm16AArch64InstrInfo14isUnscaledLdStEj">isUnscaledLdSt</a>(<a class="local col0 ref" href="#160OpcA" title='OpcA' data-ref="160OpcA">OpcA</a>) != <a class="local col9 ref" href="#159TII" title='TII' data-ref="159TII">TII</a>-&gt;<a class="ref" href="AArch64InstrInfo.h.html#_ZN4llvm16AArch64InstrInfo14isUnscaledLdStEj" title='llvm::AArch64InstrInfo::isUnscaledLdSt' data-ref="_ZN4llvm16AArch64InstrInfo14isUnscaledLdStEj">isUnscaledLdSt</a>(<a class="local col1 ref" href="#161OpcB" title='OpcB' data-ref="161OpcB">OpcB</a>) &amp;&amp;</td></tr>
<tr><th id="1141">1141</th><td>         <a class="tu ref" href="#_ZL21getMatchingPairOpcodej" title='getMatchingPairOpcode' data-use='c' data-ref="_ZL21getMatchingPairOpcodej">getMatchingPairOpcode</a>(<a class="local col0 ref" href="#160OpcA" title='OpcA' data-ref="160OpcA">OpcA</a>) == <a class="tu ref" href="#_ZL21getMatchingPairOpcodej" title='getMatchingPairOpcode' data-use='c' data-ref="_ZL21getMatchingPairOpcodej">getMatchingPairOpcode</a>(<a class="local col1 ref" href="#161OpcB" title='OpcB' data-ref="161OpcB">OpcB</a>);</td></tr>
<tr><th id="1142">1142</th><td></td></tr>
<tr><th id="1143">1143</th><td>  <i>// FIXME: Can we also match a mixed sext/zext unscaled/scaled pair?</i></td></tr>
<tr><th id="1144">1144</th><td>}</td></tr>
<tr><th id="1145">1145</th><td></td></tr>
<tr><th id="1146">1146</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt16findMatchingInsnEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS_13LdStPairFlagsEjb">/// Scan the instructions looking for a load/store that can be combined with the</i></td></tr>
<tr><th id="1147">1147</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt16findMatchingInsnEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS_13LdStPairFlagsEjb">/// current instruction into a wider equivalent or a load/store pair.</i></td></tr>
<tr><th id="1148">1148</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a></td></tr>
<tr><th id="1149">1149</th><td><a class="tu type" href="#(anonymousnamespace)::AArch64LoadStoreOpt" title='(anonymous namespace)::AArch64LoadStoreOpt' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt">AArch64LoadStoreOpt</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt16findMatchingInsnEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS_13LdStPairFlagsEjb" title='(anonymous namespace)::AArch64LoadStoreOpt::findMatchingInsn' data-type='MachineBasicBlock::iterator (anonymous namespace)::AArch64LoadStoreOpt::findMatchingInsn(MachineBasicBlock::iterator I, (anonymous namespace)::LdStPairFlags &amp; Flags, unsigned int Limit, bool FindNarrowMerge)' data-ref="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt16findMatchingInsnEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS_13LdStPairFlagsEjb">findMatchingInsn</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col5 decl" id="165I" title='I' data-type='MachineBasicBlock::iterator' data-ref="165I">I</dfn>,</td></tr>
<tr><th id="1150">1150</th><td>                                      <a class="tu type" href="#(anonymousnamespace)::LdStPairFlags" title='(anonymous namespace)::LdStPairFlags' data-ref="(anonymousnamespace)::LdStPairFlags">LdStPairFlags</a> &amp;<dfn class="local col6 decl" id="166Flags" title='Flags' data-type='(anonymous namespace)::LdStPairFlags &amp;' data-ref="166Flags">Flags</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="167Limit" title='Limit' data-type='unsigned int' data-ref="167Limit">Limit</dfn>,</td></tr>
<tr><th id="1151">1151</th><td>                                      <em>bool</em> <dfn class="local col8 decl" id="168FindNarrowMerge" title='FindNarrowMerge' data-type='bool' data-ref="168FindNarrowMerge">FindNarrowMerge</dfn>) {</td></tr>
<tr><th id="1152">1152</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col9 decl" id="169E" title='E' data-type='MachineBasicBlock::iterator' data-ref="169E">E</dfn> = <a class="local col5 ref" href="#165I" title='I' data-ref="165I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="1153">1153</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col0 decl" id="170MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="170MBBI">MBBI</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#165I" title='I' data-ref="165I">I</a>;</td></tr>
<tr><th id="1154">1154</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="171FirstMI" title='FirstMI' data-type='llvm::MachineInstr &amp;' data-ref="171FirstMI">FirstMI</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col5 ref" href="#165I" title='I' data-ref="165I">I</a>;</td></tr>
<tr><th id="1155">1155</th><td>  <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col0 ref" href="#170MBBI" title='MBBI' data-ref="170MBBI">MBBI</a>;</td></tr>
<tr><th id="1156">1156</th><td></td></tr>
<tr><th id="1157">1157</th><td>  <em>bool</em> <dfn class="local col2 decl" id="172MayLoad" title='MayLoad' data-type='bool' data-ref="172MayLoad">MayLoad</dfn> = <a class="local col1 ref" href="#171FirstMI" title='FirstMI' data-ref="171FirstMI">FirstMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE" title='llvm::MachineInstr::mayLoad' data-ref="_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE">mayLoad</a>();</td></tr>
<tr><th id="1158">1158</th><td>  <em>bool</em> <dfn class="local col3 decl" id="173IsUnscaled" title='IsUnscaled' data-type='bool' data-ref="173IsUnscaled">IsUnscaled</dfn> = <a class="tu member" href="#(anonymousnamespace)::AArch64LoadStoreOpt::TII" title='(anonymous namespace)::AArch64LoadStoreOpt::TII' data-use='r' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::TII">TII</a>-&gt;<a class="ref" href="AArch64InstrInfo.h.html#_ZN4llvm16AArch64InstrInfo14isUnscaledLdStERNS_12MachineInstrE" title='llvm::AArch64InstrInfo::isUnscaledLdSt' data-ref="_ZN4llvm16AArch64InstrInfo14isUnscaledLdStERNS_12MachineInstrE">isUnscaledLdSt</a>(<span class='refarg'><a class="local col1 ref" href="#171FirstMI" title='FirstMI' data-ref="171FirstMI">FirstMI</a></span>);</td></tr>
<tr><th id="1159">1159</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="174Reg" title='Reg' data-type='unsigned int' data-ref="174Reg">Reg</dfn> = <a class="tu ref" href="#_ZL12getLdStRegOpRKN4llvm12MachineInstrEj" title='getLdStRegOp' data-use='c' data-ref="_ZL12getLdStRegOpRKN4llvm12MachineInstrEj">getLdStRegOp</a>(<a class="local col1 ref" href="#171FirstMI" title='FirstMI' data-ref="171FirstMI">FirstMI</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1160">1160</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="175BaseReg" title='BaseReg' data-type='unsigned int' data-ref="175BaseReg">BaseReg</dfn> = <a class="tu ref" href="#_ZL13getLdStBaseOpRKN4llvm12MachineInstrE" title='getLdStBaseOp' data-use='c' data-ref="_ZL13getLdStBaseOpRKN4llvm12MachineInstrE">getLdStBaseOp</a>(<a class="local col1 ref" href="#171FirstMI" title='FirstMI' data-ref="171FirstMI">FirstMI</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1161">1161</th><td>  <em>int</em> <dfn class="local col6 decl" id="176Offset" title='Offset' data-type='int' data-ref="176Offset">Offset</dfn> = <a class="tu ref" href="#_ZL15getLdStOffsetOpRKN4llvm12MachineInstrE" title='getLdStOffsetOp' data-use='c' data-ref="_ZL15getLdStOffsetOpRKN4llvm12MachineInstrE">getLdStOffsetOp</a>(<a class="local col1 ref" href="#171FirstMI" title='FirstMI' data-ref="171FirstMI">FirstMI</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="1162">1162</th><td>  <em>int</em> <dfn class="local col7 decl" id="177OffsetStride" title='OffsetStride' data-type='int' data-ref="177OffsetStride">OffsetStride</dfn> = <a class="local col3 ref" href="#173IsUnscaled" title='IsUnscaled' data-ref="173IsUnscaled">IsUnscaled</a> ? <a class="tu ref" href="#_ZL11getMemScaleRN4llvm12MachineInstrE" title='getMemScale' data-use='c' data-ref="_ZL11getMemScaleRN4llvm12MachineInstrE">getMemScale</a>(<span class='refarg'><a class="local col1 ref" href="#171FirstMI" title='FirstMI' data-ref="171FirstMI">FirstMI</a></span>) : <var>1</var>;</td></tr>
<tr><th id="1163">1163</th><td>  <em>bool</em> <dfn class="local col8 decl" id="178IsPromotableZeroStore" title='IsPromotableZeroStore' data-type='bool' data-ref="178IsPromotableZeroStore">IsPromotableZeroStore</dfn> = <a class="tu ref" href="#_ZL25isPromotableZeroStoreInstRN4llvm12MachineInstrE" title='isPromotableZeroStoreInst' data-use='c' data-ref="_ZL25isPromotableZeroStoreInstRN4llvm12MachineInstrE">isPromotableZeroStoreInst</a>(<span class='refarg'><a class="local col1 ref" href="#171FirstMI" title='FirstMI' data-ref="171FirstMI">FirstMI</a></span>);</td></tr>
<tr><th id="1164">1164</th><td></td></tr>
<tr><th id="1165">1165</th><td>  <i>// Track which register units have been modified and used between the first</i></td></tr>
<tr><th id="1166">1166</th><td><i>  // insn (inclusive) and the second insn.</i></td></tr>
<tr><th id="1167">1167</th><td>  <a class="tu member" href="#(anonymousnamespace)::AArch64LoadStoreOpt::ModifiedRegUnits" title='(anonymous namespace)::AArch64LoadStoreOpt::ModifiedRegUnits' data-use='m' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::ModifiedRegUnits">ModifiedRegUnits</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZN4llvm12LiveRegUnits5clearEv" title='llvm::LiveRegUnits::clear' data-ref="_ZN4llvm12LiveRegUnits5clearEv">clear</a>();</td></tr>
<tr><th id="1168">1168</th><td>  <a class="tu member" href="#(anonymousnamespace)::AArch64LoadStoreOpt::UsedRegUnits" title='(anonymous namespace)::AArch64LoadStoreOpt::UsedRegUnits' data-use='m' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::UsedRegUnits">UsedRegUnits</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZN4llvm12LiveRegUnits5clearEv" title='llvm::LiveRegUnits::clear' data-ref="_ZN4llvm12LiveRegUnits5clearEv">clear</a>();</td></tr>
<tr><th id="1169">1169</th><td></td></tr>
<tr><th id="1170">1170</th><td>  <i>// Remember any instructions that read/write memory between FirstMI and MI.</i></td></tr>
<tr><th id="1171">1171</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *, <var>4</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col9 decl" id="179MemInsns" title='MemInsns' data-type='SmallVector&lt;llvm::MachineInstr *, 4&gt;' data-ref="179MemInsns">MemInsns</dfn>;</td></tr>
<tr><th id="1172">1172</th><td></td></tr>
<tr><th id="1173">1173</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col0 decl" id="180Count" title='Count' data-type='unsigned int' data-ref="180Count">Count</dfn> = <var>0</var>; <a class="local col0 ref" href="#170MBBI" title='MBBI' data-ref="170MBBI">MBBI</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col9 ref" href="#169E" title='E' data-ref="169E">E</a> &amp;&amp; <a class="local col0 ref" href="#180Count" title='Count' data-ref="180Count">Count</a> &lt; <a class="local col7 ref" href="#167Limit" title='Limit' data-ref="167Limit">Limit</a>; <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col0 ref" href="#170MBBI" title='MBBI' data-ref="170MBBI">MBBI</a>) {</td></tr>
<tr><th id="1174">1174</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="181MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="181MI">MI</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col0 ref" href="#170MBBI" title='MBBI' data-ref="170MBBI">MBBI</a>;</td></tr>
<tr><th id="1175">1175</th><td></td></tr>
<tr><th id="1176">1176</th><td>    <i>// Don't count transient instructions towards the search limit since there</i></td></tr>
<tr><th id="1177">1177</th><td><i>    // may be different numbers of them if e.g. debug information is present.</i></td></tr>
<tr><th id="1178">1178</th><td>    <b>if</b> (!<a class="local col1 ref" href="#181MI" title='MI' data-ref="181MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11isTransientEv" title='llvm::MachineInstr::isTransient' data-ref="_ZNK4llvm12MachineInstr11isTransientEv">isTransient</a>())</td></tr>
<tr><th id="1179">1179</th><td>      ++<a class="local col0 ref" href="#180Count" title='Count' data-ref="180Count">Count</a>;</td></tr>
<tr><th id="1180">1180</th><td></td></tr>
<tr><th id="1181">1181</th><td>    <a class="local col6 ref" href="#166Flags" title='Flags' data-ref="166Flags">Flags</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_113LdStPairFlags10setSExtIdxEi" title='(anonymous namespace)::LdStPairFlags::setSExtIdx' data-use='c' data-ref="_ZN12_GLOBAL__N_113LdStPairFlags10setSExtIdxEi">setSExtIdx</a>(-<var>1</var>);</td></tr>
<tr><th id="1182">1182</th><td>    <b>if</b> (<a class="tu ref" href="#_ZL26areCandidatesToMergeOrPairRN4llvm12MachineInstrES1_RN12_GLOBAL__N_113LdStPairFlagsEPKNS_16AArch64InstrInfoE" title='areCandidatesToMergeOrPair' data-use='c' data-ref="_ZL26areCandidatesToMergeOrPairRN4llvm12MachineInstrES1_RN12_GLOBAL__N_113LdStPairFlagsEPKNS_16AArch64InstrInfoE">areCandidatesToMergeOrPair</a>(<span class='refarg'><a class="local col1 ref" href="#171FirstMI" title='FirstMI' data-ref="171FirstMI">FirstMI</a></span>, <span class='refarg'><a class="local col1 ref" href="#181MI" title='MI' data-ref="181MI">MI</a></span>, <span class='refarg'><a class="local col6 ref" href="#166Flags" title='Flags' data-ref="166Flags">Flags</a></span>, <a class="tu member" href="#(anonymousnamespace)::AArch64LoadStoreOpt::TII" title='(anonymous namespace)::AArch64LoadStoreOpt::TII' data-use='r' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::TII">TII</a>) &amp;&amp;</td></tr>
<tr><th id="1183">1183</th><td>        <a class="tu ref" href="#_ZL15getLdStOffsetOpRKN4llvm12MachineInstrE" title='getLdStOffsetOp' data-use='c' data-ref="_ZL15getLdStOffsetOpRKN4llvm12MachineInstrE">getLdStOffsetOp</a>(<a class="local col1 ref" href="#181MI" title='MI' data-ref="181MI">MI</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>()) {</td></tr>
<tr><th id="1184">1184</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI.mayLoadOrStore() &amp;&amp; &quot;Expected memory operation.&quot;) ? void (0) : __assert_fail (&quot;MI.mayLoadOrStore() &amp;&amp; \&quot;Expected memory operation.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64LoadStoreOptimizer.cpp&quot;, 1184, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#181MI" title='MI' data-ref="181MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14mayLoadOrStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayLoadOrStore' data-ref="_ZNK4llvm12MachineInstr14mayLoadOrStoreENS0_9QueryTypeE">mayLoadOrStore</a>() &amp;&amp; <q>"Expected memory operation."</q>);</td></tr>
<tr><th id="1185">1185</th><td>      <i>// If we've found another instruction with the same opcode, check to see</i></td></tr>
<tr><th id="1186">1186</th><td><i>      // if the base and offset are compatible with our starting instruction.</i></td></tr>
<tr><th id="1187">1187</th><td><i>      // These instructions all have scaled immediate operands, so we just</i></td></tr>
<tr><th id="1188">1188</th><td><i>      // check for +1/-1. Make sure to check the new instruction offset is</i></td></tr>
<tr><th id="1189">1189</th><td><i>      // actually an immediate and not a symbolic reference destined for</i></td></tr>
<tr><th id="1190">1190</th><td><i>      // a relocation.</i></td></tr>
<tr><th id="1191">1191</th><td>      <em>unsigned</em> <dfn class="local col2 decl" id="182MIBaseReg" title='MIBaseReg' data-type='unsigned int' data-ref="182MIBaseReg">MIBaseReg</dfn> = <a class="tu ref" href="#_ZL13getLdStBaseOpRKN4llvm12MachineInstrE" title='getLdStBaseOp' data-use='c' data-ref="_ZL13getLdStBaseOpRKN4llvm12MachineInstrE">getLdStBaseOp</a>(<a class="local col1 ref" href="#181MI" title='MI' data-ref="181MI">MI</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1192">1192</th><td>      <em>int</em> <dfn class="local col3 decl" id="183MIOffset" title='MIOffset' data-type='int' data-ref="183MIOffset">MIOffset</dfn> = <a class="tu ref" href="#_ZL15getLdStOffsetOpRKN4llvm12MachineInstrE" title='getLdStOffsetOp' data-use='c' data-ref="_ZL15getLdStOffsetOpRKN4llvm12MachineInstrE">getLdStOffsetOp</a>(<a class="local col1 ref" href="#181MI" title='MI' data-ref="181MI">MI</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="1193">1193</th><td>      <em>bool</em> <dfn class="local col4 decl" id="184MIIsUnscaled" title='MIIsUnscaled' data-type='bool' data-ref="184MIIsUnscaled">MIIsUnscaled</dfn> = <a class="tu member" href="#(anonymousnamespace)::AArch64LoadStoreOpt::TII" title='(anonymous namespace)::AArch64LoadStoreOpt::TII' data-use='r' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::TII">TII</a>-&gt;<a class="ref" href="AArch64InstrInfo.h.html#_ZN4llvm16AArch64InstrInfo14isUnscaledLdStERNS_12MachineInstrE" title='llvm::AArch64InstrInfo::isUnscaledLdSt' data-ref="_ZN4llvm16AArch64InstrInfo14isUnscaledLdStERNS_12MachineInstrE">isUnscaledLdSt</a>(<span class='refarg'><a class="local col1 ref" href="#181MI" title='MI' data-ref="181MI">MI</a></span>);</td></tr>
<tr><th id="1194">1194</th><td>      <b>if</b> (<a class="local col3 ref" href="#173IsUnscaled" title='IsUnscaled' data-ref="173IsUnscaled">IsUnscaled</a> != <a class="local col4 ref" href="#184MIIsUnscaled" title='MIIsUnscaled' data-ref="184MIIsUnscaled">MIIsUnscaled</a>) {</td></tr>
<tr><th id="1195">1195</th><td>        <i>// We're trying to pair instructions that differ in how they are scaled.</i></td></tr>
<tr><th id="1196">1196</th><td><i>        // If FirstMI is scaled then scale the offset of MI accordingly.</i></td></tr>
<tr><th id="1197">1197</th><td><i>        // Otherwise, do the opposite (i.e., make MI's offset unscaled).</i></td></tr>
<tr><th id="1198">1198</th><td>        <em>int</em> <dfn class="local col5 decl" id="185MemSize" title='MemSize' data-type='int' data-ref="185MemSize">MemSize</dfn> = <a class="tu ref" href="#_ZL11getMemScaleRN4llvm12MachineInstrE" title='getMemScale' data-use='c' data-ref="_ZL11getMemScaleRN4llvm12MachineInstrE">getMemScale</a>(<span class='refarg'><a class="local col1 ref" href="#181MI" title='MI' data-ref="181MI">MI</a></span>);</td></tr>
<tr><th id="1199">1199</th><td>        <b>if</b> (<a class="local col4 ref" href="#184MIIsUnscaled" title='MIIsUnscaled' data-ref="184MIIsUnscaled">MIIsUnscaled</a>) {</td></tr>
<tr><th id="1200">1200</th><td>          <i>// If the unscaled offset isn't a multiple of the MemSize, we can't</i></td></tr>
<tr><th id="1201">1201</th><td><i>          // pair the operations together: bail and keep looking.</i></td></tr>
<tr><th id="1202">1202</th><td>          <b>if</b> (<a class="local col3 ref" href="#183MIOffset" title='MIOffset' data-ref="183MIOffset">MIOffset</a> % <a class="local col5 ref" href="#185MemSize" title='MemSize' data-ref="185MemSize">MemSize</a>) {</td></tr>
<tr><th id="1203">1203</th><td>            <a class="type" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#llvm::LiveRegUnits" title='llvm::LiveRegUnits' data-ref="llvm::LiveRegUnits">LiveRegUnits</a>::<a class="ref" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZN4llvm12LiveRegUnits19accumulateUsedDefedERKNS_12MachineInstrERS0_S4_PKNS_18TargetRegisterInfoE" title='llvm::LiveRegUnits::accumulateUsedDefed' data-ref="_ZN4llvm12LiveRegUnits19accumulateUsedDefedERKNS_12MachineInstrERS0_S4_PKNS_18TargetRegisterInfoE">accumulateUsedDefed</a>(<a class="local col1 ref" href="#181MI" title='MI' data-ref="181MI">MI</a>, <span class='refarg'><a class="tu member" href="#(anonymousnamespace)::AArch64LoadStoreOpt::ModifiedRegUnits" title='(anonymous namespace)::AArch64LoadStoreOpt::ModifiedRegUnits' data-use='a' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::ModifiedRegUnits">ModifiedRegUnits</a></span>,</td></tr>
<tr><th id="1204">1204</th><td>                                              <span class='refarg'><a class="tu member" href="#(anonymousnamespace)::AArch64LoadStoreOpt::UsedRegUnits" title='(anonymous namespace)::AArch64LoadStoreOpt::UsedRegUnits' data-use='a' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::UsedRegUnits">UsedRegUnits</a></span>, <a class="tu member" href="#(anonymousnamespace)::AArch64LoadStoreOpt::TRI" title='(anonymous namespace)::AArch64LoadStoreOpt::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::TRI">TRI</a>);</td></tr>
<tr><th id="1205">1205</th><td>            <a class="local col9 ref" href="#179MemInsns" title='MemInsns' data-ref="179MemInsns">MemInsns</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(&amp;<a class="local col1 ref" href="#181MI" title='MI' data-ref="181MI">MI</a>);</td></tr>
<tr><th id="1206">1206</th><td>            <b>continue</b>;</td></tr>
<tr><th id="1207">1207</th><td>          }</td></tr>
<tr><th id="1208">1208</th><td>          <a class="local col3 ref" href="#183MIOffset" title='MIOffset' data-ref="183MIOffset">MIOffset</a> /= <a class="local col5 ref" href="#185MemSize" title='MemSize' data-ref="185MemSize">MemSize</a>;</td></tr>
<tr><th id="1209">1209</th><td>        } <b>else</b> {</td></tr>
<tr><th id="1210">1210</th><td>          <a class="local col3 ref" href="#183MIOffset" title='MIOffset' data-ref="183MIOffset">MIOffset</a> *= <a class="local col5 ref" href="#185MemSize" title='MemSize' data-ref="185MemSize">MemSize</a>;</td></tr>
<tr><th id="1211">1211</th><td>        }</td></tr>
<tr><th id="1212">1212</th><td>      }</td></tr>
<tr><th id="1213">1213</th><td></td></tr>
<tr><th id="1214">1214</th><td>      <b>if</b> (<a class="local col5 ref" href="#175BaseReg" title='BaseReg' data-ref="175BaseReg">BaseReg</a> == <a class="local col2 ref" href="#182MIBaseReg" title='MIBaseReg' data-ref="182MIBaseReg">MIBaseReg</a> &amp;&amp; ((<a class="local col6 ref" href="#176Offset" title='Offset' data-ref="176Offset">Offset</a> == <a class="local col3 ref" href="#183MIOffset" title='MIOffset' data-ref="183MIOffset">MIOffset</a> + <a class="local col7 ref" href="#177OffsetStride" title='OffsetStride' data-ref="177OffsetStride">OffsetStride</a>) ||</td></tr>
<tr><th id="1215">1215</th><td>                                   (<a class="local col6 ref" href="#176Offset" title='Offset' data-ref="176Offset">Offset</a> + <a class="local col7 ref" href="#177OffsetStride" title='OffsetStride' data-ref="177OffsetStride">OffsetStride</a> == <a class="local col3 ref" href="#183MIOffset" title='MIOffset' data-ref="183MIOffset">MIOffset</a>))) {</td></tr>
<tr><th id="1216">1216</th><td>        <em>int</em> <dfn class="local col6 decl" id="186MinOffset" title='MinOffset' data-type='int' data-ref="186MinOffset">MinOffset</dfn> = <a class="local col6 ref" href="#176Offset" title='Offset' data-ref="176Offset">Offset</a> &lt; <a class="local col3 ref" href="#183MIOffset" title='MIOffset' data-ref="183MIOffset">MIOffset</a> ? <a class="local col6 ref" href="#176Offset" title='Offset' data-ref="176Offset">Offset</a> : <a class="local col3 ref" href="#183MIOffset" title='MIOffset' data-ref="183MIOffset">MIOffset</a>;</td></tr>
<tr><th id="1217">1217</th><td>        <b>if</b> (<a class="local col8 ref" href="#168FindNarrowMerge" title='FindNarrowMerge' data-ref="168FindNarrowMerge">FindNarrowMerge</a>) {</td></tr>
<tr><th id="1218">1218</th><td>          <i>// If the alignment requirements of the scaled wide load/store</i></td></tr>
<tr><th id="1219">1219</th><td><i>          // instruction can't express the offset of the scaled narrow input,</i></td></tr>
<tr><th id="1220">1220</th><td><i>          // bail and keep looking. For promotable zero stores, allow only when</i></td></tr>
<tr><th id="1221">1221</th><td><i>          // the stored value is the same (i.e., WZR).</i></td></tr>
<tr><th id="1222">1222</th><td>          <b>if</b> ((!<a class="local col3 ref" href="#173IsUnscaled" title='IsUnscaled' data-ref="173IsUnscaled">IsUnscaled</a> &amp;&amp; <a class="tu ref" href="#_ZL7alignToii" title='alignTo' data-use='c' data-ref="_ZL7alignToii">alignTo</a>(<a class="local col6 ref" href="#186MinOffset" title='MinOffset' data-ref="186MinOffset">MinOffset</a>, <var>2</var>) != <a class="local col6 ref" href="#186MinOffset" title='MinOffset' data-ref="186MinOffset">MinOffset</a>) ||</td></tr>
<tr><th id="1223">1223</th><td>              (<a class="local col8 ref" href="#178IsPromotableZeroStore" title='IsPromotableZeroStore' data-ref="178IsPromotableZeroStore">IsPromotableZeroStore</a> &amp;&amp; <a class="local col4 ref" href="#174Reg" title='Reg' data-ref="174Reg">Reg</a> != <a class="tu ref" href="#_ZL12getLdStRegOpRKN4llvm12MachineInstrEj" title='getLdStRegOp' data-use='c' data-ref="_ZL12getLdStRegOpRKN4llvm12MachineInstrEj">getLdStRegOp</a>(<a class="local col1 ref" href="#181MI" title='MI' data-ref="181MI">MI</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())) {</td></tr>
<tr><th id="1224">1224</th><td>            <a class="type" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#llvm::LiveRegUnits" title='llvm::LiveRegUnits' data-ref="llvm::LiveRegUnits">LiveRegUnits</a>::<a class="ref" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZN4llvm12LiveRegUnits19accumulateUsedDefedERKNS_12MachineInstrERS0_S4_PKNS_18TargetRegisterInfoE" title='llvm::LiveRegUnits::accumulateUsedDefed' data-ref="_ZN4llvm12LiveRegUnits19accumulateUsedDefedERKNS_12MachineInstrERS0_S4_PKNS_18TargetRegisterInfoE">accumulateUsedDefed</a>(<a class="local col1 ref" href="#181MI" title='MI' data-ref="181MI">MI</a>, <span class='refarg'><a class="tu member" href="#(anonymousnamespace)::AArch64LoadStoreOpt::ModifiedRegUnits" title='(anonymous namespace)::AArch64LoadStoreOpt::ModifiedRegUnits' data-use='a' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::ModifiedRegUnits">ModifiedRegUnits</a></span>,</td></tr>
<tr><th id="1225">1225</th><td>                                              <span class='refarg'><a class="tu member" href="#(anonymousnamespace)::AArch64LoadStoreOpt::UsedRegUnits" title='(anonymous namespace)::AArch64LoadStoreOpt::UsedRegUnits' data-use='a' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::UsedRegUnits">UsedRegUnits</a></span>, <a class="tu member" href="#(anonymousnamespace)::AArch64LoadStoreOpt::TRI" title='(anonymous namespace)::AArch64LoadStoreOpt::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::TRI">TRI</a>);</td></tr>
<tr><th id="1226">1226</th><td>            <a class="local col9 ref" href="#179MemInsns" title='MemInsns' data-ref="179MemInsns">MemInsns</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(&amp;<a class="local col1 ref" href="#181MI" title='MI' data-ref="181MI">MI</a>);</td></tr>
<tr><th id="1227">1227</th><td>            <b>continue</b>;</td></tr>
<tr><th id="1228">1228</th><td>          }</td></tr>
<tr><th id="1229">1229</th><td>        } <b>else</b> {</td></tr>
<tr><th id="1230">1230</th><td>          <i>// Pairwise instructions have a 7-bit signed offset field. Single</i></td></tr>
<tr><th id="1231">1231</th><td><i>          // insns have a 12-bit unsigned offset field.  If the resultant</i></td></tr>
<tr><th id="1232">1232</th><td><i>          // immediate offset of merging these instructions is out of range for</i></td></tr>
<tr><th id="1233">1233</th><td><i>          // a pairwise instruction, bail and keep looking.</i></td></tr>
<tr><th id="1234">1234</th><td>          <b>if</b> (!<a class="tu ref" href="#_ZL15inBoundsForPairbii" title='inBoundsForPair' data-use='c' data-ref="_ZL15inBoundsForPairbii">inBoundsForPair</a>(<a class="local col3 ref" href="#173IsUnscaled" title='IsUnscaled' data-ref="173IsUnscaled">IsUnscaled</a>, <a class="local col6 ref" href="#186MinOffset" title='MinOffset' data-ref="186MinOffset">MinOffset</a>, <a class="local col7 ref" href="#177OffsetStride" title='OffsetStride' data-ref="177OffsetStride">OffsetStride</a>)) {</td></tr>
<tr><th id="1235">1235</th><td>            <a class="type" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#llvm::LiveRegUnits" title='llvm::LiveRegUnits' data-ref="llvm::LiveRegUnits">LiveRegUnits</a>::<a class="ref" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZN4llvm12LiveRegUnits19accumulateUsedDefedERKNS_12MachineInstrERS0_S4_PKNS_18TargetRegisterInfoE" title='llvm::LiveRegUnits::accumulateUsedDefed' data-ref="_ZN4llvm12LiveRegUnits19accumulateUsedDefedERKNS_12MachineInstrERS0_S4_PKNS_18TargetRegisterInfoE">accumulateUsedDefed</a>(<a class="local col1 ref" href="#181MI" title='MI' data-ref="181MI">MI</a>, <span class='refarg'><a class="tu member" href="#(anonymousnamespace)::AArch64LoadStoreOpt::ModifiedRegUnits" title='(anonymous namespace)::AArch64LoadStoreOpt::ModifiedRegUnits' data-use='a' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::ModifiedRegUnits">ModifiedRegUnits</a></span>,</td></tr>
<tr><th id="1236">1236</th><td>                                              <span class='refarg'><a class="tu member" href="#(anonymousnamespace)::AArch64LoadStoreOpt::UsedRegUnits" title='(anonymous namespace)::AArch64LoadStoreOpt::UsedRegUnits' data-use='a' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::UsedRegUnits">UsedRegUnits</a></span>, <a class="tu member" href="#(anonymousnamespace)::AArch64LoadStoreOpt::TRI" title='(anonymous namespace)::AArch64LoadStoreOpt::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::TRI">TRI</a>);</td></tr>
<tr><th id="1237">1237</th><td>            <a class="local col9 ref" href="#179MemInsns" title='MemInsns' data-ref="179MemInsns">MemInsns</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(&amp;<a class="local col1 ref" href="#181MI" title='MI' data-ref="181MI">MI</a>);</td></tr>
<tr><th id="1238">1238</th><td>            <b>continue</b>;</td></tr>
<tr><th id="1239">1239</th><td>          }</td></tr>
<tr><th id="1240">1240</th><td>          <i>// If the alignment requirements of the paired (scaled) instruction</i></td></tr>
<tr><th id="1241">1241</th><td><i>          // can't express the offset of the unscaled input, bail and keep</i></td></tr>
<tr><th id="1242">1242</th><td><i>          // looking.</i></td></tr>
<tr><th id="1243">1243</th><td>          <b>if</b> (<a class="local col3 ref" href="#173IsUnscaled" title='IsUnscaled' data-ref="173IsUnscaled">IsUnscaled</a> &amp;&amp; (<a class="tu ref" href="#_ZL7alignToii" title='alignTo' data-use='c' data-ref="_ZL7alignToii">alignTo</a>(<a class="local col6 ref" href="#186MinOffset" title='MinOffset' data-ref="186MinOffset">MinOffset</a>, <a class="local col7 ref" href="#177OffsetStride" title='OffsetStride' data-ref="177OffsetStride">OffsetStride</a>) != <a class="local col6 ref" href="#186MinOffset" title='MinOffset' data-ref="186MinOffset">MinOffset</a>)) {</td></tr>
<tr><th id="1244">1244</th><td>            <a class="type" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#llvm::LiveRegUnits" title='llvm::LiveRegUnits' data-ref="llvm::LiveRegUnits">LiveRegUnits</a>::<a class="ref" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZN4llvm12LiveRegUnits19accumulateUsedDefedERKNS_12MachineInstrERS0_S4_PKNS_18TargetRegisterInfoE" title='llvm::LiveRegUnits::accumulateUsedDefed' data-ref="_ZN4llvm12LiveRegUnits19accumulateUsedDefedERKNS_12MachineInstrERS0_S4_PKNS_18TargetRegisterInfoE">accumulateUsedDefed</a>(<a class="local col1 ref" href="#181MI" title='MI' data-ref="181MI">MI</a>, <span class='refarg'><a class="tu member" href="#(anonymousnamespace)::AArch64LoadStoreOpt::ModifiedRegUnits" title='(anonymous namespace)::AArch64LoadStoreOpt::ModifiedRegUnits' data-use='a' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::ModifiedRegUnits">ModifiedRegUnits</a></span>,</td></tr>
<tr><th id="1245">1245</th><td>                                              <span class='refarg'><a class="tu member" href="#(anonymousnamespace)::AArch64LoadStoreOpt::UsedRegUnits" title='(anonymous namespace)::AArch64LoadStoreOpt::UsedRegUnits' data-use='a' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::UsedRegUnits">UsedRegUnits</a></span>, <a class="tu member" href="#(anonymousnamespace)::AArch64LoadStoreOpt::TRI" title='(anonymous namespace)::AArch64LoadStoreOpt::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::TRI">TRI</a>);</td></tr>
<tr><th id="1246">1246</th><td>            <a class="local col9 ref" href="#179MemInsns" title='MemInsns' data-ref="179MemInsns">MemInsns</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(&amp;<a class="local col1 ref" href="#181MI" title='MI' data-ref="181MI">MI</a>);</td></tr>
<tr><th id="1247">1247</th><td>            <b>continue</b>;</td></tr>
<tr><th id="1248">1248</th><td>          }</td></tr>
<tr><th id="1249">1249</th><td>        }</td></tr>
<tr><th id="1250">1250</th><td>        <i>// If the destination register of the loads is the same register, bail</i></td></tr>
<tr><th id="1251">1251</th><td><i>        // and keep looking. A load-pair instruction with both destination</i></td></tr>
<tr><th id="1252">1252</th><td><i>        // registers the same is UNPREDICTABLE and will result in an exception.</i></td></tr>
<tr><th id="1253">1253</th><td>        <b>if</b> (<a class="local col2 ref" href="#172MayLoad" title='MayLoad' data-ref="172MayLoad">MayLoad</a> &amp;&amp; <a class="local col4 ref" href="#174Reg" title='Reg' data-ref="174Reg">Reg</a> == <a class="tu ref" href="#_ZL12getLdStRegOpRKN4llvm12MachineInstrEj" title='getLdStRegOp' data-use='c' data-ref="_ZL12getLdStRegOpRKN4llvm12MachineInstrEj">getLdStRegOp</a>(<a class="local col1 ref" href="#181MI" title='MI' data-ref="181MI">MI</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()) {</td></tr>
<tr><th id="1254">1254</th><td>          <a class="type" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#llvm::LiveRegUnits" title='llvm::LiveRegUnits' data-ref="llvm::LiveRegUnits">LiveRegUnits</a>::<a class="ref" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZN4llvm12LiveRegUnits19accumulateUsedDefedERKNS_12MachineInstrERS0_S4_PKNS_18TargetRegisterInfoE" title='llvm::LiveRegUnits::accumulateUsedDefed' data-ref="_ZN4llvm12LiveRegUnits19accumulateUsedDefedERKNS_12MachineInstrERS0_S4_PKNS_18TargetRegisterInfoE">accumulateUsedDefed</a>(<a class="local col1 ref" href="#181MI" title='MI' data-ref="181MI">MI</a>, <span class='refarg'><a class="tu member" href="#(anonymousnamespace)::AArch64LoadStoreOpt::ModifiedRegUnits" title='(anonymous namespace)::AArch64LoadStoreOpt::ModifiedRegUnits' data-use='a' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::ModifiedRegUnits">ModifiedRegUnits</a></span>, <span class='refarg'><a class="tu member" href="#(anonymousnamespace)::AArch64LoadStoreOpt::UsedRegUnits" title='(anonymous namespace)::AArch64LoadStoreOpt::UsedRegUnits' data-use='a' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::UsedRegUnits">UsedRegUnits</a></span>,</td></tr>
<tr><th id="1255">1255</th><td>                                            <a class="tu member" href="#(anonymousnamespace)::AArch64LoadStoreOpt::TRI" title='(anonymous namespace)::AArch64LoadStoreOpt::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::TRI">TRI</a>);</td></tr>
<tr><th id="1256">1256</th><td>          <a class="local col9 ref" href="#179MemInsns" title='MemInsns' data-ref="179MemInsns">MemInsns</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(&amp;<a class="local col1 ref" href="#181MI" title='MI' data-ref="181MI">MI</a>);</td></tr>
<tr><th id="1257">1257</th><td>          <b>continue</b>;</td></tr>
<tr><th id="1258">1258</th><td>        }</td></tr>
<tr><th id="1259">1259</th><td></td></tr>
<tr><th id="1260">1260</th><td>        <i>// If the Rt of the second instruction was not modified or used between</i></td></tr>
<tr><th id="1261">1261</th><td><i>        // the two instructions and none of the instructions between the second</i></td></tr>
<tr><th id="1262">1262</th><td><i>        // and first alias with the second, we can combine the second into the</i></td></tr>
<tr><th id="1263">1263</th><td><i>        // first.</i></td></tr>
<tr><th id="1264">1264</th><td>        <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::AArch64LoadStoreOpt::ModifiedRegUnits" title='(anonymous namespace)::AArch64LoadStoreOpt::ModifiedRegUnits' data-use='m' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::ModifiedRegUnits">ModifiedRegUnits</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZNK4llvm12LiveRegUnits9availableEt" title='llvm::LiveRegUnits::available' data-ref="_ZNK4llvm12LiveRegUnits9availableEt">available</a>(<a class="tu ref" href="#_ZL12getLdStRegOpRKN4llvm12MachineInstrEj" title='getLdStRegOp' data-use='c' data-ref="_ZL12getLdStRegOpRKN4llvm12MachineInstrEj">getLdStRegOp</a>(<a class="local col1 ref" href="#181MI" title='MI' data-ref="181MI">MI</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()) &amp;&amp;</td></tr>
<tr><th id="1265">1265</th><td>            !(<a class="local col1 ref" href="#181MI" title='MI' data-ref="181MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE" title='llvm::MachineInstr::mayLoad' data-ref="_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE">mayLoad</a>() &amp;&amp;</td></tr>
<tr><th id="1266">1266</th><td>              !<a class="tu member" href="#(anonymousnamespace)::AArch64LoadStoreOpt::UsedRegUnits" title='(anonymous namespace)::AArch64LoadStoreOpt::UsedRegUnits' data-use='m' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::UsedRegUnits">UsedRegUnits</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZNK4llvm12LiveRegUnits9availableEt" title='llvm::LiveRegUnits::available' data-ref="_ZNK4llvm12LiveRegUnits9availableEt">available</a>(<a class="tu ref" href="#_ZL12getLdStRegOpRKN4llvm12MachineInstrEj" title='getLdStRegOp' data-use='c' data-ref="_ZL12getLdStRegOpRKN4llvm12MachineInstrEj">getLdStRegOp</a>(<a class="local col1 ref" href="#181MI" title='MI' data-ref="181MI">MI</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())) &amp;&amp;</td></tr>
<tr><th id="1267">1267</th><td>            !<a class="tu ref" href="#_ZL8mayAliasRN4llvm12MachineInstrERNS_15SmallVectorImplIPS0_EEPNS_9AAResultsE" title='mayAlias' data-use='c' data-ref="_ZL8mayAliasRN4llvm12MachineInstrERNS_15SmallVectorImplIPS0_EEPNS_9AAResultsE">mayAlias</a>(<span class='refarg'><a class="local col1 ref" href="#181MI" title='MI' data-ref="181MI">MI</a></span>, <span class='refarg'><a class="local col9 ref" href="#179MemInsns" title='MemInsns' data-ref="179MemInsns">MemInsns</a></span>, <a class="tu member" href="#(anonymousnamespace)::AArch64LoadStoreOpt::AA" title='(anonymous namespace)::AArch64LoadStoreOpt::AA' data-use='r' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::AA">AA</a>)) {</td></tr>
<tr><th id="1268">1268</th><td>          <a class="local col6 ref" href="#166Flags" title='Flags' data-ref="166Flags">Flags</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_113LdStPairFlags15setMergeForwardEb" title='(anonymous namespace)::LdStPairFlags::setMergeForward' data-use='c' data-ref="_ZN12_GLOBAL__N_113LdStPairFlags15setMergeForwardEb">setMergeForward</a>(<b>false</b>);</td></tr>
<tr><th id="1269">1269</th><td>          <b>return</b> <a class="local col0 ref" href="#170MBBI" title='MBBI' data-ref="170MBBI">MBBI</a>;</td></tr>
<tr><th id="1270">1270</th><td>        }</td></tr>
<tr><th id="1271">1271</th><td></td></tr>
<tr><th id="1272">1272</th><td>        <i>// Likewise, if the Rt of the first instruction is not modified or used</i></td></tr>
<tr><th id="1273">1273</th><td><i>        // between the two instructions and none of the instructions between the</i></td></tr>
<tr><th id="1274">1274</th><td><i>        // first and the second alias with the first, we can combine the first</i></td></tr>
<tr><th id="1275">1275</th><td><i>        // into the second.</i></td></tr>
<tr><th id="1276">1276</th><td>        <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::AArch64LoadStoreOpt::ModifiedRegUnits" title='(anonymous namespace)::AArch64LoadStoreOpt::ModifiedRegUnits' data-use='m' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::ModifiedRegUnits">ModifiedRegUnits</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZNK4llvm12LiveRegUnits9availableEt" title='llvm::LiveRegUnits::available' data-ref="_ZNK4llvm12LiveRegUnits9availableEt">available</a>(<a class="tu ref" href="#_ZL12getLdStRegOpRKN4llvm12MachineInstrEj" title='getLdStRegOp' data-use='c' data-ref="_ZL12getLdStRegOpRKN4llvm12MachineInstrEj">getLdStRegOp</a>(<a class="local col1 ref" href="#171FirstMI" title='FirstMI' data-ref="171FirstMI">FirstMI</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()) &amp;&amp;</td></tr>
<tr><th id="1277">1277</th><td>            !(<a class="local col2 ref" href="#172MayLoad" title='MayLoad' data-ref="172MayLoad">MayLoad</a> &amp;&amp;</td></tr>
<tr><th id="1278">1278</th><td>              !<a class="tu member" href="#(anonymousnamespace)::AArch64LoadStoreOpt::UsedRegUnits" title='(anonymous namespace)::AArch64LoadStoreOpt::UsedRegUnits' data-use='m' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::UsedRegUnits">UsedRegUnits</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZNK4llvm12LiveRegUnits9availableEt" title='llvm::LiveRegUnits::available' data-ref="_ZNK4llvm12LiveRegUnits9availableEt">available</a>(<a class="tu ref" href="#_ZL12getLdStRegOpRKN4llvm12MachineInstrEj" title='getLdStRegOp' data-use='c' data-ref="_ZL12getLdStRegOpRKN4llvm12MachineInstrEj">getLdStRegOp</a>(<a class="local col1 ref" href="#171FirstMI" title='FirstMI' data-ref="171FirstMI">FirstMI</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())) &amp;&amp;</td></tr>
<tr><th id="1279">1279</th><td>            !<a class="tu ref" href="#_ZL8mayAliasRN4llvm12MachineInstrERNS_15SmallVectorImplIPS0_EEPNS_9AAResultsE" title='mayAlias' data-use='c' data-ref="_ZL8mayAliasRN4llvm12MachineInstrERNS_15SmallVectorImplIPS0_EEPNS_9AAResultsE">mayAlias</a>(<span class='refarg'><a class="local col1 ref" href="#171FirstMI" title='FirstMI' data-ref="171FirstMI">FirstMI</a></span>, <span class='refarg'><a class="local col9 ref" href="#179MemInsns" title='MemInsns' data-ref="179MemInsns">MemInsns</a></span>, <a class="tu member" href="#(anonymousnamespace)::AArch64LoadStoreOpt::AA" title='(anonymous namespace)::AArch64LoadStoreOpt::AA' data-use='r' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::AA">AA</a>)) {</td></tr>
<tr><th id="1280">1280</th><td>          <a class="local col6 ref" href="#166Flags" title='Flags' data-ref="166Flags">Flags</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_113LdStPairFlags15setMergeForwardEb" title='(anonymous namespace)::LdStPairFlags::setMergeForward' data-use='c' data-ref="_ZN12_GLOBAL__N_113LdStPairFlags15setMergeForwardEb">setMergeForward</a>(<b>true</b>);</td></tr>
<tr><th id="1281">1281</th><td>          <b>return</b> <a class="local col0 ref" href="#170MBBI" title='MBBI' data-ref="170MBBI">MBBI</a>;</td></tr>
<tr><th id="1282">1282</th><td>        }</td></tr>
<tr><th id="1283">1283</th><td>        <i>// Unable to combine these instructions due to interference in between.</i></td></tr>
<tr><th id="1284">1284</th><td><i>        // Keep looking.</i></td></tr>
<tr><th id="1285">1285</th><td>      }</td></tr>
<tr><th id="1286">1286</th><td>    }</td></tr>
<tr><th id="1287">1287</th><td></td></tr>
<tr><th id="1288">1288</th><td>    <i>// If the instruction wasn't a matching load or store.  Stop searching if we</i></td></tr>
<tr><th id="1289">1289</th><td><i>    // encounter a call instruction that might modify memory.</i></td></tr>
<tr><th id="1290">1290</th><td>    <b>if</b> (<a class="local col1 ref" href="#181MI" title='MI' data-ref="181MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE" title='llvm::MachineInstr::isCall' data-ref="_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE">isCall</a>())</td></tr>
<tr><th id="1291">1291</th><td>      <b>return</b> <a class="local col9 ref" href="#169E" title='E' data-ref="169E">E</a>;</td></tr>
<tr><th id="1292">1292</th><td></td></tr>
<tr><th id="1293">1293</th><td>    <i>// Update modified / uses register units.</i></td></tr>
<tr><th id="1294">1294</th><td>    <a class="type" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#llvm::LiveRegUnits" title='llvm::LiveRegUnits' data-ref="llvm::LiveRegUnits">LiveRegUnits</a>::<a class="ref" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZN4llvm12LiveRegUnits19accumulateUsedDefedERKNS_12MachineInstrERS0_S4_PKNS_18TargetRegisterInfoE" title='llvm::LiveRegUnits::accumulateUsedDefed' data-ref="_ZN4llvm12LiveRegUnits19accumulateUsedDefedERKNS_12MachineInstrERS0_S4_PKNS_18TargetRegisterInfoE">accumulateUsedDefed</a>(<a class="local col1 ref" href="#181MI" title='MI' data-ref="181MI">MI</a>, <span class='refarg'><a class="tu member" href="#(anonymousnamespace)::AArch64LoadStoreOpt::ModifiedRegUnits" title='(anonymous namespace)::AArch64LoadStoreOpt::ModifiedRegUnits' data-use='a' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::ModifiedRegUnits">ModifiedRegUnits</a></span>, <span class='refarg'><a class="tu member" href="#(anonymousnamespace)::AArch64LoadStoreOpt::UsedRegUnits" title='(anonymous namespace)::AArch64LoadStoreOpt::UsedRegUnits' data-use='a' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::UsedRegUnits">UsedRegUnits</a></span>, <a class="tu member" href="#(anonymousnamespace)::AArch64LoadStoreOpt::TRI" title='(anonymous namespace)::AArch64LoadStoreOpt::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::TRI">TRI</a>);</td></tr>
<tr><th id="1295">1295</th><td></td></tr>
<tr><th id="1296">1296</th><td>    <i>// Otherwise, if the base register is modified, we have no match, so</i></td></tr>
<tr><th id="1297">1297</th><td><i>    // return early.</i></td></tr>
<tr><th id="1298">1298</th><td>    <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::AArch64LoadStoreOpt::ModifiedRegUnits" title='(anonymous namespace)::AArch64LoadStoreOpt::ModifiedRegUnits' data-use='m' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::ModifiedRegUnits">ModifiedRegUnits</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZNK4llvm12LiveRegUnits9availableEt" title='llvm::LiveRegUnits::available' data-ref="_ZNK4llvm12LiveRegUnits9availableEt">available</a>(<a class="local col5 ref" href="#175BaseReg" title='BaseReg' data-ref="175BaseReg">BaseReg</a>))</td></tr>
<tr><th id="1299">1299</th><td>      <b>return</b> <a class="local col9 ref" href="#169E" title='E' data-ref="169E">E</a>;</td></tr>
<tr><th id="1300">1300</th><td></td></tr>
<tr><th id="1301">1301</th><td>    <i>// Update list of instructions that read/write memory.</i></td></tr>
<tr><th id="1302">1302</th><td>    <b>if</b> (<a class="local col1 ref" href="#181MI" title='MI' data-ref="181MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14mayLoadOrStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayLoadOrStore' data-ref="_ZNK4llvm12MachineInstr14mayLoadOrStoreENS0_9QueryTypeE">mayLoadOrStore</a>())</td></tr>
<tr><th id="1303">1303</th><td>      <a class="local col9 ref" href="#179MemInsns" title='MemInsns' data-ref="179MemInsns">MemInsns</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(&amp;<a class="local col1 ref" href="#181MI" title='MI' data-ref="181MI">MI</a>);</td></tr>
<tr><th id="1304">1304</th><td>  }</td></tr>
<tr><th id="1305">1305</th><td>  <b>return</b> <a class="local col9 ref" href="#169E" title='E' data-ref="169E">E</a>;</td></tr>
<tr><th id="1306">1306</th><td>}</td></tr>
<tr><th id="1307">1307</th><td></td></tr>
<tr><th id="1308">1308</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a></td></tr>
<tr><th id="1309">1309</th><td><a class="tu type" href="#(anonymousnamespace)::AArch64LoadStoreOpt" title='(anonymous namespace)::AArch64LoadStoreOpt' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt">AArch64LoadStoreOpt</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt15mergeUpdateInsnEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES4_b" title='(anonymous namespace)::AArch64LoadStoreOpt::mergeUpdateInsn' data-type='MachineBasicBlock::iterator (anonymous namespace)::AArch64LoadStoreOpt::mergeUpdateInsn(MachineBasicBlock::iterator I, MachineBasicBlock::iterator Update, bool IsPreIdx)' data-ref="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt15mergeUpdateInsnEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES4_b">mergeUpdateInsn</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col7 decl" id="187I" title='I' data-type='MachineBasicBlock::iterator' data-ref="187I">I</dfn>,</td></tr>
<tr><th id="1310">1310</th><td>                                     <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col8 decl" id="188Update" title='Update' data-type='MachineBasicBlock::iterator' data-ref="188Update">Update</dfn>,</td></tr>
<tr><th id="1311">1311</th><td>                                     <em>bool</em> <dfn class="local col9 decl" id="189IsPreIdx" title='IsPreIdx' data-type='bool' data-ref="189IsPreIdx">IsPreIdx</dfn>) {</td></tr>
<tr><th id="1312">1312</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((Update-&gt;getOpcode() == AArch64::ADDXri || Update-&gt;getOpcode() == AArch64::SUBXri) &amp;&amp; &quot;Unexpected base register update instruction to merge!&quot;) ? void (0) : __assert_fail (&quot;(Update-&gt;getOpcode() == AArch64::ADDXri || Update-&gt;getOpcode() == AArch64::SUBXri) &amp;&amp; \&quot;Unexpected base register update instruction to merge!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64LoadStoreOptimizer.cpp&quot;, 1314, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((Update-&gt;getOpcode() == AArch64::<span class='error' title="no member named &apos;ADDXri&apos; in namespace &apos;llvm::AArch64&apos;">ADDXri</span> ||</td></tr>
<tr><th id="1313">1313</th><td>          Update-&gt;getOpcode() == AArch64::<span class='error' title="no member named &apos;SUBXri&apos; in namespace &apos;llvm::AArch64&apos;">SUBXri</span>) &amp;&amp;</td></tr>
<tr><th id="1314">1314</th><td>         <q>"Unexpected base register update instruction to merge!"</q>);</td></tr>
<tr><th id="1315">1315</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col0 decl" id="190NextI" title='NextI' data-type='MachineBasicBlock::iterator' data-ref="190NextI">NextI</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#187I" title='I' data-ref="187I">I</a>;</td></tr>
<tr><th id="1316">1316</th><td>  <i>// Return the instruction following the merged instruction, which is</i></td></tr>
<tr><th id="1317">1317</th><td><i>  // the instruction following our unmerged load. Unless that's the add/sub</i></td></tr>
<tr><th id="1318">1318</th><td><i>  // instruction we're merging, in which case it's the one after that.</i></td></tr>
<tr><th id="1319">1319</th><td>  <b>if</b> (<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col0 ref" href="#190NextI" title='NextI' data-ref="190NextI">NextI</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col8 ref" href="#188Update" title='Update' data-ref="188Update">Update</a>)</td></tr>
<tr><th id="1320">1320</th><td>    <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col0 ref" href="#190NextI" title='NextI' data-ref="190NextI">NextI</a>;</td></tr>
<tr><th id="1321">1321</th><td></td></tr>
<tr><th id="1322">1322</th><td>  <em>int</em> <dfn class="local col1 decl" id="191Value" title='Value' data-type='int' data-ref="191Value">Value</dfn> = <a class="local col8 ref" href="#188Update" title='Update' data-ref="188Update">Update</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="1323">1323</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (AArch64_AM::getShiftValue(Update-&gt;getOperand(3).getImm()) == 0 &amp;&amp; &quot;Can&apos;t merge 1 &lt;&lt; 12 offset into pre-/post-indexed load / store&quot;) ? void (0) : __assert_fail (&quot;AArch64_AM::getShiftValue(Update-&gt;getOperand(3).getImm()) == 0 &amp;&amp; \&quot;Can&apos;t merge 1 &lt;&lt; 12 offset into pre-/post-indexed load / store\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64LoadStoreOptimizer.cpp&quot;, 1324, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(AArch64_AM::<a class="ref" href="MCTargetDesc/AArch64AddressingModes.h.html#_ZN4llvm10AArch64_AML13getShiftValueEj" title='llvm::AArch64_AM::getShiftValue' data-ref="_ZN4llvm10AArch64_AML13getShiftValueEj">getShiftValue</a>(<a class="local col8 ref" href="#188Update" title='Update' data-ref="188Update">Update</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>()) == <var>0</var> &amp;&amp;</td></tr>
<tr><th id="1324">1324</th><td>         <q>"Can't merge 1 &lt;&lt; 12 offset into pre-/post-indexed load / store"</q>);</td></tr>
<tr><th id="1325">1325</th><td>  <b>if</b> (Update-&gt;getOpcode() == AArch64::<span class='error' title="no member named &apos;SUBXri&apos; in namespace &apos;llvm::AArch64&apos;">SUBXri</span>)</td></tr>
<tr><th id="1326">1326</th><td>    <a class="local col1 ref" href="#191Value" title='Value' data-ref="191Value">Value</a> = -<a class="local col1 ref" href="#191Value" title='Value' data-ref="191Value">Value</a>;</td></tr>
<tr><th id="1327">1327</th><td></td></tr>
<tr><th id="1328">1328</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="192NewOpc" title='NewOpc' data-type='unsigned int' data-ref="192NewOpc">NewOpc</dfn> = <a class="local col9 ref" href="#189IsPreIdx" title='IsPreIdx' data-ref="189IsPreIdx">IsPreIdx</a> ? <a class="tu ref" href="#_ZL19getPreIndexedOpcodej" title='getPreIndexedOpcode' data-use='c' data-ref="_ZL19getPreIndexedOpcodej">getPreIndexedOpcode</a>(<a class="local col7 ref" href="#187I" title='I' data-ref="187I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>())</td></tr>
<tr><th id="1329">1329</th><td>                             : <a class="tu ref" href="#_ZL20getPostIndexedOpcodej" title='getPostIndexedOpcode' data-use='c' data-ref="_ZL20getPostIndexedOpcodej">getPostIndexedOpcode</a>(<a class="local col7 ref" href="#187I" title='I' data-ref="187I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>());</td></tr>
<tr><th id="1330">1330</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm19MachineInstrBuilderC1Ev" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1Ev"></a><dfn class="local col3 decl" id="193MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="193MIB">MIB</dfn>;</td></tr>
<tr><th id="1331">1331</th><td>  <b>if</b> (!<a class="tu ref" href="#_ZL12isPairedLdStRKN4llvm12MachineInstrE" title='isPairedLdSt' data-use='c' data-ref="_ZL12isPairedLdStRKN4llvm12MachineInstrE">isPairedLdSt</a>(<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col7 ref" href="#187I" title='I' data-ref="187I">I</a>)) {</td></tr>
<tr><th id="1332">1332</th><td>    <i>// Non-paired instruction.</i></td></tr>
<tr><th id="1333">1333</th><td>    MIB = BuildMI(*I-&gt;getParent(), I, I-&gt;getDebugLoc(), TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::AArch64InstrInfo&apos;">get</span>(NewOpc))</td></tr>
<tr><th id="1334">1334</th><td>              .add(getLdStRegOp(*Update))</td></tr>
<tr><th id="1335">1335</th><td>              .add(getLdStRegOp(*I))</td></tr>
<tr><th id="1336">1336</th><td>              .add(getLdStBaseOp(*I))</td></tr>
<tr><th id="1337">1337</th><td>              .addImm(Value)</td></tr>
<tr><th id="1338">1338</th><td>              .setMemRefs(I-&gt;memoperands())</td></tr>
<tr><th id="1339">1339</th><td>              .setMIFlags(I-&gt;mergeFlagsWith(*Update));</td></tr>
<tr><th id="1340">1340</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1341">1341</th><td>    <i>// Paired instruction.</i></td></tr>
<tr><th id="1342">1342</th><td>    <em>int</em> <dfn class="local col4 decl" id="194Scale" title='Scale' data-type='int' data-ref="194Scale">Scale</dfn> = <a class="tu ref" href="#_ZL11getMemScaleRN4llvm12MachineInstrE" title='getMemScale' data-use='c' data-ref="_ZL11getMemScaleRN4llvm12MachineInstrE">getMemScale</a>(<span class='refarg'><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col7 ref" href="#187I" title='I' data-ref="187I">I</a></span>);</td></tr>
<tr><th id="1343">1343</th><td>    MIB = BuildMI(*I-&gt;getParent(), I, I-&gt;getDebugLoc(), TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::AArch64InstrInfo&apos;">get</span>(NewOpc))</td></tr>
<tr><th id="1344">1344</th><td>              .add(getLdStRegOp(*Update))</td></tr>
<tr><th id="1345">1345</th><td>              .add(getLdStRegOp(*I, <var>0</var>))</td></tr>
<tr><th id="1346">1346</th><td>              .add(getLdStRegOp(*I, <var>1</var>))</td></tr>
<tr><th id="1347">1347</th><td>              .add(getLdStBaseOp(*I))</td></tr>
<tr><th id="1348">1348</th><td>              .addImm(Value / Scale)</td></tr>
<tr><th id="1349">1349</th><td>              .setMemRefs(I-&gt;memoperands())</td></tr>
<tr><th id="1350">1350</th><td>              .setMIFlags(I-&gt;mergeFlagsWith(*Update));</td></tr>
<tr><th id="1351">1351</th><td>  }</td></tr>
<tr><th id="1352">1352</th><td>  (<em>void</em>)<a class="local col3 ref" href="#193MIB" title='MIB' data-ref="193MIB">MIB</a>;</td></tr>
<tr><th id="1353">1353</th><td></td></tr>
<tr><th id="1354">1354</th><td>  <b>if</b> (<a class="local col9 ref" href="#189IsPreIdx" title='IsPreIdx' data-ref="189IsPreIdx">IsPreIdx</a>) {</td></tr>
<tr><th id="1355">1355</th><td>    <a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#48" title='NumPreFolded' data-ref="NumPreFolded">NumPreFolded</a>;</td></tr>
<tr><th id="1356">1356</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-ldst-opt&quot;)) { dbgs() &lt;&lt; &quot;Creating pre-indexed load/store.&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Creating pre-indexed load/store."</q>);</td></tr>
<tr><th id="1357">1357</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1358">1358</th><td>    <a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#47" title='NumPostFolded' data-ref="NumPostFolded">NumPostFolded</a>;</td></tr>
<tr><th id="1359">1359</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-ldst-opt&quot;)) { dbgs() &lt;&lt; &quot;Creating post-indexed load/store.&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Creating post-indexed load/store."</q>);</td></tr>
<tr><th id="1360">1360</th><td>  }</td></tr>
<tr><th id="1361">1361</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-ldst-opt&quot;)) { dbgs() &lt;&lt; &quot;    Replacing instructions:\n    &quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"    Replacing instructions:\n    "</q>);</td></tr>
<tr><th id="1362">1362</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-ldst-opt&quot;)) { I-&gt;print(dbgs()); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="local col7 ref" href="#187I" title='I' data-ref="187I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5printERNS_11raw_ostreamEbbbbPKNS_15TargetInstrInfoE" title='llvm::MachineInstr::print' data-ref="_ZNK4llvm12MachineInstr5printERNS_11raw_ostreamEbbbbPKNS_15TargetInstrInfoE">print</a>(<span class='refarg'><a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a></span>()));</td></tr>
<tr><th id="1363">1363</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-ldst-opt&quot;)) { dbgs() &lt;&lt; &quot;    &quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"    "</q>);</td></tr>
<tr><th id="1364">1364</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-ldst-opt&quot;)) { Update-&gt;print(dbgs()); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="local col8 ref" href="#188Update" title='Update' data-ref="188Update">Update</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5printERNS_11raw_ostreamEbbbbPKNS_15TargetInstrInfoE" title='llvm::MachineInstr::print' data-ref="_ZNK4llvm12MachineInstr5printERNS_11raw_ostreamEbbbbPKNS_15TargetInstrInfoE">print</a>(<span class='refarg'><a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a></span>()));</td></tr>
<tr><th id="1365">1365</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-ldst-opt&quot;)) { dbgs() &lt;&lt; &quot;  with instruction:\n    &quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  with instruction:\n    "</q>);</td></tr>
<tr><th id="1366">1366</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-ldst-opt&quot;)) { ((MachineInstr *)MIB)-&gt;print(dbgs()); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(((<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *)<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col3 ref" href="#193MIB" title='MIB' data-ref="193MIB">MIB</a>)-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5printERNS_11raw_ostreamEbbbbPKNS_15TargetInstrInfoE" title='llvm::MachineInstr::print' data-ref="_ZNK4llvm12MachineInstr5printERNS_11raw_ostreamEbbbbPKNS_15TargetInstrInfoE">print</a>(<span class='refarg'><a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a></span>()));</td></tr>
<tr><th id="1367">1367</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-ldst-opt&quot;)) { dbgs() &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="1368">1368</th><td></td></tr>
<tr><th id="1369">1369</th><td>  <i>// Erase the old instructions for the block.</i></td></tr>
<tr><th id="1370">1370</th><td>  <a class="local col7 ref" href="#187I" title='I' data-ref="187I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="1371">1371</th><td>  <a class="local col8 ref" href="#188Update" title='Update' data-ref="188Update">Update</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="1372">1372</th><td></td></tr>
<tr><th id="1373">1373</th><td>  <b>return</b> <a class="local col0 ref" href="#190NextI" title='NextI' data-ref="190NextI">NextI</a>;</td></tr>
<tr><th id="1374">1374</th><td>}</td></tr>
<tr><th id="1375">1375</th><td></td></tr>
<tr><th id="1376">1376</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64LoadStoreOpt" title='(anonymous namespace)::AArch64LoadStoreOpt' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt">AArch64LoadStoreOpt</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt20isMatchingUpdateInsnERN4llvm12MachineInstrES3_ji" title='(anonymous namespace)::AArch64LoadStoreOpt::isMatchingUpdateInsn' data-type='bool (anonymous namespace)::AArch64LoadStoreOpt::isMatchingUpdateInsn(llvm::MachineInstr &amp; MemMI, llvm::MachineInstr &amp; MI, unsigned int BaseReg, int Offset)' data-ref="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt20isMatchingUpdateInsnERN4llvm12MachineInstrES3_ji">isMatchingUpdateInsn</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="195MemMI" title='MemMI' data-type='llvm::MachineInstr &amp;' data-ref="195MemMI">MemMI</dfn>,</td></tr>
<tr><th id="1377">1377</th><td>                                               <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="196MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="196MI">MI</dfn>,</td></tr>
<tr><th id="1378">1378</th><td>                                               <em>unsigned</em> <dfn class="local col7 decl" id="197BaseReg" title='BaseReg' data-type='unsigned int' data-ref="197BaseReg">BaseReg</dfn>, <em>int</em> <dfn class="local col8 decl" id="198Offset" title='Offset' data-type='int' data-ref="198Offset">Offset</dfn>) {</td></tr>
<tr><th id="1379">1379</th><td>  <b>switch</b> (<a class="local col6 ref" href="#196MI" title='MI' data-ref="196MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="1380">1380</th><td>  <b>default</b>:</td></tr>
<tr><th id="1381">1381</th><td>    <b>break</b>;</td></tr>
<tr><th id="1382">1382</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;SUBXri&apos; in namespace &apos;llvm::AArch64&apos;">SUBXri</span>:</td></tr>
<tr><th id="1383">1383</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ADDXri&apos; in namespace &apos;llvm::AArch64&apos;">ADDXri</span>:</td></tr>
<tr><th id="1384">1384</th><td>    <i>// Make sure it's a vanilla immediate operand, not a relocation or</i></td></tr>
<tr><th id="1385">1385</th><td><i>    // anything else we can't handle.</i></td></tr>
<tr><th id="1386">1386</th><td>    <b>if</b> (!MI.getOperand(<var>2</var>).isImm())</td></tr>
<tr><th id="1387">1387</th><td>      <b>break</b>;</td></tr>
<tr><th id="1388">1388</th><td>    <i>// Watch out for 1 &lt;&lt; 12 shifted value.</i></td></tr>
<tr><th id="1389">1389</th><td>    <b>if</b> (<span class="namespace">AArch64_AM::</span><a class="ref" href="MCTargetDesc/AArch64AddressingModes.h.html#_ZN4llvm10AArch64_AML13getShiftValueEj" title='llvm::AArch64_AM::getShiftValue' data-ref="_ZN4llvm10AArch64_AML13getShiftValueEj">getShiftValue</a>(<a class="local col6 ref" href="#196MI" title='MI' data-ref="196MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>()))</td></tr>
<tr><th id="1390">1390</th><td>      <b>break</b>;</td></tr>
<tr><th id="1391">1391</th><td></td></tr>
<tr><th id="1392">1392</th><td>    <i>// The update instruction source and destination register must be the</i></td></tr>
<tr><th id="1393">1393</th><td><i>    // same as the load/store base register.</i></td></tr>
<tr><th id="1394">1394</th><td>    <b>if</b> (<a class="local col6 ref" href="#196MI" title='MI' data-ref="196MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() != <a class="local col7 ref" href="#197BaseReg" title='BaseReg' data-ref="197BaseReg">BaseReg</a> ||</td></tr>
<tr><th id="1395">1395</th><td>        <a class="local col6 ref" href="#196MI" title='MI' data-ref="196MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() != <a class="local col7 ref" href="#197BaseReg" title='BaseReg' data-ref="197BaseReg">BaseReg</a>)</td></tr>
<tr><th id="1396">1396</th><td>      <b>break</b>;</td></tr>
<tr><th id="1397">1397</th><td></td></tr>
<tr><th id="1398">1398</th><td>    <em>bool</em> <dfn class="local col9 decl" id="199IsPairedInsn" title='IsPairedInsn' data-type='bool' data-ref="199IsPairedInsn">IsPairedInsn</dfn> = <a class="tu ref" href="#_ZL12isPairedLdStRKN4llvm12MachineInstrE" title='isPairedLdSt' data-use='c' data-ref="_ZL12isPairedLdStRKN4llvm12MachineInstrE">isPairedLdSt</a>(<a class="local col5 ref" href="#195MemMI" title='MemMI' data-ref="195MemMI">MemMI</a>);</td></tr>
<tr><th id="1399">1399</th><td>    <em>int</em> <dfn class="local col0 decl" id="200UpdateOffset" title='UpdateOffset' data-type='int' data-ref="200UpdateOffset">UpdateOffset</dfn> = <a class="local col6 ref" href="#196MI" title='MI' data-ref="196MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="1400">1400</th><td>    <b>if</b> (MI.getOpcode() == AArch64::<span class='error' title="no member named &apos;SUBXri&apos; in namespace &apos;llvm::AArch64&apos;">SUBXri</span>)</td></tr>
<tr><th id="1401">1401</th><td>      <a class="local col0 ref" href="#200UpdateOffset" title='UpdateOffset' data-ref="200UpdateOffset">UpdateOffset</a> = -<a class="local col0 ref" href="#200UpdateOffset" title='UpdateOffset' data-ref="200UpdateOffset">UpdateOffset</a>;</td></tr>
<tr><th id="1402">1402</th><td></td></tr>
<tr><th id="1403">1403</th><td>    <i>// For non-paired load/store instructions, the immediate must fit in a</i></td></tr>
<tr><th id="1404">1404</th><td><i>    // signed 9-bit integer.</i></td></tr>
<tr><th id="1405">1405</th><td>    <b>if</b> (!<a class="local col9 ref" href="#199IsPairedInsn" title='IsPairedInsn' data-ref="199IsPairedInsn">IsPairedInsn</a> &amp;&amp; (<a class="local col0 ref" href="#200UpdateOffset" title='UpdateOffset' data-ref="200UpdateOffset">UpdateOffset</a> &gt; <var>255</var> || <a class="local col0 ref" href="#200UpdateOffset" title='UpdateOffset' data-ref="200UpdateOffset">UpdateOffset</a> &lt; -<var>256</var>))</td></tr>
<tr><th id="1406">1406</th><td>      <b>break</b>;</td></tr>
<tr><th id="1407">1407</th><td></td></tr>
<tr><th id="1408">1408</th><td>    <i>// For paired load/store instructions, the immediate must be a multiple of</i></td></tr>
<tr><th id="1409">1409</th><td><i>    // the scaling factor.  The scaled offset must also fit into a signed 7-bit</i></td></tr>
<tr><th id="1410">1410</th><td><i>    // integer.</i></td></tr>
<tr><th id="1411">1411</th><td>    <b>if</b> (<a class="local col9 ref" href="#199IsPairedInsn" title='IsPairedInsn' data-ref="199IsPairedInsn">IsPairedInsn</a>) {</td></tr>
<tr><th id="1412">1412</th><td>      <em>int</em> <dfn class="local col1 decl" id="201Scale" title='Scale' data-type='int' data-ref="201Scale">Scale</dfn> = <a class="tu ref" href="#_ZL11getMemScaleRN4llvm12MachineInstrE" title='getMemScale' data-use='c' data-ref="_ZL11getMemScaleRN4llvm12MachineInstrE">getMemScale</a>(<span class='refarg'><a class="local col5 ref" href="#195MemMI" title='MemMI' data-ref="195MemMI">MemMI</a></span>);</td></tr>
<tr><th id="1413">1413</th><td>      <b>if</b> (<a class="local col0 ref" href="#200UpdateOffset" title='UpdateOffset' data-ref="200UpdateOffset">UpdateOffset</a> % <a class="local col1 ref" href="#201Scale" title='Scale' data-ref="201Scale">Scale</a> != <var>0</var>)</td></tr>
<tr><th id="1414">1414</th><td>        <b>break</b>;</td></tr>
<tr><th id="1415">1415</th><td></td></tr>
<tr><th id="1416">1416</th><td>      <em>int</em> <dfn class="local col2 decl" id="202ScaledOffset" title='ScaledOffset' data-type='int' data-ref="202ScaledOffset">ScaledOffset</dfn> = <a class="local col0 ref" href="#200UpdateOffset" title='UpdateOffset' data-ref="200UpdateOffset">UpdateOffset</a> / <a class="local col1 ref" href="#201Scale" title='Scale' data-ref="201Scale">Scale</a>;</td></tr>
<tr><th id="1417">1417</th><td>      <b>if</b> (<a class="local col2 ref" href="#202ScaledOffset" title='ScaledOffset' data-ref="202ScaledOffset">ScaledOffset</a> &gt; <var>63</var> || <a class="local col2 ref" href="#202ScaledOffset" title='ScaledOffset' data-ref="202ScaledOffset">ScaledOffset</a> &lt; -<var>64</var>)</td></tr>
<tr><th id="1418">1418</th><td>        <b>break</b>;</td></tr>
<tr><th id="1419">1419</th><td>    }</td></tr>
<tr><th id="1420">1420</th><td></td></tr>
<tr><th id="1421">1421</th><td>    <i>// If we have a non-zero Offset, we check that it matches the amount</i></td></tr>
<tr><th id="1422">1422</th><td><i>    // we're adding to the register.</i></td></tr>
<tr><th id="1423">1423</th><td>    <b>if</b> (!<a class="local col8 ref" href="#198Offset" title='Offset' data-ref="198Offset">Offset</a> || <a class="local col8 ref" href="#198Offset" title='Offset' data-ref="198Offset">Offset</a> == <a class="local col0 ref" href="#200UpdateOffset" title='UpdateOffset' data-ref="200UpdateOffset">UpdateOffset</a>)</td></tr>
<tr><th id="1424">1424</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1425">1425</th><td>    <b>break</b>;</td></tr>
<tr><th id="1426">1426</th><td>  }</td></tr>
<tr><th id="1427">1427</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1428">1428</th><td>}</td></tr>
<tr><th id="1429">1429</th><td></td></tr>
<tr><th id="1430">1430</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <a class="tu type" href="#(anonymousnamespace)::AArch64LoadStoreOpt" title='(anonymous namespace)::AArch64LoadStoreOpt' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt">AArch64LoadStoreOpt</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt29findMatchingUpdateInsnForwardEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEij" title='(anonymous namespace)::AArch64LoadStoreOpt::findMatchingUpdateInsnForward' data-type='MachineBasicBlock::iterator (anonymous namespace)::AArch64LoadStoreOpt::findMatchingUpdateInsnForward(MachineBasicBlock::iterator I, int UnscaledOffset, unsigned int Limit)' data-ref="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt29findMatchingUpdateInsnForwardEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEij">findMatchingUpdateInsnForward</dfn>(</td></tr>
<tr><th id="1431">1431</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col3 decl" id="203I" title='I' data-type='MachineBasicBlock::iterator' data-ref="203I">I</dfn>, <em>int</em> <dfn class="local col4 decl" id="204UnscaledOffset" title='UnscaledOffset' data-type='int' data-ref="204UnscaledOffset">UnscaledOffset</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="205Limit" title='Limit' data-type='unsigned int' data-ref="205Limit">Limit</dfn>) {</td></tr>
<tr><th id="1432">1432</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col6 decl" id="206E" title='E' data-type='MachineBasicBlock::iterator' data-ref="206E">E</dfn> = <a class="local col3 ref" href="#203I" title='I' data-ref="203I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="1433">1433</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="207MemMI" title='MemMI' data-type='llvm::MachineInstr &amp;' data-ref="207MemMI">MemMI</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col3 ref" href="#203I" title='I' data-ref="203I">I</a>;</td></tr>
<tr><th id="1434">1434</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col8 decl" id="208MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="208MBBI">MBBI</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col3 ref" href="#203I" title='I' data-ref="203I">I</a>;</td></tr>
<tr><th id="1435">1435</th><td></td></tr>
<tr><th id="1436">1436</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="209BaseReg" title='BaseReg' data-type='unsigned int' data-ref="209BaseReg">BaseReg</dfn> = <a class="tu ref" href="#_ZL13getLdStBaseOpRKN4llvm12MachineInstrE" title='getLdStBaseOp' data-use='c' data-ref="_ZL13getLdStBaseOpRKN4llvm12MachineInstrE">getLdStBaseOp</a>(<a class="local col7 ref" href="#207MemMI" title='MemMI' data-ref="207MemMI">MemMI</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1437">1437</th><td>  <em>int</em> <dfn class="local col0 decl" id="210MIUnscaledOffset" title='MIUnscaledOffset' data-type='int' data-ref="210MIUnscaledOffset">MIUnscaledOffset</dfn> = <a class="tu ref" href="#_ZL15getLdStOffsetOpRKN4llvm12MachineInstrE" title='getLdStOffsetOp' data-use='c' data-ref="_ZL15getLdStOffsetOpRKN4llvm12MachineInstrE">getLdStOffsetOp</a>(<a class="local col7 ref" href="#207MemMI" title='MemMI' data-ref="207MemMI">MemMI</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() * <a class="tu ref" href="#_ZL11getMemScaleRN4llvm12MachineInstrE" title='getMemScale' data-use='c' data-ref="_ZL11getMemScaleRN4llvm12MachineInstrE">getMemScale</a>(<span class='refarg'><a class="local col7 ref" href="#207MemMI" title='MemMI' data-ref="207MemMI">MemMI</a></span>);</td></tr>
<tr><th id="1438">1438</th><td></td></tr>
<tr><th id="1439">1439</th><td>  <i>// Scan forward looking for post-index opportunities.  Updating instructions</i></td></tr>
<tr><th id="1440">1440</th><td><i>  // can't be formed if the memory instruction doesn't have the offset we're</i></td></tr>
<tr><th id="1441">1441</th><td><i>  // looking for.</i></td></tr>
<tr><th id="1442">1442</th><td>  <b>if</b> (<a class="local col0 ref" href="#210MIUnscaledOffset" title='MIUnscaledOffset' data-ref="210MIUnscaledOffset">MIUnscaledOffset</a> != <a class="local col4 ref" href="#204UnscaledOffset" title='UnscaledOffset' data-ref="204UnscaledOffset">UnscaledOffset</a>)</td></tr>
<tr><th id="1443">1443</th><td>    <b>return</b> <a class="local col6 ref" href="#206E" title='E' data-ref="206E">E</a>;</td></tr>
<tr><th id="1444">1444</th><td></td></tr>
<tr><th id="1445">1445</th><td>  <i>// If the base register overlaps a destination register, we can't</i></td></tr>
<tr><th id="1446">1446</th><td><i>  // merge the update.</i></td></tr>
<tr><th id="1447">1447</th><td>  <em>bool</em> <dfn class="local col1 decl" id="211IsPairedInsn" title='IsPairedInsn' data-type='bool' data-ref="211IsPairedInsn">IsPairedInsn</dfn> = <a class="tu ref" href="#_ZL12isPairedLdStRKN4llvm12MachineInstrE" title='isPairedLdSt' data-use='c' data-ref="_ZL12isPairedLdStRKN4llvm12MachineInstrE">isPairedLdSt</a>(<a class="local col7 ref" href="#207MemMI" title='MemMI' data-ref="207MemMI">MemMI</a>);</td></tr>
<tr><th id="1448">1448</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col2 decl" id="212i" title='i' data-type='unsigned int' data-ref="212i">i</dfn> = <var>0</var>, <dfn class="local col3 decl" id="213e" title='e' data-type='unsigned int' data-ref="213e">e</dfn> = <a class="local col1 ref" href="#211IsPairedInsn" title='IsPairedInsn' data-ref="211IsPairedInsn">IsPairedInsn</a> ? <var>2</var> : <var>1</var>; <a class="local col2 ref" href="#212i" title='i' data-ref="212i">i</a> != <a class="local col3 ref" href="#213e" title='e' data-ref="213e">e</a>; ++<a class="local col2 ref" href="#212i" title='i' data-ref="212i">i</a>) {</td></tr>
<tr><th id="1449">1449</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="214DestReg" title='DestReg' data-type='unsigned int' data-ref="214DestReg">DestReg</dfn> = <a class="tu ref" href="#_ZL12getLdStRegOpRKN4llvm12MachineInstrEj" title='getLdStRegOp' data-use='c' data-ref="_ZL12getLdStRegOpRKN4llvm12MachineInstrEj">getLdStRegOp</a>(<a class="local col7 ref" href="#207MemMI" title='MemMI' data-ref="207MemMI">MemMI</a>, <a class="local col2 ref" href="#212i" title='i' data-ref="212i">i</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1450">1450</th><td>    <b>if</b> (<a class="local col4 ref" href="#214DestReg" title='DestReg' data-ref="214DestReg">DestReg</a> == <a class="local col9 ref" href="#209BaseReg" title='BaseReg' data-ref="209BaseReg">BaseReg</a> || <a class="tu member" href="#(anonymousnamespace)::AArch64LoadStoreOpt::TRI" title='(anonymous namespace)::AArch64LoadStoreOpt::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::TRI">TRI</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo13isSubRegisterEjj" title='llvm::MCRegisterInfo::isSubRegister' data-ref="_ZNK4llvm14MCRegisterInfo13isSubRegisterEjj">isSubRegister</a>(<a class="local col9 ref" href="#209BaseReg" title='BaseReg' data-ref="209BaseReg">BaseReg</a>, <a class="local col4 ref" href="#214DestReg" title='DestReg' data-ref="214DestReg">DestReg</a>))</td></tr>
<tr><th id="1451">1451</th><td>      <b>return</b> <a class="local col6 ref" href="#206E" title='E' data-ref="206E">E</a>;</td></tr>
<tr><th id="1452">1452</th><td>  }</td></tr>
<tr><th id="1453">1453</th><td></td></tr>
<tr><th id="1454">1454</th><td>  <i>// Track which register units have been modified and used between the first</i></td></tr>
<tr><th id="1455">1455</th><td><i>  // insn (inclusive) and the second insn.</i></td></tr>
<tr><th id="1456">1456</th><td>  <a class="tu member" href="#(anonymousnamespace)::AArch64LoadStoreOpt::ModifiedRegUnits" title='(anonymous namespace)::AArch64LoadStoreOpt::ModifiedRegUnits' data-use='m' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::ModifiedRegUnits">ModifiedRegUnits</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZN4llvm12LiveRegUnits5clearEv" title='llvm::LiveRegUnits::clear' data-ref="_ZN4llvm12LiveRegUnits5clearEv">clear</a>();</td></tr>
<tr><th id="1457">1457</th><td>  <a class="tu member" href="#(anonymousnamespace)::AArch64LoadStoreOpt::UsedRegUnits" title='(anonymous namespace)::AArch64LoadStoreOpt::UsedRegUnits' data-use='m' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::UsedRegUnits">UsedRegUnits</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZN4llvm12LiveRegUnits5clearEv" title='llvm::LiveRegUnits::clear' data-ref="_ZN4llvm12LiveRegUnits5clearEv">clear</a>();</td></tr>
<tr><th id="1458">1458</th><td>  <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col8 ref" href="#208MBBI" title='MBBI' data-ref="208MBBI">MBBI</a>;</td></tr>
<tr><th id="1459">1459</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col5 decl" id="215Count" title='Count' data-type='unsigned int' data-ref="215Count">Count</dfn> = <var>0</var>; <a class="local col8 ref" href="#208MBBI" title='MBBI' data-ref="208MBBI">MBBI</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col6 ref" href="#206E" title='E' data-ref="206E">E</a> &amp;&amp; <a class="local col5 ref" href="#215Count" title='Count' data-ref="215Count">Count</a> &lt; <a class="local col5 ref" href="#205Limit" title='Limit' data-ref="205Limit">Limit</a>; <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col8 ref" href="#208MBBI" title='MBBI' data-ref="208MBBI">MBBI</a>) {</td></tr>
<tr><th id="1460">1460</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="216MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="216MI">MI</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col8 ref" href="#208MBBI" title='MBBI' data-ref="208MBBI">MBBI</a>;</td></tr>
<tr><th id="1461">1461</th><td></td></tr>
<tr><th id="1462">1462</th><td>    <i>// Don't count transient instructions towards the search limit since there</i></td></tr>
<tr><th id="1463">1463</th><td><i>    // may be different numbers of them if e.g. debug information is present.</i></td></tr>
<tr><th id="1464">1464</th><td>    <b>if</b> (!<a class="local col6 ref" href="#216MI" title='MI' data-ref="216MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11isTransientEv" title='llvm::MachineInstr::isTransient' data-ref="_ZNK4llvm12MachineInstr11isTransientEv">isTransient</a>())</td></tr>
<tr><th id="1465">1465</th><td>      ++<a class="local col5 ref" href="#215Count" title='Count' data-ref="215Count">Count</a>;</td></tr>
<tr><th id="1466">1466</th><td></td></tr>
<tr><th id="1467">1467</th><td>    <i>// If we found a match, return it.</i></td></tr>
<tr><th id="1468">1468</th><td>    <b>if</b> (<a class="tu member" href="#_ZN12_GLOBAL__N_119AArch64LoadStoreOpt20isMatchingUpdateInsnERN4llvm12MachineInstrES3_ji" title='(anonymous namespace)::AArch64LoadStoreOpt::isMatchingUpdateInsn' data-use='c' data-ref="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt20isMatchingUpdateInsnERN4llvm12MachineInstrES3_ji">isMatchingUpdateInsn</a>(<span class='refarg'><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col3 ref" href="#203I" title='I' data-ref="203I">I</a></span>, <span class='refarg'><a class="local col6 ref" href="#216MI" title='MI' data-ref="216MI">MI</a></span>, <a class="local col9 ref" href="#209BaseReg" title='BaseReg' data-ref="209BaseReg">BaseReg</a>, <a class="local col4 ref" href="#204UnscaledOffset" title='UnscaledOffset' data-ref="204UnscaledOffset">UnscaledOffset</a>))</td></tr>
<tr><th id="1469">1469</th><td>      <b>return</b> <a class="local col8 ref" href="#208MBBI" title='MBBI' data-ref="208MBBI">MBBI</a>;</td></tr>
<tr><th id="1470">1470</th><td></td></tr>
<tr><th id="1471">1471</th><td>    <i>// Update the status of what the instruction clobbered and used.</i></td></tr>
<tr><th id="1472">1472</th><td>    <a class="type" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#llvm::LiveRegUnits" title='llvm::LiveRegUnits' data-ref="llvm::LiveRegUnits">LiveRegUnits</a>::<a class="ref" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZN4llvm12LiveRegUnits19accumulateUsedDefedERKNS_12MachineInstrERS0_S4_PKNS_18TargetRegisterInfoE" title='llvm::LiveRegUnits::accumulateUsedDefed' data-ref="_ZN4llvm12LiveRegUnits19accumulateUsedDefedERKNS_12MachineInstrERS0_S4_PKNS_18TargetRegisterInfoE">accumulateUsedDefed</a>(<a class="local col6 ref" href="#216MI" title='MI' data-ref="216MI">MI</a>, <span class='refarg'><a class="tu member" href="#(anonymousnamespace)::AArch64LoadStoreOpt::ModifiedRegUnits" title='(anonymous namespace)::AArch64LoadStoreOpt::ModifiedRegUnits' data-use='a' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::ModifiedRegUnits">ModifiedRegUnits</a></span>, <span class='refarg'><a class="tu member" href="#(anonymousnamespace)::AArch64LoadStoreOpt::UsedRegUnits" title='(anonymous namespace)::AArch64LoadStoreOpt::UsedRegUnits' data-use='a' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::UsedRegUnits">UsedRegUnits</a></span>, <a class="tu member" href="#(anonymousnamespace)::AArch64LoadStoreOpt::TRI" title='(anonymous namespace)::AArch64LoadStoreOpt::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::TRI">TRI</a>);</td></tr>
<tr><th id="1473">1473</th><td></td></tr>
<tr><th id="1474">1474</th><td>    <i>// Otherwise, if the base register is used or modified, we have no match, so</i></td></tr>
<tr><th id="1475">1475</th><td><i>    // return early.</i></td></tr>
<tr><th id="1476">1476</th><td>    <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::AArch64LoadStoreOpt::ModifiedRegUnits" title='(anonymous namespace)::AArch64LoadStoreOpt::ModifiedRegUnits' data-use='m' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::ModifiedRegUnits">ModifiedRegUnits</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZNK4llvm12LiveRegUnits9availableEt" title='llvm::LiveRegUnits::available' data-ref="_ZNK4llvm12LiveRegUnits9availableEt">available</a>(<a class="local col9 ref" href="#209BaseReg" title='BaseReg' data-ref="209BaseReg">BaseReg</a>) ||</td></tr>
<tr><th id="1477">1477</th><td>        !<a class="tu member" href="#(anonymousnamespace)::AArch64LoadStoreOpt::UsedRegUnits" title='(anonymous namespace)::AArch64LoadStoreOpt::UsedRegUnits' data-use='m' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::UsedRegUnits">UsedRegUnits</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZNK4llvm12LiveRegUnits9availableEt" title='llvm::LiveRegUnits::available' data-ref="_ZNK4llvm12LiveRegUnits9availableEt">available</a>(<a class="local col9 ref" href="#209BaseReg" title='BaseReg' data-ref="209BaseReg">BaseReg</a>))</td></tr>
<tr><th id="1478">1478</th><td>      <b>return</b> <a class="local col6 ref" href="#206E" title='E' data-ref="206E">E</a>;</td></tr>
<tr><th id="1479">1479</th><td>  }</td></tr>
<tr><th id="1480">1480</th><td>  <b>return</b> <a class="local col6 ref" href="#206E" title='E' data-ref="206E">E</a>;</td></tr>
<tr><th id="1481">1481</th><td>}</td></tr>
<tr><th id="1482">1482</th><td></td></tr>
<tr><th id="1483">1483</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <a class="tu type" href="#(anonymousnamespace)::AArch64LoadStoreOpt" title='(anonymous namespace)::AArch64LoadStoreOpt' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt">AArch64LoadStoreOpt</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt30findMatchingUpdateInsnBackwardEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEj" title='(anonymous namespace)::AArch64LoadStoreOpt::findMatchingUpdateInsnBackward' data-type='MachineBasicBlock::iterator (anonymous namespace)::AArch64LoadStoreOpt::findMatchingUpdateInsnBackward(MachineBasicBlock::iterator I, unsigned int Limit)' data-ref="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt30findMatchingUpdateInsnBackwardEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEj">findMatchingUpdateInsnBackward</dfn>(</td></tr>
<tr><th id="1484">1484</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col7 decl" id="217I" title='I' data-type='MachineBasicBlock::iterator' data-ref="217I">I</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="218Limit" title='Limit' data-type='unsigned int' data-ref="218Limit">Limit</dfn>) {</td></tr>
<tr><th id="1485">1485</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col9 decl" id="219B" title='B' data-type='MachineBasicBlock::iterator' data-ref="219B">B</dfn> = <a class="local col7 ref" href="#217I" title='I' data-ref="217I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>();</td></tr>
<tr><th id="1486">1486</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col0 decl" id="220E" title='E' data-type='MachineBasicBlock::iterator' data-ref="220E">E</dfn> = <a class="local col7 ref" href="#217I" title='I' data-ref="217I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="1487">1487</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="221MemMI" title='MemMI' data-type='llvm::MachineInstr &amp;' data-ref="221MemMI">MemMI</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col7 ref" href="#217I" title='I' data-ref="217I">I</a>;</td></tr>
<tr><th id="1488">1488</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col2 decl" id="222MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="222MBBI">MBBI</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#217I" title='I' data-ref="217I">I</a>;</td></tr>
<tr><th id="1489">1489</th><td></td></tr>
<tr><th id="1490">1490</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="223BaseReg" title='BaseReg' data-type='unsigned int' data-ref="223BaseReg">BaseReg</dfn> = <a class="tu ref" href="#_ZL13getLdStBaseOpRKN4llvm12MachineInstrE" title='getLdStBaseOp' data-use='c' data-ref="_ZL13getLdStBaseOpRKN4llvm12MachineInstrE">getLdStBaseOp</a>(<a class="local col1 ref" href="#221MemMI" title='MemMI' data-ref="221MemMI">MemMI</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1491">1491</th><td>  <em>int</em> <dfn class="local col4 decl" id="224Offset" title='Offset' data-type='int' data-ref="224Offset">Offset</dfn> = <a class="tu ref" href="#_ZL15getLdStOffsetOpRKN4llvm12MachineInstrE" title='getLdStOffsetOp' data-use='c' data-ref="_ZL15getLdStOffsetOpRKN4llvm12MachineInstrE">getLdStOffsetOp</a>(<a class="local col1 ref" href="#221MemMI" title='MemMI' data-ref="221MemMI">MemMI</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="1492">1492</th><td></td></tr>
<tr><th id="1493">1493</th><td>  <i>// If the load/store is the first instruction in the block, there's obviously</i></td></tr>
<tr><th id="1494">1494</th><td><i>  // not any matching update. Ditto if the memory offset isn't zero.</i></td></tr>
<tr><th id="1495">1495</th><td>  <b>if</b> (<a class="local col2 ref" href="#222MBBI" title='MBBI' data-ref="222MBBI">MBBI</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col9 ref" href="#219B" title='B' data-ref="219B">B</a> || <a class="local col4 ref" href="#224Offset" title='Offset' data-ref="224Offset">Offset</a> != <var>0</var>)</td></tr>
<tr><th id="1496">1496</th><td>    <b>return</b> <a class="local col0 ref" href="#220E" title='E' data-ref="220E">E</a>;</td></tr>
<tr><th id="1497">1497</th><td>  <i>// If the base register overlaps a destination register, we can't</i></td></tr>
<tr><th id="1498">1498</th><td><i>  // merge the update.</i></td></tr>
<tr><th id="1499">1499</th><td>  <em>bool</em> <dfn class="local col5 decl" id="225IsPairedInsn" title='IsPairedInsn' data-type='bool' data-ref="225IsPairedInsn">IsPairedInsn</dfn> = <a class="tu ref" href="#_ZL12isPairedLdStRKN4llvm12MachineInstrE" title='isPairedLdSt' data-use='c' data-ref="_ZL12isPairedLdStRKN4llvm12MachineInstrE">isPairedLdSt</a>(<a class="local col1 ref" href="#221MemMI" title='MemMI' data-ref="221MemMI">MemMI</a>);</td></tr>
<tr><th id="1500">1500</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col6 decl" id="226i" title='i' data-type='unsigned int' data-ref="226i">i</dfn> = <var>0</var>, <dfn class="local col7 decl" id="227e" title='e' data-type='unsigned int' data-ref="227e">e</dfn> = <a class="local col5 ref" href="#225IsPairedInsn" title='IsPairedInsn' data-ref="225IsPairedInsn">IsPairedInsn</a> ? <var>2</var> : <var>1</var>; <a class="local col6 ref" href="#226i" title='i' data-ref="226i">i</a> != <a class="local col7 ref" href="#227e" title='e' data-ref="227e">e</a>; ++<a class="local col6 ref" href="#226i" title='i' data-ref="226i">i</a>) {</td></tr>
<tr><th id="1501">1501</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="228DestReg" title='DestReg' data-type='unsigned int' data-ref="228DestReg">DestReg</dfn> = <a class="tu ref" href="#_ZL12getLdStRegOpRKN4llvm12MachineInstrEj" title='getLdStRegOp' data-use='c' data-ref="_ZL12getLdStRegOpRKN4llvm12MachineInstrEj">getLdStRegOp</a>(<a class="local col1 ref" href="#221MemMI" title='MemMI' data-ref="221MemMI">MemMI</a>, <a class="local col6 ref" href="#226i" title='i' data-ref="226i">i</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1502">1502</th><td>    <b>if</b> (<a class="local col8 ref" href="#228DestReg" title='DestReg' data-ref="228DestReg">DestReg</a> == <a class="local col3 ref" href="#223BaseReg" title='BaseReg' data-ref="223BaseReg">BaseReg</a> || <a class="tu member" href="#(anonymousnamespace)::AArch64LoadStoreOpt::TRI" title='(anonymous namespace)::AArch64LoadStoreOpt::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::TRI">TRI</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo13isSubRegisterEjj" title='llvm::MCRegisterInfo::isSubRegister' data-ref="_ZNK4llvm14MCRegisterInfo13isSubRegisterEjj">isSubRegister</a>(<a class="local col3 ref" href="#223BaseReg" title='BaseReg' data-ref="223BaseReg">BaseReg</a>, <a class="local col8 ref" href="#228DestReg" title='DestReg' data-ref="228DestReg">DestReg</a>))</td></tr>
<tr><th id="1503">1503</th><td>      <b>return</b> <a class="local col0 ref" href="#220E" title='E' data-ref="220E">E</a>;</td></tr>
<tr><th id="1504">1504</th><td>  }</td></tr>
<tr><th id="1505">1505</th><td></td></tr>
<tr><th id="1506">1506</th><td>  <i>// Track which register units have been modified and used between the first</i></td></tr>
<tr><th id="1507">1507</th><td><i>  // insn (inclusive) and the second insn.</i></td></tr>
<tr><th id="1508">1508</th><td>  <a class="tu member" href="#(anonymousnamespace)::AArch64LoadStoreOpt::ModifiedRegUnits" title='(anonymous namespace)::AArch64LoadStoreOpt::ModifiedRegUnits' data-use='m' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::ModifiedRegUnits">ModifiedRegUnits</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZN4llvm12LiveRegUnits5clearEv" title='llvm::LiveRegUnits::clear' data-ref="_ZN4llvm12LiveRegUnits5clearEv">clear</a>();</td></tr>
<tr><th id="1509">1509</th><td>  <a class="tu member" href="#(anonymousnamespace)::AArch64LoadStoreOpt::UsedRegUnits" title='(anonymous namespace)::AArch64LoadStoreOpt::UsedRegUnits' data-use='m' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::UsedRegUnits">UsedRegUnits</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZN4llvm12LiveRegUnits5clearEv" title='llvm::LiveRegUnits::clear' data-ref="_ZN4llvm12LiveRegUnits5clearEv">clear</a>();</td></tr>
<tr><th id="1510">1510</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="229Count" title='Count' data-type='unsigned int' data-ref="229Count">Count</dfn> = <var>0</var>;</td></tr>
<tr><th id="1511">1511</th><td>  <b>do</b> {</td></tr>
<tr><th id="1512">1512</th><td>    <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratormmEv" title='llvm::MachineInstrBundleIterator::operator--' data-ref="_ZN4llvm26MachineInstrBundleIteratormmEv">--</a><a class="local col2 ref" href="#222MBBI" title='MBBI' data-ref="222MBBI">MBBI</a>;</td></tr>
<tr><th id="1513">1513</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="230MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="230MI">MI</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col2 ref" href="#222MBBI" title='MBBI' data-ref="222MBBI">MBBI</a>;</td></tr>
<tr><th id="1514">1514</th><td></td></tr>
<tr><th id="1515">1515</th><td>    <i>// Don't count transient instructions towards the search limit since there</i></td></tr>
<tr><th id="1516">1516</th><td><i>    // may be different numbers of them if e.g. debug information is present.</i></td></tr>
<tr><th id="1517">1517</th><td>    <b>if</b> (!<a class="local col0 ref" href="#230MI" title='MI' data-ref="230MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11isTransientEv" title='llvm::MachineInstr::isTransient' data-ref="_ZNK4llvm12MachineInstr11isTransientEv">isTransient</a>())</td></tr>
<tr><th id="1518">1518</th><td>      ++<a class="local col9 ref" href="#229Count" title='Count' data-ref="229Count">Count</a>;</td></tr>
<tr><th id="1519">1519</th><td></td></tr>
<tr><th id="1520">1520</th><td>    <i>// If we found a match, return it.</i></td></tr>
<tr><th id="1521">1521</th><td>    <b>if</b> (<a class="tu member" href="#_ZN12_GLOBAL__N_119AArch64LoadStoreOpt20isMatchingUpdateInsnERN4llvm12MachineInstrES3_ji" title='(anonymous namespace)::AArch64LoadStoreOpt::isMatchingUpdateInsn' data-use='c' data-ref="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt20isMatchingUpdateInsnERN4llvm12MachineInstrES3_ji">isMatchingUpdateInsn</a>(<span class='refarg'><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col7 ref" href="#217I" title='I' data-ref="217I">I</a></span>, <span class='refarg'><a class="local col0 ref" href="#230MI" title='MI' data-ref="230MI">MI</a></span>, <a class="local col3 ref" href="#223BaseReg" title='BaseReg' data-ref="223BaseReg">BaseReg</a>, <a class="local col4 ref" href="#224Offset" title='Offset' data-ref="224Offset">Offset</a>))</td></tr>
<tr><th id="1522">1522</th><td>      <b>return</b> <a class="local col2 ref" href="#222MBBI" title='MBBI' data-ref="222MBBI">MBBI</a>;</td></tr>
<tr><th id="1523">1523</th><td></td></tr>
<tr><th id="1524">1524</th><td>    <i>// Update the status of what the instruction clobbered and used.</i></td></tr>
<tr><th id="1525">1525</th><td>    <a class="type" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#llvm::LiveRegUnits" title='llvm::LiveRegUnits' data-ref="llvm::LiveRegUnits">LiveRegUnits</a>::<a class="ref" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZN4llvm12LiveRegUnits19accumulateUsedDefedERKNS_12MachineInstrERS0_S4_PKNS_18TargetRegisterInfoE" title='llvm::LiveRegUnits::accumulateUsedDefed' data-ref="_ZN4llvm12LiveRegUnits19accumulateUsedDefedERKNS_12MachineInstrERS0_S4_PKNS_18TargetRegisterInfoE">accumulateUsedDefed</a>(<a class="local col0 ref" href="#230MI" title='MI' data-ref="230MI">MI</a>, <span class='refarg'><a class="tu member" href="#(anonymousnamespace)::AArch64LoadStoreOpt::ModifiedRegUnits" title='(anonymous namespace)::AArch64LoadStoreOpt::ModifiedRegUnits' data-use='a' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::ModifiedRegUnits">ModifiedRegUnits</a></span>, <span class='refarg'><a class="tu member" href="#(anonymousnamespace)::AArch64LoadStoreOpt::UsedRegUnits" title='(anonymous namespace)::AArch64LoadStoreOpt::UsedRegUnits' data-use='a' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::UsedRegUnits">UsedRegUnits</a></span>, <a class="tu member" href="#(anonymousnamespace)::AArch64LoadStoreOpt::TRI" title='(anonymous namespace)::AArch64LoadStoreOpt::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::TRI">TRI</a>);</td></tr>
<tr><th id="1526">1526</th><td></td></tr>
<tr><th id="1527">1527</th><td>    <i>// Otherwise, if the base register is used or modified, we have no match, so</i></td></tr>
<tr><th id="1528">1528</th><td><i>    // return early.</i></td></tr>
<tr><th id="1529">1529</th><td>    <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::AArch64LoadStoreOpt::ModifiedRegUnits" title='(anonymous namespace)::AArch64LoadStoreOpt::ModifiedRegUnits' data-use='m' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::ModifiedRegUnits">ModifiedRegUnits</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZNK4llvm12LiveRegUnits9availableEt" title='llvm::LiveRegUnits::available' data-ref="_ZNK4llvm12LiveRegUnits9availableEt">available</a>(<a class="local col3 ref" href="#223BaseReg" title='BaseReg' data-ref="223BaseReg">BaseReg</a>) ||</td></tr>
<tr><th id="1530">1530</th><td>        !<a class="tu member" href="#(anonymousnamespace)::AArch64LoadStoreOpt::UsedRegUnits" title='(anonymous namespace)::AArch64LoadStoreOpt::UsedRegUnits' data-use='m' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::UsedRegUnits">UsedRegUnits</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZNK4llvm12LiveRegUnits9availableEt" title='llvm::LiveRegUnits::available' data-ref="_ZNK4llvm12LiveRegUnits9availableEt">available</a>(<a class="local col3 ref" href="#223BaseReg" title='BaseReg' data-ref="223BaseReg">BaseReg</a>))</td></tr>
<tr><th id="1531">1531</th><td>      <b>return</b> <a class="local col0 ref" href="#220E" title='E' data-ref="220E">E</a>;</td></tr>
<tr><th id="1532">1532</th><td>  } <b>while</b> (<a class="local col2 ref" href="#222MBBI" title='MBBI' data-ref="222MBBI">MBBI</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col9 ref" href="#219B" title='B' data-ref="219B">B</a> &amp;&amp; <a class="local col9 ref" href="#229Count" title='Count' data-ref="229Count">Count</a> &lt; <a class="local col8 ref" href="#218Limit" title='Limit' data-ref="218Limit">Limit</a>);</td></tr>
<tr><th id="1533">1533</th><td>  <b>return</b> <a class="local col0 ref" href="#220E" title='E' data-ref="220E">E</a>;</td></tr>
<tr><th id="1534">1534</th><td>}</td></tr>
<tr><th id="1535">1535</th><td></td></tr>
<tr><th id="1536">1536</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64LoadStoreOpt" title='(anonymous namespace)::AArch64LoadStoreOpt' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt">AArch64LoadStoreOpt</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt25tryToPromoteLoadFromStoreERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" title='(anonymous namespace)::AArch64LoadStoreOpt::tryToPromoteLoadFromStore' data-type='bool (anonymous namespace)::AArch64LoadStoreOpt::tryToPromoteLoadFromStore(MachineBasicBlock::iterator &amp; MBBI)' data-ref="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt25tryToPromoteLoadFromStoreERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">tryToPromoteLoadFromStore</dfn>(</td></tr>
<tr><th id="1537">1537</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col1 decl" id="231MBBI" title='MBBI' data-type='MachineBasicBlock::iterator &amp;' data-ref="231MBBI">MBBI</dfn>) {</td></tr>
<tr><th id="1538">1538</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="232MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="232MI">MI</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col1 ref" href="#231MBBI" title='MBBI' data-ref="231MBBI">MBBI</a>;</td></tr>
<tr><th id="1539">1539</th><td>  <i>// If this is a volatile load, don't mess with it.</i></td></tr>
<tr><th id="1540">1540</th><td>  <b>if</b> (<a class="local col2 ref" href="#232MI" title='MI' data-ref="232MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr19hasOrderedMemoryRefEv" title='llvm::MachineInstr::hasOrderedMemoryRef' data-ref="_ZNK4llvm12MachineInstr19hasOrderedMemoryRefEv">hasOrderedMemoryRef</a>())</td></tr>
<tr><th id="1541">1541</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1542">1542</th><td></td></tr>
<tr><th id="1543">1543</th><td>  <i>// Make sure this is a reg+imm.</i></td></tr>
<tr><th id="1544">1544</th><td><i>  // FIXME: It is possible to extend it to handle reg+reg cases.</i></td></tr>
<tr><th id="1545">1545</th><td>  <b>if</b> (!<a class="tu ref" href="#_ZL15getLdStOffsetOpRKN4llvm12MachineInstrE" title='getLdStOffsetOp' data-use='c' data-ref="_ZL15getLdStOffsetOpRKN4llvm12MachineInstrE">getLdStOffsetOp</a>(<a class="local col2 ref" href="#232MI" title='MI' data-ref="232MI">MI</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>())</td></tr>
<tr><th id="1546">1546</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1547">1547</th><td></td></tr>
<tr><th id="1548">1548</th><td>  <i>// Look backward up to LdStLimit instructions.</i></td></tr>
<tr><th id="1549">1549</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1Ev" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1Ev"></a><dfn class="local col3 decl" id="233StoreI" title='StoreI' data-type='MachineBasicBlock::iterator' data-ref="233StoreI">StoreI</dfn>;</td></tr>
<tr><th id="1550">1550</th><td>  <b>if</b> (<a class="tu member" href="#_ZN12_GLOBAL__N_119AArch64LoadStoreOpt17findMatchingStoreEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjRS4_" title='(anonymous namespace)::AArch64LoadStoreOpt::findMatchingStore' data-use='c' data-ref="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt17findMatchingStoreEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjRS4_">findMatchingStore</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col1 ref" href="#231MBBI" title='MBBI' data-ref="231MBBI">MBBI</a>, <a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#LdStLimit" title='LdStLimit' data-use='m' data-ref="LdStLimit">LdStLimit</a>, <span class='refarg'><a class="local col3 ref" href="#233StoreI" title='StoreI' data-ref="233StoreI">StoreI</a></span>)) {</td></tr>
<tr><th id="1551">1551</th><td>    <a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#52" title='NumLoadsFromStoresPromoted' data-ref="NumLoadsFromStoresPromoted">NumLoadsFromStoresPromoted</a>;</td></tr>
<tr><th id="1552">1552</th><td>    <i>// Promote the load. Keeping the iterator straight is a</i></td></tr>
<tr><th id="1553">1553</th><td><i>    // pain, so we let the merge routine tell us what the next instruction</i></td></tr>
<tr><th id="1554">1554</th><td><i>    // is after it's done mucking about.</i></td></tr>
<tr><th id="1555">1555</th><td>    <a class="local col1 ref" href="#231MBBI" title='MBBI' data-ref="231MBBI">MBBI</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="tu member" href="#_ZN12_GLOBAL__N_119AArch64LoadStoreOpt20promoteLoadFromStoreEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES4_" title='(anonymous namespace)::AArch64LoadStoreOpt::promoteLoadFromStore' data-use='c' data-ref="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt20promoteLoadFromStoreEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES4_">promoteLoadFromStore</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col1 ref" href="#231MBBI" title='MBBI' data-ref="231MBBI">MBBI</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col3 ref" href="#233StoreI" title='StoreI' data-ref="233StoreI">StoreI</a>);</td></tr>
<tr><th id="1556">1556</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1557">1557</th><td>  }</td></tr>
<tr><th id="1558">1558</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1559">1559</th><td>}</td></tr>
<tr><th id="1560">1560</th><td></td></tr>
<tr><th id="1561">1561</th><td><i  data-doc="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt20tryToMergeZeroStInstERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">// Merge adjacent zero stores into a wider store.</i></td></tr>
<tr><th id="1562">1562</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64LoadStoreOpt" title='(anonymous namespace)::AArch64LoadStoreOpt' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt">AArch64LoadStoreOpt</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt20tryToMergeZeroStInstERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" title='(anonymous namespace)::AArch64LoadStoreOpt::tryToMergeZeroStInst' data-type='bool (anonymous namespace)::AArch64LoadStoreOpt::tryToMergeZeroStInst(MachineBasicBlock::iterator &amp; MBBI)' data-ref="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt20tryToMergeZeroStInstERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">tryToMergeZeroStInst</dfn>(</td></tr>
<tr><th id="1563">1563</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col4 decl" id="234MBBI" title='MBBI' data-type='MachineBasicBlock::iterator &amp;' data-ref="234MBBI">MBBI</dfn>) {</td></tr>
<tr><th id="1564">1564</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (isPromotableZeroStoreInst(*MBBI) &amp;&amp; &quot;Expected narrow store.&quot;) ? void (0) : __assert_fail (&quot;isPromotableZeroStoreInst(*MBBI) &amp;&amp; \&quot;Expected narrow store.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64LoadStoreOptimizer.cpp&quot;, 1564, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="tu ref" href="#_ZL25isPromotableZeroStoreInstRN4llvm12MachineInstrE" title='isPromotableZeroStoreInst' data-use='c' data-ref="_ZL25isPromotableZeroStoreInstRN4llvm12MachineInstrE">isPromotableZeroStoreInst</a>(<span class='refarg'><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a></span><a class="local col4 ref" href="#234MBBI" title='MBBI' data-ref="234MBBI">MBBI</a>) &amp;&amp; <q>"Expected narrow store."</q>);</td></tr>
<tr><th id="1565">1565</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="235MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="235MI">MI</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col4 ref" href="#234MBBI" title='MBBI' data-ref="234MBBI">MBBI</a>;</td></tr>
<tr><th id="1566">1566</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col6 decl" id="236E" title='E' data-type='MachineBasicBlock::iterator' data-ref="236E">E</dfn> = <a class="local col5 ref" href="#235MI" title='MI' data-ref="235MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="1567">1567</th><td></td></tr>
<tr><th id="1568">1568</th><td>  <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::AArch64LoadStoreOpt::TII" title='(anonymous namespace)::AArch64LoadStoreOpt::TII' data-use='r' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::TII">TII</a>-&gt;<a class="ref" href="AArch64InstrInfo.h.html#_ZNK4llvm16AArch64InstrInfo24isCandidateToMergeOrPairERKNS_12MachineInstrE" title='llvm::AArch64InstrInfo::isCandidateToMergeOrPair' data-ref="_ZNK4llvm16AArch64InstrInfo24isCandidateToMergeOrPairERKNS_12MachineInstrE">isCandidateToMergeOrPair</a>(<a class="local col5 ref" href="#235MI" title='MI' data-ref="235MI">MI</a>))</td></tr>
<tr><th id="1569">1569</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1570">1570</th><td></td></tr>
<tr><th id="1571">1571</th><td>  <i>// Look ahead up to LdStLimit instructions for a mergable instruction.</i></td></tr>
<tr><th id="1572">1572</th><td>  <a class="tu type" href="#(anonymousnamespace)::LdStPairFlags" title='(anonymous namespace)::LdStPairFlags' data-ref="(anonymousnamespace)::LdStPairFlags">LdStPairFlags</a> <a class="tu ref fake" href="#_ZN12_GLOBAL__N_113LdStPairFlagsC1Ev" title='(anonymous namespace)::LdStPairFlags::LdStPairFlags' data-use='c' data-ref="_ZN12_GLOBAL__N_113LdStPairFlagsC1Ev"></a><dfn class="local col7 decl" id="237Flags" title='Flags' data-type='(anonymous namespace)::LdStPairFlags' data-ref="237Flags">Flags</dfn>;</td></tr>
<tr><th id="1573">1573</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col8 decl" id="238MergeMI" title='MergeMI' data-type='MachineBasicBlock::iterator' data-ref="238MergeMI">MergeMI</dfn> =</td></tr>
<tr><th id="1574">1574</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_119AArch64LoadStoreOpt16findMatchingInsnEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS_13LdStPairFlagsEjb" title='(anonymous namespace)::AArch64LoadStoreOpt::findMatchingInsn' data-use='c' data-ref="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt16findMatchingInsnEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS_13LdStPairFlagsEjb">findMatchingInsn</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#234MBBI" title='MBBI' data-ref="234MBBI">MBBI</a>, <span class='refarg'><a class="local col7 ref" href="#237Flags" title='Flags' data-ref="237Flags">Flags</a></span>, <a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#LdStLimit" title='LdStLimit' data-use='m' data-ref="LdStLimit">LdStLimit</a>, <i>/* FindNarrowMerge = */</i> <b>true</b>);</td></tr>
<tr><th id="1575">1575</th><td>  <b>if</b> (<a class="local col8 ref" href="#238MergeMI" title='MergeMI' data-ref="238MergeMI">MergeMI</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col6 ref" href="#236E" title='E' data-ref="236E">E</a>) {</td></tr>
<tr><th id="1576">1576</th><td>    <a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#51" title='NumZeroStoresPromoted' data-ref="NumZeroStoresPromoted">NumZeroStoresPromoted</a>;</td></tr>
<tr><th id="1577">1577</th><td></td></tr>
<tr><th id="1578">1578</th><td>    <i>// Keeping the iterator straight is a pain, so we let the merge routine tell</i></td></tr>
<tr><th id="1579">1579</th><td><i>    // us what the next instruction is after it's done mucking about.</i></td></tr>
<tr><th id="1580">1580</th><td>    <a class="local col4 ref" href="#234MBBI" title='MBBI' data-ref="234MBBI">MBBI</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="tu member" href="#_ZN12_GLOBAL__N_119AArch64LoadStoreOpt21mergeNarrowZeroStoresEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES4_RKNS_13LdStPairFlagsE" title='(anonymous namespace)::AArch64LoadStoreOpt::mergeNarrowZeroStores' data-use='c' data-ref="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt21mergeNarrowZeroStoresEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES4_RKNS_13LdStPairFlagsE">mergeNarrowZeroStores</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#234MBBI" title='MBBI' data-ref="234MBBI">MBBI</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#238MergeMI" title='MergeMI' data-ref="238MergeMI">MergeMI</a>, <a class="local col7 ref" href="#237Flags" title='Flags' data-ref="237Flags">Flags</a>);</td></tr>
<tr><th id="1581">1581</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1582">1582</th><td>  }</td></tr>
<tr><th id="1583">1583</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1584">1584</th><td>}</td></tr>
<tr><th id="1585">1585</th><td></td></tr>
<tr><th id="1586">1586</th><td><i  data-doc="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt17tryToPairLdStInstERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">// Find loads and stores that can be merged into a single load or store pair</i></td></tr>
<tr><th id="1587">1587</th><td><i  data-doc="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt17tryToPairLdStInstERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">// instruction.</i></td></tr>
<tr><th id="1588">1588</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64LoadStoreOpt" title='(anonymous namespace)::AArch64LoadStoreOpt' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt">AArch64LoadStoreOpt</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt17tryToPairLdStInstERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" title='(anonymous namespace)::AArch64LoadStoreOpt::tryToPairLdStInst' data-type='bool (anonymous namespace)::AArch64LoadStoreOpt::tryToPairLdStInst(MachineBasicBlock::iterator &amp; MBBI)' data-ref="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt17tryToPairLdStInstERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">tryToPairLdStInst</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col9 decl" id="239MBBI" title='MBBI' data-type='MachineBasicBlock::iterator &amp;' data-ref="239MBBI">MBBI</dfn>) {</td></tr>
<tr><th id="1589">1589</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="240MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="240MI">MI</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col9 ref" href="#239MBBI" title='MBBI' data-ref="239MBBI">MBBI</a>;</td></tr>
<tr><th id="1590">1590</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col1 decl" id="241E" title='E' data-type='MachineBasicBlock::iterator' data-ref="241E">E</dfn> = <a class="local col0 ref" href="#240MI" title='MI' data-ref="240MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="1591">1591</th><td></td></tr>
<tr><th id="1592">1592</th><td>  <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::AArch64LoadStoreOpt::TII" title='(anonymous namespace)::AArch64LoadStoreOpt::TII' data-use='r' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::TII">TII</a>-&gt;<a class="ref" href="AArch64InstrInfo.h.html#_ZNK4llvm16AArch64InstrInfo24isCandidateToMergeOrPairERKNS_12MachineInstrE" title='llvm::AArch64InstrInfo::isCandidateToMergeOrPair' data-ref="_ZNK4llvm16AArch64InstrInfo24isCandidateToMergeOrPairERKNS_12MachineInstrE">isCandidateToMergeOrPair</a>(<a class="local col0 ref" href="#240MI" title='MI' data-ref="240MI">MI</a>))</td></tr>
<tr><th id="1593">1593</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1594">1594</th><td></td></tr>
<tr><th id="1595">1595</th><td>  <i>// Early exit if the offset is not possible to match. (6 bits of positive</i></td></tr>
<tr><th id="1596">1596</th><td><i>  // range, plus allow an extra one in case we find a later insn that matches</i></td></tr>
<tr><th id="1597">1597</th><td><i>  // with Offset-1)</i></td></tr>
<tr><th id="1598">1598</th><td>  <em>bool</em> <dfn class="local col2 decl" id="242IsUnscaled" title='IsUnscaled' data-type='bool' data-ref="242IsUnscaled">IsUnscaled</dfn> = <a class="tu member" href="#(anonymousnamespace)::AArch64LoadStoreOpt::TII" title='(anonymous namespace)::AArch64LoadStoreOpt::TII' data-use='r' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::TII">TII</a>-&gt;<a class="ref" href="AArch64InstrInfo.h.html#_ZN4llvm16AArch64InstrInfo14isUnscaledLdStERNS_12MachineInstrE" title='llvm::AArch64InstrInfo::isUnscaledLdSt' data-ref="_ZN4llvm16AArch64InstrInfo14isUnscaledLdStERNS_12MachineInstrE">isUnscaledLdSt</a>(<span class='refarg'><a class="local col0 ref" href="#240MI" title='MI' data-ref="240MI">MI</a></span>);</td></tr>
<tr><th id="1599">1599</th><td>  <em>int</em> <dfn class="local col3 decl" id="243Offset" title='Offset' data-type='int' data-ref="243Offset">Offset</dfn> = <a class="tu ref" href="#_ZL15getLdStOffsetOpRKN4llvm12MachineInstrE" title='getLdStOffsetOp' data-use='c' data-ref="_ZL15getLdStOffsetOpRKN4llvm12MachineInstrE">getLdStOffsetOp</a>(<a class="local col0 ref" href="#240MI" title='MI' data-ref="240MI">MI</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="1600">1600</th><td>  <em>int</em> <dfn class="local col4 decl" id="244OffsetStride" title='OffsetStride' data-type='int' data-ref="244OffsetStride">OffsetStride</dfn> = <a class="local col2 ref" href="#242IsUnscaled" title='IsUnscaled' data-ref="242IsUnscaled">IsUnscaled</a> ? <a class="tu ref" href="#_ZL11getMemScaleRN4llvm12MachineInstrE" title='getMemScale' data-use='c' data-ref="_ZL11getMemScaleRN4llvm12MachineInstrE">getMemScale</a>(<span class='refarg'><a class="local col0 ref" href="#240MI" title='MI' data-ref="240MI">MI</a></span>) : <var>1</var>;</td></tr>
<tr><th id="1601">1601</th><td>  <i>// Allow one more for offset.</i></td></tr>
<tr><th id="1602">1602</th><td>  <b>if</b> (<a class="local col3 ref" href="#243Offset" title='Offset' data-ref="243Offset">Offset</a> &gt; <var>0</var>)</td></tr>
<tr><th id="1603">1603</th><td>    <a class="local col3 ref" href="#243Offset" title='Offset' data-ref="243Offset">Offset</a> -= <a class="local col4 ref" href="#244OffsetStride" title='OffsetStride' data-ref="244OffsetStride">OffsetStride</a>;</td></tr>
<tr><th id="1604">1604</th><td>  <b>if</b> (!<a class="tu ref" href="#_ZL15inBoundsForPairbii" title='inBoundsForPair' data-use='c' data-ref="_ZL15inBoundsForPairbii">inBoundsForPair</a>(<a class="local col2 ref" href="#242IsUnscaled" title='IsUnscaled' data-ref="242IsUnscaled">IsUnscaled</a>, <a class="local col3 ref" href="#243Offset" title='Offset' data-ref="243Offset">Offset</a>, <a class="local col4 ref" href="#244OffsetStride" title='OffsetStride' data-ref="244OffsetStride">OffsetStride</a>))</td></tr>
<tr><th id="1605">1605</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1606">1606</th><td></td></tr>
<tr><th id="1607">1607</th><td>  <i>// Look ahead up to LdStLimit instructions for a pairable instruction.</i></td></tr>
<tr><th id="1608">1608</th><td>  <a class="tu type" href="#(anonymousnamespace)::LdStPairFlags" title='(anonymous namespace)::LdStPairFlags' data-ref="(anonymousnamespace)::LdStPairFlags">LdStPairFlags</a> <a class="tu ref fake" href="#_ZN12_GLOBAL__N_113LdStPairFlagsC1Ev" title='(anonymous namespace)::LdStPairFlags::LdStPairFlags' data-use='c' data-ref="_ZN12_GLOBAL__N_113LdStPairFlagsC1Ev"></a><dfn class="local col5 decl" id="245Flags" title='Flags' data-type='(anonymous namespace)::LdStPairFlags' data-ref="245Flags">Flags</dfn>;</td></tr>
<tr><th id="1609">1609</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col6 decl" id="246Paired" title='Paired' data-type='MachineBasicBlock::iterator' data-ref="246Paired">Paired</dfn> =</td></tr>
<tr><th id="1610">1610</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_119AArch64LoadStoreOpt16findMatchingInsnEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS_13LdStPairFlagsEjb" title='(anonymous namespace)::AArch64LoadStoreOpt::findMatchingInsn' data-use='c' data-ref="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt16findMatchingInsnEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS_13LdStPairFlagsEjb">findMatchingInsn</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#239MBBI" title='MBBI' data-ref="239MBBI">MBBI</a>, <span class='refarg'><a class="local col5 ref" href="#245Flags" title='Flags' data-ref="245Flags">Flags</a></span>, <a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#LdStLimit" title='LdStLimit' data-use='m' data-ref="LdStLimit">LdStLimit</a>, <i>/* FindNarrowMerge = */</i> <b>false</b>);</td></tr>
<tr><th id="1611">1611</th><td>  <b>if</b> (<a class="local col6 ref" href="#246Paired" title='Paired' data-ref="246Paired">Paired</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col1 ref" href="#241E" title='E' data-ref="241E">E</a>) {</td></tr>
<tr><th id="1612">1612</th><td>    <a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#46" title='NumPairCreated' data-ref="NumPairCreated">NumPairCreated</a>;</td></tr>
<tr><th id="1613">1613</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::AArch64LoadStoreOpt::TII" title='(anonymous namespace)::AArch64LoadStoreOpt::TII' data-use='r' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::TII">TII</a>-&gt;<a class="ref" href="AArch64InstrInfo.h.html#_ZN4llvm16AArch64InstrInfo14isUnscaledLdStERNS_12MachineInstrE" title='llvm::AArch64InstrInfo::isUnscaledLdSt' data-ref="_ZN4llvm16AArch64InstrInfo14isUnscaledLdStERNS_12MachineInstrE">isUnscaledLdSt</a>(<span class='refarg'><a class="local col0 ref" href="#240MI" title='MI' data-ref="240MI">MI</a></span>))</td></tr>
<tr><th id="1614">1614</th><td>      <a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#49" title='NumUnscaledPairCreated' data-ref="NumUnscaledPairCreated">NumUnscaledPairCreated</a>;</td></tr>
<tr><th id="1615">1615</th><td>    <i>// Keeping the iterator straight is a pain, so we let the merge routine tell</i></td></tr>
<tr><th id="1616">1616</th><td><i>    // us what the next instruction is after it's done mucking about.</i></td></tr>
<tr><th id="1617">1617</th><td>    <a class="local col9 ref" href="#239MBBI" title='MBBI' data-ref="239MBBI">MBBI</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="tu member" href="#_ZN12_GLOBAL__N_119AArch64LoadStoreOpt16mergePairedInsnsEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES4_RKNS_13LdStPairFlagsE" title='(anonymous namespace)::AArch64LoadStoreOpt::mergePairedInsns' data-use='c' data-ref="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt16mergePairedInsnsEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES4_RKNS_13LdStPairFlagsE">mergePairedInsns</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#239MBBI" title='MBBI' data-ref="239MBBI">MBBI</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#246Paired" title='Paired' data-ref="246Paired">Paired</a>, <a class="local col5 ref" href="#245Flags" title='Flags' data-ref="245Flags">Flags</a>);</td></tr>
<tr><th id="1618">1618</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1619">1619</th><td>  }</td></tr>
<tr><th id="1620">1620</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1621">1621</th><td>}</td></tr>
<tr><th id="1622">1622</th><td></td></tr>
<tr><th id="1623">1623</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64LoadStoreOpt" title='(anonymous namespace)::AArch64LoadStoreOpt' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt">AArch64LoadStoreOpt</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt20tryToMergeLdStUpdateERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" title='(anonymous namespace)::AArch64LoadStoreOpt::tryToMergeLdStUpdate' data-type='bool (anonymous namespace)::AArch64LoadStoreOpt::tryToMergeLdStUpdate(MachineBasicBlock::iterator &amp; MBBI)' data-ref="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt20tryToMergeLdStUpdateERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">tryToMergeLdStUpdate</dfn></td></tr>
<tr><th id="1624">1624</th><td>    (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col7 decl" id="247MBBI" title='MBBI' data-type='MachineBasicBlock::iterator &amp;' data-ref="247MBBI">MBBI</dfn>) {</td></tr>
<tr><th id="1625">1625</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="248MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="248MI">MI</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col7 ref" href="#247MBBI" title='MBBI' data-ref="247MBBI">MBBI</a>;</td></tr>
<tr><th id="1626">1626</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col9 decl" id="249E" title='E' data-type='MachineBasicBlock::iterator' data-ref="249E">E</dfn> = <a class="local col8 ref" href="#248MI" title='MI' data-ref="248MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="1627">1627</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1Ev" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1Ev"></a><dfn class="local col0 decl" id="250Update" title='Update' data-type='MachineBasicBlock::iterator' data-ref="250Update">Update</dfn>;</td></tr>
<tr><th id="1628">1628</th><td></td></tr>
<tr><th id="1629">1629</th><td>  <i>// Look forward to try to form a post-index instruction. For example,</i></td></tr>
<tr><th id="1630">1630</th><td><i>  // ldr x0, [x20]</i></td></tr>
<tr><th id="1631">1631</th><td><i>  // add x20, x20, #32</i></td></tr>
<tr><th id="1632">1632</th><td><i>  //   merged into:</i></td></tr>
<tr><th id="1633">1633</th><td><i>  // ldr x0, [x20], #32</i></td></tr>
<tr><th id="1634">1634</th><td>  <a class="local col0 ref" href="#250Update" title='Update' data-ref="250Update">Update</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="tu member" href="#_ZN12_GLOBAL__N_119AArch64LoadStoreOpt29findMatchingUpdateInsnForwardEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEij" title='(anonymous namespace)::AArch64LoadStoreOpt::findMatchingUpdateInsnForward' data-use='c' data-ref="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt29findMatchingUpdateInsnForwardEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEij">findMatchingUpdateInsnForward</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#247MBBI" title='MBBI' data-ref="247MBBI">MBBI</a>, <var>0</var>, <a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#UpdateLimit" title='UpdateLimit' data-use='m' data-ref="UpdateLimit">UpdateLimit</a>);</td></tr>
<tr><th id="1635">1635</th><td>  <b>if</b> (<a class="local col0 ref" href="#250Update" title='Update' data-ref="250Update">Update</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col9 ref" href="#249E" title='E' data-ref="249E">E</a>) {</td></tr>
<tr><th id="1636">1636</th><td>    <i>// Merge the update into the ld/st.</i></td></tr>
<tr><th id="1637">1637</th><td>    <a class="local col7 ref" href="#247MBBI" title='MBBI' data-ref="247MBBI">MBBI</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="tu member" href="#_ZN12_GLOBAL__N_119AArch64LoadStoreOpt15mergeUpdateInsnEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES4_b" title='(anonymous namespace)::AArch64LoadStoreOpt::mergeUpdateInsn' data-use='c' data-ref="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt15mergeUpdateInsnEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES4_b">mergeUpdateInsn</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#247MBBI" title='MBBI' data-ref="247MBBI">MBBI</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#250Update" title='Update' data-ref="250Update">Update</a>, <i>/*IsPreIdx=*/</i><b>false</b>);</td></tr>
<tr><th id="1638">1638</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1639">1639</th><td>  }</td></tr>
<tr><th id="1640">1640</th><td></td></tr>
<tr><th id="1641">1641</th><td>  <i>// Don't know how to handle unscaled pre/post-index versions below, so bail.</i></td></tr>
<tr><th id="1642">1642</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::AArch64LoadStoreOpt::TII" title='(anonymous namespace)::AArch64LoadStoreOpt::TII' data-use='r' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::TII">TII</a>-&gt;<a class="ref" href="AArch64InstrInfo.h.html#_ZN4llvm16AArch64InstrInfo14isUnscaledLdStEj" title='llvm::AArch64InstrInfo::isUnscaledLdSt' data-ref="_ZN4llvm16AArch64InstrInfo14isUnscaledLdStEj">isUnscaledLdSt</a>(<a class="local col8 ref" href="#248MI" title='MI' data-ref="248MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()))</td></tr>
<tr><th id="1643">1643</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1644">1644</th><td></td></tr>
<tr><th id="1645">1645</th><td>  <i>// Look back to try to find a pre-index instruction. For example,</i></td></tr>
<tr><th id="1646">1646</th><td><i>  // add x0, x0, #8</i></td></tr>
<tr><th id="1647">1647</th><td><i>  // ldr x1, [x0]</i></td></tr>
<tr><th id="1648">1648</th><td><i>  //   merged into:</i></td></tr>
<tr><th id="1649">1649</th><td><i>  // ldr x1, [x0, #8]!</i></td></tr>
<tr><th id="1650">1650</th><td>  <a class="local col0 ref" href="#250Update" title='Update' data-ref="250Update">Update</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="tu member" href="#_ZN12_GLOBAL__N_119AArch64LoadStoreOpt30findMatchingUpdateInsnBackwardEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEj" title='(anonymous namespace)::AArch64LoadStoreOpt::findMatchingUpdateInsnBackward' data-use='c' data-ref="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt30findMatchingUpdateInsnBackwardEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEj">findMatchingUpdateInsnBackward</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#247MBBI" title='MBBI' data-ref="247MBBI">MBBI</a>, <a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#UpdateLimit" title='UpdateLimit' data-use='m' data-ref="UpdateLimit">UpdateLimit</a>);</td></tr>
<tr><th id="1651">1651</th><td>  <b>if</b> (<a class="local col0 ref" href="#250Update" title='Update' data-ref="250Update">Update</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col9 ref" href="#249E" title='E' data-ref="249E">E</a>) {</td></tr>
<tr><th id="1652">1652</th><td>    <i>// Merge the update into the ld/st.</i></td></tr>
<tr><th id="1653">1653</th><td>    <a class="local col7 ref" href="#247MBBI" title='MBBI' data-ref="247MBBI">MBBI</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="tu member" href="#_ZN12_GLOBAL__N_119AArch64LoadStoreOpt15mergeUpdateInsnEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES4_b" title='(anonymous namespace)::AArch64LoadStoreOpt::mergeUpdateInsn' data-use='c' data-ref="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt15mergeUpdateInsnEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES4_b">mergeUpdateInsn</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#247MBBI" title='MBBI' data-ref="247MBBI">MBBI</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#250Update" title='Update' data-ref="250Update">Update</a>, <i>/*IsPreIdx=*/</i><b>true</b>);</td></tr>
<tr><th id="1654">1654</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1655">1655</th><td>  }</td></tr>
<tr><th id="1656">1656</th><td></td></tr>
<tr><th id="1657">1657</th><td>  <i>// The immediate in the load/store is scaled by the size of the memory</i></td></tr>
<tr><th id="1658">1658</th><td><i>  // operation. The immediate in the add we're looking for,</i></td></tr>
<tr><th id="1659">1659</th><td><i>  // however, is not, so adjust here.</i></td></tr>
<tr><th id="1660">1660</th><td>  <em>int</em> <dfn class="local col1 decl" id="251UnscaledOffset" title='UnscaledOffset' data-type='int' data-ref="251UnscaledOffset">UnscaledOffset</dfn> = <a class="tu ref" href="#_ZL15getLdStOffsetOpRKN4llvm12MachineInstrE" title='getLdStOffsetOp' data-use='c' data-ref="_ZL15getLdStOffsetOpRKN4llvm12MachineInstrE">getLdStOffsetOp</a>(<a class="local col8 ref" href="#248MI" title='MI' data-ref="248MI">MI</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() * <a class="tu ref" href="#_ZL11getMemScaleRN4llvm12MachineInstrE" title='getMemScale' data-use='c' data-ref="_ZL11getMemScaleRN4llvm12MachineInstrE">getMemScale</a>(<span class='refarg'><a class="local col8 ref" href="#248MI" title='MI' data-ref="248MI">MI</a></span>);</td></tr>
<tr><th id="1661">1661</th><td></td></tr>
<tr><th id="1662">1662</th><td>  <i>// Look forward to try to find a post-index instruction. For example,</i></td></tr>
<tr><th id="1663">1663</th><td><i>  // ldr x1, [x0, #64]</i></td></tr>
<tr><th id="1664">1664</th><td><i>  // add x0, x0, #64</i></td></tr>
<tr><th id="1665">1665</th><td><i>  //   merged into:</i></td></tr>
<tr><th id="1666">1666</th><td><i>  // ldr x1, [x0, #64]!</i></td></tr>
<tr><th id="1667">1667</th><td>  <a class="local col0 ref" href="#250Update" title='Update' data-ref="250Update">Update</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="tu member" href="#_ZN12_GLOBAL__N_119AArch64LoadStoreOpt29findMatchingUpdateInsnForwardEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEij" title='(anonymous namespace)::AArch64LoadStoreOpt::findMatchingUpdateInsnForward' data-use='c' data-ref="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt29findMatchingUpdateInsnForwardEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEij">findMatchingUpdateInsnForward</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#247MBBI" title='MBBI' data-ref="247MBBI">MBBI</a>, <a class="local col1 ref" href="#251UnscaledOffset" title='UnscaledOffset' data-ref="251UnscaledOffset">UnscaledOffset</a>, <a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#UpdateLimit" title='UpdateLimit' data-use='m' data-ref="UpdateLimit">UpdateLimit</a>);</td></tr>
<tr><th id="1668">1668</th><td>  <b>if</b> (<a class="local col0 ref" href="#250Update" title='Update' data-ref="250Update">Update</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col9 ref" href="#249E" title='E' data-ref="249E">E</a>) {</td></tr>
<tr><th id="1669">1669</th><td>    <i>// Merge the update into the ld/st.</i></td></tr>
<tr><th id="1670">1670</th><td>    <a class="local col7 ref" href="#247MBBI" title='MBBI' data-ref="247MBBI">MBBI</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="tu member" href="#_ZN12_GLOBAL__N_119AArch64LoadStoreOpt15mergeUpdateInsnEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES4_b" title='(anonymous namespace)::AArch64LoadStoreOpt::mergeUpdateInsn' data-use='c' data-ref="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt15mergeUpdateInsnEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES4_b">mergeUpdateInsn</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#247MBBI" title='MBBI' data-ref="247MBBI">MBBI</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#250Update" title='Update' data-ref="250Update">Update</a>, <i>/*IsPreIdx=*/</i><b>true</b>);</td></tr>
<tr><th id="1671">1671</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1672">1672</th><td>  }</td></tr>
<tr><th id="1673">1673</th><td></td></tr>
<tr><th id="1674">1674</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1675">1675</th><td>}</td></tr>
<tr><th id="1676">1676</th><td></td></tr>
<tr><th id="1677">1677</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64LoadStoreOpt" title='(anonymous namespace)::AArch64LoadStoreOpt' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt">AArch64LoadStoreOpt</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt13optimizeBlockERN4llvm17MachineBasicBlockEb" title='(anonymous namespace)::AArch64LoadStoreOpt::optimizeBlock' data-type='bool (anonymous namespace)::AArch64LoadStoreOpt::optimizeBlock(llvm::MachineBasicBlock &amp; MBB, bool EnableNarrowZeroStOpt)' data-ref="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt13optimizeBlockERN4llvm17MachineBasicBlockEb">optimizeBlock</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="252MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="252MBB">MBB</dfn>,</td></tr>
<tr><th id="1678">1678</th><td>                                        <em>bool</em> <dfn class="local col3 decl" id="253EnableNarrowZeroStOpt" title='EnableNarrowZeroStOpt' data-type='bool' data-ref="253EnableNarrowZeroStOpt">EnableNarrowZeroStOpt</dfn>) {</td></tr>
<tr><th id="1679">1679</th><td>  <em>bool</em> <dfn class="local col4 decl" id="254Modified" title='Modified' data-type='bool' data-ref="254Modified">Modified</dfn> = <b>false</b>;</td></tr>
<tr><th id="1680">1680</th><td>  <i>// Four tranformations to do here:</i></td></tr>
<tr><th id="1681">1681</th><td><i>  // 1) Find loads that directly read from stores and promote them by</i></td></tr>
<tr><th id="1682">1682</th><td><i>  //    replacing with mov instructions. If the store is wider than the load,</i></td></tr>
<tr><th id="1683">1683</th><td><i>  //    the load will be replaced with a bitfield extract.</i></td></tr>
<tr><th id="1684">1684</th><td><i>  //      e.g.,</i></td></tr>
<tr><th id="1685">1685</th><td><i>  //        str w1, [x0, #4]</i></td></tr>
<tr><th id="1686">1686</th><td><i>  //        ldrh w2, [x0, #6]</i></td></tr>
<tr><th id="1687">1687</th><td><i>  //        ; becomes</i></td></tr>
<tr><th id="1688">1688</th><td><i>  //        str w1, [x0, #4]</i></td></tr>
<tr><th id="1689">1689</th><td><i>  //        lsr w2, w1, #16</i></td></tr>
<tr><th id="1690">1690</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col5 decl" id="255MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="255MBBI">MBBI</dfn> = <a class="local col2 ref" href="#252MBB" title='MBB' data-ref="252MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>(), <dfn class="local col6 decl" id="256E" title='E' data-type='MachineBasicBlock::iterator' data-ref="256E">E</dfn> = <a class="local col2 ref" href="#252MBB" title='MBB' data-ref="252MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="1691">1691</th><td>       <a class="local col5 ref" href="#255MBBI" title='MBBI' data-ref="255MBBI">MBBI</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col6 ref" href="#256E" title='E' data-ref="256E">E</a>;) {</td></tr>
<tr><th id="1692">1692</th><td>    <b>if</b> (<a class="tu ref" href="#_ZL25isPromotableLoadFromStoreRN4llvm12MachineInstrE" title='isPromotableLoadFromStore' data-use='c' data-ref="_ZL25isPromotableLoadFromStoreRN4llvm12MachineInstrE">isPromotableLoadFromStore</a>(<span class='refarg'><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col5 ref" href="#255MBBI" title='MBBI' data-ref="255MBBI">MBBI</a></span>) &amp;&amp; <a class="tu member" href="#_ZN12_GLOBAL__N_119AArch64LoadStoreOpt25tryToPromoteLoadFromStoreERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" title='(anonymous namespace)::AArch64LoadStoreOpt::tryToPromoteLoadFromStore' data-use='c' data-ref="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt25tryToPromoteLoadFromStoreERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">tryToPromoteLoadFromStore</a>(<span class='refarg'><a class="local col5 ref" href="#255MBBI" title='MBBI' data-ref="255MBBI">MBBI</a></span>))</td></tr>
<tr><th id="1693">1693</th><td>      <a class="local col4 ref" href="#254Modified" title='Modified' data-ref="254Modified">Modified</a> = <b>true</b>;</td></tr>
<tr><th id="1694">1694</th><td>    <b>else</b></td></tr>
<tr><th id="1695">1695</th><td>      <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col5 ref" href="#255MBBI" title='MBBI' data-ref="255MBBI">MBBI</a>;</td></tr>
<tr><th id="1696">1696</th><td>  }</td></tr>
<tr><th id="1697">1697</th><td>  <i>// 2) Merge adjacent zero stores into a wider store.</i></td></tr>
<tr><th id="1698">1698</th><td><i>  //      e.g.,</i></td></tr>
<tr><th id="1699">1699</th><td><i>  //        strh wzr, [x0]</i></td></tr>
<tr><th id="1700">1700</th><td><i>  //        strh wzr, [x0, #2]</i></td></tr>
<tr><th id="1701">1701</th><td><i>  //        ; becomes</i></td></tr>
<tr><th id="1702">1702</th><td><i>  //        str wzr, [x0]</i></td></tr>
<tr><th id="1703">1703</th><td><i>  //      e.g.,</i></td></tr>
<tr><th id="1704">1704</th><td><i>  //        str wzr, [x0]</i></td></tr>
<tr><th id="1705">1705</th><td><i>  //        str wzr, [x0, #4]</i></td></tr>
<tr><th id="1706">1706</th><td><i>  //        ; becomes</i></td></tr>
<tr><th id="1707">1707</th><td><i>  //        str xzr, [x0]</i></td></tr>
<tr><th id="1708">1708</th><td>  <b>if</b> (<a class="local col3 ref" href="#253EnableNarrowZeroStOpt" title='EnableNarrowZeroStOpt' data-ref="253EnableNarrowZeroStOpt">EnableNarrowZeroStOpt</a>)</td></tr>
<tr><th id="1709">1709</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col7 decl" id="257MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="257MBBI">MBBI</dfn> = <a class="local col2 ref" href="#252MBB" title='MBB' data-ref="252MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>(), <dfn class="local col8 decl" id="258E" title='E' data-type='MachineBasicBlock::iterator' data-ref="258E">E</dfn> = <a class="local col2 ref" href="#252MBB" title='MBB' data-ref="252MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="1710">1710</th><td>         <a class="local col7 ref" href="#257MBBI" title='MBBI' data-ref="257MBBI">MBBI</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col8 ref" href="#258E" title='E' data-ref="258E">E</a>;) {</td></tr>
<tr><th id="1711">1711</th><td>      <b>if</b> (<a class="tu ref" href="#_ZL25isPromotableZeroStoreInstRN4llvm12MachineInstrE" title='isPromotableZeroStoreInst' data-use='c' data-ref="_ZL25isPromotableZeroStoreInstRN4llvm12MachineInstrE">isPromotableZeroStoreInst</a>(<span class='refarg'><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col7 ref" href="#257MBBI" title='MBBI' data-ref="257MBBI">MBBI</a></span>) &amp;&amp; <a class="tu member" href="#_ZN12_GLOBAL__N_119AArch64LoadStoreOpt20tryToMergeZeroStInstERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" title='(anonymous namespace)::AArch64LoadStoreOpt::tryToMergeZeroStInst' data-use='c' data-ref="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt20tryToMergeZeroStInstERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">tryToMergeZeroStInst</a>(<span class='refarg'><a class="local col7 ref" href="#257MBBI" title='MBBI' data-ref="257MBBI">MBBI</a></span>))</td></tr>
<tr><th id="1712">1712</th><td>        <a class="local col4 ref" href="#254Modified" title='Modified' data-ref="254Modified">Modified</a> = <b>true</b>;</td></tr>
<tr><th id="1713">1713</th><td>      <b>else</b></td></tr>
<tr><th id="1714">1714</th><td>        <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col7 ref" href="#257MBBI" title='MBBI' data-ref="257MBBI">MBBI</a>;</td></tr>
<tr><th id="1715">1715</th><td>    }</td></tr>
<tr><th id="1716">1716</th><td>  <i>// 3) Find loads and stores that can be merged into a single load or store</i></td></tr>
<tr><th id="1717">1717</th><td><i>  //    pair instruction.</i></td></tr>
<tr><th id="1718">1718</th><td><i>  //      e.g.,</i></td></tr>
<tr><th id="1719">1719</th><td><i>  //        ldr x0, [x2]</i></td></tr>
<tr><th id="1720">1720</th><td><i>  //        ldr x1, [x2, #8]</i></td></tr>
<tr><th id="1721">1721</th><td><i>  //        ; becomes</i></td></tr>
<tr><th id="1722">1722</th><td><i>  //        ldp x0, x1, [x2]</i></td></tr>
<tr><th id="1723">1723</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col9 decl" id="259MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="259MBBI">MBBI</dfn> = <a class="local col2 ref" href="#252MBB" title='MBB' data-ref="252MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>(), <dfn class="local col0 decl" id="260E" title='E' data-type='MachineBasicBlock::iterator' data-ref="260E">E</dfn> = <a class="local col2 ref" href="#252MBB" title='MBB' data-ref="252MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="1724">1724</th><td>       <a class="local col9 ref" href="#259MBBI" title='MBBI' data-ref="259MBBI">MBBI</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col0 ref" href="#260E" title='E' data-ref="260E">E</a>;) {</td></tr>
<tr><th id="1725">1725</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::AArch64LoadStoreOpt::TII" title='(anonymous namespace)::AArch64LoadStoreOpt::TII' data-use='r' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::TII">TII</a>-&gt;<a class="ref" href="AArch64InstrInfo.h.html#_ZN4llvm16AArch64InstrInfo18isPairableLdStInstERKNS_12MachineInstrE" title='llvm::AArch64InstrInfo::isPairableLdStInst' data-ref="_ZN4llvm16AArch64InstrInfo18isPairableLdStInstERKNS_12MachineInstrE">isPairableLdStInst</a>(<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col9 ref" href="#259MBBI" title='MBBI' data-ref="259MBBI">MBBI</a>) &amp;&amp; <a class="tu member" href="#_ZN12_GLOBAL__N_119AArch64LoadStoreOpt17tryToPairLdStInstERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" title='(anonymous namespace)::AArch64LoadStoreOpt::tryToPairLdStInst' data-use='c' data-ref="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt17tryToPairLdStInstERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">tryToPairLdStInst</a>(<span class='refarg'><a class="local col9 ref" href="#259MBBI" title='MBBI' data-ref="259MBBI">MBBI</a></span>))</td></tr>
<tr><th id="1726">1726</th><td>      <a class="local col4 ref" href="#254Modified" title='Modified' data-ref="254Modified">Modified</a> = <b>true</b>;</td></tr>
<tr><th id="1727">1727</th><td>    <b>else</b></td></tr>
<tr><th id="1728">1728</th><td>      <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col9 ref" href="#259MBBI" title='MBBI' data-ref="259MBBI">MBBI</a>;</td></tr>
<tr><th id="1729">1729</th><td>  }</td></tr>
<tr><th id="1730">1730</th><td>  <i>// 4) Find base register updates that can be merged into the load or store</i></td></tr>
<tr><th id="1731">1731</th><td><i>  //    as a base-reg writeback.</i></td></tr>
<tr><th id="1732">1732</th><td><i>  //      e.g.,</i></td></tr>
<tr><th id="1733">1733</th><td><i>  //        ldr x0, [x2]</i></td></tr>
<tr><th id="1734">1734</th><td><i>  //        add x2, x2, #4</i></td></tr>
<tr><th id="1735">1735</th><td><i>  //        ; becomes</i></td></tr>
<tr><th id="1736">1736</th><td><i>  //        ldr x0, [x2], #4</i></td></tr>
<tr><th id="1737">1737</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col1 decl" id="261MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="261MBBI">MBBI</dfn> = <a class="local col2 ref" href="#252MBB" title='MBB' data-ref="252MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>(), <dfn class="local col2 decl" id="262E" title='E' data-type='MachineBasicBlock::iterator' data-ref="262E">E</dfn> = <a class="local col2 ref" href="#252MBB" title='MBB' data-ref="252MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="1738">1738</th><td>       <a class="local col1 ref" href="#261MBBI" title='MBBI' data-ref="261MBBI">MBBI</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col2 ref" href="#262E" title='E' data-ref="262E">E</a>;) {</td></tr>
<tr><th id="1739">1739</th><td>    <b>if</b> (<a class="tu ref" href="#_ZL21isMergeableLdStUpdateRN4llvm12MachineInstrE" title='isMergeableLdStUpdate' data-use='c' data-ref="_ZL21isMergeableLdStUpdateRN4llvm12MachineInstrE">isMergeableLdStUpdate</a>(<span class='refarg'><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col1 ref" href="#261MBBI" title='MBBI' data-ref="261MBBI">MBBI</a></span>) &amp;&amp; <a class="tu member" href="#_ZN12_GLOBAL__N_119AArch64LoadStoreOpt20tryToMergeLdStUpdateERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" title='(anonymous namespace)::AArch64LoadStoreOpt::tryToMergeLdStUpdate' data-use='c' data-ref="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt20tryToMergeLdStUpdateERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">tryToMergeLdStUpdate</a>(<span class='refarg'><a class="local col1 ref" href="#261MBBI" title='MBBI' data-ref="261MBBI">MBBI</a></span>))</td></tr>
<tr><th id="1740">1740</th><td>      <a class="local col4 ref" href="#254Modified" title='Modified' data-ref="254Modified">Modified</a> = <b>true</b>;</td></tr>
<tr><th id="1741">1741</th><td>    <b>else</b></td></tr>
<tr><th id="1742">1742</th><td>      <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col1 ref" href="#261MBBI" title='MBBI' data-ref="261MBBI">MBBI</a>;</td></tr>
<tr><th id="1743">1743</th><td>  }</td></tr>
<tr><th id="1744">1744</th><td></td></tr>
<tr><th id="1745">1745</th><td>  <b>return</b> <a class="local col4 ref" href="#254Modified" title='Modified' data-ref="254Modified">Modified</a>;</td></tr>
<tr><th id="1746">1746</th><td>}</td></tr>
<tr><th id="1747">1747</th><td></td></tr>
<tr><th id="1748">1748</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64LoadStoreOpt" title='(anonymous namespace)::AArch64LoadStoreOpt' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt">AArch64LoadStoreOpt</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::AArch64LoadStoreOpt::runOnMachineFunction' data-type='bool (anonymous namespace)::AArch64LoadStoreOpt::runOnMachineFunction(llvm::MachineFunction &amp; Fn)' data-ref="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="263Fn" title='Fn' data-type='llvm::MachineFunction &amp;' data-ref="263Fn">Fn</dfn>) {</td></tr>
<tr><th id="1749">1749</th><td>  <b>if</b> (<a class="member" href="../../../include/llvm/Pass.h.html#_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE" title='llvm::FunctionPass::skipFunction' data-ref="_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE">skipFunction</a>(<a class="local col3 ref" href="#263Fn" title='Fn' data-ref="263Fn">Fn</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>()))</td></tr>
<tr><th id="1750">1750</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1751">1751</th><td></td></tr>
<tr><th id="1752">1752</th><td>  <a class="tu member" href="#(anonymousnamespace)::AArch64LoadStoreOpt::Subtarget" title='(anonymous namespace)::AArch64LoadStoreOpt::Subtarget' data-use='w' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::Subtarget">Subtarget</a> = &amp;<span class='error' title="no viable conversion from &apos;const llvm::TargetSubtargetInfo&apos; to &apos;const llvm::AArch64Subtarget&apos;"><b>static_cast</b></span>&lt;<em>const</em> <a class="type" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget" title='llvm::AArch64Subtarget' data-ref="llvm::AArch64Subtarget">AArch64Subtarget</a> &amp;&gt;(<a class="local col3 ref" href="#263Fn" title='Fn' data-ref="263Fn">Fn</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>());</td></tr>
<tr><th id="1753">1753</th><td>  <a class="tu member" href="#(anonymousnamespace)::AArch64LoadStoreOpt::TII" title='(anonymous namespace)::AArch64LoadStoreOpt::TII' data-use='w' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::TII">TII</a> = <b>static_cast</b>&lt;<em>const</em> <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo">AArch64InstrInfo</a> *&gt;(<a class="tu member" href="#(anonymousnamespace)::AArch64LoadStoreOpt::Subtarget" title='(anonymous namespace)::AArch64LoadStoreOpt::Subtarget' data-use='r' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::Subtarget">Subtarget</a>-&gt;<a class="ref" href="AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget12getInstrInfoEv" title='llvm::AArch64Subtarget::getInstrInfo' data-ref="_ZNK4llvm16AArch64Subtarget12getInstrInfoEv">getInstrInfo</a>());</td></tr>
<tr><th id="1754">1754</th><td>  TRI <span class='error' title="assigning to &apos;const llvm::TargetRegisterInfo *&apos; from incompatible type &apos;const llvm::AArch64RegisterInfo *&apos;">=</span> Subtarget-&gt;getRegisterInfo();</td></tr>
<tr><th id="1755">1755</th><td>  <a class="tu member" href="#(anonymousnamespace)::AArch64LoadStoreOpt::AA" title='(anonymous namespace)::AArch64LoadStoreOpt::AA' data-use='w' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::AA">AA</a> = &amp;<a class="member" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass11getAnalysisEv" title='llvm::Pass::getAnalysis' data-ref="_ZNK4llvm4Pass11getAnalysisEv">getAnalysis</a>&lt;<a class="type" href="../../../include/llvm/Analysis/AliasAnalysis.h.html#llvm::AAResultsWrapperPass" title='llvm::AAResultsWrapperPass' data-ref="llvm::AAResultsWrapperPass">AAResultsWrapperPass</a>&gt;().<a class="ref" href="../../../include/llvm/Analysis/AliasAnalysis.h.html#_ZN4llvm20AAResultsWrapperPass12getAAResultsEv" title='llvm::AAResultsWrapperPass::getAAResults' data-ref="_ZN4llvm20AAResultsWrapperPass12getAAResultsEv">getAAResults</a>();</td></tr>
<tr><th id="1756">1756</th><td></td></tr>
<tr><th id="1757">1757</th><td>  <i>// Resize the modified and used register unit trackers.  We do this once</i></td></tr>
<tr><th id="1758">1758</th><td><i>  // per function and then clear the register units each time we optimize a load</i></td></tr>
<tr><th id="1759">1759</th><td><i>  // or store.</i></td></tr>
<tr><th id="1760">1760</th><td>  <a class="tu member" href="#(anonymousnamespace)::AArch64LoadStoreOpt::ModifiedRegUnits" title='(anonymous namespace)::AArch64LoadStoreOpt::ModifiedRegUnits' data-use='m' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::ModifiedRegUnits">ModifiedRegUnits</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZN4llvm12LiveRegUnits4initERKNS_18TargetRegisterInfoE" title='llvm::LiveRegUnits::init' data-ref="_ZN4llvm12LiveRegUnits4initERKNS_18TargetRegisterInfoE">init</a>(*<a class="tu member" href="#(anonymousnamespace)::AArch64LoadStoreOpt::TRI" title='(anonymous namespace)::AArch64LoadStoreOpt::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::TRI">TRI</a>);</td></tr>
<tr><th id="1761">1761</th><td>  <a class="tu member" href="#(anonymousnamespace)::AArch64LoadStoreOpt::UsedRegUnits" title='(anonymous namespace)::AArch64LoadStoreOpt::UsedRegUnits' data-use='m' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::UsedRegUnits">UsedRegUnits</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZN4llvm12LiveRegUnits4initERKNS_18TargetRegisterInfoE" title='llvm::LiveRegUnits::init' data-ref="_ZN4llvm12LiveRegUnits4initERKNS_18TargetRegisterInfoE">init</a>(*<a class="tu member" href="#(anonymousnamespace)::AArch64LoadStoreOpt::TRI" title='(anonymous namespace)::AArch64LoadStoreOpt::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::TRI">TRI</a>);</td></tr>
<tr><th id="1762">1762</th><td></td></tr>
<tr><th id="1763">1763</th><td>  <em>bool</em> <dfn class="local col4 decl" id="264Modified" title='Modified' data-type='bool' data-ref="264Modified">Modified</dfn> = <b>false</b>;</td></tr>
<tr><th id="1764">1764</th><td>  <em>bool</em> <dfn class="local col5 decl" id="265enableNarrowZeroStOpt" title='enableNarrowZeroStOpt' data-type='bool' data-ref="265enableNarrowZeroStOpt">enableNarrowZeroStOpt</dfn> = !<a class="tu member" href="#(anonymousnamespace)::AArch64LoadStoreOpt::Subtarget" title='(anonymous namespace)::AArch64LoadStoreOpt::Subtarget' data-use='r' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::Subtarget">Subtarget</a>-&gt;<a class="ref" href="AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget19requiresStrictAlignEv" title='llvm::AArch64Subtarget::requiresStrictAlign' data-ref="_ZNK4llvm16AArch64Subtarget19requiresStrictAlignEv">requiresStrictAlign</a>();</td></tr>
<tr><th id="1765">1765</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col6 decl" id="266MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="266MBB">MBB</dfn> : <a class="local col3 ref" href="#263Fn" title='Fn' data-ref="263Fn">Fn</a>)</td></tr>
<tr><th id="1766">1766</th><td>    <a class="local col4 ref" href="#264Modified" title='Modified' data-ref="264Modified">Modified</a> |= <a class="tu member" href="#_ZN12_GLOBAL__N_119AArch64LoadStoreOpt13optimizeBlockERN4llvm17MachineBasicBlockEb" title='(anonymous namespace)::AArch64LoadStoreOpt::optimizeBlock' data-use='c' data-ref="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt13optimizeBlockERN4llvm17MachineBasicBlockEb">optimizeBlock</a>(<span class='refarg'><a class="local col6 ref" href="#266MBB" title='MBB' data-ref="266MBB">MBB</a></span>, <a class="local col5 ref" href="#265enableNarrowZeroStOpt" title='enableNarrowZeroStOpt' data-ref="265enableNarrowZeroStOpt">enableNarrowZeroStOpt</a>);</td></tr>
<tr><th id="1767">1767</th><td></td></tr>
<tr><th id="1768">1768</th><td>  <b>return</b> <a class="local col4 ref" href="#264Modified" title='Modified' data-ref="264Modified">Modified</a>;</td></tr>
<tr><th id="1769">1769</th><td>}</td></tr>
<tr><th id="1770">1770</th><td></td></tr>
<tr><th id="1771">1771</th><td><i>// FIXME: Do we need/want a pre-alloc pass like ARM has to try to keep loads and</i></td></tr>
<tr><th id="1772">1772</th><td><i>// stores near one another?  Note: The pre-RA instruction scheduler already has</i></td></tr>
<tr><th id="1773">1773</th><td><i>// hooks to try and schedule pairable loads/stores together to improve pairing</i></td></tr>
<tr><th id="1774">1774</th><td><i>// opportunities.  Thus, pre-RA pairing pass may not be worth the effort.</i></td></tr>
<tr><th id="1775">1775</th><td><i></i></td></tr>
<tr><th id="1776">1776</th><td><i>// FIXME: When pairing store instructions it's very possible for this pass to</i></td></tr>
<tr><th id="1777">1777</th><td><i>// hoist a store with a KILL marker above another use (without a KILL marker).</i></td></tr>
<tr><th id="1778">1778</th><td><i>// The resulting IR is invalid, but nothing uses the KILL markers after this</i></td></tr>
<tr><th id="1779">1779</th><td><i>// pass, so it's never caused a problem in practice.</i></td></tr>
<tr><th id="1780">1780</th><td><i></i></td></tr>
<tr><th id="1781">1781</th><td><i>/// createAArch64LoadStoreOptimizationPass - returns an instance of the</i></td></tr>
<tr><th id="1782">1782</th><td><i>/// load / store optimization pass.</i></td></tr>
<tr><th id="1783">1783</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass">FunctionPass</a> *<span class="namespace">llvm::</span><dfn class="decl def" id="_ZN4llvm38createAArch64LoadStoreOptimizationPassEv" title='llvm::createAArch64LoadStoreOptimizationPass' data-ref="_ZN4llvm38createAArch64LoadStoreOptimizationPassEv">createAArch64LoadStoreOptimizationPass</dfn>() {</td></tr>
<tr><th id="1784">1784</th><td>  <b>return</b> <b>new</b> <a class="tu type" href="#(anonymousnamespace)::AArch64LoadStoreOpt" title='(anonymous namespace)::AArch64LoadStoreOpt' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt">AArch64LoadStoreOpt</a><a class="tu ref" href="#_ZN12_GLOBAL__N_119AArch64LoadStoreOptC1Ev" title='(anonymous namespace)::AArch64LoadStoreOpt::AArch64LoadStoreOpt' data-use='c' data-ref="_ZN12_GLOBAL__N_119AArch64LoadStoreOptC1Ev">(</a>);</td></tr>
<tr><th id="1785">1785</th><td>}</td></tr>
<tr><th id="1786">1786</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
