package verilog

import (
	"path/filepath"
	"reflect"
	"regexp"
	"sort"
	"strings"
	"testing"

	"github.com/toby-bro/pfuzz/pkg/utils"
)

func TestParseInterface(t *testing.T) {
	testCases := []struct {
		name              string
		interfaceContent  string
		expectedInterface *Interface
		expectedOK        bool
	}{
		{
			name: "Complex interface with parameters and ports",
			interfaceContent: `interface fifo_if #(
  parameter int DEPTH = 16,
  parameter int WIDTH = 32
) (
  input logic clk,
  input logic rst_n
);
  logic [WIDTH-1:0] data;
  logic [$clog2(DEPTH)-1:0] count;
  logic full;
  logic empty;
  logic push;
  logic pop;
  
  modport producer (
    output data,
    output push,
    input full,
    input count
  );
  
  modport consumer (
    input data,
    output pop,
    input empty,
    input count
  );
  
  modport monitor (
    input data,
    input push,
    input pop,
    input full,
    input empty,
    input count
  );
endinterface`,
			expectedInterface: &Interface{
				Name: "fifo_if",
				Ports: []*InterfacePort{
					{Name: "clk", Direction: INPUT, Type: LOGIC, Width: 0, IsSigned: false},
					{Name: "rst_n", Direction: INPUT, Type: LOGIC, Width: 0, IsSigned: false},
				},
				Parameters: []*Parameter{
					{Name: "DEPTH", Type: INT, DefaultValue: "16"},
					{Name: "WIDTH", Type: INT, DefaultValue: "32"},
				},
				ModPorts: []*ModPort{
					{
						Name: "producer",
						Signals: []*ModPortSignal{
							{Name: "data", Direction: OUTPUT},
							{Name: "push", Direction: OUTPUT},
							{Name: "full", Direction: INPUT},
							{Name: "count", Direction: INPUT},
						},
					},
					{
						Name: "consumer",
						Signals: []*ModPortSignal{
							{Name: "data", Direction: INPUT},
							{Name: "pop", Direction: OUTPUT},
							{Name: "empty", Direction: INPUT},
							{Name: "count", Direction: INPUT},
						},
					},
					{
						Name: "monitor",
						Signals: []*ModPortSignal{
							{Name: "data", Direction: INPUT},
							{Name: "push", Direction: INPUT},
							{Name: "pop", Direction: INPUT},
							{Name: "full", Direction: INPUT},
							{Name: "empty", Direction: INPUT},
							{Name: "count", Direction: INPUT},
						},
					},
				},
				Variables: []*Variable{
					{Name: "data", Type: LOGIC, Width: 32}, // WIDTH parameter resolved
					{Name: "count", Type: LOGIC, Width: 4}, // $clog2(DEPTH) resolved
					{Name: "full", Type: LOGIC, Width: 0},
					{Name: "empty", Type: LOGIC, Width: 0},
					{Name: "push", Type: LOGIC, Width: 0},
					{Name: "pop", Type: LOGIC, Width: 0},
				},
				Body:        "  logic [WIDTH-1:0] data;\n  logic [$clog2(DEPTH)-1:0] count;\n  logic full;\n  logic empty;\n  logic push;\n  logic pop;\n  \n  modport producer (\n    output data,\n    output push,\n    input full,\n    input count\n  );\n  \n  modport consumer (\n    input data,\n    output pop,\n    input empty,\n    input count\n  );\n  \n  modport monitor (\n    input data,\n    input push,\n    input pop,\n    input full,\n    input empty,\n    input count\n  );",
				IsVirtual:   false,
				ExtendsFrom: "",
			},
			expectedOK: true,
		},
		{
			name: "Empty interface",
			interfaceContent: `interface empty_if;
endinterface`,
			expectedInterface: &Interface{
				Name:        "empty_if",
				Ports:       []*InterfacePort{},
				Parameters:  []*Parameter{},
				ModPorts:    []*ModPort{},
				Variables:   []*Variable{},
				Body:        "",
				IsVirtual:   false,
				ExtendsFrom: "",
			},
			expectedOK: true,
		},
		{
			name: "Interface extending another interface",
			interfaceContent: `interface advanced_bus_if extends basic_bus_if;
  logic error;
  logic interrupt;
  
  modport advanced_master (
    output error,
    output interrupt
  );
endinterface`,
			expectedInterface: &Interface{
				Name:       "advanced_bus_if",
				Ports:      []*InterfacePort{},
				Parameters: []*Parameter{},
				ModPorts: []*ModPort{
					{
						Name: "advanced_master",
						Signals: []*ModPortSignal{
							{Name: "error", Direction: OUTPUT},
							{Name: "interrupt", Direction: OUTPUT},
						},
					},
				},
				Variables: []*Variable{
					{Name: "error", Type: LOGIC, Width: 0},
					{Name: "interrupt", Type: LOGIC, Width: 0},
				},
				Body:        "  logic error;\n  logic interrupt;\n  \n  modport advanced_master (\n    output error,\n    output interrupt\n  );",
				IsVirtual:   false,
				ExtendsFrom: "basic_bus_if",
			},
			expectedOK: true,
		},
		{
			name: "Interface with input or output ports",
			interfaceContent: `interface mem_if (
  input logic clk,
  input logic rst_n
);
  logic [31:0] addr;
  logic [31:0] data;
  logic we;
  logic re;
endinterface`,
			expectedInterface: &Interface{
				Name: "mem_if",
				Ports: []*InterfacePort{
					{Name: "clk", Direction: INPUT, Type: LOGIC, Width: 0, IsSigned: false},
					{Name: "rst_n", Direction: INPUT, Type: LOGIC, Width: 0, IsSigned: false},
				},
				Parameters: []*Parameter{},
				ModPorts:   []*ModPort{},
				Variables: []*Variable{
					{Name: "addr", Type: LOGIC, Width: 32},
					{Name: "data", Type: LOGIC, Width: 32},
					{Name: "we", Type: LOGIC, Width: 0},
					{Name: "re", Type: LOGIC, Width: 0},
				},
				Body:        "  logic [31:0] addr;\n  logic [31:0] data;\n  logic we;\n  logic re;",
				IsVirtual:   false,
				ExtendsFrom: "",
			},
			expectedOK: true,
		},
		{
			name: "Interface with modports",
			interfaceContent: `interface cpu_bus_if;
  logic [31:0] addr;
  logic [31:0] data;
  logic we;
  logic re;
  logic ready;
  
  modport master (
    output addr,
    output we,
    output re,
    inout data
  );
  
  modport slave (
    input addr,
    input we,
    input re,
    inout data,
	output ready
  );
  
  modport monitor (
    input addr,
    input data,
    input we,
    input re
  );
endinterface`,
			expectedInterface: &Interface{
				Name:       "cpu_bus_if",
				Ports:      []*InterfacePort{},
				Parameters: []*Parameter{},
				ModPorts: []*ModPort{
					{
						Name: "master",
						Signals: []*ModPortSignal{
							{Name: "addr", Direction: OUTPUT},
							{Name: "data", Direction: INOUT},
							{Name: "we", Direction: OUTPUT},
							{Name: "re", Direction: OUTPUT},
						},
					},
					{
						Name: "slave",
						Signals: []*ModPortSignal{
							{Name: "addr", Direction: INPUT},
							{Name: "data", Direction: INOUT},
							{Name: "we", Direction: INPUT},
							{Name: "re", Direction: INPUT},
							{Name: "ready", Direction: OUTPUT},
						},
					},
					{
						Name: "monitor",
						Signals: []*ModPortSignal{
							{Name: "addr", Direction: INPUT},
							{Name: "data", Direction: INPUT},
							{Name: "we", Direction: INPUT},
							{Name: "re", Direction: INPUT},
						},
					},
				},
				Variables: []*Variable{
					{Name: "addr", Type: LOGIC, Width: 32},
					{Name: "data", Type: LOGIC, Width: 32},
					{Name: "we", Type: LOGIC, Width: 0},
					{Name: "re", Type: LOGIC, Width: 0},
					{Name: "ready", Type: LOGIC, Width: 0},
				},
				Body: `  logic [31:0] addr;
  logic [31:0] data;
  logic we;
  logic re;
  logic ready;
  
  modport master (
    output addr,
    output we,
    output re,
    inout data
  );
  
  modport slave (
    input addr,
    input we,
    input re,
    inout data,
	output ready
  );
  
  modport monitor (
    input addr,
    input data,
    input we,
    input re
  );`,
				IsVirtual:   false,
				ExtendsFrom: "",
			},
			expectedOK: true,
		},
		{
			name: "Interface with parameters",
			interfaceContent: `interface bus_if #(
  parameter int WIDTH = 8,
  parameter logic SIGNED = 1'b0
);
  logic [WIDTH-1:0] data;
  logic valid;
endinterface`,
			expectedInterface: &Interface{
				Name:  "bus_if",
				Ports: []*InterfacePort{},
				Parameters: []*Parameter{
					{Name: "WIDTH", Type: INT, DefaultValue: "8"},
					{Name: "SIGNED", Type: LOGIC, DefaultValue: "1'b0"},
				},
				ModPorts: []*ModPort{},
				Variables: []*Variable{
					{Name: "data", Type: LOGIC, Width: 8}, // WIDTH parameter resolved
					{Name: "valid", Type: LOGIC, Width: 0},
				},
				Body:        "  logic [WIDTH-1:0] data;\n  logic valid;",
				IsVirtual:   false,
				ExtendsFrom: "",
			},
			expectedOK: true,
		},
		{
			name: "Interface with mixed signal types",
			interfaceContent: `interface mixed_if;
  logic [7:0] byte_data;
  bit [15:0] word_data;
  int counter;
  wire clk_wire;
  reg [3:0] nibble_reg;
  
  modport producer (
    output byte_data,
    output word_data,
    output counter,
    input clk_wire
  );
endinterface`,
			expectedInterface: &Interface{
				Name:       "mixed_if",
				Ports:      []*InterfacePort{},
				Parameters: []*Parameter{},
				ModPorts: []*ModPort{
					{
						Name: "producer",
						Signals: []*ModPortSignal{
							{Name: "byte_data", Direction: OUTPUT},
							{Name: "word_data", Direction: OUTPUT},
							{Name: "counter", Direction: OUTPUT},
							{Name: "clk_wire", Direction: INPUT},
						},
					},
				},
				Variables: []*Variable{
					{Name: "byte_data", Type: LOGIC, Width: 8},
					{Name: "word_data", Type: BIT, Width: 16},
					{Name: "counter", Type: INT, Width: 0},
					{Name: "clk_wire", Type: WIRE, Width: 0},
					{Name: "nibble_reg", Type: REG, Width: 4},
				},
				Body:        "  logic [7:0] byte_data;\n  bit [15:0] word_data;\n  int counter;\n  wire clk_wire;\n  reg [3:0] nibble_reg;\n  \n  modport producer (\n    output byte_data,\n    output word_data,\n    output counter,\n    input clk_wire\n  );",
				IsVirtual:   false,
				ExtendsFrom: "",
			},
			expectedOK: true,
		},
		{
			name: "Malformed interface - missing endinterface",
			interfaceContent: `interface bad_if;
  logic data;`,
			expectedInterface: nil,
			expectedOK:        false,
		},
		{
			name: "Malformed interface - missing name",
			interfaceContent: `interface;
  logic data;
endinterface`,
			expectedInterface: nil,
			expectedOK:        false,
		},
		{
			name: "Simple interface",
			interfaceContent: `interface simple_if;
  logic data;
  logic valid;
endinterface`,
			expectedInterface: &Interface{
				Name:       "simple_if",
				Ports:      []*InterfacePort{},
				Parameters: []*Parameter{},
				ModPorts:   []*ModPort{},
				Variables: []*Variable{
					{Name: "data", Type: LOGIC, Width: 0},
					{Name: "valid", Type: LOGIC, Width: 0},
				},
				Body:        "  logic data;\n  logic valid;",
				IsVirtual:   false,
				ExtendsFrom: "",
			},
			expectedOK: true,
		},
		{
			name: "Interface with no external ports but with internal signals and modports",
			interfaceContent: `interface control_if;
  logic [7:0] data;
  logic ready;
  logic valid;
  modport FullAccess (input data, output ready, output valid);
  modport AccessIn (output data, output valid, input ready);
  modport AccessOut (input data, input valid, output ready);
endinterface`,
			expectedInterface: &Interface{
				Name:       "control_if",
				Ports:      []*InterfacePort{}, // No external ports
				Parameters: []*Parameter{},
				ModPorts: []*ModPort{
					{
						Name: "FullAccess",
						Signals: []*ModPortSignal{
							{Name: "data", Direction: INPUT},
							{Name: "ready", Direction: OUTPUT},
							{Name: "valid", Direction: OUTPUT},
						},
					},
					{
						Name: "AccessIn",
						Signals: []*ModPortSignal{
							{Name: "data", Direction: OUTPUT},
							{Name: "ready", Direction: INPUT},
							{Name: "valid", Direction: OUTPUT},
						},
					},
					{
						Name: "AccessOut",
						Signals: []*ModPortSignal{
							{Name: "data", Direction: INPUT},
							{Name: "ready", Direction: OUTPUT},
							{Name: "valid", Direction: INPUT},
						},
					},
				},
				Variables: []*Variable{
					{Name: "data", Type: LOGIC, Width: 8},
					{Name: "ready", Type: LOGIC, Width: 0},
					{Name: "valid", Type: LOGIC, Width: 0},
				},
				Body:        "  logic [7:0] data;\n  logic ready;\n  logic valid;\n  modport FullAccess (input data, output ready, output valid);\n  modport AccessIn (output data, output valid, input ready);\n  modport AccessOut (input data, input valid, output ready);",
				IsVirtual:   false,
				ExtendsFrom: "",
			},
			expectedOK: true,
		},
		{
			name: "Virtual interface",
			interfaceContent: `virtual interface axi_if;
  // Virtual interface body would be empty or minimal
endinterface`,
			expectedInterface: &Interface{
				Name:        "axi_if",
				Ports:       []*InterfacePort{},
				Parameters:  []*Parameter{},
				ModPorts:    []*ModPort{},
				Variables:   []*Variable{},
				Body:        "  // Virtual interface body would be empty or minimal",
				IsVirtual:   true,
				ExtendsFrom: "",
			},
			expectedOK: true,
		},
		{
			name: "simple interface",
			interfaceContent: `interface simple_if (input logic clk);
    logic data;
    logic ready;
    modport master (output data, input ready);
    modport slave (input data, output ready);
endinterface`,
			expectedInterface: &Interface{
				Name: "simple_if",
				Ports: []*InterfacePort{
					{Name: "clk", Direction: INPUT, Type: LOGIC, Width: 0, IsSigned: false},
				},
				Parameters: []*Parameter{},
				ModPorts: []*ModPort{
					{
						Name: "master",
						Signals: []*ModPortSignal{
							{Name: "data", Direction: OUTPUT},
							{Name: "ready", Direction: INPUT},
						},
					},
					{
						Name: "slave",
						Signals: []*ModPortSignal{
							{Name: "data", Direction: INPUT},
							{Name: "ready", Direction: OUTPUT},
						},
					},
				},
				Variables: []*Variable{
					{Name: "data", Type: LOGIC, Width: 0},
					{Name: "ready", Type: LOGIC, Width: 0},
				},
				Body:        "    logic data;\n    logic ready;\n    modport master (output data, input ready);\n    modport slave (input data, output ready);",
				IsVirtual:   false,
				ExtendsFrom: "",
			},
			expectedOK: true,
		},
	}

	for _, tc := range testCases {
		t.Run(tc.name, func(t *testing.T) {
			vf := NewVerilogFile("test")
			err := vf.parseInterfaces(tc.interfaceContent)

			if (err == nil && len(vf.Interfaces) != 0) != tc.expectedOK ||
				len(vf.Interfaces) == 0 && tc.expectedOK {
				t.Errorf("ParseInterfaces() error = %v, expectedOK = %v", err, tc.expectedOK)
				return
			}

			if !tc.expectedOK {
				return // Don't check interface if we expected failure
			}

			// Get the parsed interface from the VerilogFile
			if len(vf.Interfaces) == 0 {
				t.Errorf("ParseInterfaces() returned no interfaces when expected success")
				return
			}

			if len(vf.Interfaces) != 1 {
				t.Errorf("ParseInterfaces() returned %d interfaces, expected 1", len(vf.Interfaces))
				return
			}

			var parsedInterface *Interface
			for _, iface := range vf.Interfaces {
				parsedInterface = iface
				break
			}

			if parsedInterface == nil {
				t.Errorf("ParseInterfaces() returned nil interface when expected success")
				return
			}

			// Check interface name
			if parsedInterface.Name != tc.expectedInterface.Name {
				t.Errorf(
					"Interface name = %v, want %v",
					parsedInterface.Name,
					tc.expectedInterface.Name,
				)
			}

			// Check virtual flag
			if parsedInterface.IsVirtual != tc.expectedInterface.IsVirtual {
				t.Errorf(
					"Interface IsVirtual = %v, want %v",
					parsedInterface.IsVirtual,
					tc.expectedInterface.IsVirtual,
				)
			}

			// Check extends from
			if parsedInterface.ExtendsFrom != tc.expectedInterface.ExtendsFrom {
				t.Errorf(
					"Interface ExtendsFrom = %v, want %v",
					parsedInterface.ExtendsFrom,
					tc.expectedInterface.ExtendsFrom,
				)
			}
			// sort modports for consistent comparison
			sort.Slice(parsedInterface.ModPorts, func(i, j int) bool {
				return parsedInterface.ModPorts[i].Name < parsedInterface.ModPorts[j].Name
			})
			sort.Slice(tc.expectedInterface.ModPorts, func(i, j int) bool {
				return tc.expectedInterface.ModPorts[i].Name < tc.expectedInterface.ModPorts[j].Name
			})

			// sort the ports for consistent comparison
			sort.Slice(parsedInterface.Ports, func(i, j int) bool {
				return parsedInterface.Ports[i].Name < parsedInterface.Ports[j].Name
			})
			sort.Slice(tc.expectedInterface.Ports, func(i, j int) bool {
				return tc.expectedInterface.Ports[i].Name < tc.expectedInterface.Ports[j].Name
			})

			// sort modport signals for consistent comparison
			for i := range parsedInterface.ModPorts {
				sort.Slice(parsedInterface.ModPorts[i].Signals, func(a, b int) bool {
					return parsedInterface.ModPorts[i].Signals[a].Name < parsedInterface.ModPorts[i].Signals[b].Name
				})
				sort.Slice(tc.expectedInterface.ModPorts[i].Signals, func(a, b int) bool {
					return tc.expectedInterface.ModPorts[i].Signals[a].Name < tc.expectedInterface.ModPorts[i].Signals[b].Name
				})
			}

			// Check ports
			if len(parsedInterface.Ports) != len(tc.expectedInterface.Ports) {
				t.Errorf(
					"Interface ports count = %v, want %v",
					len(parsedInterface.Ports),
					len(tc.expectedInterface.Ports),
				)
			} else {
				for i, port := range parsedInterface.Ports {
					expectedPort := tc.expectedInterface.Ports[i]
					if !reflect.DeepEqual(port, expectedPort) {
						t.Errorf("Interface port[%d] = %+v, want %+v", i, port, expectedPort)
					}
				}
			}

			// Check parameters
			if len(parsedInterface.Parameters) != len(tc.expectedInterface.Parameters) {
				t.Errorf(
					"Interface parameters count = %v, want %v",
					len(parsedInterface.Parameters),
					len(tc.expectedInterface.Parameters),
				)
			} else {
				for i, param := range parsedInterface.Parameters {
					expectedParam := tc.expectedInterface.Parameters[i]
					if !reflect.DeepEqual(param, expectedParam) {
						t.Errorf("Interface parameter[%d] = %+v, want %+v", i, param, expectedParam)
					}
				}
			}

			// Check modports
			if len(parsedInterface.ModPorts) != len(tc.expectedInterface.ModPorts) {
				t.Errorf(
					"Interface modports count = %v, want %v",
					len(parsedInterface.ModPorts),
					len(tc.expectedInterface.ModPorts),
				)
			} else {
				for i, modport := range parsedInterface.ModPorts {
					expectedModport := tc.expectedInterface.ModPorts[i]
					if !reflect.DeepEqual(modport, expectedModport) {
						t.Errorf("Interface modport[%d] = \n%+v, \nwant \n%+v", i, modport, expectedModport)
					}
				}
			}

			// sort the variables for consistent comparison
			sort.Slice(parsedInterface.Variables, func(i, j int) bool {
				return parsedInterface.Variables[i].Name < parsedInterface.Variables[j].Name
			})
			sort.Slice(tc.expectedInterface.Variables, func(i, j int) bool {
				return tc.expectedInterface.Variables[i].Name < tc.expectedInterface.Variables[j].Name
			})

			// Check body (trim whitespace for comparison)
			expectedBody := strings.TrimSpace(tc.expectedInterface.Body)
			actualBody := strings.TrimSpace(parsedInterface.Body)
			if actualBody != expectedBody {
				t.Errorf("Interface body = \n%q\n, want \n%q", actualBody, expectedBody)
			}

			// Check variables
			if tc.name == "Complex interface with parameters and ports" {
				// skip this check for complex interfaces as not implemented yet
				t.Skipf("Skipping variable check for complex interface %s", tc.name)
			}
			if len(parsedInterface.Variables) != len(tc.expectedInterface.Variables) {
				t.Errorf(
					"Interface variables count = %v, want %v",
					len(parsedInterface.Variables),
					len(tc.expectedInterface.Variables),
				)
			} else {
				for i, variable := range parsedInterface.Variables {
					expectedVariable := tc.expectedInterface.Variables[i]
					if !reflect.DeepEqual(variable, expectedVariable) {
						t.Errorf("Interface variable[%d] = %+v, want %+v", i, variable, expectedVariable)
					}
				}
			}
		})
	}
}

// TestInterfacePortDeclaration tests the parsing of interface port declarations
func TestParseInterfacePortDeclaration(t *testing.T) {
	testCases := []struct {
		name         string
		line         string
		expectedPort *Port
		expectedOK   bool
	}{
		{
			name: "Simple interface port input",
			line: "simple_bus.slave in_bus;",
			expectedPort: &Port{
				Name:          "in_bus",
				Direction:     INPUT,
				Type:          INTERFACE,
				Width:         0,
				IsSigned:      false,
				InterfaceName: "simple_bus",
				ModportName:   "slave",
			},
			expectedOK: true,
		},
		{
			name: "Simple interface port output",
			line: "simple_bus.master out_bus;",
			expectedPort: &Port{
				Name:          "out_bus",
				Direction:     INPUT, // Default direction for interface ports when not specified
				Type:          INTERFACE,
				Width:         0,
				IsSigned:      false,
				InterfaceName: "simple_bus",
				ModportName:   "master",
			},
			expectedOK: true,
		},
		{
			name: "Interface port with explicit input direction",
			line: "input axi_bus.slave axi_in;",
			expectedPort: &Port{
				Name:          "axi_in",
				Direction:     INPUT,
				Type:          INTERFACE,
				Width:         0,
				IsSigned:      false,
				InterfaceName: "axi_bus",
				ModportName:   "slave",
			},
			expectedOK: true,
		},
		{
			name: "Interface port with explicit output direction",
			line: "output memory_if.master mem_out;",
			expectedPort: &Port{
				Name:          "mem_out",
				Direction:     OUTPUT,
				Type:          INTERFACE,
				Width:         0,
				IsSigned:      false,
				InterfaceName: "memory_if",
				ModportName:   "master",
			},
			expectedOK: true,
		},
		{
			name: "Interface port with array",
			line: "simple_bus.slave bus_array[4];",
			expectedPort: &Port{
				Name:          "bus_array",
				Direction:     INPUT,
				Type:          INTERFACE,
				Width:         0,
				IsSigned:      false,
				Array:         "4",
				InterfaceName: "simple_bus",
				ModportName:   "slave",
			},
			expectedOK: true,
		},
		{
			name: "Regular port (should not match interface regex)",
			line: "input logic clk;",
			expectedPort: &Port{
				Name:          "clk",
				Direction:     INPUT,
				Type:          LOGIC,
				Width:         0,
				IsSigned:      false,
				InterfaceName: "",
				ModportName:   "",
			},
			expectedOK: true,
		},
		{
			name:         "Invalid interface port - missing port name",
			line:         "simple_bus.slave;",
			expectedPort: nil,
			expectedOK:   false,
		},
		{
			name:         "Invalid interface port - missing modport",
			line:         "simple_bus. port_name;",
			expectedPort: nil,
			expectedOK:   false,
		},
		{
			name: "Interface port with pragma",
			line: "(* verilator public *) simple_bus.slave public_bus;",
			expectedPort: &Port{
				Name:          "public_bus",
				Direction:     INPUT,
				Type:          INTERFACE,
				Width:         0,
				IsSigned:      false,
				InterfaceName: "simple_bus",
				ModportName:   "slave",
				Pragma:        "verilator public",
			},
			expectedOK: true,
		},
		{
			name: "Interface port with pragma and explicit direction",
			line: "(* wire_force_assign *) output memory_if.master pragma_mem_out;",
			expectedPort: &Port{
				Name:          "pragma_mem_out",
				Direction:     OUTPUT,
				Type:          INTERFACE,
				Width:         0,
				IsSigned:      false,
				InterfaceName: "memory_if",
				ModportName:   "master",
				Pragma:        "wire_force_assign",
			},
			expectedOK: true,
		},
		{
			name: "Interface port with multi-word pragma",
			line: "(* synthesis keep = \"true\" *) axi_bus.slave pragma_axi_in;",
			expectedPort: &Port{
				Name:          "pragma_axi_in",
				Direction:     INPUT,
				Type:          INTERFACE,
				Width:         0,
				IsSigned:      false,
				InterfaceName: "axi_bus",
				ModportName:   "slave",
				Pragma:        "synthesis keep = \"true\"",
			},
			expectedOK: true,
		},
		{
			name: "Interface port with pragma and array",
			line: "(* verilator public *) simple_bus.master pragma_bus_array[8];",
			expectedPort: &Port{
				Name:          "pragma_bus_array",
				Direction:     INPUT,
				Type:          INTERFACE,
				Width:         0,
				IsSigned:      false,
				Array:         "8",
				InterfaceName: "simple_bus",
				ModportName:   "master",
				Pragma:        "verilator public",
			},
			expectedOK: true,
		},
	}

	// Create an empty parameters map for testing
	emptyParams := make(map[string]*Parameter)

	for _, tc := range testCases {
		t.Run(tc.name, func(t *testing.T) {
			port, ok := parsePortDeclaration(tc.line, emptyParams, nil)

			if ok != tc.expectedOK {
				t.Errorf("parsePortDeclaration(%q) ok = %v; want %v", tc.line, ok, tc.expectedOK)
			}

			if !reflect.DeepEqual(port, tc.expectedPort) {
				t.Errorf(
					"parsePortDeclaration(%q) port = %+v; want %+v",
					tc.line,
					port,
					tc.expectedPort,
				)
			}
		})
	}
}

// TestExtractANSIInterfacePortDeclarations tests parsing interface ports in ANSI style
func TestExtractANSIInterfacePortDeclarations(t *testing.T) {
	testCases := []struct {
		name              string
		portListStr       string
		expectedPortsMap  map[string]Port
		expectedPortOrder []string
	}{
		{
			name:        "Single interface port",
			portListStr: "simple_bus.slave in_bus",
			expectedPortsMap: map[string]Port{
				"in_bus": {
					Name:          "in_bus",
					Direction:     INPUT,
					Type:          INTERFACE,
					Width:         0,
					IsSigned:      false,
					InterfaceName: "simple_bus",
					ModportName:   "slave",
				},
			},
			expectedPortOrder: []string{"in_bus"},
		},
		{
			name:        "Multiple interface ports",
			portListStr: "simple_bus.slave in_bus, simple_bus.master out_bus",
			expectedPortsMap: map[string]Port{
				"in_bus": {
					Name:          "in_bus",
					Direction:     INPUT,
					Type:          INTERFACE,
					Width:         0,
					IsSigned:      false,
					InterfaceName: "simple_bus",
					ModportName:   "slave",
				},
				"out_bus": {
					Name:          "out_bus",
					Direction:     INPUT,
					Type:          INTERFACE,
					Width:         0,
					IsSigned:      false,
					InterfaceName: "simple_bus",
					ModportName:   "master",
				},
			},
			expectedPortOrder: []string{"in_bus", "out_bus"},
		},
		{
			name:        "Mixed regular and interface ports",
			portListStr: "input logic clk, simple_bus.slave data_bus, output logic ready",
			expectedPortsMap: map[string]Port{
				"clk": {
					Name:          "clk",
					Direction:     INPUT,
					Type:          LOGIC,
					Width:         0,
					IsSigned:      false,
					InterfaceName: "",
					ModportName:   "",
				},
				"data_bus": {
					Name:          "data_bus",
					Direction:     INPUT,
					Type:          INTERFACE,
					Width:         0,
					IsSigned:      false,
					InterfaceName: "simple_bus",
					ModportName:   "slave",
				},
				"ready": {
					Name:          "ready",
					Direction:     OUTPUT,
					Type:          LOGIC,
					Width:         0,
					IsSigned:      false,
					InterfaceName: "",
					ModportName:   "",
				},
			},
			expectedPortOrder: []string{"clk", "data_bus", "ready"},
		},
		{
			name:        "Interface port with explicit direction",
			portListStr: "input axi_if.slave axi_in, output axi_if.master axi_out",
			expectedPortsMap: map[string]Port{
				"axi_in": {
					Name:          "axi_in",
					Direction:     INPUT,
					Type:          INTERFACE,
					Width:         0,
					IsSigned:      false,
					InterfaceName: "axi_if",
					ModportName:   "slave",
				},
				"axi_out": {
					Name:          "axi_out",
					Direction:     OUTPUT,
					Type:          INTERFACE,
					Width:         0,
					IsSigned:      false,
					InterfaceName: "axi_if",
					ModportName:   "master",
				},
			},
			expectedPortOrder: []string{"axi_in", "axi_out"},
		},
	}

	for _, tc := range testCases {
		t.Run(tc.name, func(t *testing.T) {
			portsMap, portOrder := extractANSIPortDeclarations(tc.portListStr, nil)

			if !reflect.DeepEqual(portsMap, tc.expectedPortsMap) {
				t.Errorf(
					"extractANSIPortDeclarations() portsMap = %+v, want %+v",
					portsMap,
					tc.expectedPortsMap,
				)
				// Log detailed differences for easier debugging
				for k, expectedV := range tc.expectedPortsMap {
					actualV, ok := portsMap[k]
					if !ok {
						t.Errorf("Missing port in map: %s", k)
						continue
					}
					if !reflect.DeepEqual(actualV, expectedV) {
						t.Errorf("Port '%s' mismatch: got %+v, want %+v", k, actualV, expectedV)
					}
				}
				for k := range portsMap {
					if _, ok := tc.expectedPortsMap[k]; !ok {
						t.Errorf("Extra port in map: %s", k)
					}
				}
			}

			if !reflect.DeepEqual(portOrder, tc.expectedPortOrder) {
				t.Errorf(
					"extractANSIPortDeclarations() portOrder = %v, want %v",
					portOrder,
					tc.expectedPortOrder,
				)
			}
		})
	}
}

// TestInterfacePortDetection tests the interface port detection logic
func TestInterfacePortDetection(t *testing.T) {
	tests := []struct {
		name         string
		portDecl     string
		expectedType PortType
		expectedIntf string
		expectedModp string
	}{
		{
			name:         "Simple interface port",
			portDecl:     "simple_bus.slave port_name",
			expectedType: INTERFACE,
			expectedIntf: "simple_bus",
			expectedModp: "slave",
		},
		{
			name:         "Interface port with master modport",
			portDecl:     "axi_bus.master m_axi",
			expectedType: INTERFACE,
			expectedIntf: "axi_bus",
			expectedModp: "master",
		},
		{
			name:         "Regular logic port",
			portDecl:     "logic [7:0] data",
			expectedType: LOGIC,
			expectedIntf: "",
			expectedModp: "",
		},
		{
			name:         "Wire port",
			portDecl:     "wire clk",
			expectedType: WIRE,
			expectedIntf: "",
			expectedModp: "",
		},
	}

	for _, tt := range tests {
		t.Run(tt.name, func(t *testing.T) {
			detectedType := getType(tt.portDecl)
			if detectedType != tt.expectedType {
				t.Errorf(
					"Expected type %v, got %v for declaration: %s",
					tt.expectedType,
					detectedType,
					tt.portDecl,
				)
			}

			// Test interface parsing using regex
			interfacePortRegex := regexp.MustCompile(`(\w+)\.(\w+)\s+(\w+)`)
			matches := interfacePortRegex.FindStringSubmatch(tt.portDecl)

			if tt.expectedType == INTERFACE {
				if len(matches) != 4 {
					t.Errorf("Expected interface port regex to match for: %s", tt.portDecl)
				} else {
					if matches[1] != tt.expectedIntf {
						t.Errorf("Expected interface name %s, got %s", tt.expectedIntf, matches[1])
					}
					if matches[2] != tt.expectedModp {
						t.Errorf("Expected modport name %s, got %s", tt.expectedModp, matches[2])
					}
				}
			} else {
				if len(matches) > 0 {
					t.Errorf("Expected interface port regex to NOT match for: %s", tt.portDecl)
				}
			}
		})
	}
}

// TestInterfacePortMethods tests the Port struct methods for interface ports
func TestInterfacePortMethods(t *testing.T) {
	tests := []struct {
		name     string
		port     Port
		isIntf   bool
		intfType string
	}{
		{
			name: "Interface port",
			port: Port{
				Name:          "bus_port",
				InterfaceName: "simple_bus",
				ModportName:   "slave",
				Type:          INTERFACE,
			},
			isIntf:   true,
			intfType: "simple_bus.slave",
		},
		{
			name: "Regular port",
			port: Port{
				Name: "clk",
				Type: LOGIC,
			},
			isIntf:   false,
			intfType: "",
		},
		{
			name: "Port with only interface name",
			port: Port{
				Name:          "incomplete_port",
				InterfaceName: "simple_bus",
				Type:          INTERFACE,
			},
			isIntf:   false,
			intfType: "",
		},
		{
			name: "Port with only modport name",
			port: Port{
				Name:        "incomplete_port",
				ModportName: "slave",
				Type:        INTERFACE,
			},
			isIntf:   false,
			intfType: "",
		},
	}

	for _, tt := range tests {
		t.Run(tt.name, func(t *testing.T) {
			if tt.port.IsInterfacePort() != tt.isIntf {
				t.Errorf(
					"Expected IsInterfacePort() to return %v, got %v",
					tt.isIntf,
					tt.port.IsInterfacePort(),
				)
			}
			if tt.port.GetInterfaceType() != tt.intfType {
				t.Errorf(
					"Expected GetInterfaceType() to return '%s', got '%s'",
					tt.intfType,
					tt.port.GetInterfaceType(),
				)
			}
		})
	}
}

func TestInterfacePortParsing(t *testing.T) { // nolint: gocyclo
	rootDir, err := utils.GetRootDir()
	if err != nil {
		t.Fatalf("Failed to get root directory: %v", err)
	}
	testfileDir := filepath.Join(rootDir, "testfiles", "sv", "ok")
	filename := "interface_module.sv"
	filename = filepath.Join(testfileDir, filename)
	fileContent, err := utils.ReadFileContent(filename)
	if err != nil {
		t.Fatalf("Failed to read file content from %s", filename)
	}
	svFile, err := ParseVerilog(fileContent, 5)
	if err != nil {
		t.Fatalf("Failed to parse file content from %s", filename)
	}

	// Test 1: Verify interface was parsed
	if len(svFile.Interfaces) != 1 {
		t.Errorf("Expected 1 interface, got %d", len(svFile.Interfaces))
	}

	for _, intf := range svFile.Interfaces {
		if intf.Name != "simple_bus" {
			t.Errorf("Expected interface name 'simple_bus', got '%s'", intf.Name)
		}

		// Verify modport parsing
		if len(intf.ModPorts) != 2 {
			t.Errorf("Expected 2 modports in simple_bus interface, got %d", len(intf.ModPorts))
		}

		// Check modport names
		modportNames := make(map[string]bool)
		for _, modport := range intf.ModPorts {
			modportNames[modport.Name] = true
		}

		if !modportNames["master"] {
			t.Error("Expected 'master' modport not found")
		}
		if !modportNames["slave"] {
			t.Error("Expected 'slave' modport not found")
		}
	}

	// Verify module was parsed
	if len(svFile.Modules) != 1 {
		t.Errorf("Expected 1 module, got %d", len(svFile.Modules))
	}

	for _, module := range svFile.Modules {
		if module.Name != "interface_module" {
			t.Errorf("Expected module name 'interface_module', got '%s'", module.Name)
		}

		// Check for interface ports
		portNames := make(map[string]*Port)
		for _, port := range module.Ports {
			portNames[port.Name] = port
		}

		// Verify in_bus port (simple_bus.slave should be INPUT)
		if inBusPort, exists := portNames["in_bus"]; exists {
			if inBusPort.Direction != INPUT {
				t.Errorf("Expected in_bus port to be INPUT, got %v", inBusPort.Direction)
			}
			if inBusPort.Type != INTERFACE {
				t.Errorf("Expected in_bus port type to be INTERFACE, got %v", inBusPort.Type)
			}
			if inBusPort.InterfaceName != "simple_bus" {
				t.Errorf(
					"Expected in_bus interface name to be 'simple_bus', got '%s'",
					inBusPort.InterfaceName,
				)
			}
			if inBusPort.ModportName != "slave" {
				t.Errorf(
					"Expected in_bus modport name to be 'slave', got '%s'",
					inBusPort.ModportName,
				)
			}
		} else {
			t.Error("Expected in_bus port to be found")
		}

		// Verify out_bus port (simple_bus.master should be INPUT since no explicit direction)
		if outBusPort, exists := portNames["out_bus"]; exists {
			if outBusPort.Direction != INPUT {
				t.Errorf("Expected out_bus port to be INPUT, got %v", outBusPort.Direction)
			}
			if outBusPort.Type != INTERFACE {
				t.Errorf("Expected out_bus port type to be INTERFACE, got %v", outBusPort.Type)
			}
			if outBusPort.InterfaceName != "simple_bus" {
				t.Errorf(
					"Expected out_bus interface name to be 'simple_bus', got '%s'",
					outBusPort.InterfaceName,
				)
			}
			if outBusPort.ModportName != "master" {
				t.Errorf(
					"Expected out_bus modport name to be 'master', got '%s'",
					outBusPort.ModportName,
				)
			}
		} else {
			t.Error("Expected out_bus port to be found")
		}
	}
}

// TestInterfaceDependencyMapping tests that interfaces are correctly included in dependency tracking
func TestInterfaceDependencyMapping(t *testing.T) {
	rootDir, err := utils.GetRootDir()
	if err != nil {
		t.Fatalf("Failed to get root directory: %v", err)
	}
	testfileDir := filepath.Join(rootDir, "testfiles", "sv", "ok")
	filePath := filepath.Join(testfileDir, "interface_module.sv")

	fileContent, err := utils.ReadFileContent(filePath)
	if err != nil {
		t.Fatalf("Failed to read file content from %s: %v", filePath, err)
	}

	svFile, err := ParseVerilog(fileContent, 5)
	if err != nil {
		t.Fatalf("Failed to parse interface_module.sv: %v", err)
	}

	// Verify the interface_module depends on simple_bus interface
	if deps, exists := svFile.DependencyMap["interface_module"]; exists {
		simpleBusFound := false
		for _, dep := range deps.DependsOn {
			if dep == "simple_bus" {
				simpleBusFound = true
				break
			}
		}
		if !simpleBusFound {
			t.Errorf(
				"Expected interface_module to depend on simple_bus interface, dependencies: %v",
				deps.DependsOn,
			)
		}
	} else {
		t.Error("Expected interface_module to be found in dependency map")
	}

	// Verify the simple_bus interface is in the dependency map
	if _, exists := svFile.DependencyMap["simple_bus"]; !exists {
		t.Error("Expected simple_bus interface to be in dependency map")
	}
}

// TestInterfaceInstantiationDependencyTracking tests that interface instantiations within module bodies are detected as dependencies
func TestInterfaceInstantiationDependencyTracking(t *testing.T) {
	testContent := `
interface test_if;
  logic [7:0] data;
  logic valid;
  modport master (output data, output valid);
  modport slave (input data, input valid);
endinterface

module test_module_with_instantiation(
  input logic clk,
  input logic [7:0] in_data,
  output logic [7:0] out_data
);
  // This interface instantiation should be detected as a dependency
  test_if iface_inst();
  
  always_ff @(posedge clk) begin
    iface_inst.data <= in_data;
    iface_inst.valid <= 1'b1;
    out_data <= iface_inst.data;
  end
endmodule

module test_module_with_interface_port(
  test_if.slave in_bus,
  output logic [7:0] out_data
);
  // This interface port dependency should already be working
  assign out_data = in_bus.data;
endmodule
`

	svFile, err := ParseVerilog(testContent, 0)
	if err != nil {
		t.Fatalf("Failed to parse test content: %v", err)
	}

	// Test 1: Verify interface was parsed
	if len(svFile.Interfaces) != 1 {
		t.Errorf("Expected 1 interface, got %d", len(svFile.Interfaces))
	}

	for _, intf := range svFile.Interfaces {
		if intf.Name != "test_if" {
			t.Errorf("Expected interface name 'test_if', got '%s'", intf.Name)
		}

		// Verify modport parsing
		if len(intf.ModPorts) != 2 {
			t.Errorf("Expected 2 modports in test_if interface, got %d", len(intf.ModPorts))
		}

		// Check modport names
		modportNames := make(map[string]bool)
		for _, modport := range intf.ModPorts {
			modportNames[modport.Name] = true
		}

		if !modportNames["master"] {
			t.Error("Expected 'master' modport not found")
		}
		if !modportNames["slave"] {
			t.Error("Expected 'slave' modport not found")
		}
	}

	// Verify module was parsed
	if len(svFile.Modules) != 2 {
		t.Errorf("Expected 2 modules, got %d", len(svFile.Modules))
	}

	for _, module := range svFile.Modules {
		if module.Name != "test_module_with_instantiation" &&
			module.Name != "test_module_with_interface_port" {
			t.Errorf(
				"Expected module name 'test_module_with_instantiation' or 'test_module_with_interface_port', got '%s'",
				module.Name,
			)
		}
	}

	// Test 3: Verify interface port dependency is tracked (this should already work)
	if deps, exists := svFile.DependencyMap["test_module_with_interface_port"]; exists {
		testIfFound := false
		for _, dep := range deps.DependsOn {
			if dep == "test_if" {
				testIfFound = true
				break
			}
		}
		if !testIfFound {
			t.Error(
				"Expected test_module_with_interface_port to depend on test_if interface (interface port dependency)",
			)
		}
	} else {
		t.Error("Expected test_module_with_interface_port to be found in dependency map")
	}

	// Test 4: Verify interface instantiation dependency is tracked (this will currently fail)
	if deps, exists := svFile.DependencyMap["test_module_with_instantiation"]; exists {
		testIfFound := false
		for _, dep := range deps.DependsOn {
			if dep == "test_if" {
				testIfFound = true
				break
			}
		}
		if !testIfFound {
			t.Error(
				"Expected test_module_with_instantiation to depend on test_if interface (interface instantiation dependency)",
			)
		}
	} else {
		t.Error("Expected test_module_with_instantiation to be found in dependency map")
	}
}

// TestInterfaceInstantiationNestedParentheses tests that interface instantiations with nested parentheses are correctly detected
func TestInterfaceInstantiationNestedParentheses(t *testing.T) {
	testContent := `
interface simple_if;
  logic clk;
  logic [7:0] data;
  logic valid;
  modport master (output data, output valid, input clk);
  modport slave (input data, input valid, input clk);
endinterface

interface parameterized_if #(parameter int WIDTH = 8);
  logic clk;
  logic [WIDTH-1:0] data;
  logic valid;
  modport master (output data, output valid, input clk);
  modport slave (input data, input valid, input clk);
endinterface

module hierarchy_if(
  input logic clk,
  input logic [7:0] data_in,
  output logic [7:0] data_out
);
  // Test interface instantiation with nested parentheses - this is the real-world case that was failing
  simple_if if_inst (.clk(clk));
  
  // Test parameterized interface instantiation with nested parentheses
  parameterized_if #(.WIDTH(16)) param_if_inst (.clk(clk));
  
  // Test interface instantiation with multiple nested parentheses
  simple_if multi_if_inst (.clk(clk), .data(data_in), .valid(1'b1));
  
  always_ff @(posedge clk) begin
    if_inst.data <= data_in;
    if_inst.valid <= 1'b1;
    param_if_inst.data <= {data_in, data_in};
    param_if_inst.valid <= 1'b1;
    multi_if_inst.data <= data_in;
    data_out <= if_inst.data;
  end
endmodule
`

	svFile, err := ParseVerilog(testContent, 0)
	if err != nil {
		t.Fatalf("Failed to parse test content: %v", err)
	}

	// Test 1: Verify interfaces were parsed
	if _, exists := svFile.Interfaces["simple_if"]; !exists {
		t.Error("Expected simple_if interface to be parsed")
	}
	if _, exists := svFile.Interfaces["parameterized_if"]; !exists {
		t.Error("Expected parameterized_if interface to be parsed")
	}

	// Test 2: Verify module was parsed
	if _, exists := svFile.Modules["hierarchy_if"]; !exists {
		t.Error("Expected hierarchy_if module to be parsed")
	}

	// Test 3: Verify interface instantiation dependencies are tracked correctly even with nested parentheses
	if deps, exists := svFile.DependencyMap["hierarchy_if"]; exists {
		expectedInterfaces := []string{"simple_if", "parameterized_if"}
		for _, expectedInterface := range expectedInterfaces {
			found := false
			for _, dep := range deps.DependsOn {
				if dep == expectedInterface {
					found = true
					break
				}
			}
			if !found {
				t.Errorf(
					"Expected hierarchy_if to depend on %s interface (interface instantiation dependency)",
					expectedInterface,
				)
			}
		}
	} else {
		t.Error("Expected hierarchy_if to be found in dependency map")
	}

	// Test 4: Verify multiple instantiations of the same interface are still tracked (should not duplicate)
	if deps, exists := svFile.DependencyMap["hierarchy_if"]; exists {
		simpleIfCount := 0
		for _, dep := range deps.DependsOn {
			if dep == "simple_if" {
				simpleIfCount++
			}
		}
		if simpleIfCount != 1 {
			t.Errorf(
				"Expected exactly one dependency on simple_if, but found %d occurrences in dependencies: %v",
				simpleIfCount,
				deps.DependsOn,
			)
		}
	}
}

// TestModuleInstantiationDependencyTracking tests that module instantiations within module bodies are detected as dependencies
func TestModuleInstantiationDependencyTracking(t *testing.T) {
	testContent := `
module base_adder (
  input logic [7:0] a,
  input logic [7:0] b,
  output logic [7:0] sum
);
  assign sum = a + b;
endmodule

module base_multiplier (
  input logic [7:0] x,
  input logic [7:0] y,
  output logic [15:0] product
);
  assign product = x * y;
endmodule

module complex_math (
  input logic [7:0] in_a,
  input logic [7:0] in_b,
  input logic [7:0] in_c,
  output logic [15:0] result
);
  logic [7:0] sum_out;
  
  // This module instantiation should be detected as a dependency
  base_adder adder_inst (
    .a(in_a),
    .b(in_b),
    .sum(sum_out)
  );
  
  // This module instantiation should also be detected as a dependency
  base_multiplier mult_inst (
    .x(sum_out),
    .y(in_c),
    .product(result)
  );
endmodule

module simple_wrapper (
  input logic [7:0] data_in,
  output logic [7:0] data_out
);
  // Simple module instantiation
  base_adder simple_add (
    .a(data_in),
    .b(8'h01),
    .sum(data_out)
  );
endmodule
`

	svFile, err := ParseVerilog(testContent, 0)
	if err != nil {
		t.Fatalf("Failed to parse test content: %v", err)
	}

	// Test 1: Verify all modules were parsed
	expectedModules := []string{
		"base_adder",
		"base_multiplier",
		"complex_math",
		"simple_wrapper",
	}
	for _, moduleName := range expectedModules {
		if _, exists := svFile.Modules[moduleName]; !exists {
			t.Errorf("Expected module %s to be parsed", moduleName)
		}
	}

	// Test 2: Verify base modules have no dependencies (they don't instantiate other modules)
	for _, baseModule := range []string{"base_adder", "base_multiplier"} {
		if deps, exists := svFile.DependencyMap[baseModule]; exists {
			if len(deps.DependsOn) > 0 {
				t.Errorf(
					"Expected base module %s to have no dependencies, but found: %v",
					baseModule,
					deps.DependsOn,
				)
			}
		}
	}

	// Test 3: Verify complex_math depends on both base_adder and base_multiplier
	if deps, exists := svFile.DependencyMap["complex_math"]; exists {
		expectedDeps := []string{"base_adder", "base_multiplier"}
		for _, expectedDep := range expectedDeps {
			found := false
			for _, dep := range deps.DependsOn {
				if dep == expectedDep {
					found = true
					break
				}
			}
			if !found {
				t.Errorf(
					"Expected complex_math to depend on %s module (module instantiation dependency)",
					expectedDep,
				)
			}
		}
	} else {
		t.Error("Expected complex_math to be found in dependency map")
	}

	// Test 4: Verify simple_wrapper depends on base_adder
	if deps, exists := svFile.DependencyMap["simple_wrapper"]; exists {
		baseAdderFound := false
		for _, dep := range deps.DependsOn {
			if dep == "base_adder" {
				baseAdderFound = true
				break
			}
		}
		if !baseAdderFound {
			t.Error(
				"Expected simple_wrapper to depend on base_adder module (simple module instantiation dependency)",
			)
		}
	} else {
		t.Error("Expected simple_wrapper to be found in dependency map")
	}
}
