# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do led2025_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/dbibi/test/mae.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:53:58 on Dec 15,2025
# vcom -reportprogress 300 -93 -work work C:/Users/dbibi/test/mae.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mae
# -- Compiling architecture rtl of mae
# End time: 20:53:58 on Dec 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vcom -reportprogress 300 -work work C:/Users/dbibi/test/simulation/modelsim/TB_mae.vhdl
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:57:48 on Dec 15,2025
# vcom -reportprogress 300 -work work C:/Users/dbibi/test/simulation/modelsim/TB_mae.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TB_mae
# -- Compiling architecture behav of TB_mae
# End time: 20:57:48 on Dec 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/dbibi/test/simulation/modelsim/TB_mae.vhdl
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:59:24 on Dec 15,2025
# vcom -reportprogress 300 -work work C:/Users/dbibi/test/simulation/modelsim/TB_mae.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TB_mae
# -- Compiling architecture behav of TB_mae
# End time: 20:59:24 on Dec 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -gui -l msim_transcript work.tb_mae
# vsim -gui -l msim_transcript work.tb_mae 
# Start time: 20:59:37 on Dec 15,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_mae(behav)
# Loading work.mae(rtl)
add wave -position insertpoint sim:/tb_mae/*
run
run
run
run
run
run
run
run
run
run
run
run
run -continue
run -continue
run -continue
run -continue
run
run
run
run
run
run
run
run
run
run
run
run
run
run
vcom -reportprogress 300 -work work C:/Users/dbibi/test/simulation/modelsim/TB_mae.vhdl
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:06:55 on Dec 15,2025
# vcom -reportprogress 300 -work work C:/Users/dbibi/test/simulation/modelsim/TB_mae.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TB_mae
# -- Compiling architecture behav of TB_mae
# End time: 21:06:55 on Dec 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -gui -l msim_transcript work.tb_mae
# End time: 21:07:11 on Dec 15,2025, Elapsed time: 0:07:34
# Errors: 0, Warnings: 0
# vsim -gui -l msim_transcript work.tb_mae 
# Start time: 21:07:11 on Dec 15,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_mae(behav)
# Loading work.mae(rtl)
add wave -position insertpoint sim:/tb_mae/*
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
vcom -reportprogress 300 -work work C:/Users/dbibi/test/simulation/modelsim/TB_mae.vhdl
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:10:27 on Dec 15,2025
# vcom -reportprogress 300 -work work C:/Users/dbibi/test/simulation/modelsim/TB_mae.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TB_mae
# -- Compiling architecture behav of TB_mae
# End time: 21:10:27 on Dec 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/dbibi/test/simulation/modelsim/TB_mae.vhdl
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:10:28 on Dec 15,2025
# vcom -reportprogress 300 -work work C:/Users/dbibi/test/simulation/modelsim/TB_mae.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TB_mae
# -- Compiling architecture behav of TB_mae
# End time: 21:10:28 on Dec 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -gui -l msim_transcript work.tb_mae
# End time: 21:10:45 on Dec 15,2025, Elapsed time: 0:03:34
# Errors: 0, Warnings: 0
# vsim -gui -l msim_transcript work.tb_mae 
# Start time: 21:10:45 on Dec 15,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_mae(behav)
# Loading work.mae(rtl)
add wave -position insertpoint sim:/tb_mae/*
run
# ** Note: Simulation terminee sans erreur
#    Time: 140 ns  Iteration: 0  Instance: /tb_mae
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
vcom -reportprogress 300 -work work C:/Users/dbibi/test/simulation/modelsim/TB_mae.vhdl
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:18:13 on Dec 15,2025
# vcom -reportprogress 300 -work work C:/Users/dbibi/test/simulation/modelsim/TB_mae.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TB_mae
# -- Compiling architecture behav of TB_mae
# End time: 21:18:13 on Dec 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/dbibi/test/simulation/modelsim/TB_mae.vhdl
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:18:14 on Dec 15,2025
# vcom -reportprogress 300 -work work C:/Users/dbibi/test/simulation/modelsim/TB_mae.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TB_mae
# -- Compiling architecture behav of TB_mae
# End time: 21:18:14 on Dec 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -gui -l msim_transcript work.tb_mae
#  Trace back: invalid command name ".main_pane.wave.interior.cs.body.pw.wf.grid.row0,wave.data"
#     while executing
# "$widget index @$x,$y"
#     (procedure "WaveABar::mouseMotionUpdate" line 19)
#     invoked from within
# "WaveABar::mouseMotionUpdate .main_pane.wave.interior.cs.body.pw.wf.grid.row0,wave.data .main_pane.wave.interior.cs.body.pw.wf 382 346"
#     ("after" script)
#    <2:C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/tk8.5/bgerror.tcl:92: ::tkerror {invalid command name ".main_pane.wave.interior.cs.body.pw.wf.grid.row0,wave.data"}
#    <1:eval:1: ::tk::dialog::error::bgerror {invalid command name ".main_pane.wave.interior.cs.body.pw.wf.grid.row0,wave.data"}
# End time: 21:18:36 on Dec 15,2025, Elapsed time: 0:07:51
# Errors: 0, Warnings: 0
# vsim -gui -l msim_transcript work.tb_mae 
# Start time: 21:18:36 on Dec 15,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_mae(behav)
# Loading work.mae(rtl)
vcom -reportprogress 300 -work work C:/Users/dbibi/test/simulation/modelsim/TB_mae.vhdl
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:43 on Dec 15,2025
# vcom -reportprogress 300 -work work C:/Users/dbibi/test/simulation/modelsim/TB_mae.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TB_mae
# -- Compiling architecture behav of TB_mae
# End time: 21:21:43 on Dec 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -gui -l msim_transcript work.tb_mae
# End time: 21:22:09 on Dec 15,2025, Elapsed time: 0:03:33
# Errors: 0, Warnings: 0
# vsim -gui -l msim_transcript work.tb_mae 
# Start time: 21:22:09 on Dec 15,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_mae(behav)
# Loading work.mae(rtl)
add wave -position insertpoint sim:/tb_mae/*
run
# ** Note: Simulation terminee sans erreur
#    Time: 140 ns  Iteration: 0  Instance: /tb_mae
run
run
run
run
run
run
run
run
vcom -reportprogress 300 -work work C:/Users/dbibi/test/simulation/modelsim/TB_mae.vhdl
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:34:19 on Dec 15,2025
# vcom -reportprogress 300 -work work C:/Users/dbibi/test/simulation/modelsim/TB_mae.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TB_mae
# -- Compiling architecture behav of TB_mae
# End time: 21:34:19 on Dec 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/dbibi/test/simulation/modelsim/TB_mae.vhdl
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:34:20 on Dec 15,2025
# vcom -reportprogress 300 -work work C:/Users/dbibi/test/simulation/modelsim/TB_mae.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TB_mae
# -- Compiling architecture behav of TB_mae
# End time: 21:34:20 on Dec 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -gui -l msim_transcript work.tb_mae
# End time: 21:34:39 on Dec 15,2025, Elapsed time: 0:12:30
# Errors: 0, Warnings: 0
# vsim -gui -l msim_transcript work.tb_mae 
# Start time: 21:34:39 on Dec 15,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_mae(behav)
# Loading work.mae(rtl)
add wave -position insertpoint sim:/tb_mae/*
run
# ** Note: Simulation terminee sans erreur
#    Time: 140 ns  Iteration: 0  Instance: /tb_mae
vcom -reportprogress 300 -work work C:/Users/dbibi/test/simulation/modelsim/TB_mae.vhdl
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:41:10 on Dec 15,2025
# vcom -reportprogress 300 -work work C:/Users/dbibi/test/simulation/modelsim/TB_mae.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TB_mae
# -- Compiling architecture behav of TB_mae
# End time: 21:41:10 on Dec 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -gui -l msim_transcript work.tb_mae
# End time: 21:41:23 on Dec 15,2025, Elapsed time: 0:06:44
# Errors: 0, Warnings: 0
# vsim -gui -l msim_transcript work.tb_mae 
# Start time: 21:41:24 on Dec 15,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_mae(behav)
# Loading work.mae(rtl)
add wave -position insertpoint sim:/tb_mae/*
run
# ** Note: Simulation OK : 2 cycles complets MAE + RESET
#    Time: 280 ns  Iteration: 0  Instance: /tb_mae
run
run
run
run
run
vcom -reportprogress 300 -work work C:/Users/dbibi/test/simulation/modelsim/TB_mae.vhdl
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:57:13 on Dec 15,2025
# vcom -reportprogress 300 -work work C:/Users/dbibi/test/simulation/modelsim/TB_mae.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TB_mae
# -- Compiling architecture behav of TB_mae
# End time: 21:57:13 on Dec 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -gui -l msim_transcript work.tb_mae
# End time: 21:57:27 on Dec 15,2025, Elapsed time: 0:16:03
# Errors: 0, Warnings: 0
# vsim -gui -l msim_transcript work.tb_mae 
# Start time: 21:57:28 on Dec 15,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_mae(behav)
# Loading work.mae(rtl)
add wave -position insertpoint sim:/tb_mae/*
run
run
# ** Note: Simulation OK : 2 cycles complets MAE + RESET
#    Time: 510 ns  Iteration: 0  Instance: /tb_mae
run
run
run
run
run
run
vcom -reportprogress 300 -work work C:/Users/dbibi/test/simulation/modelsim/TB_mae.vhdl
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:12:21 on Dec 15,2025
# vcom -reportprogress 300 -work work C:/Users/dbibi/test/simulation/modelsim/TB_mae.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TB_mae
# -- Compiling architecture behav of TB_mae
# ** Error: C:/Users/dbibi/test/simulation/modelsim/TB_mae.vhdl(37): Cannot drive signal "rst_tb" from procedure "apply_reset".
# ** Error: C:/Users/dbibi/test/simulation/modelsim/TB_mae.vhdl(38): Cannot drive signal "in1_tb" from procedure "apply_reset".
# ** Error: C:/Users/dbibi/test/simulation/modelsim/TB_mae.vhdl(39): Cannot drive signal "in2_tb" from procedure "apply_reset".
# ** Error: C:/Users/dbibi/test/simulation/modelsim/TB_mae.vhdl(41): Cannot drive signal "rst_tb" from procedure "apply_reset".
# ** Error: C:/Users/dbibi/test/simulation/modelsim/TB_mae.vhdl(52): Cannot drive signal "in1_tb" from procedure "pulse_in1".
# ** Error: C:/Users/dbibi/test/simulation/modelsim/TB_mae.vhdl(54): Cannot drive signal "in1_tb" from procedure "pulse_in1".
# ** Error: C:/Users/dbibi/test/simulation/modelsim/TB_mae.vhdl(62): Cannot drive signal "in2_tb" from procedure "pulse_in2".
# ** Error: C:/Users/dbibi/test/simulation/modelsim/TB_mae.vhdl(64): Cannot drive signal "in2_tb" from procedure "pulse_in2".
# ** Error: C:/Users/dbibi/test/simulation/modelsim/TB_mae.vhdl(142): VHDL Compiler exiting
# End time: 22:12:21 on Dec 15,2025, Elapsed time: 0:00:00
# Errors: 9, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/dbibi/test/simulation/modelsim/TB_mae.vhdl
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:12:42 on Dec 15,2025
# vcom -reportprogress 300 -work work C:/Users/dbibi/test/simulation/modelsim/TB_mae.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TB_mae
# -- Compiling architecture behav of TB_mae
# ** Error: C:/Users/dbibi/test/simulation/modelsim/TB_mae.vhdl(37): Cannot drive signal "rst_tb" from procedure "apply_reset".
# ** Error: C:/Users/dbibi/test/simulation/modelsim/TB_mae.vhdl(38): Cannot drive signal "in1_tb" from procedure "apply_reset".
# ** Error: C:/Users/dbibi/test/simulation/modelsim/TB_mae.vhdl(39): Cannot drive signal "in2_tb" from procedure "apply_reset".
# ** Error: C:/Users/dbibi/test/simulation/modelsim/TB_mae.vhdl(41): Cannot drive signal "rst_tb" from procedure "apply_reset".
# ** Error: C:/Users/dbibi/test/simulation/modelsim/TB_mae.vhdl(52): Cannot drive signal "in1_tb" from procedure "pulse_in1".
# ** Error: C:/Users/dbibi/test/simulation/modelsim/TB_mae.vhdl(54): Cannot drive signal "in1_tb" from procedure "pulse_in1".
# ** Error: C:/Users/dbibi/test/simulation/modelsim/TB_mae.vhdl(62): Cannot drive signal "in2_tb" from procedure "pulse_in2".
# ** Error: C:/Users/dbibi/test/simulation/modelsim/TB_mae.vhdl(64): Cannot drive signal "in2_tb" from procedure "pulse_in2".
# ** Error: C:/Users/dbibi/test/simulation/modelsim/TB_mae.vhdl(142): VHDL Compiler exiting
# End time: 22:12:42 on Dec 15,2025, Elapsed time: 0:00:00
# Errors: 9, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/dbibi/test/simulation/modelsim/TB_mae.vhdl
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:14:27 on Dec 15,2025
# vcom -reportprogress 300 -work work C:/Users/dbibi/test/simulation/modelsim/TB_mae.vhdl 
# -- Loading package STANDARD
# ** Error: C:/Users/dbibi/test/simulation/modelsim/TB_mae.vhdl(2): near "procedure": syntax error
# End time: 22:14:27 on Dec 15,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/dbibi/test/simulation/modelsim/TB_mae.vhdl
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:15:12 on Dec 15,2025
# vcom -reportprogress 300 -work work C:/Users/dbibi/test/simulation/modelsim/TB_mae.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TB_mae
# -- Compiling architecture behav of TB_mae
# End time: 22:15:12 on Dec 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -gui -l msim_transcript work.tb_mae
# End time: 22:15:28 on Dec 15,2025, Elapsed time: 0:18:00
# Errors: 19, Warnings: 0
# vsim -gui -l msim_transcript work.tb_mae 
# Start time: 22:15:28 on Dec 15,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_mae(behav)
# Loading work.mae(rtl)
add wave -position insertpoint sim:/tb_mae/*
run
run
# ** Note: Simulation OK : 2 cycles complets MAE + RESET
#    Time: 510 ns  Iteration: 0  Instance: /tb_mae
run
run
run
run
run
run
run
run
run
run
run -all
vsim -gui -l msim_transcript work.tb_mae
# End time: 22:22:02 on Dec 15,2025, Elapsed time: 0:06:34
# Errors: 0, Warnings: 0
# vsim -gui -l msim_transcript work.tb_mae 
# Start time: 22:22:02 on Dec 15,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_mae(behav)
# Loading work.mae(rtl)
run
run
# ** Note: Simulation OK : 2 cycles complets MAE + RESET
#    Time: 510 ns  Iteration: 0  Instance: /tb_mae
run
run
run
run
run
run
run
run
run
run
run
add wave -position insertpoint sim:/tb_mae/*
run
run
run
run
run
run
vsim -gui -l msim_transcript work.tb_mae
# End time: 22:23:00 on Dec 15,2025, Elapsed time: 0:00:58
# Errors: 0, Warnings: 0
# vsim -gui -l msim_transcript work.tb_mae 
# Start time: 22:23:00 on Dec 15,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_mae(behav)
# Loading work.mae(rtl)
run
run
# ** Note: Simulation OK : 2 cycles complets MAE + RESET
#    Time: 510 ns  Iteration: 0  Instance: /tb_mae
vsim -gui -l msim_transcript work.tb_mae
# End time: 22:24:15 on Dec 15,2025, Elapsed time: 0:01:15
# Errors: 0, Warnings: 0
# vsim -gui -l msim_transcript work.tb_mae 
# Start time: 22:24:15 on Dec 15,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_mae(behav)
# Loading work.mae(rtl)
add wave -position insertpoint sim:/tb_mae/*
run
run
# ** Note: Simulation OK : 2 cycles complets MAE + RESET
#    Time: 510 ns  Iteration: 0  Instance: /tb_mae
add dataflow sim:/tb_mae/*
# WARNING: No extended dataflow license exists
# End time: 22:53:18 on Dec 15,2025, Elapsed time: 0:29:03
# Errors: 0, Warnings: 1
