<stg><name>order_book_Pipeline_BID_PUSH_LOOP</name>


<trans_list>

<trans id="631" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="632" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="633" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="634" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="635" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="639" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="636" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %new_idx_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="new_idx_3"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="2" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %level = alloca i32 1

]]></Node>
<StgValue><ssdm name="level"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %input_price_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="input_price_1"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %input_size_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="input_size_1"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:5 %input_orderID_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="input_orderID_1"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:6 %input_direction_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="input_direction_1"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:7 %insert_path_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %insert_path

]]></Node>
<StgValue><ssdm name="insert_path_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:8 %insert_level_2_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %insert_level_2

]]></Node>
<StgValue><ssdm name="insert_level_2_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:9 %tmp = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %empty

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:10 %input_size_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %input_size

]]></Node>
<StgValue><ssdm name="input_size_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:11 %input_orderID_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_orderID

]]></Node>
<StgValue><ssdm name="input_orderID_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:12 %zext_ln63_1_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %zext_ln63_1

]]></Node>
<StgValue><ssdm name="zext_ln63_1_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="3" op_0_bw="2">
<![CDATA[
newFuncRoot:13 %zext_ln63_1_cast = zext i2 %zext_ln63_1_read

]]></Node>
<StgValue><ssdm name="zext_ln63_1_cast"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:14 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_383, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:15 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_384, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:16 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_385, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:17 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_386, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:18 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_387, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:19 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_388, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:20 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_389, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:21 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_390, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:22 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_391, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:23 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_392, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:24 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_393, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:25 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_394, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:26 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_399, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:27 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_400, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:28 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_401, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:29 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_402, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:30 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_403, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:31 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_404, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:32 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_405, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:33 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_406, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:34 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_407, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:35 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_408, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:36 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_409, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:37 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_410, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:38 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_79, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:39 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_78, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:40 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_77, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:41 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_76, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:42 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_75, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:43 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_74, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:44 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_73, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:45 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_72, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:46 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_71, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:47 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_70, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:48 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_69, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:49 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_68, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:50 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_95, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:51 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_94, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:52 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_93, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:53 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_92, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:54 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_91, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:55 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_90, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:56 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_89, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:57 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_88, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:58 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_87, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:59 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_86, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:60 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_85, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:61 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_84, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:62 %store_ln370 = store i3 3, i3 %input_direction_1

]]></Node>
<StgValue><ssdm name="store_ln370"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:63 %store_ln370 = store i16 %input_orderID_read, i16 %input_orderID_1

]]></Node>
<StgValue><ssdm name="store_ln370"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:64 %store_ln370 = store i8 %input_size_read, i8 %input_size_1

]]></Node>
<StgValue><ssdm name="store_ln370"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:65 %store_ln370 = store i16 %tmp, i16 %input_price_1

]]></Node>
<StgValue><ssdm name="store_ln370"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:66 %store_ln70 = store i2 0, i2 %level

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:67 %store_ln88 = store i3 %zext_ln63_1_cast, i3 %i_2

]]></Node>
<StgValue><ssdm name="store_ln88"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:68 %store_ln26 = store i3 0, i3 %new_idx_3

]]></Node>
<StgValue><ssdm name="store_ln26"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:69 %br_ln0 = br void %for.body.i1229

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.body.i1229:0 %i = load i3 %i_2

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
for.body.i1229:1 %level_2 = load i2 %level

]]></Node>
<StgValue><ssdm name="level_2"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body.i1229:4 %icmp_ln88 = icmp_eq  i2 %level_2, i2 %insert_level_2_read

]]></Node>
<StgValue><ssdm name="icmp_ln88"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body.i1229:6 %add_ln103 = add i2 %level_2, i2 1

]]></Node>
<StgValue><ssdm name="add_ln103"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.i1229:7 %br_ln88 = br i1 %icmp_ln88, void %for.body.i1229.split, void %_Z7add_bidPA8_5orderRS_RjRiPiS5_RN3hls6streamIS_Li0EEES9_RNS7_I7ap_uintILi32EELi0EEERNS7_I8metadataLi0EEERSB_SH_SB_SE_S_b.exit1274.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln88"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.body.i1229.split:0 %new_idx_3_load = load i3 %new_idx_3

]]></Node>
<StgValue><ssdm name="new_idx_3_load"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="2" op_0_bw="3">
<![CDATA[
for.body.i1229.split:1 %trunc_ln88 = trunc i3 %new_idx_3_load

]]></Node>
<StgValue><ssdm name="trunc_ln88"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
for.body.i1229.split:4 %tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %new_idx_3_load, i32 2

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
if.end63.i1261:0 %i_3 = add i3 %i, i3 7

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="32" op_0_bw="3">
<![CDATA[
if.end63.i1261:1 %sext_ln26 = sext i3 %i_3

]]></Node>
<StgValue><ssdm name="sext_ln26"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>BitSelector</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.end63.i1261:2 %bit = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %insert_path_read, i32 %sext_ln26

]]></Node>
<StgValue><ssdm name="bit"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end63.i1261:6 %store_ln70 = store i2 %add_ln103, i2 %level

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end63.i1261:7 %store_ln88 = store i3 %i_3, i3 %i_2

]]></Node>
<StgValue><ssdm name="store_ln88"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="1">
<![CDATA[
for.body.i1229.split:5 %zext_ln370 = zext i1 %tmp_23

]]></Node>
<StgValue><ssdm name="zext_ln370"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i1229.split:6 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_651 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_95, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_651"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i1229.split:7 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_652 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_94, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_652"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i1229.split:8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_653 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_93, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_653"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i1229.split:9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_654 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_92, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_654"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i1229.split:10 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_655 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_91, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_655"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i1229.split:11 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_656 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_90, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_656"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i1229.split:12 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_657 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_89, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_657"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i1229.split:13 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_658 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_88, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_658"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i1229.split:14 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_659 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_87, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_659"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i1229.split:15 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_660 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_86, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_660"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i1229.split:16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_661 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_85, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_661"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i1229.split:17 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_662 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_84, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_662"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="trunc_ln88" val="0"/>
<literal name="level_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="16" op_0_bw="1">
<![CDATA[
for.body.i1229.split:18 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_663 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_651

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_663"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="trunc_ln88" val="1"/>
<literal name="level_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="16" op_0_bw="1">
<![CDATA[
for.body.i1229.split:19 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_664 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_652

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_664"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="trunc_ln88" val="-2"/>
<literal name="level_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="16" op_0_bw="1">
<![CDATA[
for.body.i1229.split:20 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_665 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_653

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_665"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="trunc_ln88" val="-1"/>
<literal name="level_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="16" op_0_bw="1">
<![CDATA[
for.body.i1229.split:21 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_666 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_654

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_666"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="level_2" val="1"/>
<literal name="trunc_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="16" op_0_bw="1">
<![CDATA[
for.body.i1229.split:23 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_667 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_655

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_667"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="level_2" val="1"/>
<literal name="trunc_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="16" op_0_bw="1">
<![CDATA[
for.body.i1229.split:24 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_668 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_656

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_668"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="level_2" val="1"/>
<literal name="trunc_ln88" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="16" op_0_bw="1">
<![CDATA[
for.body.i1229.split:25 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_669 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_657

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_669"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="level_2" val="1"/>
<literal name="trunc_ln88" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="16" op_0_bw="1">
<![CDATA[
for.body.i1229.split:26 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_670 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_658

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_670"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="level_2" val="-2"/>
<literal name="trunc_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="16" op_0_bw="1">
<![CDATA[
for.body.i1229.split:28 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_671 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_659

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_671"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="level_2" val="-2"/>
<literal name="trunc_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="16" op_0_bw="1">
<![CDATA[
for.body.i1229.split:29 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_672 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_660

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_672"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="level_2" val="-2"/>
<literal name="trunc_ln88" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="16" op_0_bw="1">
<![CDATA[
for.body.i1229.split:30 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_673 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_661

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_673"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="level_2" val="-2"/>
<literal name="trunc_ln88" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="16" op_0_bw="1">
<![CDATA[
for.body.i1229.split:31 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_674 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_662

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_674"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="bit" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="3" op_0_bw="3" op_1_bw="2" op_2_bw="1">
<![CDATA[
if.end63.i1261:3 %tmp_40 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln88, i1 0

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="bit" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="3" op_0_bw="3" op_1_bw="2" op_2_bw="1">
<![CDATA[
if.end63.i1261:4 %or_ln29_2 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln88, i1 1

]]></Node>
<StgValue><ssdm name="or_ln29_2"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
if.end63.i1261:5 %new_idx = select i1 %bit, i3 %or_ln29_2, i3 %tmp_40

]]></Node>
<StgValue><ssdm name="new_idx"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end63.i1261:8 %store_ln26 = store i3 %new_idx, i3 %new_idx_3

]]></Node>
<StgValue><ssdm name="store_ln26"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="0" op_0_bw="0">
<![CDATA[
if.end63.i1261:9 %br_ln88 = br void %for.body.i1229

]]></Node>
<StgValue><ssdm name="br_ln88"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="124" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="trunc_ln88" val="0"/>
<literal name="level_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="16" op_0_bw="1">
<![CDATA[
for.body.i1229.split:18 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_663 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_651

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_663"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="trunc_ln88" val="1"/>
<literal name="level_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="16" op_0_bw="1">
<![CDATA[
for.body.i1229.split:19 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_664 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_652

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_664"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="trunc_ln88" val="-2"/>
<literal name="level_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="16" op_0_bw="1">
<![CDATA[
for.body.i1229.split:20 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_665 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_653

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_665"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="trunc_ln88" val="-1"/>
<literal name="level_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="16" op_0_bw="1">
<![CDATA[
for.body.i1229.split:21 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_666 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_654

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_666"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="level_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="2" op_8_bw="16" op_9_bw="16" op_10_bw="2">
<![CDATA[
for.body.i1229.split:22 %tmp_8 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 0, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_663, i2 1, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_664, i2 2, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_665, i2 3, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_666, i16 0, i2 %trunc_ln88

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="level_2" val="1"/>
<literal name="trunc_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="16" op_0_bw="1">
<![CDATA[
for.body.i1229.split:23 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_667 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_655

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_667"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="level_2" val="1"/>
<literal name="trunc_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="16" op_0_bw="1">
<![CDATA[
for.body.i1229.split:24 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_668 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_656

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_668"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="level_2" val="1"/>
<literal name="trunc_ln88" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="16" op_0_bw="1">
<![CDATA[
for.body.i1229.split:25 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_669 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_657

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_669"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="level_2" val="1"/>
<literal name="trunc_ln88" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="16" op_0_bw="1">
<![CDATA[
for.body.i1229.split:26 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_670 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_658

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_670"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="level_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="2" op_8_bw="16" op_9_bw="16" op_10_bw="2">
<![CDATA[
for.body.i1229.split:27 %tmp_9 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 0, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_667, i2 1, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_668, i2 2, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_669, i2 3, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_670, i16 0, i2 %trunc_ln88

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="level_2" val="-2"/>
<literal name="trunc_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="16" op_0_bw="1">
<![CDATA[
for.body.i1229.split:28 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_671 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_659

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_671"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="level_2" val="-2"/>
<literal name="trunc_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="16" op_0_bw="1">
<![CDATA[
for.body.i1229.split:29 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_672 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_660

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_672"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="level_2" val="-2"/>
<literal name="trunc_ln88" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="16" op_0_bw="1">
<![CDATA[
for.body.i1229.split:30 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_673 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_661

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_673"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="level_2" val="-2"/>
<literal name="trunc_ln88" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="16" op_0_bw="1">
<![CDATA[
for.body.i1229.split:31 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_674 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_662

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_674"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="level_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="2" op_8_bw="16" op_9_bw="16" op_10_bw="2">
<![CDATA[
for.body.i1229.split:32 %tmp_10 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 0, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_671, i2 1, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_672, i2 2, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_673, i2 3, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_674, i16 0, i2 %trunc_ln88

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
for.body.i1229.split:33 %input_price_3 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %tmp_8, i2 1, i16 %tmp_9, i2 2, i16 %tmp_10, i16 0, i2 %level_2

]]></Node>
<StgValue><ssdm name="input_price_3"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="140" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.body.i1229:2 %input_price = load i16 %input_price_1

]]></Node>
<StgValue><ssdm name="input_price"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body.i1229.split:2 %specpipeline_ln91 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13

]]></Node>
<StgValue><ssdm name="specpipeline_ln91"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.i1229.split:3 %specloopname_ln88 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8

]]></Node>
<StgValue><ssdm name="specloopname_ln88"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.i1229.split:34 %icmp_ln92 = icmp_sgt  i16 %input_price, i16 %input_price_3

]]></Node>
<StgValue><ssdm name="icmp_ln92"/></StgValue>
</operation>

<operation id="144" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.i1229.split:35 %br_ln92 = br i1 %icmp_ln92, void %if.else37.i1242, void %if.then28.i1236

]]></Node>
<StgValue><ssdm name="br_ln92"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else37.i1242:0 %icmp_ln97 = icmp_eq  i16 %input_price, i16 %input_price_3

]]></Node>
<StgValue><ssdm name="icmp_ln97"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else37.i1242:1 %br_ln97 = br i1 %icmp_ln97, void %if.end63.i1261, void %land.lhs.true.i1248

]]></Node>
<StgValue><ssdm name="br_ln97"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
land.lhs.true.i1248:0 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_675 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_399, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_675"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
land.lhs.true.i1248:1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_676 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_400, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_676"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
land.lhs.true.i1248:2 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_677 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_401, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_677"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
land.lhs.true.i1248:3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_678 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_402, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_678"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
land.lhs.true.i1248:4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_679 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_403, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_679"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
land.lhs.true.i1248:5 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_680 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_404, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_680"/></StgValue>
</operation>

<operation id="153" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
land.lhs.true.i1248:6 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_681 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_405, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_681"/></StgValue>
</operation>

<operation id="154" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
land.lhs.true.i1248:7 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_682 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_406, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_682"/></StgValue>
</operation>

<operation id="155" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
land.lhs.true.i1248:8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_683 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_407, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_683"/></StgValue>
</operation>

<operation id="156" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
land.lhs.true.i1248:9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_684 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_408, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_684"/></StgValue>
</operation>

<operation id="157" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
land.lhs.true.i1248:10 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_685 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_409, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_685"/></StgValue>
</operation>

<operation id="158" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
land.lhs.true.i1248:11 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_686 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_410, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_686"/></StgValue>
</operation>

<operation id="159" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="trunc_ln88" val="0"/>
<literal name="level_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="16" op_0_bw="1">
<![CDATA[
land.lhs.true.i1248:12 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_687 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_675

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_687"/></StgValue>
</operation>

<operation id="160" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="trunc_ln88" val="1"/>
<literal name="level_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="16" op_0_bw="1">
<![CDATA[
land.lhs.true.i1248:13 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_688 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_676

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_688"/></StgValue>
</operation>

<operation id="161" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="trunc_ln88" val="-2"/>
<literal name="level_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="16" op_0_bw="1">
<![CDATA[
land.lhs.true.i1248:14 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_689 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_677

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_689"/></StgValue>
</operation>

<operation id="162" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="trunc_ln88" val="-1"/>
<literal name="level_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="16" op_0_bw="1">
<![CDATA[
land.lhs.true.i1248:15 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_690 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_678

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_690"/></StgValue>
</operation>

<operation id="163" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="level_2" val="1"/>
<literal name="trunc_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="16" op_0_bw="1">
<![CDATA[
land.lhs.true.i1248:17 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_691 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_679

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_691"/></StgValue>
</operation>

<operation id="164" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="level_2" val="1"/>
<literal name="trunc_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="16" op_0_bw="1">
<![CDATA[
land.lhs.true.i1248:18 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_692 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_680

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_692"/></StgValue>
</operation>

<operation id="165" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="level_2" val="1"/>
<literal name="trunc_ln88" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="16" op_0_bw="1">
<![CDATA[
land.lhs.true.i1248:19 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_693 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_681

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_693"/></StgValue>
</operation>

<operation id="166" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="level_2" val="1"/>
<literal name="trunc_ln88" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="16" op_0_bw="1">
<![CDATA[
land.lhs.true.i1248:20 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_694 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_682

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_694"/></StgValue>
</operation>

<operation id="167" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="level_2" val="-2"/>
<literal name="trunc_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="16" op_0_bw="1">
<![CDATA[
land.lhs.true.i1248:22 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_695 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_683

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_695"/></StgValue>
</operation>

<operation id="168" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="level_2" val="-2"/>
<literal name="trunc_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="16" op_0_bw="1">
<![CDATA[
land.lhs.true.i1248:23 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_696 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_684

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_696"/></StgValue>
</operation>

<operation id="169" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="level_2" val="-2"/>
<literal name="trunc_ln88" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="16" op_0_bw="1">
<![CDATA[
land.lhs.true.i1248:24 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_697 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_685

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_697"/></StgValue>
</operation>

<operation id="170" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="level_2" val="-2"/>
<literal name="trunc_ln88" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="16" op_0_bw="1">
<![CDATA[
land.lhs.true.i1248:25 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_698 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_686

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_698"/></StgValue>
</operation>

<operation id="171" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then28.i1236:12 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_591 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_399, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_591"/></StgValue>
</operation>

<operation id="172" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then28.i1236:13 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_592 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_400, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_592"/></StgValue>
</operation>

<operation id="173" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then28.i1236:14 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_593 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_401, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_593"/></StgValue>
</operation>

<operation id="174" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then28.i1236:15 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_594 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_402, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_594"/></StgValue>
</operation>

<operation id="175" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then28.i1236:16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_595 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_403, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_595"/></StgValue>
</operation>

<operation id="176" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then28.i1236:17 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_596 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_404, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_596"/></StgValue>
</operation>

<operation id="177" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then28.i1236:18 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_597 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_405, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_597"/></StgValue>
</operation>

<operation id="178" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then28.i1236:19 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_598 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_406, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_598"/></StgValue>
</operation>

<operation id="179" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then28.i1236:20 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_599 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_407, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_599"/></StgValue>
</operation>

<operation id="180" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then28.i1236:21 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_600 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_408, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_600"/></StgValue>
</operation>

<operation id="181" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then28.i1236:22 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_601 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_409, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_601"/></StgValue>
</operation>

<operation id="182" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then28.i1236:23 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_602 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_410, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_602"/></StgValue>
</operation>

<operation id="183" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="1"/>
<literal name="trunc_ln88" val="0"/>
<literal name="level_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="16" op_0_bw="1">
<![CDATA[
if.then28.i1236:52 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_627 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_591

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_627"/></StgValue>
</operation>

<operation id="184" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="1"/>
<literal name="trunc_ln88" val="1"/>
<literal name="level_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="16" op_0_bw="1">
<![CDATA[
if.then28.i1236:53 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_628 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_592

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_628"/></StgValue>
</operation>

<operation id="185" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="1"/>
<literal name="trunc_ln88" val="-2"/>
<literal name="level_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="16" op_0_bw="1">
<![CDATA[
if.then28.i1236:54 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_629 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_593

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_629"/></StgValue>
</operation>

<operation id="186" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="1"/>
<literal name="trunc_ln88" val="-1"/>
<literal name="level_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="16" op_0_bw="1">
<![CDATA[
if.then28.i1236:55 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_630 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_594

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_630"/></StgValue>
</operation>

<operation id="187" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="1"/>
<literal name="level_2" val="1"/>
<literal name="trunc_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="16" op_0_bw="1">
<![CDATA[
if.then28.i1236:57 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_631 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_595

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_631"/></StgValue>
</operation>

<operation id="188" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="1"/>
<literal name="level_2" val="1"/>
<literal name="trunc_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="16" op_0_bw="1">
<![CDATA[
if.then28.i1236:58 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_632 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_596

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_632"/></StgValue>
</operation>

<operation id="189" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="1"/>
<literal name="level_2" val="1"/>
<literal name="trunc_ln88" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="16" op_0_bw="1">
<![CDATA[
if.then28.i1236:59 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_633 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_597

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_633"/></StgValue>
</operation>

<operation id="190" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="1"/>
<literal name="level_2" val="1"/>
<literal name="trunc_ln88" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="16" op_0_bw="1">
<![CDATA[
if.then28.i1236:60 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_634 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_598

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_634"/></StgValue>
</operation>

<operation id="191" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="1"/>
<literal name="level_2" val="-2"/>
<literal name="trunc_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="16" op_0_bw="1">
<![CDATA[
if.then28.i1236:62 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_635 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_599

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_635"/></StgValue>
</operation>

<operation id="192" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="1"/>
<literal name="level_2" val="-2"/>
<literal name="trunc_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="16" op_0_bw="1">
<![CDATA[
if.then28.i1236:63 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_636 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_600

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_636"/></StgValue>
</operation>

<operation id="193" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="1"/>
<literal name="level_2" val="-2"/>
<literal name="trunc_ln88" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="16" op_0_bw="1">
<![CDATA[
if.then28.i1236:64 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_637 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_601

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_637"/></StgValue>
</operation>

<operation id="194" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="1"/>
<literal name="level_2" val="-2"/>
<literal name="trunc_ln88" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="16" op_0_bw="1">
<![CDATA[
if.then28.i1236:65 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_638 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_602

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_638"/></StgValue>
</operation>

<operation id="195" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
if.then28.i1236:84 %switch_ln94 = switch i2 %level_2, void %V22.i21.i12271597.case.0, i2 2, void %V22.i21.i12271597.case.2, i2 1, void %V22.i21.i12271597.case.1

]]></Node>
<StgValue><ssdm name="switch_ln94"/></StgValue>
</operation>

<operation id="196" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="1"/>
<literal name="level_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
V22.i21.i12271597.case.1:0 %switch_ln94 = switch i2 %trunc_ln88, void %arrayidx3210.i12321604.3.case.31337, i2 0, void %arrayidx3210.i12321604.3.case.01334, i2 1, void %arrayidx3210.i12321604.3.case.11335, i2 2, void %arrayidx3210.i12321604.3.case.21336

]]></Node>
<StgValue><ssdm name="switch_ln94"/></StgValue>
</operation>

<operation id="197" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="1"/>
<literal name="level_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3210.i12321604.3.exit1333:0 %br_ln94 = br void %arrayidx3210.i12321604.3.exit

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>

<operation id="198" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="1"/>
<literal name="level_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
V22.i21.i12271597.case.2:0 %switch_ln94 = switch i2 %trunc_ln88, void %arrayidx3210.i12321604.3.case.31343, i2 0, void %arrayidx3210.i12321604.3.case.01340, i2 1, void %arrayidx3210.i12321604.3.case.11341, i2 2, void %arrayidx3210.i12321604.3.case.21342

]]></Node>
<StgValue><ssdm name="switch_ln94"/></StgValue>
</operation>

<operation id="199" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="1"/>
<literal name="level_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3210.i12321604.3.exit1339:0 %br_ln94 = br void %arrayidx3210.i12321604.3.exit

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>

<operation id="200" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="1"/>
<literal name="level_2" val="!2"/>
<literal name="level_2" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
V22.i21.i12271597.case.0:0 %switch_ln94 = switch i2 %trunc_ln88, void %arrayidx3210.i12321604.3.case.31331, i2 0, void %arrayidx3210.i12321604.3.case.01328, i2 1, void %arrayidx3210.i12321604.3.case.11329, i2 2, void %arrayidx3210.i12321604.3.case.21330

]]></Node>
<StgValue><ssdm name="switch_ln94"/></StgValue>
</operation>

<operation id="201" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="1"/>
<literal name="level_2" val="!2"/>
<literal name="level_2" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3210.i12321604.3.exit1327:0 %br_ln94 = br void %arrayidx3210.i12321604.3.exit

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>

<operation id="202" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx3210.i12321604.3.exit:3 %store_ln370 = store i16 %input_price_3, i16 %input_price_1

]]></Node>
<StgValue><ssdm name="store_ln370"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="203" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="trunc_ln88" val="0"/>
<literal name="level_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="16" op_0_bw="1">
<![CDATA[
land.lhs.true.i1248:12 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_687 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_675

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_687"/></StgValue>
</operation>

<operation id="204" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="trunc_ln88" val="1"/>
<literal name="level_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="16" op_0_bw="1">
<![CDATA[
land.lhs.true.i1248:13 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_688 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_676

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_688"/></StgValue>
</operation>

<operation id="205" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="trunc_ln88" val="-2"/>
<literal name="level_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="16" op_0_bw="1">
<![CDATA[
land.lhs.true.i1248:14 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_689 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_677

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_689"/></StgValue>
</operation>

<operation id="206" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="trunc_ln88" val="-1"/>
<literal name="level_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="16" op_0_bw="1">
<![CDATA[
land.lhs.true.i1248:15 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_690 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_678

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_690"/></StgValue>
</operation>

<operation id="207" st_id="5" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="level_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="2" op_8_bw="16" op_9_bw="16" op_10_bw="2">
<![CDATA[
land.lhs.true.i1248:16 %tmp_31 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 0, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_687, i2 1, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_688, i2 2, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_689, i2 3, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_690, i16 0, i2 %trunc_ln88

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="208" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="level_2" val="1"/>
<literal name="trunc_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="16" op_0_bw="1">
<![CDATA[
land.lhs.true.i1248:17 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_691 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_679

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_691"/></StgValue>
</operation>

<operation id="209" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="level_2" val="1"/>
<literal name="trunc_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="16" op_0_bw="1">
<![CDATA[
land.lhs.true.i1248:18 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_692 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_680

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_692"/></StgValue>
</operation>

<operation id="210" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="level_2" val="1"/>
<literal name="trunc_ln88" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="16" op_0_bw="1">
<![CDATA[
land.lhs.true.i1248:19 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_693 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_681

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_693"/></StgValue>
</operation>

<operation id="211" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="level_2" val="1"/>
<literal name="trunc_ln88" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="16" op_0_bw="1">
<![CDATA[
land.lhs.true.i1248:20 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_694 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_682

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_694"/></StgValue>
</operation>

<operation id="212" st_id="5" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="level_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="2" op_8_bw="16" op_9_bw="16" op_10_bw="2">
<![CDATA[
land.lhs.true.i1248:21 %tmp_32 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 0, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_691, i2 1, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_692, i2 2, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_693, i2 3, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_694, i16 0, i2 %trunc_ln88

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="213" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="level_2" val="-2"/>
<literal name="trunc_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="16" op_0_bw="1">
<![CDATA[
land.lhs.true.i1248:22 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_695 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_683

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_695"/></StgValue>
</operation>

<operation id="214" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="level_2" val="-2"/>
<literal name="trunc_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="16" op_0_bw="1">
<![CDATA[
land.lhs.true.i1248:23 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_696 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_684

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_696"/></StgValue>
</operation>

<operation id="215" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="level_2" val="-2"/>
<literal name="trunc_ln88" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="16" op_0_bw="1">
<![CDATA[
land.lhs.true.i1248:24 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_697 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_685

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_697"/></StgValue>
</operation>

<operation id="216" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="level_2" val="-2"/>
<literal name="trunc_ln88" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="16" op_0_bw="1">
<![CDATA[
land.lhs.true.i1248:25 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_698 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_686

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_698"/></StgValue>
</operation>

<operation id="217" st_id="5" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="level_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="2" op_8_bw="16" op_9_bw="16" op_10_bw="2">
<![CDATA[
land.lhs.true.i1248:26 %tmp_33 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 0, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_695, i2 1, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_696, i2 2, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_697, i2 3, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_698, i16 0, i2 %trunc_ln88

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="218" st_id="5" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
land.lhs.true.i1248:27 %input_orderID_7 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %tmp_31, i2 1, i16 %tmp_32, i2 2, i16 %tmp_33, i16 0, i2 %level_2

]]></Node>
<StgValue><ssdm name="input_orderID_7"/></StgValue>
</operation>

<operation id="219" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="1"/>
<literal name="trunc_ln88" val="0"/>
<literal name="level_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="16" op_0_bw="1">
<![CDATA[
if.then28.i1236:52 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_627 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_591

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_627"/></StgValue>
</operation>

<operation id="220" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="1"/>
<literal name="trunc_ln88" val="1"/>
<literal name="level_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="16" op_0_bw="1">
<![CDATA[
if.then28.i1236:53 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_628 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_592

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_628"/></StgValue>
</operation>

<operation id="221" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="1"/>
<literal name="trunc_ln88" val="-2"/>
<literal name="level_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="16" op_0_bw="1">
<![CDATA[
if.then28.i1236:54 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_629 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_593

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_629"/></StgValue>
</operation>

<operation id="222" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="1"/>
<literal name="trunc_ln88" val="-1"/>
<literal name="level_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="16" op_0_bw="1">
<![CDATA[
if.then28.i1236:55 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_630 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_594

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_630"/></StgValue>
</operation>

<operation id="223" st_id="5" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="1"/>
<literal name="level_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="2" op_8_bw="16" op_9_bw="16" op_10_bw="2">
<![CDATA[
if.then28.i1236:56 %tmp_25 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 0, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_627, i2 1, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_628, i2 2, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_629, i2 3, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_630, i16 0, i2 %trunc_ln88

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="224" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="1"/>
<literal name="level_2" val="1"/>
<literal name="trunc_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="16" op_0_bw="1">
<![CDATA[
if.then28.i1236:57 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_631 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_595

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_631"/></StgValue>
</operation>

<operation id="225" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="1"/>
<literal name="level_2" val="1"/>
<literal name="trunc_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="16" op_0_bw="1">
<![CDATA[
if.then28.i1236:58 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_632 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_596

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_632"/></StgValue>
</operation>

<operation id="226" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="1"/>
<literal name="level_2" val="1"/>
<literal name="trunc_ln88" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="16" op_0_bw="1">
<![CDATA[
if.then28.i1236:59 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_633 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_597

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_633"/></StgValue>
</operation>

<operation id="227" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="1"/>
<literal name="level_2" val="1"/>
<literal name="trunc_ln88" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="16" op_0_bw="1">
<![CDATA[
if.then28.i1236:60 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_634 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_598

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_634"/></StgValue>
</operation>

<operation id="228" st_id="5" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="1"/>
<literal name="level_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="2" op_8_bw="16" op_9_bw="16" op_10_bw="2">
<![CDATA[
if.then28.i1236:61 %tmp_26 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 0, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_631, i2 1, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_632, i2 2, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_633, i2 3, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_634, i16 0, i2 %trunc_ln88

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="229" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="1"/>
<literal name="level_2" val="-2"/>
<literal name="trunc_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="16" op_0_bw="1">
<![CDATA[
if.then28.i1236:62 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_635 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_599

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_635"/></StgValue>
</operation>

<operation id="230" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="1"/>
<literal name="level_2" val="-2"/>
<literal name="trunc_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="16" op_0_bw="1">
<![CDATA[
if.then28.i1236:63 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_636 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_600

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_636"/></StgValue>
</operation>

<operation id="231" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="1"/>
<literal name="level_2" val="-2"/>
<literal name="trunc_ln88" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="16" op_0_bw="1">
<![CDATA[
if.then28.i1236:64 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_637 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_601

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_637"/></StgValue>
</operation>

<operation id="232" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="1"/>
<literal name="level_2" val="-2"/>
<literal name="trunc_ln88" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="16" op_0_bw="1">
<![CDATA[
if.then28.i1236:65 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_638 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_602

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_638"/></StgValue>
</operation>

<operation id="233" st_id="5" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="1"/>
<literal name="level_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="2" op_8_bw="16" op_9_bw="16" op_10_bw="2">
<![CDATA[
if.then28.i1236:66 %tmp_27 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 0, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_635, i2 1, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_636, i2 2, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_637, i2 3, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_638, i16 0, i2 %trunc_ln88

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="234" st_id="5" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
if.then28.i1236:67 %input_orderID_6 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %tmp_25, i2 1, i16 %tmp_26, i2 2, i16 %tmp_27, i16 0, i2 %level_2

]]></Node>
<StgValue><ssdm name="input_orderID_6"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="235" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.body.i1229:3 %input_orderID_5 = load i16 %input_orderID_1

]]></Node>
<StgValue><ssdm name="input_orderID_5"/></StgValue>
</operation>

<operation id="236" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body.i1229:5 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 3, i64 0

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="237" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
land.lhs.true.i1248:28 %icmp_ln97_2 = icmp_ult  i16 %input_orderID_5, i16 %input_orderID_7

]]></Node>
<StgValue><ssdm name="icmp_ln97_2"/></StgValue>
</operation>

<operation id="238" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true.i1248:29 %br_ln97 = br i1 %icmp_ln97_2, void %if.end63.i1261, void %if.then52.i1255

]]></Node>
<StgValue><ssdm name="br_ln97"/></StgValue>
</operation>

<operation id="239" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then52.i1255:0 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_699 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_79, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_699"/></StgValue>
</operation>

<operation id="240" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then52.i1255:1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_700 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_78, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_700"/></StgValue>
</operation>

<operation id="241" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then52.i1255:2 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_701 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_77, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_701"/></StgValue>
</operation>

<operation id="242" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then52.i1255:3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_702 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_76, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_702"/></StgValue>
</operation>

<operation id="243" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then52.i1255:4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_703 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_75, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_703"/></StgValue>
</operation>

<operation id="244" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then52.i1255:5 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_704 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_74, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_704"/></StgValue>
</operation>

<operation id="245" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then52.i1255:6 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_705 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_73, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_705"/></StgValue>
</operation>

<operation id="246" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then52.i1255:7 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_706 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_72, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_706"/></StgValue>
</operation>

<operation id="247" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then52.i1255:8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_707 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_71, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_707"/></StgValue>
</operation>

<operation id="248" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then52.i1255:9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_708 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_70, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_708"/></StgValue>
</operation>

<operation id="249" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then52.i1255:10 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_709 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_69, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_709"/></StgValue>
</operation>

<operation id="250" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then52.i1255:11 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_710 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_68, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_710"/></StgValue>
</operation>

<operation id="251" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then52.i1255:12 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_711 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_383, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_711"/></StgValue>
</operation>

<operation id="252" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then52.i1255:13 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_712 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_384, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_712"/></StgValue>
</operation>

<operation id="253" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then52.i1255:14 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_713 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_385, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_713"/></StgValue>
</operation>

<operation id="254" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then52.i1255:15 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_714 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_386, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_714"/></StgValue>
</operation>

<operation id="255" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then52.i1255:16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_715 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_387, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_715"/></StgValue>
</operation>

<operation id="256" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then52.i1255:17 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_716 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_388, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_716"/></StgValue>
</operation>

<operation id="257" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then52.i1255:18 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_717 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_389, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_717"/></StgValue>
</operation>

<operation id="258" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then52.i1255:19 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_718 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_390, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_718"/></StgValue>
</operation>

<operation id="259" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then52.i1255:20 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_719 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_391, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_719"/></StgValue>
</operation>

<operation id="260" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then52.i1255:21 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_720 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_392, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_720"/></StgValue>
</operation>

<operation id="261" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then52.i1255:22 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_721 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_393, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_721"/></StgValue>
</operation>

<operation id="262" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="1" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then52.i1255:23 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_722 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_394, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_722"/></StgValue>
</operation>

<operation id="263" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
<literal name="trunc_ln88" val="0"/>
<literal name="level_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="8" op_0_bw="1">
<![CDATA[
if.then52.i1255:24 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_723 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_699

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_723"/></StgValue>
</operation>

<operation id="264" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
<literal name="trunc_ln88" val="1"/>
<literal name="level_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="8" op_0_bw="1">
<![CDATA[
if.then52.i1255:25 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_724 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_700

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_724"/></StgValue>
</operation>

<operation id="265" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
<literal name="trunc_ln88" val="-2"/>
<literal name="level_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="8" op_0_bw="1">
<![CDATA[
if.then52.i1255:26 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_725 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_701

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_725"/></StgValue>
</operation>

<operation id="266" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
<literal name="trunc_ln88" val="-1"/>
<literal name="level_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="8" op_0_bw="1">
<![CDATA[
if.then52.i1255:27 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_726 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_702

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_726"/></StgValue>
</operation>

<operation id="267" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
<literal name="level_2" val="1"/>
<literal name="trunc_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="8" op_0_bw="1">
<![CDATA[
if.then52.i1255:29 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_727 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_703

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_727"/></StgValue>
</operation>

<operation id="268" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
<literal name="level_2" val="1"/>
<literal name="trunc_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="8" op_0_bw="1">
<![CDATA[
if.then52.i1255:30 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_728 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_704

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_728"/></StgValue>
</operation>

<operation id="269" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
<literal name="level_2" val="1"/>
<literal name="trunc_ln88" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="8" op_0_bw="1">
<![CDATA[
if.then52.i1255:31 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_729 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_705

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_729"/></StgValue>
</operation>

<operation id="270" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
<literal name="level_2" val="1"/>
<literal name="trunc_ln88" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="8" op_0_bw="1">
<![CDATA[
if.then52.i1255:32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_730 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_706

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_730"/></StgValue>
</operation>

<operation id="271" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
<literal name="level_2" val="-2"/>
<literal name="trunc_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="8" op_0_bw="1">
<![CDATA[
if.then52.i1255:34 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_731 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_707

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_731"/></StgValue>
</operation>

<operation id="272" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
<literal name="level_2" val="-2"/>
<literal name="trunc_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="8" op_0_bw="1">
<![CDATA[
if.then52.i1255:35 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_732 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_708

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_732"/></StgValue>
</operation>

<operation id="273" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
<literal name="level_2" val="-2"/>
<literal name="trunc_ln88" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="8" op_0_bw="1">
<![CDATA[
if.then52.i1255:36 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_733 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_709

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_733"/></StgValue>
</operation>

<operation id="274" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
<literal name="level_2" val="-2"/>
<literal name="trunc_ln88" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="8" op_0_bw="1">
<![CDATA[
if.then52.i1255:37 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_734 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_710

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_734"/></StgValue>
</operation>

<operation id="275" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
<literal name="trunc_ln88" val="0"/>
<literal name="level_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="3" op_0_bw="1">
<![CDATA[
if.then52.i1255:40 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_735 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_711

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_735"/></StgValue>
</operation>

<operation id="276" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
<literal name="trunc_ln88" val="1"/>
<literal name="level_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="3" op_0_bw="1">
<![CDATA[
if.then52.i1255:41 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_736 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_712

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_736"/></StgValue>
</operation>

<operation id="277" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
<literal name="trunc_ln88" val="-2"/>
<literal name="level_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="3" op_0_bw="1">
<![CDATA[
if.then52.i1255:42 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_737 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_713

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_737"/></StgValue>
</operation>

<operation id="278" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
<literal name="trunc_ln88" val="-1"/>
<literal name="level_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="3" op_0_bw="1">
<![CDATA[
if.then52.i1255:43 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_738 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_714

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_738"/></StgValue>
</operation>

<operation id="279" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
<literal name="level_2" val="1"/>
<literal name="trunc_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="3" op_0_bw="1">
<![CDATA[
if.then52.i1255:45 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_739 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_715

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_739"/></StgValue>
</operation>

<operation id="280" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
<literal name="level_2" val="1"/>
<literal name="trunc_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="3" op_0_bw="1">
<![CDATA[
if.then52.i1255:46 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_740 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_716

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_740"/></StgValue>
</operation>

<operation id="281" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
<literal name="level_2" val="1"/>
<literal name="trunc_ln88" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="3" op_0_bw="1">
<![CDATA[
if.then52.i1255:47 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_741 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_717

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_741"/></StgValue>
</operation>

<operation id="282" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
<literal name="level_2" val="1"/>
<literal name="trunc_ln88" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="3" op_0_bw="1">
<![CDATA[
if.then52.i1255:48 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_742 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_718

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_742"/></StgValue>
</operation>

<operation id="283" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
<literal name="level_2" val="-2"/>
<literal name="trunc_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="3" op_0_bw="1">
<![CDATA[
if.then52.i1255:50 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_743 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_719

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_743"/></StgValue>
</operation>

<operation id="284" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
<literal name="level_2" val="-2"/>
<literal name="trunc_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="3" op_0_bw="1">
<![CDATA[
if.then52.i1255:51 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_744 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_720

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_744"/></StgValue>
</operation>

<operation id="285" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
<literal name="level_2" val="-2"/>
<literal name="trunc_ln88" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="3" op_0_bw="1">
<![CDATA[
if.then52.i1255:52 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_745 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_721

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_745"/></StgValue>
</operation>

<operation id="286" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
<literal name="level_2" val="-2"/>
<literal name="trunc_ln88" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="3" op_0_bw="1">
<![CDATA[
if.then52.i1255:53 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_746 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_722

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_746"/></StgValue>
</operation>

<operation id="287" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
if.then52.i1255:56 %switch_ln99 = switch i2 %level_2, void %V22.i21.i12271597.case.01130, i2 2, void %V22.i21.i12271597.case.21132, i2 1, void %V22.i21.i12271597.case.11131

]]></Node>
<StgValue><ssdm name="switch_ln99"/></StgValue>
</operation>

<operation id="288" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
<literal name="level_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
V22.i21.i12271597.case.11131:0 %switch_ln99 = switch i2 %trunc_ln88, void %arrayidx578.i12511602.3.case.31361, i2 0, void %arrayidx578.i12511602.3.case.01358, i2 1, void %arrayidx578.i12511602.3.case.11359, i2 2, void %arrayidx578.i12511602.3.case.21360

]]></Node>
<StgValue><ssdm name="switch_ln99"/></StgValue>
</operation>

<operation id="289" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
<literal name="level_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="0">
<![CDATA[
arrayidx578.i12511602.3.exit1357:0 %br_ln99 = br void %arrayidx578.i12511602.3.exit

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="290" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
<literal name="level_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
V22.i21.i12271597.case.21132:0 %switch_ln99 = switch i2 %trunc_ln88, void %arrayidx578.i12511602.3.case.31367, i2 0, void %arrayidx578.i12511602.3.case.01364, i2 1, void %arrayidx578.i12511602.3.case.11365, i2 2, void %arrayidx578.i12511602.3.case.21366

]]></Node>
<StgValue><ssdm name="switch_ln99"/></StgValue>
</operation>

<operation id="291" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
<literal name="level_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="0">
<![CDATA[
arrayidx578.i12511602.3.exit1363:0 %br_ln99 = br void %arrayidx578.i12511602.3.exit

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="292" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
<literal name="level_2" val="!2"/>
<literal name="level_2" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
V22.i21.i12271597.case.01130:0 %switch_ln99 = switch i2 %trunc_ln88, void %arrayidx578.i12511602.3.case.31355, i2 0, void %arrayidx578.i12511602.3.case.01352, i2 1, void %arrayidx578.i12511602.3.case.11353, i2 2, void %arrayidx578.i12511602.3.case.21354

]]></Node>
<StgValue><ssdm name="switch_ln99"/></StgValue>
</operation>

<operation id="293" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
<literal name="level_2" val="!2"/>
<literal name="level_2" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="0">
<![CDATA[
arrayidx578.i12511602.3.exit1351:0 %br_ln99 = br void %arrayidx578.i12511602.3.exit

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="294" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx578.i12511602.3.exit:1 %store_ln370 = store i16 %input_orderID_7, i16 %input_orderID_1

]]></Node>
<StgValue><ssdm name="store_ln370"/></StgValue>
</operation>

<operation id="295" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="1" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then28.i1236:0 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_579 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_79, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_579"/></StgValue>
</operation>

<operation id="296" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="1" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then28.i1236:1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_580 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_78, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_580"/></StgValue>
</operation>

<operation id="297" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="1" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then28.i1236:2 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_581 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_77, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_581"/></StgValue>
</operation>

<operation id="298" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="1" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then28.i1236:3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_582 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_76, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_582"/></StgValue>
</operation>

<operation id="299" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then28.i1236:4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_583 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_75, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_583"/></StgValue>
</operation>

<operation id="300" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="1" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then28.i1236:5 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_584 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_74, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_584"/></StgValue>
</operation>

<operation id="301" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="1" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then28.i1236:6 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_585 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_73, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_585"/></StgValue>
</operation>

<operation id="302" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="1" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then28.i1236:7 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_586 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_72, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_586"/></StgValue>
</operation>

<operation id="303" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="1" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then28.i1236:8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_587 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_71, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_587"/></StgValue>
</operation>

<operation id="304" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then28.i1236:9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_588 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_70, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_588"/></StgValue>
</operation>

<operation id="305" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="1" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then28.i1236:10 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_589 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_69, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_589"/></StgValue>
</operation>

<operation id="306" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="1" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then28.i1236:11 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_590 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_68, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_590"/></StgValue>
</operation>

<operation id="307" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="1" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then28.i1236:24 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_603 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_383, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_603"/></StgValue>
</operation>

<operation id="308" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="1" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then28.i1236:25 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_604 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_384, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_604"/></StgValue>
</operation>

<operation id="309" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="1" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then28.i1236:26 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_605 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_385, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_605"/></StgValue>
</operation>

<operation id="310" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="1" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then28.i1236:27 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_606 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_386, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_606"/></StgValue>
</operation>

<operation id="311" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then28.i1236:28 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_607 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_387, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_607"/></StgValue>
</operation>

<operation id="312" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="1" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then28.i1236:29 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_608 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_388, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_608"/></StgValue>
</operation>

<operation id="313" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="1" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then28.i1236:30 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_609 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_389, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_609"/></StgValue>
</operation>

<operation id="314" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="1" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then28.i1236:31 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_610 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_390, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_610"/></StgValue>
</operation>

<operation id="315" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="1" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then28.i1236:32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_611 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_391, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_611"/></StgValue>
</operation>

<operation id="316" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="1" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then28.i1236:33 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_612 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_392, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_612"/></StgValue>
</operation>

<operation id="317" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="1" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then28.i1236:34 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_613 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_393, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_613"/></StgValue>
</operation>

<operation id="318" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then28.i1236:35 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_614 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_394, i64 0, i64 %zext_ln370

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_614"/></StgValue>
</operation>

<operation id="319" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="1"/>
<literal name="trunc_ln88" val="0"/>
<literal name="level_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="8" op_0_bw="1">
<![CDATA[
if.then28.i1236:36 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_615 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_579

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_615"/></StgValue>
</operation>

<operation id="320" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="1"/>
<literal name="trunc_ln88" val="1"/>
<literal name="level_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="8" op_0_bw="1">
<![CDATA[
if.then28.i1236:37 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_616 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_580

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_616"/></StgValue>
</operation>

<operation id="321" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="1"/>
<literal name="trunc_ln88" val="-2"/>
<literal name="level_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="8" op_0_bw="1">
<![CDATA[
if.then28.i1236:38 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_617 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_581

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_617"/></StgValue>
</operation>

<operation id="322" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="1"/>
<literal name="trunc_ln88" val="-1"/>
<literal name="level_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="8" op_0_bw="1">
<![CDATA[
if.then28.i1236:39 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_618 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_582

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_618"/></StgValue>
</operation>

<operation id="323" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="1"/>
<literal name="level_2" val="1"/>
<literal name="trunc_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="8" op_0_bw="1">
<![CDATA[
if.then28.i1236:41 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_619 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_583

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_619"/></StgValue>
</operation>

<operation id="324" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="1"/>
<literal name="level_2" val="1"/>
<literal name="trunc_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="8" op_0_bw="1">
<![CDATA[
if.then28.i1236:42 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_620 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_584

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_620"/></StgValue>
</operation>

<operation id="325" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="1"/>
<literal name="level_2" val="1"/>
<literal name="trunc_ln88" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="8" op_0_bw="1">
<![CDATA[
if.then28.i1236:43 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_621 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_585

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_621"/></StgValue>
</operation>

<operation id="326" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="1"/>
<literal name="level_2" val="1"/>
<literal name="trunc_ln88" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="8" op_0_bw="1">
<![CDATA[
if.then28.i1236:44 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_622 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_586

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_622"/></StgValue>
</operation>

<operation id="327" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="1"/>
<literal name="level_2" val="-2"/>
<literal name="trunc_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="8" op_0_bw="1">
<![CDATA[
if.then28.i1236:46 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_623 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_587

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_623"/></StgValue>
</operation>

<operation id="328" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="1"/>
<literal name="level_2" val="-2"/>
<literal name="trunc_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="8" op_0_bw="1">
<![CDATA[
if.then28.i1236:47 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_624 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_588

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_624"/></StgValue>
</operation>

<operation id="329" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="1"/>
<literal name="level_2" val="-2"/>
<literal name="trunc_ln88" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="8" op_0_bw="1">
<![CDATA[
if.then28.i1236:48 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_625 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_589

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_625"/></StgValue>
</operation>

<operation id="330" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="1"/>
<literal name="level_2" val="-2"/>
<literal name="trunc_ln88" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="8" op_0_bw="1">
<![CDATA[
if.then28.i1236:49 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_626 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_590

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_626"/></StgValue>
</operation>

<operation id="331" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="1"/>
<literal name="trunc_ln88" val="0"/>
<literal name="level_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="3" op_0_bw="1">
<![CDATA[
if.then28.i1236:68 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_639 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_603

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_639"/></StgValue>
</operation>

<operation id="332" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="1"/>
<literal name="trunc_ln88" val="1"/>
<literal name="level_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="3" op_0_bw="1">
<![CDATA[
if.then28.i1236:69 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_640 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_604

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_640"/></StgValue>
</operation>

<operation id="333" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="1"/>
<literal name="trunc_ln88" val="-2"/>
<literal name="level_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="3" op_0_bw="1">
<![CDATA[
if.then28.i1236:70 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_641 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_605

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_641"/></StgValue>
</operation>

<operation id="334" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="1"/>
<literal name="trunc_ln88" val="-1"/>
<literal name="level_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="3" op_0_bw="1">
<![CDATA[
if.then28.i1236:71 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_642 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_606

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_642"/></StgValue>
</operation>

<operation id="335" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="1"/>
<literal name="level_2" val="1"/>
<literal name="trunc_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="3" op_0_bw="1">
<![CDATA[
if.then28.i1236:73 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_643 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_607

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_643"/></StgValue>
</operation>

<operation id="336" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="1"/>
<literal name="level_2" val="1"/>
<literal name="trunc_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="3" op_0_bw="1">
<![CDATA[
if.then28.i1236:74 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_644 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_608

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_644"/></StgValue>
</operation>

<operation id="337" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="1"/>
<literal name="level_2" val="1"/>
<literal name="trunc_ln88" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="3" op_0_bw="1">
<![CDATA[
if.then28.i1236:75 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_645 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_609

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_645"/></StgValue>
</operation>

<operation id="338" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="1"/>
<literal name="level_2" val="1"/>
<literal name="trunc_ln88" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="3" op_0_bw="1">
<![CDATA[
if.then28.i1236:76 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_646 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_610

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_646"/></StgValue>
</operation>

<operation id="339" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="1"/>
<literal name="level_2" val="-2"/>
<literal name="trunc_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="3" op_0_bw="1">
<![CDATA[
if.then28.i1236:78 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_647 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_611

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_647"/></StgValue>
</operation>

<operation id="340" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="1"/>
<literal name="level_2" val="-2"/>
<literal name="trunc_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="3" op_0_bw="1">
<![CDATA[
if.then28.i1236:79 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_648 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_612

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_648"/></StgValue>
</operation>

<operation id="341" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="1"/>
<literal name="level_2" val="-2"/>
<literal name="trunc_ln88" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="3" op_0_bw="1">
<![CDATA[
if.then28.i1236:80 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_649 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_613

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_649"/></StgValue>
</operation>

<operation id="342" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="1"/>
<literal name="level_2" val="-2"/>
<literal name="trunc_ln88" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="3" op_0_bw="1">
<![CDATA[
if.then28.i1236:81 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_650 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_614

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_650"/></StgValue>
</operation>

<operation id="343" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx3210.i12321604.3.exit:1 %store_ln370 = store i16 %input_orderID_6, i16 %input_orderID_1

]]></Node>
<StgValue><ssdm name="store_ln370"/></StgValue>
</operation>

<operation id="582" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
_Z7add_bidPA8_5orderRS_RjRiPiS5_RN3hls6streamIS_Li0EEES9_RNS7_I7ap_uintILi32EELi0EEERNS7_I8metadataLi0EEERSB_SH_SB_SE_S_b.exit1274.loopexit.exitStub:0 %new_idx_3_load_1 = load i3 %new_idx_3

]]></Node>
<StgValue><ssdm name="new_idx_3_load_1"/></StgValue>
</operation>

<operation id="583" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
_Z7add_bidPA8_5orderRS_RjRiPiS5_RN3hls6streamIS_Li0EEES9_RNS7_I7ap_uintILi32EELi0EEERNS7_I8metadataLi0EEERSB_SH_SB_SE_S_b.exit1274.loopexit.exitStub:1 %input_size_1_load = load i8 %input_size_1

]]></Node>
<StgValue><ssdm name="input_size_1_load"/></StgValue>
</operation>

<operation id="584" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
_Z7add_bidPA8_5orderRS_RjRiPiS5_RN3hls6streamIS_Li0EEES9_RNS7_I7ap_uintILi32EELi0EEERNS7_I8metadataLi0EEERSB_SH_SB_SE_S_b.exit1274.loopexit.exitStub:2 %input_direction_1_load = load i3 %input_direction_1

]]></Node>
<StgValue><ssdm name="input_direction_1_load"/></StgValue>
</operation>

<operation id="585" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3">
<![CDATA[
_Z7add_bidPA8_5orderRS_RjRiPiS5_RN3hls6streamIS_Li0EEES9_RNS7_I7ap_uintILi32EELi0EEERNS7_I8metadataLi0EEERSB_SH_SB_SE_S_b.exit1274.loopexit.exitStub:3 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i3P0A, i3 %new_idx_3_out, i3 %new_idx_3_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="586" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3">
<![CDATA[
_Z7add_bidPA8_5orderRS_RjRiPiS5_RN3hls6streamIS_Li0EEES9_RNS7_I7ap_uintILi32EELi0EEERNS7_I8metadataLi0EEERSB_SH_SB_SE_S_b.exit1274.loopexit.exitStub:4 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i3P0A, i3 %input_direction_1_out, i3 %input_direction_1_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="587" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
_Z7add_bidPA8_5orderRS_RjRiPiS5_RN3hls6streamIS_Li0EEES9_RNS7_I7ap_uintILi32EELi0EEERNS7_I8metadataLi0EEERSB_SH_SB_SE_S_b.exit1274.loopexit.exitStub:5 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %input_orderID_1_out, i16 %input_orderID_5

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="588" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
_Z7add_bidPA8_5orderRS_RjRiPiS5_RN3hls6streamIS_Li0EEES9_RNS7_I7ap_uintILi32EELi0EEERNS7_I8metadataLi0EEERSB_SH_SB_SE_S_b.exit1274.loopexit.exitStub:6 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %input_size_1_out, i8 %input_size_1_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="589" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
_Z7add_bidPA8_5orderRS_RjRiPiS5_RN3hls6streamIS_Li0EEES9_RNS7_I7ap_uintILi32EELi0EEERNS7_I8metadataLi0EEERSB_SH_SB_SE_S_b.exit1274.loopexit.exitStub:7 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %input_price_1_out, i16 %input_price

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="590" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="0">
<![CDATA[
_Z7add_bidPA8_5orderRS_RjRiPiS5_RN3hls6streamIS_Li0EEES9_RNS7_I7ap_uintILi32EELi0EEERNS7_I8metadataLi0EEERSB_SH_SB_SE_S_b.exit1274.loopexit.exitStub:8 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="344" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
<literal name="trunc_ln88" val="0"/>
<literal name="level_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="8" op_0_bw="1">
<![CDATA[
if.then52.i1255:24 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_723 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_699

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_723"/></StgValue>
</operation>

<operation id="345" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
<literal name="trunc_ln88" val="1"/>
<literal name="level_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="8" op_0_bw="1">
<![CDATA[
if.then52.i1255:25 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_724 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_700

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_724"/></StgValue>
</operation>

<operation id="346" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
<literal name="trunc_ln88" val="-2"/>
<literal name="level_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="8" op_0_bw="1">
<![CDATA[
if.then52.i1255:26 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_725 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_701

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_725"/></StgValue>
</operation>

<operation id="347" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
<literal name="trunc_ln88" val="-1"/>
<literal name="level_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="8" op_0_bw="1">
<![CDATA[
if.then52.i1255:27 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_726 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_702

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_726"/></StgValue>
</operation>

<operation id="348" st_id="7" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
<literal name="level_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="8" op_3_bw="2" op_4_bw="8" op_5_bw="2" op_6_bw="8" op_7_bw="2" op_8_bw="8" op_9_bw="8" op_10_bw="2">
<![CDATA[
if.then52.i1255:28 %tmp_34 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 0, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_723, i2 1, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_724, i2 2, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_725, i2 3, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_726, i8 0, i2 %trunc_ln88

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="349" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
<literal name="level_2" val="1"/>
<literal name="trunc_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="8" op_0_bw="1">
<![CDATA[
if.then52.i1255:29 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_727 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_703

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_727"/></StgValue>
</operation>

<operation id="350" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
<literal name="level_2" val="1"/>
<literal name="trunc_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="8" op_0_bw="1">
<![CDATA[
if.then52.i1255:30 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_728 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_704

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_728"/></StgValue>
</operation>

<operation id="351" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
<literal name="level_2" val="1"/>
<literal name="trunc_ln88" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="8" op_0_bw="1">
<![CDATA[
if.then52.i1255:31 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_729 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_705

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_729"/></StgValue>
</operation>

<operation id="352" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
<literal name="level_2" val="1"/>
<literal name="trunc_ln88" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="8" op_0_bw="1">
<![CDATA[
if.then52.i1255:32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_730 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_706

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_730"/></StgValue>
</operation>

<operation id="353" st_id="7" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
<literal name="level_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="8" op_3_bw="2" op_4_bw="8" op_5_bw="2" op_6_bw="8" op_7_bw="2" op_8_bw="8" op_9_bw="8" op_10_bw="2">
<![CDATA[
if.then52.i1255:33 %tmp_35 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 0, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_727, i2 1, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_728, i2 2, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_729, i2 3, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_730, i8 0, i2 %trunc_ln88

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="354" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
<literal name="level_2" val="-2"/>
<literal name="trunc_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="8" op_0_bw="1">
<![CDATA[
if.then52.i1255:34 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_731 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_707

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_731"/></StgValue>
</operation>

<operation id="355" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
<literal name="level_2" val="-2"/>
<literal name="trunc_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="8" op_0_bw="1">
<![CDATA[
if.then52.i1255:35 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_732 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_708

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_732"/></StgValue>
</operation>

<operation id="356" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
<literal name="level_2" val="-2"/>
<literal name="trunc_ln88" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="8" op_0_bw="1">
<![CDATA[
if.then52.i1255:36 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_733 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_709

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_733"/></StgValue>
</operation>

<operation id="357" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
<literal name="level_2" val="-2"/>
<literal name="trunc_ln88" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="8" op_0_bw="1">
<![CDATA[
if.then52.i1255:37 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_734 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_710

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_734"/></StgValue>
</operation>

<operation id="358" st_id="7" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
<literal name="level_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="8" op_3_bw="2" op_4_bw="8" op_5_bw="2" op_6_bw="8" op_7_bw="2" op_8_bw="8" op_9_bw="8" op_10_bw="2">
<![CDATA[
if.then52.i1255:38 %tmp_36 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 0, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_731, i2 1, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_732, i2 2, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_733, i2 3, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_734, i8 0, i2 %trunc_ln88

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="359" st_id="7" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="8" op_3_bw="2" op_4_bw="8" op_5_bw="2" op_6_bw="8" op_7_bw="8" op_8_bw="2">
<![CDATA[
if.then52.i1255:39 %input_size_5 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 0, i8 %tmp_34, i2 1, i8 %tmp_35, i2 2, i8 %tmp_36, i8 0, i2 %level_2

]]></Node>
<StgValue><ssdm name="input_size_5"/></StgValue>
</operation>

<operation id="360" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
<literal name="trunc_ln88" val="0"/>
<literal name="level_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="3" op_0_bw="1">
<![CDATA[
if.then52.i1255:40 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_735 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_711

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_735"/></StgValue>
</operation>

<operation id="361" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
<literal name="trunc_ln88" val="1"/>
<literal name="level_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="3" op_0_bw="1">
<![CDATA[
if.then52.i1255:41 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_736 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_712

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_736"/></StgValue>
</operation>

<operation id="362" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
<literal name="trunc_ln88" val="-2"/>
<literal name="level_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="3" op_0_bw="1">
<![CDATA[
if.then52.i1255:42 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_737 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_713

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_737"/></StgValue>
</operation>

<operation id="363" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
<literal name="trunc_ln88" val="-1"/>
<literal name="level_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="3" op_0_bw="1">
<![CDATA[
if.then52.i1255:43 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_738 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_714

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_738"/></StgValue>
</operation>

<operation id="364" st_id="7" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
<literal name="level_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="3" op_0_bw="3" op_1_bw="2" op_2_bw="3" op_3_bw="2" op_4_bw="3" op_5_bw="2" op_6_bw="3" op_7_bw="2" op_8_bw="3" op_9_bw="3" op_10_bw="2">
<![CDATA[
if.then52.i1255:44 %tmp_37 = sparsemux i3 @_ssdm_op_SparseMux.ap_auto.4i3.i3.i2, i2 0, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_735, i2 1, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_736, i2 2, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_737, i2 3, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_738, i3 0, i2 %trunc_ln88

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="365" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
<literal name="level_2" val="1"/>
<literal name="trunc_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="3" op_0_bw="1">
<![CDATA[
if.then52.i1255:45 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_739 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_715

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_739"/></StgValue>
</operation>

<operation id="366" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
<literal name="level_2" val="1"/>
<literal name="trunc_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="3" op_0_bw="1">
<![CDATA[
if.then52.i1255:46 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_740 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_716

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_740"/></StgValue>
</operation>

<operation id="367" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
<literal name="level_2" val="1"/>
<literal name="trunc_ln88" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="3" op_0_bw="1">
<![CDATA[
if.then52.i1255:47 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_741 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_717

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_741"/></StgValue>
</operation>

<operation id="368" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
<literal name="level_2" val="1"/>
<literal name="trunc_ln88" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="3" op_0_bw="1">
<![CDATA[
if.then52.i1255:48 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_742 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_718

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_742"/></StgValue>
</operation>

<operation id="369" st_id="7" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
<literal name="level_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="3" op_0_bw="3" op_1_bw="2" op_2_bw="3" op_3_bw="2" op_4_bw="3" op_5_bw="2" op_6_bw="3" op_7_bw="2" op_8_bw="3" op_9_bw="3" op_10_bw="2">
<![CDATA[
if.then52.i1255:49 %tmp_38 = sparsemux i3 @_ssdm_op_SparseMux.ap_auto.4i3.i3.i2, i2 0, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_739, i2 1, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_740, i2 2, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_741, i2 3, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_742, i3 0, i2 %trunc_ln88

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="370" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
<literal name="level_2" val="-2"/>
<literal name="trunc_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="3" op_0_bw="1">
<![CDATA[
if.then52.i1255:50 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_743 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_719

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_743"/></StgValue>
</operation>

<operation id="371" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
<literal name="level_2" val="-2"/>
<literal name="trunc_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="3" op_0_bw="1">
<![CDATA[
if.then52.i1255:51 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_744 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_720

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_744"/></StgValue>
</operation>

<operation id="372" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
<literal name="level_2" val="-2"/>
<literal name="trunc_ln88" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="3" op_0_bw="1">
<![CDATA[
if.then52.i1255:52 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_745 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_721

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_745"/></StgValue>
</operation>

<operation id="373" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
<literal name="level_2" val="-2"/>
<literal name="trunc_ln88" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="3" op_0_bw="1">
<![CDATA[
if.then52.i1255:53 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_746 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_722

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_746"/></StgValue>
</operation>

<operation id="374" st_id="7" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
<literal name="level_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="3" op_0_bw="3" op_1_bw="2" op_2_bw="3" op_3_bw="2" op_4_bw="3" op_5_bw="2" op_6_bw="3" op_7_bw="2" op_8_bw="3" op_9_bw="3" op_10_bw="2">
<![CDATA[
if.then52.i1255:54 %tmp_39 = sparsemux i3 @_ssdm_op_SparseMux.ap_auto.4i3.i3.i2, i2 0, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_743, i2 1, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_744, i2 2, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_745, i2 3, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_746, i3 0, i2 %trunc_ln88

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="375" st_id="7" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="3" op_0_bw="3" op_1_bw="2" op_2_bw="3" op_3_bw="2" op_4_bw="3" op_5_bw="2" op_6_bw="3" op_7_bw="3" op_8_bw="2">
<![CDATA[
if.then52.i1255:55 %input_direction_3 = sparsemux i3 @_ssdm_op_SparseMux.ap_auto.3i3.i3.i2, i2 0, i3 %tmp_37, i2 1, i3 %tmp_38, i2 2, i3 %tmp_39, i3 0, i2 %level_2

]]></Node>
<StgValue><ssdm name="input_direction_3"/></StgValue>
</operation>

<operation id="376" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
<literal name="level_2" val="1"/>
<literal name="trunc_ln88" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
arrayidx578.i12511602.3.case.21360:0 %input_size_1_load37 = load i8 %input_size_1

]]></Node>
<StgValue><ssdm name="input_size_1_load37"/></StgValue>
</operation>

<operation id="377" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
<literal name="level_2" val="1"/>
<literal name="trunc_ln88" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
arrayidx578.i12511602.3.case.21360:1 %input_direction_1_load13 = load i3 %input_direction_1

]]></Node>
<StgValue><ssdm name="input_direction_1_load13"/></StgValue>
</operation>

<operation id="378" st_id="7" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
<literal name="level_2" val="1"/>
<literal name="trunc_ln88" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx578.i12511602.3.case.21360:2 %store_ln99 = store i16 %input_price, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_657

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="379" st_id="7" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
<literal name="level_2" val="1"/>
<literal name="trunc_ln88" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="8" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx578.i12511602.3.case.21360:3 %store_ln99 = store i8 %input_size_1_load37, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_705

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="380" st_id="7" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
<literal name="level_2" val="1"/>
<literal name="trunc_ln88" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx578.i12511602.3.case.21360:4 %store_ln99 = store i16 %input_orderID_5, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_681

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="381" st_id="7" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
<literal name="level_2" val="1"/>
<literal name="trunc_ln88" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="3" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx578.i12511602.3.case.21360:5 %store_ln99 = store i3 %input_direction_1_load13, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_717

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="382" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
<literal name="level_2" val="1"/>
<literal name="trunc_ln88" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="0">
<![CDATA[
arrayidx578.i12511602.3.case.21360:6 %br_ln99 = br void %arrayidx578.i12511602.3.exit1357

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="383" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
<literal name="level_2" val="1"/>
<literal name="trunc_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
arrayidx578.i12511602.3.case.11359:0 %input_size_1_load38 = load i8 %input_size_1

]]></Node>
<StgValue><ssdm name="input_size_1_load38"/></StgValue>
</operation>

<operation id="384" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
<literal name="level_2" val="1"/>
<literal name="trunc_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
arrayidx578.i12511602.3.case.11359:1 %input_direction_1_load14 = load i3 %input_direction_1

]]></Node>
<StgValue><ssdm name="input_direction_1_load14"/></StgValue>
</operation>

<operation id="385" st_id="7" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
<literal name="level_2" val="1"/>
<literal name="trunc_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx578.i12511602.3.case.11359:2 %store_ln99 = store i16 %input_price, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_656

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="386" st_id="7" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
<literal name="level_2" val="1"/>
<literal name="trunc_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="8" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx578.i12511602.3.case.11359:3 %store_ln99 = store i8 %input_size_1_load38, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_704

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="387" st_id="7" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
<literal name="level_2" val="1"/>
<literal name="trunc_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx578.i12511602.3.case.11359:4 %store_ln99 = store i16 %input_orderID_5, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_680

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="388" st_id="7" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
<literal name="level_2" val="1"/>
<literal name="trunc_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="3" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx578.i12511602.3.case.11359:5 %store_ln99 = store i3 %input_direction_1_load14, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_716

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="389" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
<literal name="level_2" val="1"/>
<literal name="trunc_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="0">
<![CDATA[
arrayidx578.i12511602.3.case.11359:6 %br_ln99 = br void %arrayidx578.i12511602.3.exit1357

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="390" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
<literal name="level_2" val="1"/>
<literal name="trunc_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
arrayidx578.i12511602.3.case.01358:0 %input_size_1_load39 = load i8 %input_size_1

]]></Node>
<StgValue><ssdm name="input_size_1_load39"/></StgValue>
</operation>

<operation id="391" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
<literal name="level_2" val="1"/>
<literal name="trunc_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
arrayidx578.i12511602.3.case.01358:1 %input_direction_1_load15 = load i3 %input_direction_1

]]></Node>
<StgValue><ssdm name="input_direction_1_load15"/></StgValue>
</operation>

<operation id="392" st_id="7" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
<literal name="level_2" val="1"/>
<literal name="trunc_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx578.i12511602.3.case.01358:2 %store_ln99 = store i16 %input_price, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_655

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="393" st_id="7" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
<literal name="level_2" val="1"/>
<literal name="trunc_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="8" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx578.i12511602.3.case.01358:3 %store_ln99 = store i8 %input_size_1_load39, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_703

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="394" st_id="7" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
<literal name="level_2" val="1"/>
<literal name="trunc_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx578.i12511602.3.case.01358:4 %store_ln99 = store i16 %input_orderID_5, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_679

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="395" st_id="7" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
<literal name="level_2" val="1"/>
<literal name="trunc_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="3" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx578.i12511602.3.case.01358:5 %store_ln99 = store i3 %input_direction_1_load15, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_715

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="396" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
<literal name="level_2" val="1"/>
<literal name="trunc_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="0">
<![CDATA[
arrayidx578.i12511602.3.case.01358:6 %br_ln99 = br void %arrayidx578.i12511602.3.exit1357

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="397" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
<literal name="level_2" val="1"/>
<literal name="trunc_ln88" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
arrayidx578.i12511602.3.case.31361:0 %input_size_1_load36 = load i8 %input_size_1

]]></Node>
<StgValue><ssdm name="input_size_1_load36"/></StgValue>
</operation>

<operation id="398" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
<literal name="level_2" val="1"/>
<literal name="trunc_ln88" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
arrayidx578.i12511602.3.case.31361:1 %input_direction_1_load12 = load i3 %input_direction_1

]]></Node>
<StgValue><ssdm name="input_direction_1_load12"/></StgValue>
</operation>

<operation id="399" st_id="7" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
<literal name="level_2" val="1"/>
<literal name="trunc_ln88" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx578.i12511602.3.case.31361:2 %store_ln99 = store i16 %input_price, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_658

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="400" st_id="7" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
<literal name="level_2" val="1"/>
<literal name="trunc_ln88" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="8" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx578.i12511602.3.case.31361:3 %store_ln99 = store i8 %input_size_1_load36, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_706

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="401" st_id="7" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
<literal name="level_2" val="1"/>
<literal name="trunc_ln88" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx578.i12511602.3.case.31361:4 %store_ln99 = store i16 %input_orderID_5, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_682

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="402" st_id="7" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
<literal name="level_2" val="1"/>
<literal name="trunc_ln88" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="3" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx578.i12511602.3.case.31361:5 %store_ln99 = store i3 %input_direction_1_load12, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_718

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="403" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
<literal name="level_2" val="1"/>
<literal name="trunc_ln88" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="0">
<![CDATA[
arrayidx578.i12511602.3.case.31361:6 %br_ln99 = br void %arrayidx578.i12511602.3.exit1357

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="404" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
<literal name="level_2" val="-2"/>
<literal name="trunc_ln88" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
arrayidx578.i12511602.3.case.21366:0 %input_size_1_load33 = load i8 %input_size_1

]]></Node>
<StgValue><ssdm name="input_size_1_load33"/></StgValue>
</operation>

<operation id="405" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
<literal name="level_2" val="-2"/>
<literal name="trunc_ln88" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
arrayidx578.i12511602.3.case.21366:1 %input_direction_1_load_11 = load i3 %input_direction_1

]]></Node>
<StgValue><ssdm name="input_direction_1_load_11"/></StgValue>
</operation>

<operation id="406" st_id="7" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
<literal name="level_2" val="-2"/>
<literal name="trunc_ln88" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx578.i12511602.3.case.21366:2 %store_ln99 = store i16 %input_price, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_661

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="407" st_id="7" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
<literal name="level_2" val="-2"/>
<literal name="trunc_ln88" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="8" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx578.i12511602.3.case.21366:3 %store_ln99 = store i8 %input_size_1_load33, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_709

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="408" st_id="7" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
<literal name="level_2" val="-2"/>
<literal name="trunc_ln88" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx578.i12511602.3.case.21366:4 %store_ln99 = store i16 %input_orderID_5, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_685

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="409" st_id="7" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
<literal name="level_2" val="-2"/>
<literal name="trunc_ln88" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="3" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx578.i12511602.3.case.21366:5 %store_ln99 = store i3 %input_direction_1_load_11, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_721

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="410" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
<literal name="level_2" val="-2"/>
<literal name="trunc_ln88" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="0">
<![CDATA[
arrayidx578.i12511602.3.case.21366:6 %br_ln99 = br void %arrayidx578.i12511602.3.exit1363

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="411" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
<literal name="level_2" val="-2"/>
<literal name="trunc_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
arrayidx578.i12511602.3.case.11365:0 %input_size_1_load34 = load i8 %input_size_1

]]></Node>
<StgValue><ssdm name="input_size_1_load34"/></StgValue>
</operation>

<operation id="412" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
<literal name="level_2" val="-2"/>
<literal name="trunc_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
arrayidx578.i12511602.3.case.11365:1 %input_direction_1_load_10 = load i3 %input_direction_1

]]></Node>
<StgValue><ssdm name="input_direction_1_load_10"/></StgValue>
</operation>

<operation id="413" st_id="7" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
<literal name="level_2" val="-2"/>
<literal name="trunc_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx578.i12511602.3.case.11365:2 %store_ln99 = store i16 %input_price, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_660

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="414" st_id="7" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
<literal name="level_2" val="-2"/>
<literal name="trunc_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="8" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx578.i12511602.3.case.11365:3 %store_ln99 = store i8 %input_size_1_load34, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_708

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="415" st_id="7" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
<literal name="level_2" val="-2"/>
<literal name="trunc_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx578.i12511602.3.case.11365:4 %store_ln99 = store i16 %input_orderID_5, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_684

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="416" st_id="7" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
<literal name="level_2" val="-2"/>
<literal name="trunc_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="3" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx578.i12511602.3.case.11365:5 %store_ln99 = store i3 %input_direction_1_load_10, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_720

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="417" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
<literal name="level_2" val="-2"/>
<literal name="trunc_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="0">
<![CDATA[
arrayidx578.i12511602.3.case.11365:6 %br_ln99 = br void %arrayidx578.i12511602.3.exit1363

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="418" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
<literal name="level_2" val="-2"/>
<literal name="trunc_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
arrayidx578.i12511602.3.case.01364:0 %input_size_1_load35 = load i8 %input_size_1

]]></Node>
<StgValue><ssdm name="input_size_1_load35"/></StgValue>
</operation>

<operation id="419" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
<literal name="level_2" val="-2"/>
<literal name="trunc_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
arrayidx578.i12511602.3.case.01364:1 %input_direction_1_load11 = load i3 %input_direction_1

]]></Node>
<StgValue><ssdm name="input_direction_1_load11"/></StgValue>
</operation>

<operation id="420" st_id="7" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
<literal name="level_2" val="-2"/>
<literal name="trunc_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx578.i12511602.3.case.01364:2 %store_ln99 = store i16 %input_price, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_659

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="421" st_id="7" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
<literal name="level_2" val="-2"/>
<literal name="trunc_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="8" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx578.i12511602.3.case.01364:3 %store_ln99 = store i8 %input_size_1_load35, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_707

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="422" st_id="7" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
<literal name="level_2" val="-2"/>
<literal name="trunc_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx578.i12511602.3.case.01364:4 %store_ln99 = store i16 %input_orderID_5, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_683

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="423" st_id="7" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
<literal name="level_2" val="-2"/>
<literal name="trunc_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="3" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx578.i12511602.3.case.01364:5 %store_ln99 = store i3 %input_direction_1_load11, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_719

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="424" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
<literal name="level_2" val="-2"/>
<literal name="trunc_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="0">
<![CDATA[
arrayidx578.i12511602.3.case.01364:6 %br_ln99 = br void %arrayidx578.i12511602.3.exit1363

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="425" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
<literal name="level_2" val="-2"/>
<literal name="trunc_ln88" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
arrayidx578.i12511602.3.case.31367:0 %input_size_1_load32 = load i8 %input_size_1

]]></Node>
<StgValue><ssdm name="input_size_1_load32"/></StgValue>
</operation>

<operation id="426" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
<literal name="level_2" val="-2"/>
<literal name="trunc_ln88" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
arrayidx578.i12511602.3.case.31367:1 %input_direction_1_load_9 = load i3 %input_direction_1

]]></Node>
<StgValue><ssdm name="input_direction_1_load_9"/></StgValue>
</operation>

<operation id="427" st_id="7" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
<literal name="level_2" val="-2"/>
<literal name="trunc_ln88" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx578.i12511602.3.case.31367:2 %store_ln99 = store i16 %input_price, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_662

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="428" st_id="7" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
<literal name="level_2" val="-2"/>
<literal name="trunc_ln88" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="8" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx578.i12511602.3.case.31367:3 %store_ln99 = store i8 %input_size_1_load32, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_710

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="429" st_id="7" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
<literal name="level_2" val="-2"/>
<literal name="trunc_ln88" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx578.i12511602.3.case.31367:4 %store_ln99 = store i16 %input_orderID_5, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_686

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="430" st_id="7" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
<literal name="level_2" val="-2"/>
<literal name="trunc_ln88" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="3" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx578.i12511602.3.case.31367:5 %store_ln99 = store i3 %input_direction_1_load_9, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_722

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="431" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
<literal name="level_2" val="-2"/>
<literal name="trunc_ln88" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="0">
<![CDATA[
arrayidx578.i12511602.3.case.31367:6 %br_ln99 = br void %arrayidx578.i12511602.3.exit1363

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="432" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
<literal name="level_2" val="!2"/>
<literal name="level_2" val="!1"/>
<literal name="trunc_ln88" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
arrayidx578.i12511602.3.case.21354:0 %input_size_1_load41 = load i8 %input_size_1

]]></Node>
<StgValue><ssdm name="input_size_1_load41"/></StgValue>
</operation>

<operation id="433" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
<literal name="level_2" val="!2"/>
<literal name="level_2" val="!1"/>
<literal name="trunc_ln88" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
arrayidx578.i12511602.3.case.21354:1 %input_direction_1_load17 = load i3 %input_direction_1

]]></Node>
<StgValue><ssdm name="input_direction_1_load17"/></StgValue>
</operation>

<operation id="434" st_id="7" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
<literal name="level_2" val="!2"/>
<literal name="level_2" val="!1"/>
<literal name="trunc_ln88" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx578.i12511602.3.case.21354:2 %store_ln99 = store i16 %input_price, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_653

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="435" st_id="7" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
<literal name="level_2" val="!2"/>
<literal name="level_2" val="!1"/>
<literal name="trunc_ln88" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="8" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx578.i12511602.3.case.21354:3 %store_ln99 = store i8 %input_size_1_load41, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_701

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="436" st_id="7" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
<literal name="level_2" val="!2"/>
<literal name="level_2" val="!1"/>
<literal name="trunc_ln88" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx578.i12511602.3.case.21354:4 %store_ln99 = store i16 %input_orderID_5, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_677

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="437" st_id="7" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
<literal name="level_2" val="!2"/>
<literal name="level_2" val="!1"/>
<literal name="trunc_ln88" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="3" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx578.i12511602.3.case.21354:5 %store_ln99 = store i3 %input_direction_1_load17, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_713

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="438" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
<literal name="level_2" val="!2"/>
<literal name="level_2" val="!1"/>
<literal name="trunc_ln88" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="0">
<![CDATA[
arrayidx578.i12511602.3.case.21354:6 %br_ln99 = br void %arrayidx578.i12511602.3.exit1351

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="439" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
<literal name="level_2" val="!2"/>
<literal name="level_2" val="!1"/>
<literal name="trunc_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
arrayidx578.i12511602.3.case.11353:0 %input_size_1_load42 = load i8 %input_size_1

]]></Node>
<StgValue><ssdm name="input_size_1_load42"/></StgValue>
</operation>

<operation id="440" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
<literal name="level_2" val="!2"/>
<literal name="level_2" val="!1"/>
<literal name="trunc_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
arrayidx578.i12511602.3.case.11353:1 %input_direction_1_load_8 = load i3 %input_direction_1

]]></Node>
<StgValue><ssdm name="input_direction_1_load_8"/></StgValue>
</operation>

<operation id="441" st_id="7" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
<literal name="level_2" val="!2"/>
<literal name="level_2" val="!1"/>
<literal name="trunc_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx578.i12511602.3.case.11353:2 %store_ln99 = store i16 %input_price, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_652

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="442" st_id="7" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
<literal name="level_2" val="!2"/>
<literal name="level_2" val="!1"/>
<literal name="trunc_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="8" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx578.i12511602.3.case.11353:3 %store_ln99 = store i8 %input_size_1_load42, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_700

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="443" st_id="7" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
<literal name="level_2" val="!2"/>
<literal name="level_2" val="!1"/>
<literal name="trunc_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx578.i12511602.3.case.11353:4 %store_ln99 = store i16 %input_orderID_5, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_676

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="444" st_id="7" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
<literal name="level_2" val="!2"/>
<literal name="level_2" val="!1"/>
<literal name="trunc_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="3" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx578.i12511602.3.case.11353:5 %store_ln99 = store i3 %input_direction_1_load_8, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_712

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="445" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
<literal name="level_2" val="!2"/>
<literal name="level_2" val="!1"/>
<literal name="trunc_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="0">
<![CDATA[
arrayidx578.i12511602.3.case.11353:6 %br_ln99 = br void %arrayidx578.i12511602.3.exit1351

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="446" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
<literal name="level_2" val="!2"/>
<literal name="level_2" val="!1"/>
<literal name="trunc_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
arrayidx578.i12511602.3.case.01352:0 %input_size_1_load43 = load i8 %input_size_1

]]></Node>
<StgValue><ssdm name="input_size_1_load43"/></StgValue>
</operation>

<operation id="447" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
<literal name="level_2" val="!2"/>
<literal name="level_2" val="!1"/>
<literal name="trunc_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
arrayidx578.i12511602.3.case.01352:1 %input_direction_1_load_7 = load i3 %input_direction_1

]]></Node>
<StgValue><ssdm name="input_direction_1_load_7"/></StgValue>
</operation>

<operation id="448" st_id="7" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
<literal name="level_2" val="!2"/>
<literal name="level_2" val="!1"/>
<literal name="trunc_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx578.i12511602.3.case.01352:2 %store_ln99 = store i16 %input_price, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_651

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="449" st_id="7" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
<literal name="level_2" val="!2"/>
<literal name="level_2" val="!1"/>
<literal name="trunc_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="8" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx578.i12511602.3.case.01352:3 %store_ln99 = store i8 %input_size_1_load43, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_699

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="450" st_id="7" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
<literal name="level_2" val="!2"/>
<literal name="level_2" val="!1"/>
<literal name="trunc_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx578.i12511602.3.case.01352:4 %store_ln99 = store i16 %input_orderID_5, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_675

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="451" st_id="7" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
<literal name="level_2" val="!2"/>
<literal name="level_2" val="!1"/>
<literal name="trunc_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="0" op_0_bw="3" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx578.i12511602.3.case.01352:5 %store_ln99 = store i3 %input_direction_1_load_7, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_711

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="452" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
<literal name="level_2" val="!2"/>
<literal name="level_2" val="!1"/>
<literal name="trunc_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="0">
<![CDATA[
arrayidx578.i12511602.3.case.01352:6 %br_ln99 = br void %arrayidx578.i12511602.3.exit1351

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="453" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
<literal name="level_2" val="!2"/>
<literal name="level_2" val="!1"/>
<literal name="trunc_ln88" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
arrayidx578.i12511602.3.case.31355:0 %input_size_1_load_26 = load i8 %input_size_1

]]></Node>
<StgValue><ssdm name="input_size_1_load_26"/></StgValue>
</operation>

<operation id="454" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
<literal name="level_2" val="!2"/>
<literal name="level_2" val="!1"/>
<literal name="trunc_ln88" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
arrayidx578.i12511602.3.case.31355:1 %input_direction_1_load16 = load i3 %input_direction_1

]]></Node>
<StgValue><ssdm name="input_direction_1_load16"/></StgValue>
</operation>

<operation id="455" st_id="7" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
<literal name="level_2" val="!2"/>
<literal name="level_2" val="!1"/>
<literal name="trunc_ln88" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx578.i12511602.3.case.31355:2 %store_ln99 = store i16 %input_price, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_654

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="456" st_id="7" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
<literal name="level_2" val="!2"/>
<literal name="level_2" val="!1"/>
<literal name="trunc_ln88" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="0" op_0_bw="8" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx578.i12511602.3.case.31355:3 %store_ln99 = store i8 %input_size_1_load_26, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_702

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="457" st_id="7" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
<literal name="level_2" val="!2"/>
<literal name="level_2" val="!1"/>
<literal name="trunc_ln88" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx578.i12511602.3.case.31355:4 %store_ln99 = store i16 %input_orderID_5, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_678

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="458" st_id="7" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
<literal name="level_2" val="!2"/>
<literal name="level_2" val="!1"/>
<literal name="trunc_ln88" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="3" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx578.i12511602.3.case.31355:5 %store_ln99 = store i3 %input_direction_1_load16, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_714

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="459" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
<literal name="level_2" val="!2"/>
<literal name="level_2" val="!1"/>
<literal name="trunc_ln88" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="0" op_0_bw="0">
<![CDATA[
arrayidx578.i12511602.3.case.31355:6 %br_ln99 = br void %arrayidx578.i12511602.3.exit1351

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="460" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
<literal name="trunc_ln88" val="0"/>
<literal name="level_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="8" op_0_bw="1">
<![CDATA[
if.then28.i1236:36 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_615 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_579

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_615"/></StgValue>
</operation>

<operation id="461" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
<literal name="trunc_ln88" val="1"/>
<literal name="level_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="8" op_0_bw="1">
<![CDATA[
if.then28.i1236:37 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_616 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_580

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_616"/></StgValue>
</operation>

<operation id="462" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
<literal name="trunc_ln88" val="-2"/>
<literal name="level_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="8" op_0_bw="1">
<![CDATA[
if.then28.i1236:38 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_617 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_581

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_617"/></StgValue>
</operation>

<operation id="463" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
<literal name="trunc_ln88" val="-1"/>
<literal name="level_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="8" op_0_bw="1">
<![CDATA[
if.then28.i1236:39 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_618 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_582

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_618"/></StgValue>
</operation>

<operation id="464" st_id="7" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
<literal name="level_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="8" op_3_bw="2" op_4_bw="8" op_5_bw="2" op_6_bw="8" op_7_bw="2" op_8_bw="8" op_9_bw="8" op_10_bw="2">
<![CDATA[
if.then28.i1236:40 %tmp_s = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 0, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_615, i2 1, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_616, i2 2, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_617, i2 3, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_618, i8 0, i2 %trunc_ln88

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="465" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
<literal name="level_2" val="1"/>
<literal name="trunc_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="8" op_0_bw="1">
<![CDATA[
if.then28.i1236:41 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_619 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_583

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_619"/></StgValue>
</operation>

<operation id="466" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
<literal name="level_2" val="1"/>
<literal name="trunc_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="8" op_0_bw="1">
<![CDATA[
if.then28.i1236:42 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_620 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_584

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_620"/></StgValue>
</operation>

<operation id="467" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
<literal name="level_2" val="1"/>
<literal name="trunc_ln88" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="8" op_0_bw="1">
<![CDATA[
if.then28.i1236:43 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_621 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_585

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_621"/></StgValue>
</operation>

<operation id="468" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
<literal name="level_2" val="1"/>
<literal name="trunc_ln88" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="8" op_0_bw="1">
<![CDATA[
if.then28.i1236:44 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_622 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_586

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_622"/></StgValue>
</operation>

<operation id="469" st_id="7" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
<literal name="level_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="8" op_3_bw="2" op_4_bw="8" op_5_bw="2" op_6_bw="8" op_7_bw="2" op_8_bw="8" op_9_bw="8" op_10_bw="2">
<![CDATA[
if.then28.i1236:45 %tmp_22 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 0, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_619, i2 1, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_620, i2 2, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_621, i2 3, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_622, i8 0, i2 %trunc_ln88

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="470" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
<literal name="level_2" val="-2"/>
<literal name="trunc_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="8" op_0_bw="1">
<![CDATA[
if.then28.i1236:46 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_623 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_587

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_623"/></StgValue>
</operation>

<operation id="471" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
<literal name="level_2" val="-2"/>
<literal name="trunc_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="8" op_0_bw="1">
<![CDATA[
if.then28.i1236:47 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_624 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_588

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_624"/></StgValue>
</operation>

<operation id="472" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
<literal name="level_2" val="-2"/>
<literal name="trunc_ln88" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="8" op_0_bw="1">
<![CDATA[
if.then28.i1236:48 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_625 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_589

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_625"/></StgValue>
</operation>

<operation id="473" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
<literal name="level_2" val="-2"/>
<literal name="trunc_ln88" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="8" op_0_bw="1">
<![CDATA[
if.then28.i1236:49 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_626 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_590

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_626"/></StgValue>
</operation>

<operation id="474" st_id="7" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
<literal name="level_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="8" op_3_bw="2" op_4_bw="8" op_5_bw="2" op_6_bw="8" op_7_bw="2" op_8_bw="8" op_9_bw="8" op_10_bw="2">
<![CDATA[
if.then28.i1236:50 %tmp_24 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 0, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_623, i2 1, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_624, i2 2, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_625, i2 3, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_626, i8 0, i2 %trunc_ln88

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="475" st_id="7" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="8" op_3_bw="2" op_4_bw="8" op_5_bw="2" op_6_bw="8" op_7_bw="8" op_8_bw="2">
<![CDATA[
if.then28.i1236:51 %input_size_4 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 0, i8 %tmp_s, i2 1, i8 %tmp_22, i2 2, i8 %tmp_24, i8 0, i2 %level_2

]]></Node>
<StgValue><ssdm name="input_size_4"/></StgValue>
</operation>

<operation id="476" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
<literal name="trunc_ln88" val="0"/>
<literal name="level_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="3" op_0_bw="1">
<![CDATA[
if.then28.i1236:68 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_639 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_603

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_639"/></StgValue>
</operation>

<operation id="477" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
<literal name="trunc_ln88" val="1"/>
<literal name="level_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="3" op_0_bw="1">
<![CDATA[
if.then28.i1236:69 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_640 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_604

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_640"/></StgValue>
</operation>

<operation id="478" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
<literal name="trunc_ln88" val="-2"/>
<literal name="level_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="3" op_0_bw="1">
<![CDATA[
if.then28.i1236:70 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_641 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_605

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_641"/></StgValue>
</operation>

<operation id="479" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
<literal name="trunc_ln88" val="-1"/>
<literal name="level_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="3" op_0_bw="1">
<![CDATA[
if.then28.i1236:71 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_642 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_606

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_642"/></StgValue>
</operation>

<operation id="480" st_id="7" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
<literal name="level_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="3" op_0_bw="3" op_1_bw="2" op_2_bw="3" op_3_bw="2" op_4_bw="3" op_5_bw="2" op_6_bw="3" op_7_bw="2" op_8_bw="3" op_9_bw="3" op_10_bw="2">
<![CDATA[
if.then28.i1236:72 %tmp_28 = sparsemux i3 @_ssdm_op_SparseMux.ap_auto.4i3.i3.i2, i2 0, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_639, i2 1, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_640, i2 2, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_641, i2 3, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_642, i3 0, i2 %trunc_ln88

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="481" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
<literal name="level_2" val="1"/>
<literal name="trunc_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="3" op_0_bw="1">
<![CDATA[
if.then28.i1236:73 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_643 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_607

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_643"/></StgValue>
</operation>

<operation id="482" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
<literal name="level_2" val="1"/>
<literal name="trunc_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="3" op_0_bw="1">
<![CDATA[
if.then28.i1236:74 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_644 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_608

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_644"/></StgValue>
</operation>

<operation id="483" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
<literal name="level_2" val="1"/>
<literal name="trunc_ln88" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="3" op_0_bw="1">
<![CDATA[
if.then28.i1236:75 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_645 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_609

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_645"/></StgValue>
</operation>

<operation id="484" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
<literal name="level_2" val="1"/>
<literal name="trunc_ln88" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="3" op_0_bw="1">
<![CDATA[
if.then28.i1236:76 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_646 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_610

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_646"/></StgValue>
</operation>

<operation id="485" st_id="7" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
<literal name="level_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="3" op_0_bw="3" op_1_bw="2" op_2_bw="3" op_3_bw="2" op_4_bw="3" op_5_bw="2" op_6_bw="3" op_7_bw="2" op_8_bw="3" op_9_bw="3" op_10_bw="2">
<![CDATA[
if.then28.i1236:77 %tmp_29 = sparsemux i3 @_ssdm_op_SparseMux.ap_auto.4i3.i3.i2, i2 0, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_643, i2 1, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_644, i2 2, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_645, i2 3, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_646, i3 0, i2 %trunc_ln88

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="486" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
<literal name="level_2" val="-2"/>
<literal name="trunc_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="3" op_0_bw="1">
<![CDATA[
if.then28.i1236:78 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_647 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_611

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_647"/></StgValue>
</operation>

<operation id="487" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
<literal name="level_2" val="-2"/>
<literal name="trunc_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="3" op_0_bw="1">
<![CDATA[
if.then28.i1236:79 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_648 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_612

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_648"/></StgValue>
</operation>

<operation id="488" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
<literal name="level_2" val="-2"/>
<literal name="trunc_ln88" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="3" op_0_bw="1">
<![CDATA[
if.then28.i1236:80 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_649 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_613

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_649"/></StgValue>
</operation>

<operation id="489" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
<literal name="level_2" val="-2"/>
<literal name="trunc_ln88" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="3" op_0_bw="1">
<![CDATA[
if.then28.i1236:81 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_650 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_614

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_650"/></StgValue>
</operation>

<operation id="490" st_id="7" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
<literal name="level_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="3" op_0_bw="3" op_1_bw="2" op_2_bw="3" op_3_bw="2" op_4_bw="3" op_5_bw="2" op_6_bw="3" op_7_bw="2" op_8_bw="3" op_9_bw="3" op_10_bw="2">
<![CDATA[
if.then28.i1236:82 %tmp_30 = sparsemux i3 @_ssdm_op_SparseMux.ap_auto.4i3.i3.i2, i2 0, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_647, i2 1, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_648, i2 2, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_649, i2 3, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_650, i3 0, i2 %trunc_ln88

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="491" st_id="7" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="3" op_0_bw="3" op_1_bw="2" op_2_bw="3" op_3_bw="2" op_4_bw="3" op_5_bw="2" op_6_bw="3" op_7_bw="3" op_8_bw="2">
<![CDATA[
if.then28.i1236:83 %input_direction = sparsemux i3 @_ssdm_op_SparseMux.ap_auto.3i3.i3.i2, i2 0, i3 %tmp_28, i2 1, i3 %tmp_29, i2 2, i3 %tmp_30, i3 0, i2 %level_2

]]></Node>
<StgValue><ssdm name="input_direction"/></StgValue>
</operation>

<operation id="492" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
<literal name="level_2" val="1"/>
<literal name="trunc_ln88" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
arrayidx3210.i12321604.3.case.21336:0 %input_size_1_load49 = load i8 %input_size_1

]]></Node>
<StgValue><ssdm name="input_size_1_load49"/></StgValue>
</operation>

<operation id="493" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
<literal name="level_2" val="1"/>
<literal name="trunc_ln88" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
arrayidx3210.i12321604.3.case.21336:1 %input_direction_1_load25 = load i3 %input_direction_1

]]></Node>
<StgValue><ssdm name="input_direction_1_load25"/></StgValue>
</operation>

<operation id="494" st_id="7" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
<literal name="level_2" val="1"/>
<literal name="trunc_ln88" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx3210.i12321604.3.case.21336:2 %store_ln94 = store i16 %input_price, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_657

]]></Node>
<StgValue><ssdm name="store_ln94"/></StgValue>
</operation>

<operation id="495" st_id="7" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
<literal name="level_2" val="1"/>
<literal name="trunc_ln88" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="0" op_0_bw="8" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx3210.i12321604.3.case.21336:3 %store_ln94 = store i8 %input_size_1_load49, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_585

]]></Node>
<StgValue><ssdm name="store_ln94"/></StgValue>
</operation>

<operation id="496" st_id="7" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
<literal name="level_2" val="1"/>
<literal name="trunc_ln88" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx3210.i12321604.3.case.21336:4 %store_ln94 = store i16 %input_orderID_5, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_597

]]></Node>
<StgValue><ssdm name="store_ln94"/></StgValue>
</operation>

<operation id="497" st_id="7" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
<literal name="level_2" val="1"/>
<literal name="trunc_ln88" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="0" op_0_bw="3" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx3210.i12321604.3.case.21336:5 %store_ln94 = store i3 %input_direction_1_load25, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_609

]]></Node>
<StgValue><ssdm name="store_ln94"/></StgValue>
</operation>

<operation id="498" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
<literal name="level_2" val="1"/>
<literal name="trunc_ln88" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3210.i12321604.3.case.21336:6 %br_ln94 = br void %arrayidx3210.i12321604.3.exit1333

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>

<operation id="499" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
<literal name="level_2" val="1"/>
<literal name="trunc_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
arrayidx3210.i12321604.3.case.11335:0 %input_size_1_load_25 = load i8 %input_size_1

]]></Node>
<StgValue><ssdm name="input_size_1_load_25"/></StgValue>
</operation>

<operation id="500" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
<literal name="level_2" val="1"/>
<literal name="trunc_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
arrayidx3210.i12321604.3.case.11335:1 %input_direction_1_load_6 = load i3 %input_direction_1

]]></Node>
<StgValue><ssdm name="input_direction_1_load_6"/></StgValue>
</operation>

<operation id="501" st_id="7" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
<literal name="level_2" val="1"/>
<literal name="trunc_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx3210.i12321604.3.case.11335:2 %store_ln94 = store i16 %input_price, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_656

]]></Node>
<StgValue><ssdm name="store_ln94"/></StgValue>
</operation>

<operation id="502" st_id="7" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
<literal name="level_2" val="1"/>
<literal name="trunc_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="0" op_0_bw="8" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx3210.i12321604.3.case.11335:3 %store_ln94 = store i8 %input_size_1_load_25, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_584

]]></Node>
<StgValue><ssdm name="store_ln94"/></StgValue>
</operation>

<operation id="503" st_id="7" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
<literal name="level_2" val="1"/>
<literal name="trunc_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx3210.i12321604.3.case.11335:4 %store_ln94 = store i16 %input_orderID_5, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_596

]]></Node>
<StgValue><ssdm name="store_ln94"/></StgValue>
</operation>

<operation id="504" st_id="7" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
<literal name="level_2" val="1"/>
<literal name="trunc_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="0" op_0_bw="3" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx3210.i12321604.3.case.11335:5 %store_ln94 = store i3 %input_direction_1_load_6, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_608

]]></Node>
<StgValue><ssdm name="store_ln94"/></StgValue>
</operation>

<operation id="505" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
<literal name="level_2" val="1"/>
<literal name="trunc_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3210.i12321604.3.case.11335:6 %br_ln94 = br void %arrayidx3210.i12321604.3.exit1333

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>

<operation id="506" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
<literal name="level_2" val="1"/>
<literal name="trunc_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
arrayidx3210.i12321604.3.case.01334:0 %input_size_1_load51 = load i8 %input_size_1

]]></Node>
<StgValue><ssdm name="input_size_1_load51"/></StgValue>
</operation>

<operation id="507" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
<literal name="level_2" val="1"/>
<literal name="trunc_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
arrayidx3210.i12321604.3.case.01334:1 %input_direction_1_load_5 = load i3 %input_direction_1

]]></Node>
<StgValue><ssdm name="input_direction_1_load_5"/></StgValue>
</operation>

<operation id="508" st_id="7" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
<literal name="level_2" val="1"/>
<literal name="trunc_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx3210.i12321604.3.case.01334:2 %store_ln94 = store i16 %input_price, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_655

]]></Node>
<StgValue><ssdm name="store_ln94"/></StgValue>
</operation>

<operation id="509" st_id="7" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
<literal name="level_2" val="1"/>
<literal name="trunc_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="0" op_0_bw="8" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx3210.i12321604.3.case.01334:3 %store_ln94 = store i8 %input_size_1_load51, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_583

]]></Node>
<StgValue><ssdm name="store_ln94"/></StgValue>
</operation>

<operation id="510" st_id="7" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
<literal name="level_2" val="1"/>
<literal name="trunc_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx3210.i12321604.3.case.01334:4 %store_ln94 = store i16 %input_orderID_5, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_595

]]></Node>
<StgValue><ssdm name="store_ln94"/></StgValue>
</operation>

<operation id="511" st_id="7" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
<literal name="level_2" val="1"/>
<literal name="trunc_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="0" op_0_bw="3" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx3210.i12321604.3.case.01334:5 %store_ln94 = store i3 %input_direction_1_load_5, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_607

]]></Node>
<StgValue><ssdm name="store_ln94"/></StgValue>
</operation>

<operation id="512" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
<literal name="level_2" val="1"/>
<literal name="trunc_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3210.i12321604.3.case.01334:6 %br_ln94 = br void %arrayidx3210.i12321604.3.exit1333

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>

<operation id="513" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
<literal name="level_2" val="1"/>
<literal name="trunc_ln88" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
arrayidx3210.i12321604.3.case.31337:0 %input_size_1_load48 = load i8 %input_size_1

]]></Node>
<StgValue><ssdm name="input_size_1_load48"/></StgValue>
</operation>

<operation id="514" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
<literal name="level_2" val="1"/>
<literal name="trunc_ln88" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
arrayidx3210.i12321604.3.case.31337:1 %input_direction_1_load24 = load i3 %input_direction_1

]]></Node>
<StgValue><ssdm name="input_direction_1_load24"/></StgValue>
</operation>

<operation id="515" st_id="7" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
<literal name="level_2" val="1"/>
<literal name="trunc_ln88" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx3210.i12321604.3.case.31337:2 %store_ln94 = store i16 %input_price, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_658

]]></Node>
<StgValue><ssdm name="store_ln94"/></StgValue>
</operation>

<operation id="516" st_id="7" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
<literal name="level_2" val="1"/>
<literal name="trunc_ln88" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="0" op_0_bw="8" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx3210.i12321604.3.case.31337:3 %store_ln94 = store i8 %input_size_1_load48, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_586

]]></Node>
<StgValue><ssdm name="store_ln94"/></StgValue>
</operation>

<operation id="517" st_id="7" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
<literal name="level_2" val="1"/>
<literal name="trunc_ln88" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx3210.i12321604.3.case.31337:4 %store_ln94 = store i16 %input_orderID_5, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_598

]]></Node>
<StgValue><ssdm name="store_ln94"/></StgValue>
</operation>

<operation id="518" st_id="7" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
<literal name="level_2" val="1"/>
<literal name="trunc_ln88" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="0" op_0_bw="3" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx3210.i12321604.3.case.31337:5 %store_ln94 = store i3 %input_direction_1_load24, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_610

]]></Node>
<StgValue><ssdm name="store_ln94"/></StgValue>
</operation>

<operation id="519" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
<literal name="level_2" val="1"/>
<literal name="trunc_ln88" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3210.i12321604.3.case.31337:6 %br_ln94 = br void %arrayidx3210.i12321604.3.exit1333

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>

<operation id="520" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
<literal name="level_2" val="-2"/>
<literal name="trunc_ln88" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
arrayidx3210.i12321604.3.case.21342:0 %input_size_1_load45 = load i8 %input_size_1

]]></Node>
<StgValue><ssdm name="input_size_1_load45"/></StgValue>
</operation>

<operation id="521" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
<literal name="level_2" val="-2"/>
<literal name="trunc_ln88" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
arrayidx3210.i12321604.3.case.21342:1 %input_direction_1_load21 = load i3 %input_direction_1

]]></Node>
<StgValue><ssdm name="input_direction_1_load21"/></StgValue>
</operation>

<operation id="522" st_id="7" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
<literal name="level_2" val="-2"/>
<literal name="trunc_ln88" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx3210.i12321604.3.case.21342:2 %store_ln94 = store i16 %input_price, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_661

]]></Node>
<StgValue><ssdm name="store_ln94"/></StgValue>
</operation>

<operation id="523" st_id="7" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
<literal name="level_2" val="-2"/>
<literal name="trunc_ln88" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="0" op_0_bw="8" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx3210.i12321604.3.case.21342:3 %store_ln94 = store i8 %input_size_1_load45, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_589

]]></Node>
<StgValue><ssdm name="store_ln94"/></StgValue>
</operation>

<operation id="524" st_id="7" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
<literal name="level_2" val="-2"/>
<literal name="trunc_ln88" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx3210.i12321604.3.case.21342:4 %store_ln94 = store i16 %input_orderID_5, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_601

]]></Node>
<StgValue><ssdm name="store_ln94"/></StgValue>
</operation>

<operation id="525" st_id="7" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
<literal name="level_2" val="-2"/>
<literal name="trunc_ln88" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="0" op_0_bw="3" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx3210.i12321604.3.case.21342:5 %store_ln94 = store i3 %input_direction_1_load21, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_613

]]></Node>
<StgValue><ssdm name="store_ln94"/></StgValue>
</operation>

<operation id="526" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
<literal name="level_2" val="-2"/>
<literal name="trunc_ln88" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3210.i12321604.3.case.21342:6 %br_ln94 = br void %arrayidx3210.i12321604.3.exit1339

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>

<operation id="527" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
<literal name="level_2" val="-2"/>
<literal name="trunc_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
arrayidx3210.i12321604.3.case.11341:0 %input_size_1_load46 = load i8 %input_size_1

]]></Node>
<StgValue><ssdm name="input_size_1_load46"/></StgValue>
</operation>

<operation id="528" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
<literal name="level_2" val="-2"/>
<literal name="trunc_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
arrayidx3210.i12321604.3.case.11341:1 %input_direction_1_load22 = load i3 %input_direction_1

]]></Node>
<StgValue><ssdm name="input_direction_1_load22"/></StgValue>
</operation>

<operation id="529" st_id="7" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
<literal name="level_2" val="-2"/>
<literal name="trunc_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx3210.i12321604.3.case.11341:2 %store_ln94 = store i16 %input_price, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_660

]]></Node>
<StgValue><ssdm name="store_ln94"/></StgValue>
</operation>

<operation id="530" st_id="7" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
<literal name="level_2" val="-2"/>
<literal name="trunc_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="0" op_0_bw="8" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx3210.i12321604.3.case.11341:3 %store_ln94 = store i8 %input_size_1_load46, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_588

]]></Node>
<StgValue><ssdm name="store_ln94"/></StgValue>
</operation>

<operation id="531" st_id="7" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
<literal name="level_2" val="-2"/>
<literal name="trunc_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx3210.i12321604.3.case.11341:4 %store_ln94 = store i16 %input_orderID_5, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_600

]]></Node>
<StgValue><ssdm name="store_ln94"/></StgValue>
</operation>

<operation id="532" st_id="7" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
<literal name="level_2" val="-2"/>
<literal name="trunc_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="0" op_0_bw="3" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx3210.i12321604.3.case.11341:5 %store_ln94 = store i3 %input_direction_1_load22, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_612

]]></Node>
<StgValue><ssdm name="store_ln94"/></StgValue>
</operation>

<operation id="533" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
<literal name="level_2" val="-2"/>
<literal name="trunc_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3210.i12321604.3.case.11341:6 %br_ln94 = br void %arrayidx3210.i12321604.3.exit1339

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>

<operation id="534" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
<literal name="level_2" val="-2"/>
<literal name="trunc_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
arrayidx3210.i12321604.3.case.01340:0 %input_size_1_load47 = load i8 %input_size_1

]]></Node>
<StgValue><ssdm name="input_size_1_load47"/></StgValue>
</operation>

<operation id="535" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
<literal name="level_2" val="-2"/>
<literal name="trunc_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
arrayidx3210.i12321604.3.case.01340:1 %input_direction_1_load23 = load i3 %input_direction_1

]]></Node>
<StgValue><ssdm name="input_direction_1_load23"/></StgValue>
</operation>

<operation id="536" st_id="7" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
<literal name="level_2" val="-2"/>
<literal name="trunc_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx3210.i12321604.3.case.01340:2 %store_ln94 = store i16 %input_price, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_659

]]></Node>
<StgValue><ssdm name="store_ln94"/></StgValue>
</operation>

<operation id="537" st_id="7" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
<literal name="level_2" val="-2"/>
<literal name="trunc_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="0" op_0_bw="8" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx3210.i12321604.3.case.01340:3 %store_ln94 = store i8 %input_size_1_load47, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_587

]]></Node>
<StgValue><ssdm name="store_ln94"/></StgValue>
</operation>

<operation id="538" st_id="7" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
<literal name="level_2" val="-2"/>
<literal name="trunc_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx3210.i12321604.3.case.01340:4 %store_ln94 = store i16 %input_orderID_5, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_599

]]></Node>
<StgValue><ssdm name="store_ln94"/></StgValue>
</operation>

<operation id="539" st_id="7" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
<literal name="level_2" val="-2"/>
<literal name="trunc_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="0" op_0_bw="3" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx3210.i12321604.3.case.01340:5 %store_ln94 = store i3 %input_direction_1_load23, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_611

]]></Node>
<StgValue><ssdm name="store_ln94"/></StgValue>
</operation>

<operation id="540" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
<literal name="level_2" val="-2"/>
<literal name="trunc_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3210.i12321604.3.case.01340:6 %br_ln94 = br void %arrayidx3210.i12321604.3.exit1339

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>

<operation id="541" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
<literal name="level_2" val="-2"/>
<literal name="trunc_ln88" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
arrayidx3210.i12321604.3.case.31343:0 %input_size_1_load44 = load i8 %input_size_1

]]></Node>
<StgValue><ssdm name="input_size_1_load44"/></StgValue>
</operation>

<operation id="542" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
<literal name="level_2" val="-2"/>
<literal name="trunc_ln88" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
arrayidx3210.i12321604.3.case.31343:1 %input_direction_1_load_4 = load i3 %input_direction_1

]]></Node>
<StgValue><ssdm name="input_direction_1_load_4"/></StgValue>
</operation>

<operation id="543" st_id="7" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
<literal name="level_2" val="-2"/>
<literal name="trunc_ln88" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx3210.i12321604.3.case.31343:2 %store_ln94 = store i16 %input_price, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_662

]]></Node>
<StgValue><ssdm name="store_ln94"/></StgValue>
</operation>

<operation id="544" st_id="7" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
<literal name="level_2" val="-2"/>
<literal name="trunc_ln88" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="0" op_0_bw="8" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx3210.i12321604.3.case.31343:3 %store_ln94 = store i8 %input_size_1_load44, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_590

]]></Node>
<StgValue><ssdm name="store_ln94"/></StgValue>
</operation>

<operation id="545" st_id="7" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
<literal name="level_2" val="-2"/>
<literal name="trunc_ln88" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx3210.i12321604.3.case.31343:4 %store_ln94 = store i16 %input_orderID_5, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_602

]]></Node>
<StgValue><ssdm name="store_ln94"/></StgValue>
</operation>

<operation id="546" st_id="7" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
<literal name="level_2" val="-2"/>
<literal name="trunc_ln88" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="0" op_0_bw="3" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx3210.i12321604.3.case.31343:5 %store_ln94 = store i3 %input_direction_1_load_4, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_614

]]></Node>
<StgValue><ssdm name="store_ln94"/></StgValue>
</operation>

<operation id="547" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
<literal name="level_2" val="-2"/>
<literal name="trunc_ln88" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3210.i12321604.3.case.31343:6 %br_ln94 = br void %arrayidx3210.i12321604.3.exit1339

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>

<operation id="548" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
<literal name="level_2" val="!2"/>
<literal name="level_2" val="!1"/>
<literal name="trunc_ln88" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
arrayidx3210.i12321604.3.case.21330:0 %input_size_1_load53 = load i8 %input_size_1

]]></Node>
<StgValue><ssdm name="input_size_1_load53"/></StgValue>
</operation>

<operation id="549" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
<literal name="level_2" val="!2"/>
<literal name="level_2" val="!1"/>
<literal name="trunc_ln88" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
arrayidx3210.i12321604.3.case.21330:1 %input_direction_1_load_3 = load i3 %input_direction_1

]]></Node>
<StgValue><ssdm name="input_direction_1_load_3"/></StgValue>
</operation>

<operation id="550" st_id="7" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
<literal name="level_2" val="!2"/>
<literal name="level_2" val="!1"/>
<literal name="trunc_ln88" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx3210.i12321604.3.case.21330:2 %store_ln94 = store i16 %input_price, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_653

]]></Node>
<StgValue><ssdm name="store_ln94"/></StgValue>
</operation>

<operation id="551" st_id="7" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
<literal name="level_2" val="!2"/>
<literal name="level_2" val="!1"/>
<literal name="trunc_ln88" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="0" op_0_bw="8" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx3210.i12321604.3.case.21330:3 %store_ln94 = store i8 %input_size_1_load53, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_581

]]></Node>
<StgValue><ssdm name="store_ln94"/></StgValue>
</operation>

<operation id="552" st_id="7" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
<literal name="level_2" val="!2"/>
<literal name="level_2" val="!1"/>
<literal name="trunc_ln88" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx3210.i12321604.3.case.21330:4 %store_ln94 = store i16 %input_orderID_5, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_593

]]></Node>
<StgValue><ssdm name="store_ln94"/></StgValue>
</operation>

<operation id="553" st_id="7" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
<literal name="level_2" val="!2"/>
<literal name="level_2" val="!1"/>
<literal name="trunc_ln88" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="0" op_0_bw="3" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx3210.i12321604.3.case.21330:5 %store_ln94 = store i3 %input_direction_1_load_3, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_605

]]></Node>
<StgValue><ssdm name="store_ln94"/></StgValue>
</operation>

<operation id="554" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
<literal name="level_2" val="!2"/>
<literal name="level_2" val="!1"/>
<literal name="trunc_ln88" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3210.i12321604.3.case.21330:6 %br_ln94 = br void %arrayidx3210.i12321604.3.exit1327

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>

<operation id="555" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
<literal name="level_2" val="!2"/>
<literal name="level_2" val="!1"/>
<literal name="trunc_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
arrayidx3210.i12321604.3.case.11329:0 %input_size_1_load54 = load i8 %input_size_1

]]></Node>
<StgValue><ssdm name="input_size_1_load54"/></StgValue>
</operation>

<operation id="556" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
<literal name="level_2" val="!2"/>
<literal name="level_2" val="!1"/>
<literal name="trunc_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
arrayidx3210.i12321604.3.case.11329:1 %input_direction_1_load_2 = load i3 %input_direction_1

]]></Node>
<StgValue><ssdm name="input_direction_1_load_2"/></StgValue>
</operation>

<operation id="557" st_id="7" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
<literal name="level_2" val="!2"/>
<literal name="level_2" val="!1"/>
<literal name="trunc_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx3210.i12321604.3.case.11329:2 %store_ln94 = store i16 %input_price, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_652

]]></Node>
<StgValue><ssdm name="store_ln94"/></StgValue>
</operation>

<operation id="558" st_id="7" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
<literal name="level_2" val="!2"/>
<literal name="level_2" val="!1"/>
<literal name="trunc_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="0" op_0_bw="8" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx3210.i12321604.3.case.11329:3 %store_ln94 = store i8 %input_size_1_load54, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_580

]]></Node>
<StgValue><ssdm name="store_ln94"/></StgValue>
</operation>

<operation id="559" st_id="7" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
<literal name="level_2" val="!2"/>
<literal name="level_2" val="!1"/>
<literal name="trunc_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx3210.i12321604.3.case.11329:4 %store_ln94 = store i16 %input_orderID_5, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_592

]]></Node>
<StgValue><ssdm name="store_ln94"/></StgValue>
</operation>

<operation id="560" st_id="7" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
<literal name="level_2" val="!2"/>
<literal name="level_2" val="!1"/>
<literal name="trunc_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="0" op_0_bw="3" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx3210.i12321604.3.case.11329:5 %store_ln94 = store i3 %input_direction_1_load_2, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_604

]]></Node>
<StgValue><ssdm name="store_ln94"/></StgValue>
</operation>

<operation id="561" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
<literal name="level_2" val="!2"/>
<literal name="level_2" val="!1"/>
<literal name="trunc_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3210.i12321604.3.case.11329:6 %br_ln94 = br void %arrayidx3210.i12321604.3.exit1327

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>

<operation id="562" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
<literal name="level_2" val="!2"/>
<literal name="level_2" val="!1"/>
<literal name="trunc_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
arrayidx3210.i12321604.3.case.01328:0 %input_size_1_load55 = load i8 %input_size_1

]]></Node>
<StgValue><ssdm name="input_size_1_load55"/></StgValue>
</operation>

<operation id="563" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
<literal name="level_2" val="!2"/>
<literal name="level_2" val="!1"/>
<literal name="trunc_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
arrayidx3210.i12321604.3.case.01328:1 %input_direction_1_load31 = load i3 %input_direction_1

]]></Node>
<StgValue><ssdm name="input_direction_1_load31"/></StgValue>
</operation>

<operation id="564" st_id="7" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
<literal name="level_2" val="!2"/>
<literal name="level_2" val="!1"/>
<literal name="trunc_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx3210.i12321604.3.case.01328:2 %store_ln94 = store i16 %input_price, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_651

]]></Node>
<StgValue><ssdm name="store_ln94"/></StgValue>
</operation>

<operation id="565" st_id="7" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
<literal name="level_2" val="!2"/>
<literal name="level_2" val="!1"/>
<literal name="trunc_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="0" op_0_bw="8" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx3210.i12321604.3.case.01328:3 %store_ln94 = store i8 %input_size_1_load55, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_579

]]></Node>
<StgValue><ssdm name="store_ln94"/></StgValue>
</operation>

<operation id="566" st_id="7" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
<literal name="level_2" val="!2"/>
<literal name="level_2" val="!1"/>
<literal name="trunc_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx3210.i12321604.3.case.01328:4 %store_ln94 = store i16 %input_orderID_5, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_591

]]></Node>
<StgValue><ssdm name="store_ln94"/></StgValue>
</operation>

<operation id="567" st_id="7" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
<literal name="level_2" val="!2"/>
<literal name="level_2" val="!1"/>
<literal name="trunc_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="0" op_0_bw="3" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx3210.i12321604.3.case.01328:5 %store_ln94 = store i3 %input_direction_1_load31, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_603

]]></Node>
<StgValue><ssdm name="store_ln94"/></StgValue>
</operation>

<operation id="568" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
<literal name="level_2" val="!2"/>
<literal name="level_2" val="!1"/>
<literal name="trunc_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3210.i12321604.3.case.01328:6 %br_ln94 = br void %arrayidx3210.i12321604.3.exit1327

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>

<operation id="569" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
<literal name="level_2" val="!2"/>
<literal name="level_2" val="!1"/>
<literal name="trunc_ln88" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
arrayidx3210.i12321604.3.case.31331:0 %input_size_1_load52 = load i8 %input_size_1

]]></Node>
<StgValue><ssdm name="input_size_1_load52"/></StgValue>
</operation>

<operation id="570" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
<literal name="level_2" val="!2"/>
<literal name="level_2" val="!1"/>
<literal name="trunc_ln88" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
arrayidx3210.i12321604.3.case.31331:1 %input_direction_1_load_1 = load i3 %input_direction_1

]]></Node>
<StgValue><ssdm name="input_direction_1_load_1"/></StgValue>
</operation>

<operation id="571" st_id="7" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
<literal name="level_2" val="!2"/>
<literal name="level_2" val="!1"/>
<literal name="trunc_ln88" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx3210.i12321604.3.case.31331:2 %store_ln94 = store i16 %input_price, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_654

]]></Node>
<StgValue><ssdm name="store_ln94"/></StgValue>
</operation>

<operation id="572" st_id="7" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
<literal name="level_2" val="!2"/>
<literal name="level_2" val="!1"/>
<literal name="trunc_ln88" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="0" op_0_bw="8" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx3210.i12321604.3.case.31331:3 %store_ln94 = store i8 %input_size_1_load52, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_582

]]></Node>
<StgValue><ssdm name="store_ln94"/></StgValue>
</operation>

<operation id="573" st_id="7" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
<literal name="level_2" val="!2"/>
<literal name="level_2" val="!1"/>
<literal name="trunc_ln88" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="0" op_0_bw="16" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx3210.i12321604.3.case.31331:4 %store_ln94 = store i16 %input_orderID_5, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_594

]]></Node>
<StgValue><ssdm name="store_ln94"/></StgValue>
</operation>

<operation id="574" st_id="7" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
<literal name="level_2" val="!2"/>
<literal name="level_2" val="!1"/>
<literal name="trunc_ln88" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="0" op_0_bw="3" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayidx3210.i12321604.3.case.31331:5 %store_ln94 = store i3 %input_direction_1_load_1, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_606

]]></Node>
<StgValue><ssdm name="store_ln94"/></StgValue>
</operation>

<operation id="575" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
<literal name="level_2" val="!2"/>
<literal name="level_2" val="!1"/>
<literal name="trunc_ln88" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3210.i12321604.3.case.31331:6 %br_ln94 = br void %arrayidx3210.i12321604.3.exit1327

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="576" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
arrayidx578.i12511602.3.exit:0 %store_ln370 = store i3 %input_direction_3, i3 %input_direction_1

]]></Node>
<StgValue><ssdm name="store_ln370"/></StgValue>
</operation>

<operation id="577" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
arrayidx578.i12511602.3.exit:2 %store_ln370 = store i8 %input_size_5, i8 %input_size_1

]]></Node>
<StgValue><ssdm name="store_ln370"/></StgValue>
</operation>

<operation id="578" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln97" val="1"/>
<literal name="icmp_ln97_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="0">
<![CDATA[
arrayidx578.i12511602.3.exit:3 %br_ln101 = br void %if.end63.i1261

]]></Node>
<StgValue><ssdm name="br_ln101"/></StgValue>
</operation>

<operation id="579" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
arrayidx3210.i12321604.3.exit:0 %store_ln370 = store i3 %input_direction, i3 %input_direction_1

]]></Node>
<StgValue><ssdm name="store_ln370"/></StgValue>
</operation>

<operation id="580" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
arrayidx3210.i12321604.3.exit:2 %store_ln370 = store i8 %input_size_4, i8 %input_size_1

]]></Node>
<StgValue><ssdm name="store_ln370"/></StgValue>
</operation>

<operation id="581" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3210.i12321604.3.exit:4 %br_ln96 = br void %if.end63.i1261

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
