EESchema-LIBRARY Version 2.3
#encoding utf-8
#
# as_to_wb_master
#
DEF as_to_wb_master U 0 40 Y Y 1 F N
F0 "U" -750 700 50 H V C CNN
F1 "as_to_wb_master" 100 -550 50 H V C CNN
F2 "MODULE" 50 50 50 H I C CNN
F3 "DOCUMENTATION" 50 50 50 H I C CNN
DRAW
S -950 650 1000 -500 0 1 0 N
X clk 1 -100 950 300 D 50 50 1 1 I C
X reset_n 2 100 950 300 D 50 50 1 1 I I
X as_address 3 -1250 500 300 R 50 50 1 1 I
X as_read 4 -1250 400 300 R 50 50 1 1 I
X as_write 5 -1250 300 300 R 50 50 1 1 I
X as_byteenable 6 -1250 200 300 R 50 50 1 1 I
X as_writedata 7 -1250 100 300 R 50 50 1 1 I
X as_readdata 8 -1250 -100 300 R 50 50 1 1 O
X as_waitrequest 9 -1250 -200 300 R 50 50 1 1 O
X as_readdatavalid 10 -1250 -300 300 R 50 50 1 1 O
X CYC_O 11 1300 500 300 L 50 50 1 1 O
X WE_O 12 1300 400 300 L 50 50 1 1 O
X SEL_O 13 1300 300 300 L 50 50 1 1 O
X STB_O 14 1300 200 300 L 50 50 1 1 O
X ADR_O 15 1300 100 300 L 50 50 1 1 O
X DAT_O 16 1300 -100 300 L 50 50 1 1 O
X DAT_I 17 1300 -200 300 L 50 50 1 1 I
X ACK_I 18 1300 -350 300 L 50 50 1 1 I
ENDDRAW
ENDDEF
#
# avalon_st_sink_to_wb_df_master_pipelined
#
DEF avalon_st_sink_to_wb_df_master_pipelined U 0 40 Y Y 1 F N
F0 "U" -850 550 50 H V C CNN
F1 "avalon_st_sink_to_wb_df_master_pipelined" 150 -550 50 H V C CNN
F2 "MODULE" 0 0 50 H I C CNN
F3 "DOCUMENTATION" 0 0 50 H I C CNN
DRAW
S -950 -500 950 500 1 0 0 N
X clk 1 -100 800 300 D 50 50 1 1 I C
X reset_n 2 100 800 300 D 50 50 1 1 I I
X st_sink_valid 3 -1250 150 300 R 50 50 1 1 I
X st_sink_data 4 -1250 50 300 R 50 50 1 1 I
X st_sink_ready 5 -1250 -350 300 R 50 50 1 1 O
X CYC_O 6 1250 350 300 L 50 50 1 1 O
X WE_O 7 1250 250 300 L 50 50 1 1 O
X SEL_O 8 1250 150 300 L 50 50 1 1 O
X STB_O 9 1250 50 300 L 50 50 1 1 O
X DAT_O 10 1250 -50 300 L 50 50 1 1 O
X ACK_I 11 1250 -250 300 L 50 50 1 1 I
X STALL_I 12 1250 -350 300 L 50 50 1 1 I
ENDDRAW
ENDDEF
#
# st_bytes_to_am
#
DEF st_bytes_to_am U 0 40 Y Y 1 F N
F0 "U" -750 850 50 H V C CNN
F1 "st_bytes_to_am" 150 -900 50 H V C CNN
F2 "MODULE" 0 50 50 H I C CNN
F3 "DOCUMENTATION" 0 50 50 H I C CNN
DRAW
S -950 800 1000 -800 0 1 0 N
X clk 1 -100 1100 300 D 50 50 1 1 I C
X reset_n 2 100 1100 300 D 50 50 1 1 I I
X in_valid 3 -1250 650 300 R 50 50 1 1 I
X in_data 4 -1250 550 300 R 50 50 1 1 I
X in_ready 5 -1250 150 300 R 50 50 1 1 O
X out_valid 6 -1250 -150 300 R 50 50 1 1 I
X out_data 7 -1250 -250 300 R 50 50 1 1 O
X out_ready 8 -1250 -650 300 R 50 50 1 1 I
X am_address 9 1300 350 300 L 50 50 1 1 O
X am_read 10 1300 250 300 L 50 50 1 1 O
X am_write 11 1300 150 300 L 50 50 1 1 O
X am_byteenable 12 1300 50 300 L 50 50 1 1 O
X am_writedata 13 1300 -50 300 L 50 50 1 1 O
X am_readdata 14 1300 -250 300 L 50 50 1 1 I
X am_waitrequest 15 1300 -350 300 L 50 50 1 1 I
X am_readdatavalid 16 1300 -450 300 L 50 50 1 1 I
ENDDRAW
ENDDEF
#
# uart_core
#
DEF uart_core U 0 40 Y Y 1 F N
F0 "U" -550 700 50 H V C CNN
F1 "uart_core" -450 -1150 50 H V C CNN
F2 "MODULE" 50 50 50 H I C CNN
F3 "DOCUMENTATION" 50 50 50 H I C CNN
DRAW
S -750 650 1000 -1050 0 1 0 N
X CLK 1 -100 950 300 D 50 50 1 1 I C
X RESET_N 2 100 950 300 D 50 50 1 1 I I
X SIN 3 -1050 350 300 R 50 50 1 1 I
X SOUT 4 -1050 250 300 R 50 50 1 1 O
X INTR 5 1300 -950 300 L 50 50 1 1 O
X UART_CYC_I 6 1300 500 300 L 50 50 1 1 I
X UART_WE_I 7 1300 400 300 L 50 50 1 1 I
X UART_SEL_I 8 1300 300 300 L 50 50 1 1 I
X UART_STB_I 9 1300 200 300 L 50 50 1 1 I
X UART_ADR_I 10 1300 100 300 L 50 50 1 1 I
X UART_DAT_I 11 1300 -100 300 L 50 50 1 1 I
X UART_DAT_O 12 1300 -200 300 L 50 50 1 1 O
X UART_ACK_O 13 1300 -350 300 L 50 50 1 1 O
X UART_CTI_I 14 1300 -500 300 L 50 50 1 1 I
X UART_BTE_I 15 1300 -600 300 L 50 50 1 1 I
X RXDRY_N 16 1300 -750 300 L 50 50 1 1 O I
X TXRDY_N 17 1300 -850 300 L 50 50 1 1 O I
ENDDRAW
ENDDEF
#
# uart_core_to_wb_df
#
DEF uart_core_to_wb_df U 0 40 Y Y 1 F N
F0 "U" -650 1000 50 H V C CNN
F1 "uart_core_to_wb_df" 600 -950 50 H V C CNN
F2 "MODULE" 150 350 50 H I C CNN
F3 "DOCUMENTATION" 150 350 50 H I C CNN
DRAW
S -900 950 1000 -850 0 1 0 N
X CLK 1 -100 1250 300 D 50 50 1 1 I C
X RESET_N 2 100 1250 300 D 50 50 1 1 I I
X UART_CYC_0 3 -1200 750 300 R 50 50 1 1 O
X UART_WE_O 4 -1200 650 300 R 50 50 1 1 O
X UART_SEL_O 5 -1200 550 300 R 50 50 1 1 O
X UART_STB_O 6 -1200 450 300 R 50 50 1 1 O
X UART_ADR_O 7 -1200 350 300 R 50 50 1 1 O
X UART_DAT_O 8 -1200 150 300 R 50 50 1 1 O
X UART_DAT_I 9 -1200 50 300 R 50 50 1 1 I
X UART_ACK_I 10 -1200 -100 300 R 50 50 1 1 I
X MASTER_ACK_I 20 1300 250 300 L 50 50 1 1 O
X UART_CTI_O 11 -1200 -250 300 R 50 50 1 1 O
X SLAVE_CYC_I 21 1300 -100 300 L 50 50 1 1 I
X UART_BTE_O 12 -1200 -350 300 R 50 50 1 1 O
X SLAVE_WE_I 22 1300 -200 300 L 50 50 1 1 I
X RXDRY_N 13 -1200 -500 300 R 50 50 1 1 O I
X SLAVE_SEL_I 23 1300 -300 300 L 50 50 1 1 I
X TXRDY_N 14 -1200 -600 300 R 50 50 1 1 O I
X SLAVE_STB_I 24 1300 -400 300 L 50 50 1 1 I
X MASTER_CYC_O 15 1300 750 300 L 50 50 1 1 O
X SLAVE_DAT_I 25 1300 -500 300 L 50 50 1 1 I
X MASTER_WE_O 16 1300 650 300 L 50 50 1 1 O
X SLAVE_ACK_O 26 1300 -600 300 L 50 50 1 1 O
X MASTER_SEL_O 17 1300 550 300 L 50 50 1 1 O
X SLAVE_STALL_O 27 1300 -700 300 L 50 50 1 1 O
X MASTER_STB_O 18 1300 450 300 L 50 50 1 1 O
X INTR 28 -1200 -700 300 R 50 50 1 1 I
X MASTER_DATA_O 19 1300 350 300 L 50 50 1 1 O
ENDDRAW
ENDDEF
#
# wb_df_slave_to_avalon_st_src
#
DEF wb_df_slave_to_avalon_st_src U 0 40 Y Y 1 F N
F0 "U" -800 500 50 H V C CNN
F1 "wb_df_slave_to_avalon_st_src" 150 -650 50 H V C CNN
F2 "MODULE" 0 -300 50 H I C CNN
F3 "DOCUMENTATION" 0 -300 50 H I C CNN
DRAW
S 950 -550 -950 450 0 1 0 N
X clk 1 -100 750 300 D 50 50 1 1 I C
X reset_n 2 100 750 300 D 50 50 1 1 I I
X CYC_I 3 -1250 300 300 R 50 50 1 1 I
X WE_I 4 -1250 200 300 R 50 50 1 1 I
X SEL_I 5 -1250 100 300 R 50 50 1 1 I
X STB_I 6 -1250 0 300 R 50 50 1 1 I
X DAT_I 7 -1250 -100 300 R 50 50 1 1 I
X ACK_O 8 -1250 -300 300 R 50 50 1 1 O
X st_src_valid 9 1250 100 300 L 50 50 1 1 O
X st_src_data 10 1250 0 300 L 50 50 1 1 O
X st_src_ready 11 1250 -400 300 L 50 50 1 1 I
ENDDRAW
ENDDEF
#
#End Library
