src/main.o src/main.o: ../src/main.c \
 C:/Xilinx_project/SoC/HW_vitis_2/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_ps7_cortexa9_0/bspinclude/include/xparameters.h \
 C:/Xilinx_project/SoC/HW_vitis_2/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_ps7_cortexa9_0/bspinclude/include/xparameters_ps.h \
 C:/Xilinx_project/SoC/HW_vitis_2/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_ps7_cortexa9_0/bspinclude/include/xil_io.h \
 C:/Xilinx_project/SoC/HW_vitis_2/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_ps7_cortexa9_0/bspinclude/include/xil_types.h \
 C:/Xilinx_project/SoC/HW_vitis_2/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_ps7_cortexa9_0/bspinclude/include/xil_printf.h \
 C:/Xilinx_project/SoC/HW_vitis_2/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_ps7_cortexa9_0/bspinclude/include/xparameters.h \
 C:/Xilinx_project/SoC/HW_vitis_2/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_ps7_cortexa9_0/bspinclude/include/bspconfig.h \
 C:/Xilinx_project/SoC/HW_vitis_2/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_ps7_cortexa9_0/bspinclude/include/xstatus.h \
 C:/Xilinx_project/SoC/HW_vitis_2/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_ps7_cortexa9_0/bspinclude/include/xil_assert.h \
 C:/Xilinx_project/SoC/HW_vitis_2/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_ps7_cortexa9_0/bspinclude/include/xpseudo_asm.h \
 C:/Xilinx_project/SoC/HW_vitis_2/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_ps7_cortexa9_0/bspinclude/include/xreg_cortexa9.h \
 C:/Xilinx_project/SoC/HW_vitis_2/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_ps7_cortexa9_0/bspinclude/include/xpseudo_asm_gcc.h

C:/Xilinx_project/SoC/HW_vitis_2/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_ps7_cortexa9_0/bspinclude/include/xparameters.h:

C:/Xilinx_project/SoC/HW_vitis_2/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_ps7_cortexa9_0/bspinclude/include/xparameters_ps.h:

C:/Xilinx_project/SoC/HW_vitis_2/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_ps7_cortexa9_0/bspinclude/include/xil_io.h:

C:/Xilinx_project/SoC/HW_vitis_2/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_ps7_cortexa9_0/bspinclude/include/xil_types.h:

C:/Xilinx_project/SoC/HW_vitis_2/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_ps7_cortexa9_0/bspinclude/include/xil_printf.h:

C:/Xilinx_project/SoC/HW_vitis_2/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_ps7_cortexa9_0/bspinclude/include/xparameters.h:

C:/Xilinx_project/SoC/HW_vitis_2/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_ps7_cortexa9_0/bspinclude/include/bspconfig.h:

C:/Xilinx_project/SoC/HW_vitis_2/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_ps7_cortexa9_0/bspinclude/include/xstatus.h:

C:/Xilinx_project/SoC/HW_vitis_2/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_ps7_cortexa9_0/bspinclude/include/xil_assert.h:

C:/Xilinx_project/SoC/HW_vitis_2/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_ps7_cortexa9_0/bspinclude/include/xpseudo_asm.h:

C:/Xilinx_project/SoC/HW_vitis_2/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_ps7_cortexa9_0/bspinclude/include/xreg_cortexa9.h:

C:/Xilinx_project/SoC/HW_vitis_2/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_ps7_cortexa9_0/bspinclude/include/xpseudo_asm_gcc.h:
